 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Fri Mar 13 12:10:52 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 31.12%

  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3180     0.3180
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1471    0.0000     0.3180 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0665    0.2021     0.5200 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      15.1723              0.0000     0.5200 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5200 r
  fifo_0__mem_fifo/data_o[46] (net)                    15.1723              0.0000     0.5200 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5200 r
  fifo_lo[44] (net)                                    15.1723              0.0000     0.5200 r
  U1848/IN1 (MUX21X1)                                             0.0665   -0.0082 &   0.5119 r
  U1848/Q (MUX21X1)                                               0.2326    0.1699 @   0.6818 r
  io_cmd_o[46] (net)                            4      69.5400              0.0000     0.6818 r
  io_cmd_o[46] (out)                                              0.2326   -0.0819 @   0.5999 r
  data arrival time                                                                    0.5999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.5999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.6999


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3180     0.3180
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1471    0.0000     0.3180 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0575    0.2188     0.5368 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      14.5466              0.0000     0.5368 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5368 f
  fifo_0__mem_fifo/data_o[46] (net)                    14.5466              0.0000     0.5368 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5368 f
  fifo_lo[44] (net)                                    14.5466              0.0000     0.5368 f
  U1848/IN1 (MUX21X1)                                             0.0575   -0.0073 &   0.5295 f
  U1848/Q (MUX21X1)                                               0.2262    0.1746 @   0.7041 f
  io_cmd_o[46] (net)                            4      68.7942              0.0000     0.7041 f
  io_cmd_o[46] (out)                                              0.2262   -0.0822 @   0.6219 f
  data arrival time                                                                    0.6219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7219


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3169     0.3169
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1466    0.0000     0.3169 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0599    0.1983     0.5153 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      12.6289              0.0000     0.5153 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5153 r
  fifo_0__mem_fifo/data_o[15] (net)                    12.6289              0.0000     0.5153 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5153 r
  fifo_lo[13] (net)                                    12.6289              0.0000     0.5153 r
  U1786/IN1 (MUX21X1)                                             0.0599   -0.0018 &   0.5135 r
  U1786/Q (MUX21X1)                                               0.2297    0.1667 @   0.6802 r
  io_cmd_o[15] (net)                            4      68.3898              0.0000     0.6802 r
  io_cmd_o[15] (out)                                              0.2297   -0.0469 @   0.6332 r
  data arrival time                                                                    0.6332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7332


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1471    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0542    0.1952     0.5137 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      10.4359              0.0000     0.5137 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5137 r
  fifo_0__mem_fifo/data_o[19] (net)                    10.4359              0.0000     0.5137 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5137 r
  fifo_lo[17] (net)                                    10.4359              0.0000     0.5137 r
  U1794/IN1 (MUX21X1)                                             0.0542    0.0002 &   0.5139 r
  U1794/Q (MUX21X1)                                               0.3063    0.1944 @   0.7083 r
  io_cmd_o[19] (net)                            4      92.6696              0.0000     0.7083 r
  io_cmd_o[19] (out)                                              0.3063   -0.0707 @   0.6376 r
  data arrival time                                                                    0.6376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7376


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1469    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0762    0.2070     0.5251 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      18.8240              0.0000     0.5251 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5251 r
  fifo_0__mem_fifo/data_o[2] (net)                     18.8240              0.0000     0.5251 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5251 r
  fifo_lo[1] (net)                                     18.8240              0.0000     0.5251 r
  U1762/IN1 (MUX21X1)                                             0.0762   -0.0079 &   0.5172 r
  U1762/Q (MUX21X1)                                               0.2289    0.1704 @   0.6875 r
  io_cmd_o[2] (net)                             4      68.2400              0.0000     0.6875 r
  io_cmd_o[2] (out)                                               0.2289   -0.0353 @   0.6522 r
  data arrival time                                                                    0.6522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7522


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3176     0.3176
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1466    0.0000     0.3176 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0462    0.1907     0.5083 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       7.3831              0.0000     0.5083 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5083 r
  fifo_0__mem_fifo/data_o[11] (net)                     7.3831              0.0000     0.5083 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5083 r
  fifo_lo[9] (net)                                      7.3831              0.0000     0.5083 r
  U1778/IN1 (MUX21X1)                                             0.0462    0.0001 &   0.5083 r
  U1778/Q (MUX21X1)                                               0.2411    0.1688 @   0.6772 r
  io_cmd_o[11] (net)                            4      72.3380              0.0000     0.6772 r
  io_cmd_o[11] (out)                                              0.2411   -0.0242 @   0.6530 r
  data arrival time                                                                    0.6530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7530


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1469    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0709    0.2043     0.5226 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      16.8230              0.0000     0.5226 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5226 r
  fifo_0__mem_fifo/data_o[7] (net)                     16.8230              0.0000     0.5226 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5226 r
  fifo_lo[5] (net)                                     16.8230              0.0000     0.5226 r
  U1770/IN1 (MUX21X1)                                             0.0709   -0.0049 &   0.5177 r
  U1770/Q (MUX21X1)                                               0.2965    0.1937 @   0.7114 r
  io_cmd_o[7] (net)                             4      89.2912              0.0000     0.7114 r
  io_cmd_o[7] (out)                                               0.2965   -0.0577 @   0.6537 r
  data arrival time                                                                    0.6537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7537


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3169     0.3169
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1466    0.0000     0.3169 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0518    0.2149     0.5318 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      12.0031              0.0000     0.5318 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5318 f
  fifo_0__mem_fifo/data_o[15] (net)                    12.0031              0.0000     0.5318 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5318 f
  fifo_lo[13] (net)                                    12.0031              0.0000     0.5318 f
  U1786/IN1 (MUX21X1)                                             0.0518   -0.0016 &   0.5302 f
  U1786/Q (MUX21X1)                                               0.2234    0.1716 @   0.7017 f
  io_cmd_o[15] (net)                            4      67.6441              0.0000     0.7017 f
  io_cmd_o[15] (out)                                              0.2234   -0.0479 @   0.6539 f
  data arrival time                                                                    0.6539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7539


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1603    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0589    0.1989     0.5638 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      12.2399              0.0000     0.5638 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5638 r
  fifo_1__mem_fifo/data_o[89] (net)                    12.2399              0.0000     0.5638 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5638 r
  fifo_lo[129] (net)                                   12.2399              0.0000     0.5638 r
  U1921/IN2 (AND2X1)                                              0.0589   -0.0021 &   0.5617 r
  U1921/Q (AND2X1)                                                0.1885    0.1305 @   0.6922 r
  io_cmd_o[89] (net)                            4      55.7928              0.0000     0.6922 r
  io_cmd_o[89] (out)                                              0.1885   -0.0382 @   0.6540 r
  data arrival time                                                                    0.6540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7540


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0585    0.1987     0.5645 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      12.1020              0.0000     0.5645 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5645 r
  fifo_1__mem_fifo/data_o[110] (net)                   12.1020              0.0000     0.5645 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5645 r
  fifo_lo[150] (net)                                   12.1020              0.0000     0.5645 r
  U1963/IN2 (AND2X1)                                              0.0585   -0.0060 &   0.5585 r
  U1963/Q (AND2X1)                                                0.1764    0.1239 @   0.6824 r
  io_cmd_o[110] (net)                           4      51.0304              0.0000     0.6824 r
  io_cmd_o[110] (out)                                             0.1771   -0.0271 @   0.6553 r
  data arrival time                                                                    0.6553

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7553


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1469    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0470    0.1912     0.5093 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       7.7013              0.0000     0.5093 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5093 r
  fifo_0__mem_fifo/data_o[1] (net)                      7.7013              0.0000     0.5093 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5093 r
  fifo_lo[0] (net)                                      7.7013              0.0000     0.5093 r
  U1760/IN1 (MUX21X1)                                             0.0470    0.0001 &   0.5094 r
  U1760/Q (MUX21X1)                                               0.2314    0.1651 @   0.6745 r
  io_cmd_o[1] (net)                             4      69.1669              0.0000     0.6745 r
  io_cmd_o[1] (out)                                               0.2314   -0.0185 @   0.6560 r
  data arrival time                                                                    0.6560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7560


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0590    0.1989     0.5643 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      12.2747              0.0000     0.5643 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5643 r
  fifo_1__mem_fifo/data_o[94] (net)                    12.2747              0.0000     0.5643 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5643 r
  fifo_lo[134] (net)                                   12.2747              0.0000     0.5643 r
  U1931/IN2 (AND2X1)                                              0.0590   -0.0053 &   0.5589 r
  U1931/Q (AND2X1)                                                0.1783    0.1246 @   0.6836 r
  io_cmd_o[94] (net)                            4      51.5969              0.0000     0.6836 r
  io_cmd_o[94] (out)                                              0.1790   -0.0234 @   0.6602 r
  data arrival time                                                                    0.6602

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7602


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1603    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0559    0.1972     0.5624 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      11.0868              0.0000     0.5624 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5624 r
  fifo_1__mem_fifo/data_o[69] (net)                    11.0868              0.0000     0.5624 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5624 r
  fifo_lo[109] (net)                                   11.0868              0.0000     0.5624 r
  U1881/IN2 (AND2X1)                                              0.0559   -0.0017 &   0.5607 r
  U1881/Q (AND2X1)                                                0.1763    0.1232 @   0.6840 r
  io_cmd_o[69] (net)                            4      50.8894              0.0000     0.6840 r
  io_cmd_o[69] (out)                                              0.1770   -0.0235 @   0.6605 r
  data arrival time                                                                    0.6605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7605


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1471    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0468    0.2116     0.5301 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2       9.8101              0.0000     0.5301 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5301 f
  fifo_0__mem_fifo/data_o[19] (net)                     9.8101              0.0000     0.5301 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5301 f
  fifo_lo[17] (net)                                     9.8101              0.0000     0.5301 f
  U1794/IN1 (MUX21X1)                                             0.0468    0.0002 &   0.5303 f
  U1794/Q (MUX21X1)                                               0.2979    0.2034 @   0.7337 f
  io_cmd_o[19] (net)                            4      91.9239              0.0000     0.7337 f
  io_cmd_o[19] (out)                                              0.2979   -0.0721 @   0.6616 f
  data arrival time                                                                    0.6616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7616


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0630    0.2012     0.5670 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      13.8078              0.0000     0.5670 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5670 r
  fifo_1__mem_fifo/data_o[116] (net)                   13.8078              0.0000     0.5670 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5670 r
  fifo_lo[156] (net)                                   13.8078              0.0000     0.5670 r
  U1975/IN2 (AND2X1)                                              0.0630   -0.0040 &   0.5630 r
  U1975/Q (AND2X1)                                                0.1987    0.1335 @   0.6964 r
  io_cmd_o[116] (net)                           4      58.1919              0.0000     0.6964 r
  io_cmd_o[116] (out)                                             0.1995   -0.0341 @   0.6623 r
  data arrival time                                                                    0.6623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7623


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1469    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0785    0.2082     0.5266 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      19.7105              0.0000     0.5266 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5266 r
  fifo_0__mem_fifo/data_o[35] (net)                    19.7105              0.0000     0.5266 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5266 r
  fifo_lo[33] (net)                                    19.7105              0.0000     0.5266 r
  U1826/IN1 (MUX21X1)                                             0.0785   -0.0129 &   0.5138 r
  U1826/Q (MUX21X1)                                               0.2405    0.1753 @   0.6891 r
  io_cmd_o[35] (net)                            5      71.9638              0.0000     0.6891 r
  io_cmd_o[35] (out)                                              0.2405   -0.0267 @   0.6623 r
  data arrival time                                                                    0.6623

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7623


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1470    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0772    0.2075     0.5260 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      19.2057              0.0000     0.5260 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[23] (net)                    19.2057              0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5260 r
  fifo_lo[21] (net)                                    19.2057              0.0000     0.5260 r
  U1802/IN1 (MUX21X1)                                             0.0772   -0.0094 &   0.5166 r
  U1802/Q (MUX21X1)                                               0.2305    0.1708 @   0.6874 r
  io_cmd_o[23] (net)                            4      68.6270              0.0000     0.6874 r
  io_cmd_o[23] (out)                                              0.2305   -0.0246 @   0.6628 r
  data arrival time                                                                    0.6628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7628


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0734    0.2056     0.5240 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      17.7811              0.0000     0.5240 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5240 r
  fifo_0__mem_fifo/data_o[32] (net)                    17.7811              0.0000     0.5240 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5240 r
  fifo_lo[30] (net)                                    17.7811              0.0000     0.5240 r
  U1820/IN1 (MUX21X1)                                             0.0734   -0.0072 &   0.5168 r
  U1820/Q (MUX21X1)                                               0.2372    0.1723 @   0.6890 r
  io_cmd_o[32] (net)                            4      70.5432              0.0000     0.6890 r
  io_cmd_o[32] (out)                                              0.2372   -0.0258 @   0.6632 r
  data arrival time                                                                    0.6632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7632


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1603    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0482    0.1929     0.5586 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       8.1416              0.0000     0.5586 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[76] (net)                     8.1416              0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5586 r
  fifo_lo[116] (net)                                    8.1416              0.0000     0.5586 r
  U1895/IN2 (AND2X1)                                              0.0482   -0.0015 &   0.5571 r
  U1895/Q (AND2X1)                                                0.1792    0.1254 @   0.6825 r
  io_cmd_o[76] (net)                            4      52.8108              0.0000     0.6825 r
  io_cmd_o[76] (out)                                              0.1792   -0.0186 @   0.6640 r
  data arrival time                                                                    0.6640

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7640


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1466    0.0000     0.3174 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0453    0.1901     0.5076 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2       7.0753              0.0000     0.5076 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5076 r
  fifo_0__mem_fifo/data_o[52] (net)                     7.0753              0.0000     0.5076 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5076 r
  fifo_lo[46] (net)                                     7.0753              0.0000     0.5076 r
  U1852/IN1 (MUX21X1)                                             0.0453    0.0001 &   0.5076 r
  U1852/Q (MUX21X1)                                               0.2871    0.1845 @   0.6921 r
  io_cmd_o[52] (net)                            4      86.3250              0.0000     0.6921 r
  io_cmd_o[52] (out)                                              0.2871   -0.0276 @   0.6645 r
  data arrival time                                                                    0.6645

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7645


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0465    0.1921     0.5577 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       7.5070              0.0000     0.5577 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5577 r
  fifo_1__mem_fifo/data_o[90] (net)                     7.5070              0.0000     0.5577 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5577 r
  fifo_lo[130] (net)                                    7.5070              0.0000     0.5577 r
  U1923/IN2 (AND2X1)                                              0.0465   -0.0011 &   0.5566 r
  U1923/Q (AND2X1)                                                0.1871    0.1288 @   0.6854 r
  io_cmd_o[90] (net)                            4      55.5746              0.0000     0.6854 r
  io_cmd_o[90] (out)                                              0.1871   -0.0205 @   0.6649 r
  data arrival time                                                                    0.6649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7649


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0525    0.1953     0.5606 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       9.7846              0.0000     0.5606 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5606 r
  fifo_1__mem_fifo/data_o[67] (net)                     9.7846              0.0000     0.5606 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5606 r
  fifo_lo[107] (net)                                    9.7846              0.0000     0.5606 r
  U1877/IN2 (AND2X1)                                              0.0525    0.0003 &   0.5609 r
  U1877/Q (AND2X1)                                                0.1811    0.1271 @   0.6880 r
  io_cmd_o[67] (net)                            4      53.5670              0.0000     0.6880 r
  io_cmd_o[67] (out)                                              0.1811   -0.0228 @   0.6652 r
  data arrival time                                                                    0.6652

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7652


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1603    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0613    0.2002     0.5653 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      13.1754              0.0000     0.5653 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5653 r
  fifo_1__mem_fifo/data_o[92] (net)                    13.1754              0.0000     0.5653 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5653 r
  fifo_lo[132] (net)                                   13.1754              0.0000     0.5653 r
  U1927/IN2 (AND2X1)                                              0.0613   -0.0049 &   0.5605 r
  U1927/Q (AND2X1)                                                0.1858    0.1301 @   0.6906 r
  io_cmd_o[92] (net)                            4      55.1083              0.0000     0.6906 r
  io_cmd_o[92] (out)                                              0.1858   -0.0249 @   0.6657 r
  data arrival time                                                                    0.6657

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7657


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3177     0.3177
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1466    0.0000     0.3177 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0731    0.2054     0.5231 r
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      17.6727              0.0000     0.5231 r
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5231 r
  fifo_0__mem_fifo/data_o[25] (net)                    17.6727              0.0000     0.5231 r
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5231 r
  fifo_lo[23] (net)                                    17.6727              0.0000     0.5231 r
  U1806/IN1 (MUX21X1)                                             0.0731   -0.0035 &   0.5196 r
  U1806/Q (MUX21X1)                                               0.2595    0.1819 @   0.7015 r
  io_cmd_o[25] (net)                            6      78.2393              0.0000     0.7015 r
  io_cmd_o[25] (out)                                              0.2595   -0.0348 @   0.6667 r
  data arrival time                                                                    0.6667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7667


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1603    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0565    0.1976     0.5627 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      11.3272              0.0000     0.5627 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5627 r
  fifo_1__mem_fifo/data_o[70] (net)                    11.3272              0.0000     0.5627 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5627 r
  fifo_lo[110] (net)                                   11.3272              0.0000     0.5627 r
  U1883/IN2 (AND2X1)                                              0.0565    0.0003 &   0.5630 r
  U1883/Q (AND2X1)                                                0.1788    0.1265 @   0.6896 r
  io_cmd_o[70] (net)                            4      52.7347              0.0000     0.6896 r
  io_cmd_o[70] (out)                                              0.1788   -0.0228 @   0.6668 r
  data arrival time                                                                    0.6668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7668


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1466    0.0000     0.3171 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0761    0.2069     0.5240 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      18.8004              0.0000     0.5240 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5240 r
  fifo_0__mem_fifo/data_o[14] (net)                    18.8004              0.0000     0.5240 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5240 r
  fifo_lo[12] (net)                                    18.8004              0.0000     0.5240 r
  U1784/IN1 (MUX21X1)                                             0.0761   -0.0030 &   0.5211 r
  U1784/Q (MUX21X1)                                               0.3017    0.1968 @   0.7179 r
  io_cmd_o[14] (net)                            4      90.9053              0.0000     0.7179 r
  io_cmd_o[14] (out)                                              0.3017   -0.0505 @   0.6674 r
  data arrival time                                                                    0.6674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7674


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1603    0.0000     0.3654 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0539    0.1961     0.5615 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.3321              0.0000     0.5615 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5615 r
  fifo_1__mem_fifo/data_o[78] (net)                    10.3321              0.0000     0.5615 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5615 r
  fifo_lo[118] (net)                                   10.3321              0.0000     0.5615 r
  U1899/IN2 (AND2X1)                                              0.0539    0.0003 &   0.5618 r
  U1899/Q (AND2X1)                                                0.1875    0.1300 @   0.6918 r
  io_cmd_o[78] (net)                            4      55.7206              0.0000     0.6918 r
  io_cmd_o[78] (out)                                              0.1875   -0.0239 @   0.6679 r
  data arrival time                                                                    0.6679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7679


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0489    0.1933     0.5586 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       8.4174              0.0000     0.5586 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[77] (net)                     8.4174              0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5586 r
  fifo_lo[117] (net)                                    8.4174              0.0000     0.5586 r
  U1897/IN2 (AND2X1)                                              0.0489   -0.0014 &   0.5572 r
  U1897/Q (AND2X1)                                                0.1898    0.1280 @   0.6853 r
  io_cmd_o[77] (net)                            4      55.3402              0.0000     0.6853 r
  io_cmd_o[77] (out)                                              0.1906   -0.0161 @   0.6692 r
  data arrival time                                                                    0.6692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7692


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1466    0.0000     0.3174 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0395    0.1862     0.5036 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       4.9561              0.0000     0.5036 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5036 r
  fifo_0__mem_fifo/data_o[44] (net)                     4.9561              0.0000     0.5036 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5036 r
  fifo_lo[42] (net)                                     4.9561              0.0000     0.5036 r
  U1844/IN1 (MUX21X1)                                             0.0395    0.0000 &   0.5036 r
  U1844/Q (MUX21X1)                                               0.2504    0.1694 @   0.6730 r
  io_cmd_o[44] (net)                            4      74.6719              0.0000     0.6730 r
  io_cmd_o[44] (out)                                              0.2504   -0.0033 @   0.6697 r
  data arrival time                                                                    0.6697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7697


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1470    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0738    0.2058     0.5239 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      17.9323              0.0000     0.5239 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[8] (net)                     17.9323              0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5239 r
  fifo_lo[6] (net)                                     17.9323              0.0000     0.5239 r
  U1772/IN1 (MUX21X1)                                             0.0738   -0.0037 &   0.5202 r
  U1772/Q (MUX21X1)                                               0.2293    0.1699 @   0.6901 r
  io_cmd_o[8] (net)                             4      68.3374              0.0000     0.6901 r
  io_cmd_o[8] (out)                                               0.2293   -0.0201 @   0.6700 r
  data arrival time                                                                    0.6700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7700


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1603    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0479    0.1928     0.5585 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       8.0470              0.0000     0.5585 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5585 r
  fifo_1__mem_fifo/data_o[80] (net)                     8.0470              0.0000     0.5585 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5585 r
  fifo_lo[120] (net)                                    8.0470              0.0000     0.5585 r
  U1903/IN2 (AND2X1)                                              0.0479   -0.0015 &   0.5570 r
  U1903/Q (AND2X1)                                                0.1847    0.1281 @   0.6851 r
  io_cmd_o[80] (net)                            4      54.8090              0.0000     0.6851 r
  io_cmd_o[80] (out)                                              0.1847   -0.0148 @   0.6703 r
  data arrival time                                                                    0.6703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7703


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0512    0.1946     0.5599 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       9.2924              0.0000     0.5599 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5599 r
  fifo_1__mem_fifo/data_o[85] (net)                     9.2924              0.0000     0.5599 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5599 r
  fifo_lo[125] (net)                                    9.2924              0.0000     0.5599 r
  U1913/IN2 (AND2X1)                                              0.0512   -0.0011 &   0.5588 r
  U1913/Q (AND2X1)                                                0.1722    0.1213 @   0.6801 r
  io_cmd_o[85] (net)                            4      49.6837              0.0000     0.6801 r
  io_cmd_o[85] (out)                                              0.1728   -0.0091 @   0.6710 r
  data arrival time                                                                    0.6710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7710


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1608    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0552    0.1969     0.5623 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.8483              0.0000     0.5623 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5623 r
  fifo_1__mem_fifo/data_o[66] (net)                    10.8483              0.0000     0.5623 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5623 r
  fifo_lo[106] (net)                                   10.8483              0.0000     0.5623 r
  U1875/IN2 (AND2X1)                                              0.0552    0.0003 &   0.5626 r
  U1875/Q (AND2X1)                                                0.1824    0.1276 @   0.6902 r
  io_cmd_o[66] (net)                            4      53.8289              0.0000     0.6902 r
  io_cmd_o[66] (out)                                              0.1824   -0.0188 @   0.6714 r
  data arrival time                                                                    0.6714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7714


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0427    0.1884     0.5068 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       6.1227              0.0000     0.5068 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5068 r
  fifo_0__mem_fifo/data_o[20] (net)                     6.1227              0.0000     0.5068 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5068 r
  fifo_lo[18] (net)                                     6.1227              0.0000     0.5068 r
  U1796/IN1 (MUX21X1)                                             0.0427    0.0000 &   0.5068 r
  U1796/Q (MUX21X1)                                               0.2108    0.1550 @   0.6618 r
  io_cmd_o[20] (net)                            4      62.0752              0.0000     0.6618 r
  io_cmd_o[20] (out)                                              0.2108    0.0107 @   0.6725 r
  data arrival time                                                                    0.6725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7725


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1469    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0657    0.2240     0.5421 f
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      18.1982              0.0000     0.5421 f
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5421 f
  fifo_0__mem_fifo/data_o[2] (net)                     18.1982              0.0000     0.5421 f
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5421 f
  fifo_lo[1] (net)                                     18.1982              0.0000     0.5421 f
  U1762/IN1 (MUX21X1)                                             0.0657   -0.0060 &   0.5361 f
  U1762/Q (MUX21X1)                                               0.2224    0.1743 @   0.7104 f
  io_cmd_o[2] (net)                             4      67.4942              0.0000     0.7104 f
  io_cmd_o[2] (out)                                               0.2224   -0.0360 @   0.6744 f
  data arrival time                                                                    0.6744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7744


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3176     0.3176
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1466    0.0000     0.3176 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0399    0.2066     0.5242 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       6.7573              0.0000     0.5242 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5242 f
  fifo_0__mem_fifo/data_o[11] (net)                     6.7573              0.0000     0.5242 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5242 f
  fifo_lo[9] (net)                                      6.7573              0.0000     0.5242 f
  U1778/IN1 (MUX21X1)                                             0.0399    0.0001 &   0.5243 f
  U1778/Q (MUX21X1)                                               0.2344    0.1751 @   0.6994 f
  io_cmd_o[11] (net)                            4      71.5923              0.0000     0.6994 f
  io_cmd_o[11] (out)                                              0.2344   -0.0247 @   0.6746 f
  data arrival time                                                                    0.6746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7746


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1603    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0494    0.1936     0.5593 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       8.6173              0.0000     0.5593 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[91] (net)                     8.6173              0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5593 r
  fifo_lo[131] (net)                                    8.6173              0.0000     0.5593 r
  U1925/IN2 (AND2X1)                                              0.0494   -0.0010 &   0.5584 r
  U1925/Q (AND2X1)                                                0.1830    0.1251 @   0.6834 r
  io_cmd_o[91] (net)                            4      53.0483              0.0000     0.6834 r
  io_cmd_o[91] (out)                                              0.1838   -0.0086 @   0.6748 r
  data arrival time                                                                    0.6748

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7748


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0534    0.1959     0.5617 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      10.1561              0.0000     0.5617 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5617 r
  fifo_1__mem_fifo/data_o[83] (net)                    10.1561              0.0000     0.5617 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5617 r
  fifo_lo[123] (net)                                   10.1561              0.0000     0.5617 r
  U1909/IN2 (AND2X1)                                              0.0534   -0.0018 &   0.5599 r
  U1909/Q (AND2X1)                                                0.2219    0.1427 @   0.7026 r
  io_cmd_o[83] (net)                            4      66.4833              0.0000     0.7026 r
  io_cmd_o[83] (out)                                              0.2219   -0.0276 @   0.6751 r
  data arrival time                                                                    0.6751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7751


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0523    0.1952     0.5610 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       9.7271              0.0000     0.5610 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5610 r
  fifo_1__mem_fifo/data_o[62] (net)                     9.7271              0.0000     0.5610 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5610 r
  fifo_lo[102] (net)                                    9.7271              0.0000     0.5610 r
  U1867/IN2 (AND2X1)                                              0.0523    0.0001 &   0.5612 r
  U1867/Q (AND2X1)                                                0.2133    0.1396 @   0.7008 r
  io_cmd_o[62] (net)                            4      63.8608              0.0000     0.7008 r
  io_cmd_o[62] (out)                                              0.2133   -0.0248 @   0.6760 r
  data arrival time                                                                    0.6760

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7760


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3180     0.3180
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1471    0.0000     0.3180 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0665    0.2021     0.5200 r
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      15.1723              0.0000     0.5200 r
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5200 r
  fifo_0__mem_fifo/data_o[46] (net)                    15.1723              0.0000     0.5200 r
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5200 r
  fifo_lo[44] (net)                                    15.1723              0.0000     0.5200 r
  U1848/IN1 (MUX21X1)                                             0.0665   -0.0082 &   0.5119 r
  U1848/Q (MUX21X1)                                               0.2326    0.1699 @   0.6818 r
  io_cmd_o[46] (net)                            4      69.5400              0.0000     0.6818 r
  U1849/INP (NBUFFX2)                                             0.2326   -0.0811 @   0.6007 r
  U1849/Z (NBUFFX2)                                               0.0348    0.0822     0.6829 r
  mem_cmd_o[46] (net)                           1       1.6020              0.0000     0.6829 r
  mem_cmd_o[46] (out)                                             0.0348   -0.0064 &   0.6765 r
  data arrival time                                                                    0.6765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7765


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1603    0.0000     0.3654 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0598    0.1994     0.5648 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      12.5883              0.0000     0.5648 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5648 r
  fifo_1__mem_fifo/data_o[98] (net)                    12.5883              0.0000     0.5648 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5648 r
  fifo_lo[138] (net)                                   12.5883              0.0000     0.5648 r
  U1939/IN2 (AND2X1)                                              0.0598   -0.0033 &   0.5615 r
  U1939/Q (AND2X1)                                                0.2277    0.1460 @   0.7075 r
  io_cmd_o[98] (net)                            4      68.4109              0.0000     0.7075 r
  io_cmd_o[98] (out)                                              0.2277   -0.0305 @   0.6770 r
  data arrival time                                                                    0.6770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7770


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1469    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0407    0.2072     0.5253 f
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       7.0756              0.0000     0.5253 f
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5253 f
  fifo_0__mem_fifo/data_o[1] (net)                      7.0756              0.0000     0.5253 f
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5253 f
  fifo_lo[0] (net)                                      7.0756              0.0000     0.5253 f
  U1760/IN1 (MUX21X1)                                             0.0407    0.0001 &   0.5254 f
  U1760/Q (MUX21X1)                                               0.2250    0.1708 @   0.6962 f
  io_cmd_o[1] (net)                             4      68.4211              0.0000     0.6962 f
  io_cmd_o[1] (out)                                               0.2250   -0.0192 @   0.6771 f
  data arrival time                                                                    0.6771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7771


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1471    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0742    0.2060     0.5242 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      18.0738              0.0000     0.5242 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5242 r
  fifo_0__mem_fifo/data_o[27] (net)                    18.0738              0.0000     0.5242 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5242 r
  fifo_lo[25] (net)                                    18.0738              0.0000     0.5242 r
  U1810/IN1 (MUX21X1)                                             0.0742   -0.0018 &   0.5224 r
  U1810/Q (MUX21X1)                                               0.2422    0.1754 @   0.6978 r
  io_cmd_o[27] (net)                            5      72.6197              0.0000     0.6978 r
  io_cmd_o[27] (out)                                              0.2422   -0.0206 @   0.6772 r
  data arrival time                                                                    0.6772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7772


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1609    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0564    0.1975     0.5628 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      11.2857              0.0000     0.5628 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5628 r
  fifo_1__mem_fifo/data_o[87] (net)                    11.2857              0.0000     0.5628 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5628 r
  fifo_lo[127] (net)                                   11.2857              0.0000     0.5628 r
  U1917/IN2 (AND2X1)                                              0.0564   -0.0045 &   0.5583 r
  U1917/Q (AND2X1)                                                0.2319    0.1462 @   0.7045 r
  io_cmd_o[87] (net)                            4      69.2612              0.0000     0.7045 r
  io_cmd_o[87] (out)                                              0.2319   -0.0269 @   0.6776 r
  data arrival time                                                                    0.6776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7776


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1610    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0558    0.1973     0.5630 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      11.0809              0.0000     0.5630 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5630 r
  fifo_1__mem_fifo/data_o[113] (net)                   11.0809              0.0000     0.5630 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5630 r
  fifo_lo[153] (net)                                   11.0809              0.0000     0.5630 r
  U1969/IN2 (AND2X1)                                              0.0558   -0.0060 &   0.5570 r
  U1969/Q (AND2X1)                                                0.2425    0.1513 @   0.7083 r
  io_cmd_o[113] (net)                           4      73.1815              0.0000     0.7083 r
  io_cmd_o[113] (out)                                             0.2425   -0.0305 @   0.6778 r
  data arrival time                                                                    0.6778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7778


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0496    0.1937     0.5595 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       8.6790              0.0000     0.5595 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5595 r
  fifo_1__mem_fifo/data_o[93] (net)                     8.6790              0.0000     0.5595 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5595 r
  fifo_lo[133] (net)                                    8.6790              0.0000     0.5595 r
  U1929/IN2 (AND2X1)                                              0.0496    0.0001 &   0.5596 r
  U1929/Q (AND2X1)                                                0.1848    0.1281 @   0.6877 r
  io_cmd_o[93] (net)                            4      54.7151              0.0000     0.6877 r
  io_cmd_o[93] (out)                                              0.1848   -0.0097 @   0.6780 r
  data arrival time                                                                    0.6780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7780


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1469    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0612    0.2212     0.5395 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      16.1972              0.0000     0.5395 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5395 f
  fifo_0__mem_fifo/data_o[7] (net)                     16.1972              0.0000     0.5395 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5395 f
  fifo_lo[5] (net)                                     16.1972              0.0000     0.5395 f
  U1770/IN1 (MUX21X1)                                             0.0612   -0.0041 &   0.5354 f
  U1770/Q (MUX21X1)                                               0.2880    0.2013 @   0.7367 f
  io_cmd_o[7] (net)                             4      88.5454              0.0000     0.7367 f
  io_cmd_o[7] (out)                                               0.2880   -0.0582 @   0.6785 f
  data arrival time                                                                    0.6785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7785


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0784    0.2081     0.5265 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      19.6594              0.0000     0.5265 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5265 r
  fifo_0__mem_fifo/data_o[22] (net)                    19.6594              0.0000     0.5265 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5265 r
  fifo_lo[20] (net)                                    19.6594              0.0000     0.5265 r
  U1800/IN1 (MUX21X1)                                             0.0784   -0.0090 &   0.5175 r
  U1800/Q (MUX21X1)                                               0.2517    0.1789 @   0.6964 r
  io_cmd_o[22] (net)                            4      75.1585              0.0000     0.6964 r
  io_cmd_o[22] (out)                                              0.2517   -0.0176 @   0.6789 r
  data arrival time                                                                    0.6789

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7789


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1471    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0508    0.1933     0.5120 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       9.1560              0.0000     0.5120 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5120 r
  fifo_0__mem_fifo/data_o[43] (net)                     9.1560              0.0000     0.5120 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5120 r
  fifo_lo[41] (net)                                     9.1560              0.0000     0.5120 r
  U1842/IN1 (MUX21X1)                                             0.0508   -0.0021 &   0.5099 r
  U1842/Q (MUX21X1)                                               0.2416    0.1688 @   0.6786 r
  io_cmd_o[43] (net)                            5      71.9200              0.0000     0.6786 r
  io_cmd_o[43] (out)                                              0.2416    0.0012 @   0.6799 r
  data arrival time                                                                    0.6799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7799


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1673    0.0000     0.3697 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1223    0.2287 @   0.5984 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      34.4343              0.0000     0.5984 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5984 r
  fifo_1__mem_fifo/data_o[46] (net)                    34.4343              0.0000     0.5984 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5984 r
  fifo_lo[93] (net)                                    34.4343              0.0000     0.5984 r
  U1848/IN2 (MUX21X1)                                             0.1224   -0.0197 @   0.5787 r
  U1848/Q (MUX21X1)                                               0.2326    0.1845 @   0.7632 r
  io_cmd_o[46] (net)                            4      69.5400              0.0000     0.7632 r
  io_cmd_o[46] (out)                                              0.2326   -0.0819 @   0.6813 r
  data arrival time                                                                    0.6813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7813


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1471    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0768    0.2073     0.5255 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      19.0485              0.0000     0.5255 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5255 r
  fifo_0__mem_fifo/data_o[45] (net)                    19.0485              0.0000     0.5255 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5255 r
  fifo_lo[43] (net)                                    19.0485              0.0000     0.5255 r
  U1846/IN1 (MUX21X1)                                             0.0768   -0.0038 &   0.5217 r
  U1846/Q (MUX21X1)                                               0.2271    0.1695 @   0.6912 r
  io_cmd_o[45] (net)                            4      67.5699              0.0000     0.6912 r
  io_cmd_o[45] (out)                                              0.2271   -0.0095 @   0.6817 r
  data arrival time                                                                    0.6817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7817


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1603    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0516    0.2159     0.5808 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      11.9221              0.0000     0.5808 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5808 f
  fifo_1__mem_fifo/data_o[89] (net)                    11.9221              0.0000     0.5808 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5808 f
  fifo_lo[129] (net)                                   11.9221              0.0000     0.5808 f
  U1921/IN2 (AND2X1)                                              0.0516   -0.0019 &   0.5789 f
  U1921/Q (AND2X1)                                                0.1897    0.1431 @   0.7220 f
  io_cmd_o[89] (net)                            4      55.0471              0.0000     0.7220 f
  io_cmd_o[89] (out)                                              0.1897   -0.0401 @   0.6820 f
  data arrival time                                                                    0.6820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7820


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1471    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0832    0.2106     0.5288 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      21.4856              0.0000     0.5288 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5288 r
  fifo_0__mem_fifo/data_o[41] (net)                    21.4856              0.0000     0.5288 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5288 r
  fifo_lo[39] (net)                                    21.4856              0.0000     0.5288 r
  U1838/IN1 (MUX21X1)                                             0.0832   -0.0097 &   0.5191 r
  U1838/Q (MUX21X1)                                               0.2970    0.1970 @   0.7162 r
  io_cmd_o[41] (net)                            5      89.5348              0.0000     0.7162 r
  io_cmd_o[41] (out)                                              0.2970   -0.0337 @   0.6824 r
  data arrival time                                                                    0.6824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7824


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0731    0.2054     0.5238 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      17.6683              0.0000     0.5238 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5238 r
  fifo_0__mem_fifo/data_o[4] (net)                     17.6683              0.0000     0.5238 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5238 r
  fifo_lo[2] (net)                                     17.6683              0.0000     0.5238 r
  U1764/IN1 (MUX21X1)                                             0.0731   -0.0053 &   0.5185 r
  U1764/Q (MUX21X1)                                               0.2323    0.1712 @   0.6897 r
  io_cmd_o[4] (net)                             4      69.4005              0.0000     0.6897 r
  io_cmd_o[4] (out)                                               0.2323   -0.0068 @   0.6829 r
  data arrival time                                                                    0.6829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7829


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1470    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0666    0.2245     0.5431 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      18.5800              0.0000     0.5431 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[23] (net)                    18.5800              0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5431 f
  fifo_lo[21] (net)                                    18.5800              0.0000     0.5431 f
  U1802/IN1 (MUX21X1)                                             0.0666   -0.0089 &   0.5342 f
  U1802/Q (MUX21X1)                                               0.2240    0.1747 @   0.7089 f
  io_cmd_o[23] (net)                            4      67.8812              0.0000     0.7089 f
  io_cmd_o[23] (out)                                              0.2240   -0.0255 @   0.6834 f
  data arrival time                                                                    0.6834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7834


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1469    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0414    0.1876     0.5060 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       5.6702              0.0000     0.5060 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5060 r
  fifo_0__mem_fifo/data_o[16] (net)                     5.6702              0.0000     0.5060 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5060 r
  fifo_lo[14] (net)                                     5.6702              0.0000     0.5060 r
  U1788/IN1 (MUX21X1)                                             0.0414    0.0000 &   0.5061 r
  U1788/Q (MUX21X1)                                               0.2882    0.1831 @   0.6891 r
  io_cmd_o[16] (net)                            4      86.2530              0.0000     0.6891 r
  io_cmd_o[16] (out)                                              0.2882   -0.0052 @   0.6840 r
  data arrival time                                                                    0.6840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7840


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1603    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0528    0.1955     0.5611 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.9134              0.0000     0.5611 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5611 r
  fifo_1__mem_fifo/data_o[63] (net)                     9.9134              0.0000     0.5611 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5611 r
  fifo_lo[103] (net)                                    9.9134              0.0000     0.5611 r
  U1869/IN2 (AND2X1)                                              0.0528   -0.0021 &   0.5590 r
  U1869/Q (AND2X1)                                                0.2326    0.1468 @   0.7058 r
  io_cmd_o[63] (net)                            4      69.9109              0.0000     0.7058 r
  io_cmd_o[63] (out)                                              0.2326   -0.0217 @   0.6841 r
  data arrival time                                                                    0.6841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7841


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1469    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0677    0.2252     0.5437 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      19.0847              0.0000     0.5437 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5437 f
  fifo_0__mem_fifo/data_o[35] (net)                    19.0847              0.0000     0.5437 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5437 f
  fifo_lo[33] (net)                                    19.0847              0.0000     0.5437 f
  U1826/IN1 (MUX21X1)                                             0.0677   -0.0114 &   0.5322 f
  U1826/Q (MUX21X1)                                               0.2335    0.1796 @   0.7118 f
  io_cmd_o[35] (net)                            5      71.1600              0.0000     0.7118 f
  io_cmd_o[35] (out)                                              0.2335   -0.0276 @   0.6842 f
  data arrival time                                                                    0.6842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7842


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1471    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0764    0.2071     0.5253 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      18.9265              0.0000     0.5253 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5253 r
  fifo_0__mem_fifo/data_o[31] (net)                    18.9265              0.0000     0.5253 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5253 r
  fifo_lo[29] (net)                                    18.9265              0.0000     0.5253 r
  U1818/IN1 (MUX21X1)                                             0.0764   -0.0092 &   0.5162 r
  U1818/Q (MUX21X1)                                               0.2521    0.1769 @   0.6931 r
  io_cmd_o[31] (net)                            4      74.6317              0.0000     0.6931 r
  io_cmd_o[31] (out)                                              0.2521   -0.0089 @   0.6842 r
  data arrival time                                                                    0.6842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7842


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0634    0.2225     0.5409 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      17.1553              0.0000     0.5409 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[32] (net)                    17.1553              0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5409 f
  fifo_lo[30] (net)                                    17.1553              0.0000     0.5409 f
  U1820/IN1 (MUX21X1)                                             0.0634   -0.0066 &   0.5344 f
  U1820/Q (MUX21X1)                                               0.2305    0.1767 @   0.7111 f
  io_cmd_o[32] (net)                            4      69.7975              0.0000     0.7111 f
  io_cmd_o[32] (out)                                              0.2305   -0.0267 @   0.6844 f
  data arrival time                                                                    0.6844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7844


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0544    0.1964     0.5617 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      10.5284              0.0000     0.5617 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5617 r
  fifo_1__mem_fifo/data_o[73] (net)                    10.5284              0.0000     0.5617 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5617 r
  fifo_lo[113] (net)                                   10.5284              0.0000     0.5617 r
  U1889/IN2 (AND2X1)                                              0.0544    0.0003 &   0.5619 r
  U1889/Q (AND2X1)                                                0.2615    0.1568 @   0.7188 r
  io_cmd_o[73] (net)                            4      78.5073              0.0000     0.7188 r
  io_cmd_o[73] (out)                                              0.2615   -0.0343 @   0.6845 r
  data arrival time                                                                    0.6845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7845


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0665    0.2020     0.5203 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      15.1546              0.0000     0.5203 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5203 r
  fifo_0__mem_fifo/data_o[10] (net)                    15.1546              0.0000     0.5203 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5203 r
  fifo_lo[8] (net)                                     15.1546              0.0000     0.5203 r
  U1776/IN1 (MUX21X1)                                             0.0665   -0.0014 &   0.5189 r
  U1776/Q (MUX21X1)                                               0.2853    0.1864 @   0.7053 r
  io_cmd_o[10] (net)                            4      84.9276              0.0000     0.7053 r
  io_cmd_o[10] (out)                                              0.2853   -0.0200 @   0.6853 r
  data arrival time                                                                    0.6853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7853


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0513    0.2157     0.5815 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      11.7843              0.0000     0.5815 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[110] (net)                   11.7843              0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5815 f
  fifo_lo[150] (net)                                   11.7843              0.0000     0.5815 f
  U1963/IN2 (AND2X1)                                              0.0513   -0.0054 &   0.5761 f
  U1963/Q (AND2X1)                                                0.1759    0.1376 @   0.7137 f
  io_cmd_o[110] (net)                           4      50.2847              0.0000     0.7137 f
  io_cmd_o[110] (out)                                             0.1759   -0.0281 @   0.6856 f
  data arrival time                                                                    0.6856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7856


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0499    0.1939     0.5595 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       8.8127              0.0000     0.5595 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5595 r
  fifo_1__mem_fifo/data_o[71] (net)                     8.8127              0.0000     0.5595 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5595 r
  fifo_lo[111] (net)                                    8.8127              0.0000     0.5595 r
  U1885/IN2 (AND2X1)                                              0.0499   -0.0048 &   0.5547 r
  U1885/Q (AND2X1)                                                0.2271    0.1440 @   0.6988 r
  io_cmd_o[71] (net)                            4      68.0730              0.0000     0.6988 r
  io_cmd_o[71] (out)                                              0.2271   -0.0126 @   0.6862 r
  data arrival time                                                                    0.6862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7862


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1470    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0786    0.2082     0.5267 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      19.7337              0.0000     0.5267 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5267 r
  fifo_0__mem_fifo/data_o[21] (net)                    19.7337              0.0000     0.5267 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5267 r
  fifo_lo[19] (net)                                    19.7337              0.0000     0.5267 r
  U1798/IN1 (MUX21X1)                                             0.0786   -0.0054 &   0.5214 r
  U1798/Q (MUX21X1)                                               0.2635    0.1829 @   0.7043 r
  io_cmd_o[21] (net)                            4      78.7370              0.0000     0.7043 r
  io_cmd_o[21] (out)                                              0.2635   -0.0178 @   0.6865 r
  data arrival time                                                                    0.6865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7865


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3180     0.3180
  fifo_0__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1471    0.0000     0.3180 r
  fifo_0__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.0575    0.2188     0.5368 f
  fifo_0__mem_fifo/dff/data_o[46] (net)         2      14.5466              0.0000     0.5368 f
  fifo_0__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5368 f
  fifo_0__mem_fifo/data_o[46] (net)                    14.5466              0.0000     0.5368 f
  fifo_0__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_2)                   0.0000     0.5368 f
  fifo_lo[44] (net)                                    14.5466              0.0000     0.5368 f
  U1848/IN1 (MUX21X1)                                             0.0575   -0.0073 &   0.5295 f
  U1848/Q (MUX21X1)                                               0.2262    0.1746 @   0.7041 f
  io_cmd_o[46] (net)                            4      68.7942              0.0000     0.7041 f
  U1849/INP (NBUFFX2)                                             0.2262   -0.0814 @   0.6227 f
  U1849/Z (NBUFFX2)                                               0.0302    0.0695     0.6921 f
  mem_cmd_o[46] (net)                           1       1.6020              0.0000     0.6921 f
  mem_cmd_o[46] (out)                                             0.0302   -0.0055 &   0.6866 f
  data arrival time                                                                    0.6866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7866


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0419    0.1890     0.5547 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       5.8409              0.0000     0.5547 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5547 r
  fifo_1__mem_fifo/data_o[82] (net)                     5.8409              0.0000     0.5547 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5547 r
  fifo_lo[122] (net)                                    5.8409              0.0000     0.5547 r
  U1907/IN2 (AND2X1)                                              0.0419    0.0000 &   0.5548 r
  U1907/Q (AND2X1)                                                0.1796    0.1246 @   0.6794 r
  io_cmd_o[82] (net)                            4      52.8890              0.0000     0.6794 r
  io_cmd_o[82] (out)                                              0.1796    0.0073 @   0.6867 r
  data arrival time                                                                    0.6867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7867


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0560    0.1973     0.5630 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      11.1292              0.0000     0.5630 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5630 r
  fifo_1__mem_fifo/data_o[86] (net)                    11.1292              0.0000     0.5630 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5630 r
  fifo_lo[126] (net)                                   11.1292              0.0000     0.5630 r
  U1915/IN2 (AND2X1)                                              0.0560   -0.0033 &   0.5597 r
  U1915/Q (AND2X1)                                                0.2165    0.1406 @   0.7003 r
  io_cmd_o[86] (net)                            4      64.6231              0.0000     0.7003 r
  io_cmd_o[86] (out)                                              0.2165   -0.0132 @   0.6871 r
  data arrival time                                                                    0.6871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7871


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1603    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0623    0.2008     0.5658 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      13.5507              0.0000     0.5658 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[72] (net)                    13.5507              0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5658 r
  fifo_lo[112] (net)                                   13.5507              0.0000     0.5658 r
  U1887/IN2 (AND2X1)                                              0.0623   -0.0077 &   0.5581 r
  U1887/Q (AND2X1)                                                0.2298    0.1460 @   0.7041 r
  io_cmd_o[72] (net)                            4      68.5138              0.0000     0.7041 r
  io_cmd_o[72] (out)                                              0.2298   -0.0170 @   0.6872 r
  data arrival time                                                                    0.6872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7872


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0509    0.1945     0.5603 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       9.2083              0.0000     0.5603 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5603 r
  fifo_1__mem_fifo/data_o[84] (net)                     9.2083              0.0000     0.5603 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5603 r
  fifo_lo[124] (net)                                    9.2083              0.0000     0.5603 r
  U1911/IN2 (AND2X1)                                              0.0509   -0.0019 &   0.5584 r
  U1911/Q (AND2X1)                                                0.2378    0.1491 @   0.7075 r
  io_cmd_o[84] (net)                            4      71.7919              0.0000     0.7075 r
  io_cmd_o[84] (out)                                              0.2378   -0.0201 @   0.6874 r
  data arrival time                                                                    0.6874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7874


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1466    0.0000     0.3174 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0392    0.2060     0.5234 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2       6.4495              0.0000     0.5234 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5234 f
  fifo_0__mem_fifo/data_o[52] (net)                     6.4495              0.0000     0.5234 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5234 f
  fifo_lo[46] (net)                                     6.4495              0.0000     0.5234 f
  U1852/IN1 (MUX21X1)                                             0.0392    0.0001 &   0.5235 f
  U1852/Q (MUX21X1)                                               0.2794    0.1930 @   0.7165 f
  io_cmd_o[52] (net)                            4      85.5792              0.0000     0.7165 f
  io_cmd_o[52] (out)                                              0.2794   -0.0290 @   0.6876 f
  data arrival time                                                                    0.6876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7876


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3177     0.3177
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1466    0.0000     0.3177 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0631    0.2223     0.5400 f
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      17.0469              0.0000     0.5400 f
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5400 f
  fifo_0__mem_fifo/data_o[25] (net)                    17.0469              0.0000     0.5400 f
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5400 f
  fifo_lo[23] (net)                                    17.0469              0.0000     0.5400 f
  U1806/IN1 (MUX21X1)                                             0.0631   -0.0030 &   0.5370 f
  U1806/Q (MUX21X1)                                               0.2501    0.1870 @   0.7240 f
  io_cmd_o[25] (net)                            6      76.9660              0.0000     0.7240 f
  io_cmd_o[25] (out)                                              0.2501   -0.0353 @   0.6887 f
  data arrival time                                                                    0.6887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7887


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0584    0.1986     0.5645 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      12.0573              0.0000     0.5645 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5645 r
  fifo_1__mem_fifo/data_o[101] (net)                   12.0573              0.0000     0.5645 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5645 r
  fifo_lo[141] (net)                                   12.0573              0.0000     0.5645 r
  U1945/IN2 (AND2X1)                                              0.0584   -0.0063 &   0.5582 r
  U1945/Q (AND2X1)                                                0.1728    0.1242 @   0.6824 r
  io_cmd_o[101] (net)                           4      50.7127              0.0000     0.6824 r
  io_cmd_o[101] (out)                                             0.1728    0.0064 @   0.6888 r
  data arrival time                                                                    0.6888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7888


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1603    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0490    0.2141     0.5793 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      10.7691              0.0000     0.5793 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5793 f
  fifo_1__mem_fifo/data_o[69] (net)                    10.7691              0.0000     0.5793 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5793 f
  fifo_lo[109] (net)                                   10.7691              0.0000     0.5793 f
  U1881/IN2 (AND2X1)                                              0.0490   -0.0013 &   0.5781 f
  U1881/Q (AND2X1)                                                0.1757    0.1368 @   0.7148 f
  io_cmd_o[69] (net)                            4      50.1437              0.0000     0.7148 f
  io_cmd_o[69] (out)                                              0.1757   -0.0256 @   0.6892 f
  data arrival time                                                                    0.6892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7892


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1603    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0594    0.1992     0.5643 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      12.4560              0.0000     0.5643 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5643 r
  fifo_1__mem_fifo/data_o[102] (net)                   12.4560              0.0000     0.5643 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5643 r
  fifo_lo[142] (net)                                   12.4560              0.0000     0.5643 r
  U1947/IN2 (AND2X1)                                              0.0594   -0.0046 &   0.5598 r
  U1947/Q (AND2X1)                                                0.2435    0.1510 @   0.7108 r
  io_cmd_o[102] (net)                           4      72.9315              0.0000     0.7108 r
  io_cmd_o[102] (out)                                             0.2435   -0.0212 @   0.6896 r
  data arrival time                                                                    0.6896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7896


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1603    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0423    0.2096     0.5753 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       7.8239              0.0000     0.5753 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[76] (net)                     7.8239              0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5753 f
  fifo_lo[116] (net)                                    7.8239              0.0000     0.5753 f
  U1895/IN2 (AND2X1)                                              0.0423   -0.0013 &   0.5740 f
  U1895/Q (AND2X1)                                                0.1801    0.1365 @   0.7105 f
  io_cmd_o[76] (net)                            4      52.0651              0.0000     0.7105 f
  io_cmd_o[76] (out)                                              0.1801   -0.0207 @   0.6898 f
  data arrival time                                                                    0.6898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7898


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0516    0.2160     0.5813 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      11.9570              0.0000     0.5813 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5813 f
  fifo_1__mem_fifo/data_o[94] (net)                    11.9570              0.0000     0.5813 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5813 f
  fifo_lo[134] (net)                                   11.9570              0.0000     0.5813 f
  U1931/IN2 (AND2X1)                                              0.0516   -0.0043 &   0.5770 f
  U1931/Q (AND2X1)                                                0.1778    0.1385 @   0.7155 f
  io_cmd_o[94] (net)                            4      50.8511              0.0000     0.7155 f
  io_cmd_o[94] (out)                                              0.1778   -0.0257 @   0.6899 f
  data arrival time                                                                    0.6899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7899


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1469    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0774    0.2076     0.5260 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      19.2712              0.0000     0.5260 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[39] (net)                    19.2712              0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5260 r
  fifo_lo[37] (net)                                    19.2712              0.0000     0.5260 r
  U1834/IN1 (MUX21X1)                                             0.0774   -0.0095 &   0.5165 r
  U1834/Q (MUX21X1)                                               0.2464    0.1769 @   0.6934 r
  io_cmd_o[39] (net)                            5      73.5595              0.0000     0.6934 r
  io_cmd_o[39] (out)                                              0.2464   -0.0034 @   0.6900 r
  data arrival time                                                                    0.6900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7900


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1471    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0524    0.1942     0.5127 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2       9.7687              0.0000     0.5127 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5127 r
  fifo_0__mem_fifo/data_o[34] (net)                     9.7687              0.0000     0.5127 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5127 r
  fifo_lo[32] (net)                                     9.7687              0.0000     0.5127 r
  U1824/IN1 (MUX21X1)                                             0.0524   -0.0015 &   0.5113 r
  U1824/Q (MUX21X1)                                               0.2956    0.1867 @   0.6980 r
  io_cmd_o[34] (net)                            4      88.0682              0.0000     0.6980 r
  io_cmd_o[34] (out)                                              0.2956   -0.0077 @   0.6903 r
  data arrival time                                                                    0.6903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7903


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1603    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0620    0.2006     0.5654 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      13.4319              0.0000     0.5654 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[88] (net)                    13.4319              0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5654 r
  fifo_lo[128] (net)                                   13.4319              0.0000     0.5654 r
  U1919/IN2 (AND2X1)                                              0.0620   -0.0066 &   0.5588 r
  U1919/Q (AND2X1)                                                0.2338    0.1476 @   0.7064 r
  io_cmd_o[88] (net)                            4      69.8501              0.0000     0.7064 r
  io_cmd_o[88] (out)                                              0.2338   -0.0160 @   0.6904 r
  data arrival time                                                                    0.6904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7904


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1470    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0637    0.2227     0.5409 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      17.3065              0.0000     0.5409 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[8] (net)                     17.3065              0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5409 f
  fifo_lo[6] (net)                                     17.3065              0.0000     0.5409 f
  U1772/IN1 (MUX21X1)                                             0.0637   -0.0031 &   0.5378 f
  U1772/Q (MUX21X1)                                               0.2228    0.1740 @   0.7118 f
  io_cmd_o[8] (net)                             4      67.5916              0.0000     0.7118 f
  io_cmd_o[8] (out)                                               0.2228   -0.0210 @   0.6909 f
  data arrival time                                                                    0.6909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7909


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0409    0.2086     0.5742 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       7.1893              0.0000     0.5742 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5742 f
  fifo_1__mem_fifo/data_o[90] (net)                     7.1893              0.0000     0.5742 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5742 f
  fifo_lo[130] (net)                                    7.1893              0.0000     0.5742 f
  U1923/IN2 (AND2X1)                                              0.0409   -0.0009 &   0.5733 f
  U1923/Q (AND2X1)                                                0.1886    0.1406 @   0.7138 f
  io_cmd_o[90] (net)                            4      54.8288              0.0000     0.7138 f
  io_cmd_o[90] (out)                                              0.1886   -0.0226 @   0.6912 f
  data arrival time                                                                    0.6912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7912


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0551    0.2183     0.5841 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      13.4901              0.0000     0.5841 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5841 f
  fifo_1__mem_fifo/data_o[116] (net)                   13.4901              0.0000     0.5841 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5841 f
  fifo_lo[156] (net)                                   13.4901              0.0000     0.5841 f
  U1975/IN2 (AND2X1)                                              0.0551   -0.0037 &   0.5804 f
  U1975/Q (AND2X1)                                                0.1990    0.1497 @   0.7302 f
  io_cmd_o[116] (net)                           4      57.4462              0.0000     0.7302 f
  io_cmd_o[116] (out)                                             0.1990   -0.0385 @   0.6916 f
  data arrival time                                                                    0.6916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7916


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1466    0.0000     0.3171 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0657    0.2239     0.5411 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      18.1746              0.0000     0.5411 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5411 f
  fifo_0__mem_fifo/data_o[14] (net)                    18.1746              0.0000     0.5411 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5411 f
  fifo_lo[12] (net)                                    18.1746              0.0000     0.5411 f
  U1784/IN1 (MUX21X1)                                             0.0657   -0.0023 &   0.5388 f
  U1784/Q (MUX21X1)                                               0.2929    0.2043 @   0.7430 f
  io_cmd_o[14] (net)                            4      90.1595              0.0000     0.7430 f
  io_cmd_o[14] (out)                                              0.2929   -0.0512 @   0.6918 f
  data arrival time                                                                    0.6918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7918


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1603    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0537    0.2173     0.5824 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      12.8577              0.0000     0.5824 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[92] (net)                    12.8577              0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5824 f
  fifo_lo[132] (net)                                   12.8577              0.0000     0.5824 f
  U1927/IN2 (AND2X1)                                              0.0537   -0.0045 &   0.5780 f
  U1927/Q (AND2X1)                                                0.1898    0.1444 @   0.7224 f
  io_cmd_o[92] (net)                            4      54.3625              0.0000     0.7224 f
  io_cmd_o[92] (out)                                              0.1898   -0.0304 @   0.6920 f
  data arrival time                                                                    0.6920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7920


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1603    0.0000     0.3655 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0619    0.2006     0.5661 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      13.4209              0.0000     0.5661 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5661 r
  fifo_1__mem_fifo/data_o[108] (net)                   13.4209              0.0000     0.5661 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5661 r
  fifo_lo[148] (net)                                   13.4209              0.0000     0.5661 r
  U1959/IN2 (AND2X1)                                              0.0619   -0.0011 &   0.5650 r
  U1959/Q (AND2X1)                                                0.2351    0.1489 @   0.7139 r
  io_cmd_o[108] (net)                           4      70.6852              0.0000     0.7139 r
  io_cmd_o[108] (out)                                             0.2351   -0.0216 @   0.6923 r
  data arrival time                                                                    0.6923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7923


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0561    0.1974     0.5629 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      11.1640              0.0000     0.5629 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5629 r
  fifo_1__mem_fifo/data_o[74] (net)                    11.1640              0.0000     0.5629 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5629 r
  fifo_lo[114] (net)                                   11.1640              0.0000     0.5629 r
  U1891/IN2 (AND2X1)                                              0.0561   -0.0016 &   0.5614 r
  U1891/Q (AND2X1)                                                0.2292    0.1461 @   0.7074 r
  io_cmd_o[74] (net)                            4      68.8668              0.0000     0.7074 r
  io_cmd_o[74] (out)                                              0.2292   -0.0150 @   0.6924 r
  data arrival time                                                                    0.6924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7924


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0460    0.2121     0.5774 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       9.4669              0.0000     0.5774 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5774 f
  fifo_1__mem_fifo/data_o[67] (net)                     9.4669              0.0000     0.5774 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5774 f
  fifo_lo[107] (net)                                    9.4669              0.0000     0.5774 f
  U1877/IN2 (AND2X1)                                              0.0460    0.0003 &   0.5777 f
  U1877/Q (AND2X1)                                                0.1845    0.1403 @   0.7180 f
  io_cmd_o[67] (net)                            4      52.8212              0.0000     0.7180 f
  io_cmd_o[67] (out)                                              0.1845   -0.0254 @   0.6926 f
  data arrival time                                                                    0.6926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7926


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1466    0.0000     0.3174 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0343    0.2020     0.5194 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       4.3303              0.0000     0.5194 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5194 f
  fifo_0__mem_fifo/data_o[44] (net)                     4.3303              0.0000     0.5194 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5194 f
  fifo_lo[42] (net)                                     4.3303              0.0000     0.5194 f
  U1844/IN1 (MUX21X1)                                             0.0343    0.0000 &   0.5194 f
  U1844/Q (MUX21X1)                                               0.2438    0.1765 @   0.6958 f
  io_cmd_o[44] (net)                            4      73.9261              0.0000     0.6958 f
  io_cmd_o[44] (out)                                              0.2438   -0.0032 @   0.6926 f
  data arrival time                                                                    0.6926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6926
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7926


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0370    0.2042     0.5227 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       5.4969              0.0000     0.5227 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5227 f
  fifo_0__mem_fifo/data_o[20] (net)                     5.4969              0.0000     0.5227 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5227 f
  fifo_lo[18] (net)                                     5.4969              0.0000     0.5227 f
  U1796/IN1 (MUX21X1)                                             0.0370    0.0000 &   0.5227 f
  U1796/Q (MUX21X1)                                               0.2051    0.1597 @   0.6824 f
  io_cmd_o[20] (net)                            4      61.3295              0.0000     0.6824 f
  io_cmd_o[20] (out)                                              0.2051    0.0103 @   0.6927 f
  data arrival time                                                                    0.6927

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6927
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7927


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0556    0.1971     0.5629 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      10.9958              0.0000     0.5629 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5629 r
  fifo_1__mem_fifo/data_o[119] (net)                   10.9958              0.0000     0.5629 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5629 r
  fifo_lo[159] (net)                                   10.9958              0.0000     0.5629 r
  U1981/IN2 (AND2X1)                                              0.0556    0.0003 &   0.5632 r
  U1981/Q (AND2X1)                                                0.2084    0.1385 @   0.7018 r
  io_cmd_o[119] (net)                           4      62.4532              0.0000     0.7018 r
  io_cmd_o[119] (out)                                             0.2084   -0.0085 @   0.6933 r
  data arrival time                                                                    0.6933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7933


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1469    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0770    0.2074     0.5257 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      19.1279              0.0000     0.5257 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5257 r
  fifo_0__mem_fifo/data_o[51] (net)                    19.1279              0.0000     0.5257 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.5257 r
  fifo_lo[45] (net)                                    19.1279              0.0000     0.5257 r
  U1850/IN1 (MUX21X1)                                             0.0770   -0.0108 &   0.5149 r
  U1850/Q (MUX21X1)                                               0.3004    0.1938 @   0.7087 r
  io_cmd_o[51] (net)                            4      89.4905              0.0000     0.7087 r
  io_cmd_o[51] (out)                                              0.3004   -0.0149 @   0.6937 r
  data arrival time                                                                    0.6937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7937


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3178     0.3178
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1470    0.0000     0.3178 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0808    0.2093     0.5272 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      20.5871              0.0000     0.5272 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5272 r
  fifo_0__mem_fifo/data_o[13] (net)                    20.5871              0.0000     0.5272 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5272 r
  fifo_lo[11] (net)                                    20.5871              0.0000     0.5272 r
  U1782/IN1 (MUX21X1)                                             0.0808   -0.0065 &   0.5207 r
  U1782/Q (MUX21X1)                                               0.2772    0.1883 @   0.7089 r
  io_cmd_o[13] (net)                            4      82.9765              0.0000     0.7089 r
  io_cmd_o[13] (out)                                              0.2772   -0.0149 @   0.6940 r
  data arrival time                                                                    0.6940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7940


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1469    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0737    0.2057     0.5239 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      17.8780              0.0000     0.5239 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[18] (net)                    17.8780              0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5239 r
  fifo_lo[16] (net)                                    17.8780              0.0000     0.5239 r
  U1792/IN1 (MUX21X1)                                             0.0737   -0.0050 &   0.5189 r
  U1792/Q (MUX21X1)                                               0.2145    0.1634 @   0.6823 r
  io_cmd_o[18] (net)                            4      63.2510              0.0000     0.6823 r
  io_cmd_o[18] (out)                                              0.2145    0.0121 @   0.6944 r
  data arrival time                                                                    0.6944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7944


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0518    0.1949     0.5608 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       9.5179              0.0000     0.5608 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[81] (net)                     9.5179              0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5608 r
  fifo_lo[121] (net)                                    9.5179              0.0000     0.5608 r
  U1905/IN2 (AND2X1)                                              0.0518   -0.0010 &   0.5598 r
  U1905/Q (AND2X1)                                                0.2282    0.1441 @   0.7039 r
  io_cmd_o[81] (net)                            4      68.0896              0.0000     0.7039 r
  io_cmd_o[81] (out)                                              0.2282   -0.0088 @   0.6951 r
  data arrival time                                                                    0.6951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7951


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1603    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0495    0.2145     0.5796 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      11.0095              0.0000     0.5796 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[70] (net)                    11.0095              0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5796 f
  fifo_lo[110] (net)                                   11.0095              0.0000     0.5796 f
  U1883/IN2 (AND2X1)                                              0.0495    0.0003 &   0.5800 f
  U1883/Q (AND2X1)                                                0.1819    0.1398 @   0.7198 f
  io_cmd_o[70] (net)                            4      51.9890              0.0000     0.7198 f
  io_cmd_o[70] (out)                                              0.1819   -0.0244 @   0.6953 f
  data arrival time                                                                    0.6953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7953


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1603    0.0000     0.3654 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0473    0.2130     0.5784 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.0143              0.0000     0.5784 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[78] (net)                    10.0143              0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5784 f
  fifo_lo[118] (net)                                   10.0143              0.0000     0.5784 f
  U1899/IN2 (AND2X1)                                              0.0473    0.0003 &   0.5786 f
  U1899/Q (AND2X1)                                                0.1891    0.1423 @   0.7209 f
  io_cmd_o[78] (net)                            4      54.9749              0.0000     0.7209 f
  io_cmd_o[78] (out)                                              0.1891   -0.0255 @   0.6955 f
  data arrival time                                                                    0.6955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7955


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1471    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0640    0.2229     0.5412 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      17.4480              0.0000     0.5412 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5412 f
  fifo_0__mem_fifo/data_o[27] (net)                    17.4480              0.0000     0.5412 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5412 f
  fifo_lo[25] (net)                                    17.4480              0.0000     0.5412 f
  U1810/IN1 (MUX21X1)                                             0.0640   -0.0014 &   0.5398 f
  U1810/Q (MUX21X1)                                               0.2341    0.1797 @   0.7195 f
  io_cmd_o[27] (net)                            5      71.5086              0.0000     0.7195 f
  io_cmd_o[27] (out)                                              0.2341   -0.0213 @   0.6983 f
  data arrival time                                                                    0.6983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7983


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1608    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0484    0.2138     0.5792 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.5306              0.0000     0.5792 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5792 f
  fifo_1__mem_fifo/data_o[66] (net)                    10.5306              0.0000     0.5792 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5792 f
  fifo_lo[106] (net)                                   10.5306              0.0000     0.5792 f
  U1875/IN2 (AND2X1)                                              0.0484    0.0003 &   0.5795 f
  U1875/Q (AND2X1)                                                0.1834    0.1395 @   0.7189 f
  io_cmd_o[66] (net)                            4      53.0832              0.0000     0.7189 f
  io_cmd_o[66] (out)                                              0.1834   -0.0206 @   0.6983 f
  data arrival time                                                                    0.6983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7983


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0430    0.2100     0.5753 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       8.0997              0.0000     0.5753 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[77] (net)                     8.0997              0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5753 f
  fifo_lo[117] (net)                                    8.0997              0.0000     0.5753 f
  U1897/IN2 (AND2X1)                                              0.0430   -0.0011 &   0.5742 f
  U1897/Q (AND2X1)                                                0.1899    0.1424 @   0.7166 f
  io_cmd_o[77] (net)                            4      54.5945              0.0000     0.7166 f
  io_cmd_o[77] (out)                                              0.1899   -0.0182 @   0.6984 f
  data arrival time                                                                    0.6984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7984


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1603    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0421    0.2095     0.5752 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       7.7293              0.0000     0.5752 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5752 f
  fifo_1__mem_fifo/data_o[80] (net)                     7.7293              0.0000     0.5752 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5752 f
  fifo_lo[120] (net)                                    7.7293              0.0000     0.5752 f
  U1903/IN2 (AND2X1)                                              0.0421   -0.0013 &   0.5739 f
  U1903/Q (AND2X1)                                                0.1886    0.1413 @   0.7152 f
  io_cmd_o[80] (net)                            4      54.0632              0.0000     0.7152 f
  io_cmd_o[80] (out)                                              0.1886   -0.0166 @   0.6986 f
  data arrival time                                                                    0.6986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7986


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1609    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0604    0.1998     0.5655 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      12.8233              0.0000     0.5655 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5655 r
  fifo_1__mem_fifo/data_o[112] (net)                   12.8233              0.0000     0.5655 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5655 r
  fifo_lo[152] (net)                                   12.8233              0.0000     0.5655 r
  U1967/IN2 (AND2X1)                                              0.0604   -0.0014 &   0.5640 r
  U1967/Q (AND2X1)                                                0.2359    0.1494 @   0.7135 r
  io_cmd_o[112] (net)                           4      71.0936              0.0000     0.7135 r
  io_cmd_o[112] (out)                                             0.2359   -0.0148 @   0.6987 r
  data arrival time                                                                    0.6987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7987


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0449    0.2114     0.5767 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       8.9747              0.0000     0.5767 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5767 f
  fifo_1__mem_fifo/data_o[85] (net)                     8.9747              0.0000     0.5767 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5767 f
  fifo_lo[125] (net)                                    8.9747              0.0000     0.5767 f
  U1913/IN2 (AND2X1)                                              0.0449   -0.0009 &   0.5758 f
  U1913/Q (AND2X1)                                                0.1715    0.1340 @   0.7098 f
  io_cmd_o[85] (net)                            4      48.9380              0.0000     0.7098 f
  io_cmd_o[85] (out)                                              0.1715   -0.0107 @   0.6991 f
  data arrival time                                                                    0.6991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7991


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1603    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0552    0.1968     0.5627 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      10.8260              0.0000     0.5627 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5627 r
  fifo_1__mem_fifo/data_o[97] (net)                    10.8260              0.0000     0.5627 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5627 r
  fifo_lo[137] (net)                                   10.8260              0.0000     0.5627 r
  U1937/IN2 (AND2X1)                                              0.0552    0.0002 &   0.5629 r
  U1937/Q (AND2X1)                                                0.2212    0.1426 @   0.7055 r
  io_cmd_o[97] (net)                            4      66.2539              0.0000     0.7055 r
  io_cmd_o[97] (out)                                              0.2212   -0.0063 @   0.6992 r
  data arrival time                                                                    0.6992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7992


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0512    0.2156     0.5815 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      11.7395              0.0000     0.5815 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[101] (net)                   11.7395              0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5815 f
  fifo_lo[141] (net)                                   11.7395              0.0000     0.5815 f
  U1945/IN2 (AND2X1)                                              0.0512   -0.0055 &   0.5760 f
  U1945/Q (AND2X1)                                                0.1756    0.1369 @   0.7129 f
  io_cmd_o[101] (net)                           4      49.9669              0.0000     0.7129 f
  io_cmd_o[101] (out)                                             0.1756   -0.0132 @   0.6997 f
  data arrival time                                                                    0.6997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7997


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1471    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0662    0.2243     0.5425 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      18.4227              0.0000     0.5425 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5425 f
  fifo_0__mem_fifo/data_o[45] (net)                    18.4227              0.0000     0.5425 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5425 f
  fifo_lo[43] (net)                                    18.4227              0.0000     0.5425 f
  U1846/IN1 (MUX21X1)                                             0.0662   -0.0034 &   0.5391 f
  U1846/Q (MUX21X1)                                               0.2207    0.1733 @   0.7124 f
  io_cmd_o[45] (net)                            4      66.8242              0.0000     0.7124 f
  io_cmd_o[45] (out)                                              0.2207   -0.0123 @   0.7002 f
  data arrival time                                                                    0.7002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8002


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1603    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0567    0.1977     0.5635 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      11.3971              0.0000     0.5635 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[121] (net)                   11.3971              0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5635 r
  fifo_lo[161] (net)                                   11.3971              0.0000     0.5635 r
  U1985/IN2 (AND2X1)                                              0.0567   -0.0024 &   0.5611 r
  U1985/Q (AND2X1)                                                0.2313    0.1466 @   0.7077 r
  io_cmd_o[121] (net)                           4      69.4365              0.0000     0.7077 r
  io_cmd_o[121] (out)                                             0.2313   -0.0072 @   0.7006 r
  data arrival time                                                                    0.7006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8006


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1471    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0440    0.2096     0.5282 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       8.5302              0.0000     0.5282 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5282 f
  fifo_0__mem_fifo/data_o[43] (net)                     8.5302              0.0000     0.5282 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5282 f
  fifo_lo[41] (net)                                     8.5302              0.0000     0.5282 f
  U1842/IN1 (MUX21X1)                                             0.0440   -0.0020 &   0.5263 f
  U1842/Q (MUX21X1)                                               0.2333    0.1739 @   0.7002 f
  io_cmd_o[43] (net)                            5      70.5718              0.0000     0.7002 f
  io_cmd_o[43] (out)                                              0.2333    0.0008 @   0.7010 f
  data arrival time                                                                    0.7010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8010


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0676    0.2251     0.5436 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      19.0336              0.0000     0.5436 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5436 f
  fifo_0__mem_fifo/data_o[22] (net)                    19.0336              0.0000     0.5436 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5436 f
  fifo_lo[20] (net)                                    19.0336              0.0000     0.5436 f
  U1800/IN1 (MUX21X1)                                             0.0676   -0.0076 &   0.5360 f
  U1800/Q (MUX21X1)                                               0.2445    0.1838 @   0.7198 f
  io_cmd_o[22] (net)                            4      74.4127              0.0000     0.7198 f
  io_cmd_o[22] (out)                                              0.2445   -0.0182 @   0.7015 f
  data arrival time                                                                    0.7015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8015


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0505    0.1999     0.5999 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       9.0966              0.0000     0.5999 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5999 r
  fifo_1__mem_fifo/data_o[61] (net)                     9.0966              0.0000     0.5999 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5999 r
  fifo_lo[101] (net)                                    9.0966              0.0000     0.5999 r
  U1865/IN2 (AND2X1)                                              0.0505    0.0002 &   0.6001 r
  U1865/Q (AND2X1)                                                0.1817    0.1249 @   0.7250 r
  io_cmd_o[61] (net)                            4      52.7156              0.0000     0.7250 r
  io_cmd_o[61] (out)                                              0.1824   -0.0231 @   0.7019 r
  data arrival time                                                                    0.7019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8019


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1692    0.0000     0.3292 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0467    0.1929     0.5221 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       7.6020              0.0000     0.5221 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5221 r
  fifo_0__mem_fifo/data_o[40] (net)                     7.6020              0.0000     0.5221 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5221 r
  fifo_lo[38] (net)                                     7.6020              0.0000     0.5221 r
  U1836/IN1 (MUX21X1)                                             0.0467    0.0001 &   0.5222 r
  U1836/Q (MUX21X1)                                               0.2388    0.1667 @   0.6888 r
  io_cmd_o[40] (net)                            5      70.9787              0.0000     0.6888 r
  io_cmd_o[40] (out)                                              0.2388    0.0132 @   0.7020 r
  data arrival time                                                                    0.7020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8020


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4009     0.4009
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2303    0.0000     0.4009 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0511    0.2003     0.6012 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.3228              0.0000     0.6012 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6012 r
  fifo_1__mem_fifo/data_o[100] (net)                    9.3228              0.0000     0.6012 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6012 r
  fifo_lo[140] (net)                                    9.3228              0.0000     0.6012 r
  U1943/IN2 (AND2X1)                                              0.0511   -0.0036 &   0.5976 r
  U1943/Q (AND2X1)                                                0.1614    0.1169 @   0.7145 r
  io_cmd_o[100] (net)                           4      46.1920              0.0000     0.7145 r
  io_cmd_o[100] (out)                                             0.1620   -0.0121 @   0.7024 r
  data arrival time                                                                    0.7024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8024


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1608    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0471    0.1924     0.5579 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       7.7239              0.0000     0.5579 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5579 r
  fifo_1__mem_fifo/data_o[64] (net)                     7.7239              0.0000     0.5579 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5579 r
  fifo_lo[104] (net)                                    7.7239              0.0000     0.5579 r
  U1871/IN2 (AND2X1)                                              0.0471   -0.0007 &   0.5572 r
  U1871/Q (AND2X1)                                                0.2044    0.1351 @   0.6923 r
  io_cmd_o[64] (net)                            4      60.9076              0.0000     0.6923 r
  io_cmd_o[64] (out)                                              0.2044    0.0103 @   0.7026 r
  data arrival time                                                                    0.7026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8026


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1603    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0434    0.2104     0.5761 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       8.2996              0.0000     0.5761 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5761 f
  fifo_1__mem_fifo/data_o[91] (net)                     8.2996              0.0000     0.5761 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5761 f
  fifo_lo[131] (net)                                    8.2996              0.0000     0.5761 f
  U1925/IN2 (AND2X1)                                              0.0434   -0.0009 &   0.5752 f
  U1925/Q (AND2X1)                                                0.1827    0.1389 @   0.7141 f
  io_cmd_o[91] (net)                            4      52.3026              0.0000     0.7141 f
  io_cmd_o[91] (out)                                              0.1827   -0.0107 @   0.7034 f
  data arrival time                                                                    0.7034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8034


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0631    0.2224     0.5407 f
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      17.0425              0.0000     0.5407 f
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5407 f
  fifo_0__mem_fifo/data_o[4] (net)                     17.0425              0.0000     0.5407 f
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5407 f
  fifo_lo[2] (net)                                     17.0425              0.0000     0.5407 f
  U1764/IN1 (MUX21X1)                                             0.0631   -0.0049 &   0.5359 f
  U1764/Q (MUX21X1)                                               0.2257    0.1755 @   0.7114 f
  io_cmd_o[4] (net)                             4      68.6547              0.0000     0.7114 f
  io_cmd_o[4] (out)                                               0.2257   -0.0078 @   0.7036 f
  data arrival time                                                                    0.7036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8036


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1673    0.0000     0.3697 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1050    0.2464 @   0.6160 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      33.8457              0.0000     0.6160 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6160 f
  fifo_1__mem_fifo/data_o[46] (net)                    33.8457              0.0000     0.6160 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.6160 f
  fifo_lo[93] (net)                                    33.8457              0.0000     0.6160 f
  U1848/IN2 (MUX21X1)                                             0.1051   -0.0142 @   0.6019 f
  U1848/Q (MUX21X1)                                               0.2262    0.1844 @   0.7863 f
  io_cmd_o[46] (net)                            4      68.7942              0.0000     0.7863 f
  io_cmd_o[46] (out)                                              0.2262   -0.0822 @   0.7041 f
  data arrival time                                                                    0.7041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8041


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0533    0.2015     0.6015 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      10.1676              0.0000     0.6015 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6015 r
  fifo_1__mem_fifo/data_o[65] (net)                    10.1676              0.0000     0.6015 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6015 r
  fifo_lo[105] (net)                                   10.1676              0.0000     0.6015 r
  U1873/IN2 (AND2X1)                                              0.0533    0.0002 &   0.6017 r
  U1873/Q (AND2X1)                                                0.1745    0.1244 @   0.7261 r
  io_cmd_o[65] (net)                            4      51.3363              0.0000     0.7261 r
  io_cmd_o[65] (out)                                              0.1745   -0.0218 @   0.7042 r
  data arrival time                                                                    0.7042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8042


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0732    0.2055     0.5239 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      17.7136              0.0000     0.5239 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[26] (net)                    17.7136              0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5239 r
  fifo_lo[24] (net)                                    17.7136              0.0000     0.5239 r
  U1808/IN1 (MUX21X1)                                             0.0732   -0.0010 &   0.5228 r
  U1808/Q (MUX21X1)                                               0.2526    0.1780 @   0.7008 r
  io_cmd_o[26] (net)                            5      75.4155              0.0000     0.7008 r
  io_cmd_o[26] (out)                                              0.2526    0.0036 @   0.7044 r
  data arrival time                                                                    0.7044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8044


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0469    0.2127     0.5785 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       9.8383              0.0000     0.5785 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[83] (net)                     9.8383              0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5785 f
  fifo_lo[123] (net)                                    9.8383              0.0000     0.5785 f
  U1909/IN2 (AND2X1)                                              0.0469   -0.0016 &   0.5770 f
  U1909/Q (AND2X1)                                                0.2248    0.1578 @   0.7348 f
  io_cmd_o[83] (net)                            4      65.7375              0.0000     0.7348 f
  io_cmd_o[83] (out)                                              0.2248   -0.0302 @   0.7046 f
  data arrival time                                                                    0.7046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8046


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0459    0.2121     0.5779 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       9.4094              0.0000     0.5779 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5779 f
  fifo_1__mem_fifo/data_o[62] (net)                     9.4094              0.0000     0.5779 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5779 f
  fifo_lo[102] (net)                                    9.4094              0.0000     0.5779 f
  U1867/IN2 (AND2X1)                                              0.0459    0.0001 &   0.5780 f
  U1867/Q (AND2X1)                                                0.2158    0.1539 @   0.7319 f
  io_cmd_o[62] (net)                            4      63.1151              0.0000     0.7319 f
  io_cmd_o[62] (out)                                              0.2158   -0.0271 @   0.7049 f
  data arrival time                                                                    0.7049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8049


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0436    0.2105     0.5763 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       8.3613              0.0000     0.5763 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[93] (net)                     8.3613              0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5763 f
  fifo_lo[133] (net)                                    8.3613              0.0000     0.5763 f
  U1929/IN2 (AND2X1)                                              0.0436    0.0001 &   0.5764 f
  U1929/Q (AND2X1)                                                0.1860    0.1398 @   0.7162 f
  io_cmd_o[93] (net)                            4      53.9693              0.0000     0.7162 f
  io_cmd_o[93] (out)                                              0.1860   -0.0111 @   0.7051 f
  data arrival time                                                                    0.7051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8051


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1471    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0717    0.2277     0.5460 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      20.8598              0.0000     0.5460 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5460 f
  fifo_0__mem_fifo/data_o[41] (net)                    20.8598              0.0000     0.5460 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5460 f
  fifo_lo[39] (net)                                    20.8598              0.0000     0.5460 f
  U1838/IN1 (MUX21X1)                                             0.0717   -0.0086 &   0.5373 f
  U1838/Q (MUX21X1)                                               0.2865    0.2030 @   0.7403 f
  io_cmd_o[41] (net)                            5      88.1867              0.0000     0.7403 f
  io_cmd_o[41] (out)                                              0.2865   -0.0341 @   0.7062 f
  data arrival time                                                                    0.7062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8062


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1471    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0659    0.2241     0.5424 f
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      18.3007              0.0000     0.5424 f
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5424 f
  fifo_0__mem_fifo/data_o[31] (net)                    18.3007              0.0000     0.5424 f
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5424 f
  fifo_lo[29] (net)                                    18.3007              0.0000     0.5424 f
  U1818/IN1 (MUX21X1)                                             0.0659   -0.0081 &   0.5343 f
  U1818/Q (MUX21X1)                                               0.2446    0.1817 @   0.7160 f
  io_cmd_o[31] (net)                            4      73.8859              0.0000     0.7160 f
  io_cmd_o[31] (out)                                              0.2446   -0.0097 @   0.7063 f
  data arrival time                                                                    0.7063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8063


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0585    0.1987     0.5645 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      12.1020              0.0000     0.5645 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5645 r
  fifo_1__mem_fifo/data_o[110] (net)                   12.1020              0.0000     0.5645 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5645 r
  fifo_lo[150] (net)                                   12.1020              0.0000     0.5645 r
  U1963/IN2 (AND2X1)                                              0.0585   -0.0060 &   0.5585 r
  U1963/Q (AND2X1)                                                0.1764    0.1239 @   0.6824 r
  io_cmd_o[110] (net)                           4      51.0304              0.0000     0.6824 r
  U1964/INP (NBUFFX2)                                             0.1772   -0.0418 @   0.6406 r
  U1964/Z (NBUFFX2)                                               0.0311    0.0740     0.7145 r
  mem_cmd_o[110] (net)                          1       1.4907              0.0000     0.7145 r
  mem_cmd_o[110] (out)                                            0.0311   -0.0074 &   0.7072 r
  data arrival time                                                                    0.7072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8072


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1603    0.0000     0.3654 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0523    0.2164     0.5818 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      12.2706              0.0000     0.5818 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5818 f
  fifo_1__mem_fifo/data_o[98] (net)                    12.2706              0.0000     0.5818 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5818 f
  fifo_lo[138] (net)                                   12.2706              0.0000     0.5818 f
  U1939/IN2 (AND2X1)                                              0.0523   -0.0031 &   0.5787 f
  U1939/Q (AND2X1)                                                0.2309    0.1621 @   0.7408 f
  io_cmd_o[98] (net)                            4      67.6651              0.0000     0.7408 f
  io_cmd_o[98] (out)                                              0.2309   -0.0336 @   0.7073 f
  data arrival time                                                                    0.7073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8073


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1609    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0494    0.2145     0.5798 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      10.9680              0.0000     0.5798 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5798 f
  fifo_1__mem_fifo/data_o[87] (net)                    10.9680              0.0000     0.5798 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5798 f
  fifo_lo[127] (net)                                   10.9680              0.0000     0.5798 f
  U1917/IN2 (AND2X1)                                              0.0494   -0.0042 &   0.5756 f
  U1917/Q (AND2X1)                                                0.2343    0.1622 @   0.7378 f
  io_cmd_o[87] (net)                            4      68.5155              0.0000     0.7378 f
  io_cmd_o[87] (out)                                              0.2343   -0.0301 @   0.7078 f
  data arrival time                                                                    0.7078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8078


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1469    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0360    0.2034     0.5219 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       5.0444              0.0000     0.5219 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5219 f
  fifo_0__mem_fifo/data_o[16] (net)                     5.0444              0.0000     0.5219 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5219 f
  fifo_lo[14] (net)                                     5.0444              0.0000     0.5219 f
  U1788/IN1 (MUX21X1)                                             0.0360    0.0000 &   0.5219 f
  U1788/Q (MUX21X1)                                               0.2802    0.1917 @   0.7136 f
  io_cmd_o[16] (net)                            4      85.5073              0.0000     0.7136 f
  io_cmd_o[16] (out)                                              0.2802   -0.0058 @   0.7078 f
  data arrival time                                                                    0.7078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8078


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1471    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0803    0.2091     0.5277 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      20.3859              0.0000     0.5277 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5277 r
  fifo_0__mem_fifo/data_o[37] (net)                    20.3859              0.0000     0.5277 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5277 r
  fifo_lo[35] (net)                                    20.3859              0.0000     0.5277 r
  U1830/IN1 (MUX21X1)                                             0.0803   -0.0013 &   0.5264 r
  U1830/Q (MUX21X1)                                               0.3036    0.1966 @   0.7230 r
  io_cmd_o[37] (net)                            5      90.8067              0.0000     0.7230 r
  io_cmd_o[37] (out)                                              0.3036   -0.0151 @   0.7079 r
  data arrival time                                                                    0.7079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8079


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1470    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0677    0.2253     0.5438 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      19.1079              0.0000     0.5438 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5438 f
  fifo_0__mem_fifo/data_o[21] (net)                    19.1079              0.0000     0.5438 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5438 f
  fifo_lo[19] (net)                                    19.1079              0.0000     0.5438 f
  U1798/IN1 (MUX21X1)                                             0.0677   -0.0047 &   0.5391 f
  U1798/Q (MUX21X1)                                               0.2560    0.1883 @   0.7274 f
  io_cmd_o[21] (net)                            4      77.9912              0.0000     0.7274 f
  io_cmd_o[21] (out)                                              0.2560   -0.0189 @   0.7085 f
  data arrival time                                                                    0.7085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8085


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0574    0.2188     0.5370 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      14.5288              0.0000     0.5370 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5370 f
  fifo_0__mem_fifo/data_o[10] (net)                    14.5288              0.0000     0.5370 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5370 f
  fifo_lo[8] (net)                                     14.5288              0.0000     0.5370 f
  U1776/IN1 (MUX21X1)                                             0.0574   -0.0012 &   0.5359 f
  U1776/Q (MUX21X1)                                               0.2770    0.1934 @   0.7292 f
  io_cmd_o[10] (net)                            4      84.1819              0.0000     0.7292 f
  io_cmd_o[10] (out)                                              0.2770   -0.0206 @   0.7086 f
  data arrival time                                                                    0.7086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8086


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1672    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1028    0.2219 @   0.5901 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      29.1068              0.0000     0.5901 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5901 r
  fifo_1__mem_fifo/data_o[2] (net)                     29.1068              0.0000     0.5901 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.5901 r
  fifo_lo[50] (net)                                    29.1068              0.0000     0.5901 r
  U1762/IN2 (MUX21X1)                                             0.1029   -0.0241 @   0.5661 r
  U1762/Q (MUX21X1)                                               0.2289    0.1784 @   0.7445 r
  io_cmd_o[2] (net)                             4      68.2400              0.0000     0.7445 r
  io_cmd_o[2] (out)                                               0.2289   -0.0353 @   0.7092 r
  data arrival time                                                                    0.7092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8092


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1610    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0490    0.2142     0.5799 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      10.7632              0.0000     0.5799 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5799 f
  fifo_1__mem_fifo/data_o[113] (net)                   10.7632              0.0000     0.5799 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5799 f
  fifo_lo[153] (net)                                   10.7632              0.0000     0.5799 f
  U1969/IN2 (AND2X1)                                              0.0490   -0.0054 &   0.5745 f
  U1969/Q (AND2X1)                                                0.2465    0.1683 @   0.7428 f
  io_cmd_o[113] (net)                           4      72.4357              0.0000     0.7428 f
  io_cmd_o[113] (out)                                             0.2465   -0.0336 @   0.7092 f
  data arrival time                                                                    0.7092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8092


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1469    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0667    0.2246     0.5431 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      18.6454              0.0000     0.5431 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[39] (net)                    18.6454              0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5431 f
  fifo_lo[37] (net)                                    18.6454              0.0000     0.5431 f
  U1834/IN1 (MUX21X1)                                             0.0667   -0.0085 &   0.5346 f
  U1834/Q (MUX21X1)                                               0.2372    0.1806 @   0.7152 f
  io_cmd_o[39] (net)                            5      72.0750              0.0000     0.7152 f
  io_cmd_o[39] (out)                                              0.2372   -0.0041 @   0.7111 f
  data arrival time                                                                    0.7111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8111


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2303    0.0000     0.4007 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0539    0.2018     0.6024 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      10.3625              0.0000     0.6024 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6024 r
  fifo_1__mem_fifo/data_o[104] (net)                   10.3625              0.0000     0.6024 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6024 r
  fifo_lo[144] (net)                                   10.3625              0.0000     0.6024 r
  U1951/IN2 (AND2X1)                                              0.0539   -0.0040 &   0.5985 r
  U1951/Q (AND2X1)                                                0.2108    0.1390 @   0.7375 r
  io_cmd_o[104] (net)                           4      63.1656              0.0000     0.7375 r
  io_cmd_o[104] (out)                                             0.2108   -0.0255 @   0.7120 r
  data arrival time                                                                    0.7120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8120


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1672    0.0000     0.3686 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0990    0.2202 @   0.5888 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      27.7760              0.0000     0.5888 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5888 r
  fifo_1__mem_fifo/data_o[54] (net)                    27.7760              0.0000     0.5888 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.5888 r
  fifo_lo[97] (net)                                    27.7760              0.0000     0.5888 r
  U1856/IN2 (AND2X1)                                              0.0991    0.0012 @   0.5900 r
  U1856/Q (AND2X1)                                                0.1836    0.1335 @   0.7235 r
  io_cmd_o[54] (net)                            4      53.9979              0.0000     0.7235 r
  io_cmd_o[54] (out)                                              0.1836   -0.0113 @   0.7122 r
  data arrival time                                                                    0.7122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8122


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1603    0.0000     0.3654 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0539    0.1961     0.5615 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.3321              0.0000     0.5615 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5615 r
  fifo_1__mem_fifo/data_o[78] (net)                    10.3321              0.0000     0.5615 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5615 r
  fifo_lo[118] (net)                                   10.3321              0.0000     0.5615 r
  U1899/IN2 (AND2X1)                                              0.0539    0.0003 &   0.5618 r
  U1899/Q (AND2X1)                                                0.1875    0.1300 @   0.6918 r
  io_cmd_o[78] (net)                            4      55.7206              0.0000     0.6918 r
  U1900/INP (NBUFFX2)                                             0.1875   -0.0440 @   0.6477 r
  U1900/Z (NBUFFX2)                                               0.0323    0.0759     0.7236 r
  mem_cmd_o[78] (net)                           1       1.8726              0.0000     0.7236 r
  mem_cmd_o[78] (out)                                             0.0323   -0.0101 &   0.7135 r
  data arrival time                                                                    0.7135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8135


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0370    0.2054     0.5712 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       5.5232              0.0000     0.5712 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5712 f
  fifo_1__mem_fifo/data_o[82] (net)                     5.5232              0.0000     0.5712 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5712 f
  fifo_lo[122] (net)                                    5.5232              0.0000     0.5712 f
  U1907/IN2 (AND2X1)                                              0.0370    0.0000 &   0.5712 f
  U1907/Q (AND2X1)                                                0.1806    0.1353 @   0.7065 f
  io_cmd_o[82] (net)                            4      52.1432              0.0000     0.7065 f
  io_cmd_o[82] (out)                                              0.1806    0.0073 @   0.7137 f
  data arrival time                                                                    0.7137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8137


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0630    0.2012     0.5670 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      13.8078              0.0000     0.5670 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5670 r
  fifo_1__mem_fifo/data_o[116] (net)                   13.8078              0.0000     0.5670 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5670 r
  fifo_lo[156] (net)                                   13.8078              0.0000     0.5670 r
  U1975/IN2 (AND2X1)                                              0.0630   -0.0040 &   0.5630 r
  U1975/Q (AND2X1)                                                0.1987    0.1335 @   0.6964 r
  io_cmd_o[116] (net)                           4      58.1919              0.0000     0.6964 r
  U1976/INP (NBUFFX2)                                             0.1996   -0.0536 @   0.6429 r
  U1976/Z (NBUFFX2)                                               0.0324    0.0771     0.7200 r
  mem_cmd_o[116] (net)                          1       1.3624              0.0000     0.7200 r
  mem_cmd_o[116] (out)                                            0.0324   -0.0062 &   0.7138 r
  data arrival time                                                                    0.7138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8138


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2303    0.0000     0.4014 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0515    0.2005     0.6019 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       9.4583              0.0000     0.6019 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6019 r
  fifo_1__mem_fifo/data_o[75] (net)                     9.4583              0.0000     0.6019 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6019 r
  fifo_lo[115] (net)                                    9.4583              0.0000     0.6019 r
  U1893/IN2 (AND2X1)                                              0.0515    0.0002 &   0.6021 r
  U1893/Q (AND2X1)                                                0.2204    0.1436 @   0.7457 r
  io_cmd_o[75] (net)                            4      66.3195              0.0000     0.7457 r
  io_cmd_o[75] (out)                                              0.2208   -0.0311 @   0.7146 r
  data arrival time                                                                    0.7146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8146


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1471    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0454    0.2105     0.5291 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2       9.1429              0.0000     0.5291 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5291 f
  fifo_0__mem_fifo/data_o[34] (net)                     9.1429              0.0000     0.5291 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5291 f
  fifo_lo[32] (net)                                     9.1429              0.0000     0.5291 f
  U1824/IN1 (MUX21X1)                                             0.0454   -0.0010 &   0.5280 f
  U1824/Q (MUX21X1)                                               0.2873    0.1949 @   0.7229 f
  io_cmd_o[34] (net)                            4      87.3225              0.0000     0.7229 f
  io_cmd_o[34] (out)                                              0.2873   -0.0083 @   0.7146 f
  data arrival time                                                                    0.7146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8146


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1469    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0636    0.2227     0.5409 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      17.2522              0.0000     0.5409 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[18] (net)                    17.2522              0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5409 f
  fifo_lo[16] (net)                                    17.2522              0.0000     0.5409 f
  U1792/IN1 (MUX21X1)                                             0.0636   -0.0045 &   0.5364 f
  U1792/Q (MUX21X1)                                               0.2082    0.1667 @   0.7030 f
  io_cmd_o[18] (net)                            4      62.5053              0.0000     0.7030 f
  io_cmd_o[18] (out)                                              0.2082    0.0119 @   0.7149 f
  data arrival time                                                                    0.7149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8149


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1603    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0463    0.2123     0.5780 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.5957              0.0000     0.5780 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5780 f
  fifo_1__mem_fifo/data_o[63] (net)                     9.5957              0.0000     0.5780 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5780 f
  fifo_lo[103] (net)                                    9.5957              0.0000     0.5780 f
  U1869/IN2 (AND2X1)                                              0.0463   -0.0016 &   0.5763 f
  U1869/Q (AND2X1)                                                0.2361    0.1627 @   0.7390 f
  io_cmd_o[63] (net)                            4      69.1651              0.0000     0.7390 f
  io_cmd_o[63] (out)                                              0.2361   -0.0239 @   0.7151 f
  data arrival time                                                                    0.7151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8151


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0477    0.2133     0.5785 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      10.2107              0.0000     0.5785 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[73] (net)                    10.2107              0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5785 f
  fifo_lo[113] (net)                                   10.2107              0.0000     0.5785 f
  U1889/IN2 (AND2X1)                                              0.0477    0.0003 &   0.5788 f
  U1889/Q (AND2X1)                                                0.2661    0.1751 @   0.7540 f
  io_cmd_o[73] (net)                            4      77.7616              0.0000     0.7540 f
  io_cmd_o[73] (out)                                              0.2661   -0.0380 @   0.7159 f
  data arrival time                                                                    0.7159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8159


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3169     0.3169
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1466    0.0000     0.3169 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0599    0.1983     0.5153 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      12.6289              0.0000     0.5153 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5153 r
  fifo_0__mem_fifo/data_o[15] (net)                    12.6289              0.0000     0.5153 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5153 r
  fifo_lo[13] (net)                                    12.6289              0.0000     0.5153 r
  U1786/IN1 (MUX21X1)                                             0.0599   -0.0018 &   0.5135 r
  U1786/Q (MUX21X1)                                               0.2297    0.1667 @   0.6802 r
  io_cmd_o[15] (net)                            4      68.3898              0.0000     0.6802 r
  U1787/INP (NBUFFX2)                                             0.2297   -0.0471 @   0.6331 r
  U1787/Z (NBUFFX2)                                               0.0360    0.0830     0.7160 r
  mem_cmd_o[15] (net)                           1       2.7293              0.0000     0.7160 r
  mem_cmd_o[15] (out)                                             0.0360    0.0000 &   0.7161 r
  data arrival time                                                                    0.7161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8161


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0439    0.2107     0.5763 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       8.4949              0.0000     0.5763 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[71] (net)                     8.4949              0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5763 f
  fifo_lo[111] (net)                                    8.4949              0.0000     0.5763 f
  U1885/IN2 (AND2X1)                                              0.0439   -0.0044 &   0.5719 f
  U1885/Q (AND2X1)                                                0.2302    0.1593 @   0.7312 f
  io_cmd_o[71] (net)                            4      67.3273              0.0000     0.7312 f
  io_cmd_o[71] (out)                                              0.2302   -0.0149 @   0.7163 f
  data arrival time                                                                    0.7163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8163


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1469    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0724    0.2050     0.5234 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      17.3989              0.0000     0.5234 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5234 r
  fifo_0__mem_fifo/data_o[9] (net)                     17.3989              0.0000     0.5234 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5234 r
  fifo_lo[7] (net)                                     17.3989              0.0000     0.5234 r
  U1774/IN1 (MUX21X1)                                             0.0724   -0.0037 &   0.5197 r
  U1774/Q (MUX21X1)                                               0.2989    0.1925 @   0.7122 r
  io_cmd_o[9] (net)                             4      89.1120              0.0000     0.7122 r
  io_cmd_o[9] (out)                                               0.2989    0.0043 @   0.7165 r
  data arrival time                                                                    0.7165

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8165


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3178     0.3178
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1470    0.0000     0.3178 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0697    0.2264     0.5443 f
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      19.9613              0.0000     0.5443 f
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5443 f
  fifo_0__mem_fifo/data_o[13] (net)                    19.9613              0.0000     0.5443 f
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5443 f
  fifo_lo[11] (net)                                    19.9613              0.0000     0.5443 f
  U1782/IN1 (MUX21X1)                                             0.0697   -0.0060 &   0.5383 f
  U1782/Q (MUX21X1)                                               0.2692    0.1941 @   0.7324 f
  io_cmd_o[13] (net)                            4      82.2308              0.0000     0.7324 f
  io_cmd_o[13] (out)                                              0.2692   -0.0154 @   0.7170 f
  data arrival time                                                                    0.7170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8170


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0491    0.2142     0.5800 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      10.8114              0.0000     0.5800 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5800 f
  fifo_1__mem_fifo/data_o[86] (net)                    10.8114              0.0000     0.5800 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5800 f
  fifo_lo[126] (net)                                   10.8114              0.0000     0.5800 f
  U1915/IN2 (AND2X1)                                              0.0491   -0.0029 &   0.5771 f
  U1915/Q (AND2X1)                                                0.2190    0.1553 @   0.7324 f
  io_cmd_o[86] (net)                            4      63.8773              0.0000     0.7324 f
  io_cmd_o[86] (out)                                              0.2190   -0.0150 @   0.7174 f
  data arrival time                                                                    0.7174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8174


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0447    0.2113     0.5771 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       8.8906              0.0000     0.5771 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5771 f
  fifo_1__mem_fifo/data_o[84] (net)                     8.8906              0.0000     0.5771 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5771 f
  fifo_lo[124] (net)                                    8.8906              0.0000     0.5771 f
  U1911/IN2 (AND2X1)                                              0.0447   -0.0016 &   0.5755 f
  U1911/Q (AND2X1)                                                0.2417    0.1655 @   0.7410 f
  io_cmd_o[84] (net)                            4      71.0462              0.0000     0.7410 f
  io_cmd_o[84] (out)                                              0.2417   -0.0229 @   0.7181 f
  data arrival time                                                                    0.7181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8181


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1603    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0531    0.1957     0.5616 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2      10.0445              0.0000     0.5616 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[103] (net)                   10.0445              0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5616 r
  fifo_lo[143] (net)                                   10.0445              0.0000     0.5616 r
  U1949/IN2 (AND2X1)                                              0.0531    0.0002 &   0.5618 r
  U1949/Q (AND2X1)                                                0.2294    0.1447 @   0.7065 r
  io_cmd_o[103] (net)                           4      68.4427              0.0000     0.7065 r
  io_cmd_o[103] (out)                                             0.2294    0.0124 @   0.7189 r
  data arrival time                                                                    0.7189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8189


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3177     0.3177
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1466    0.0000     0.3177 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0731    0.2054     0.5231 r
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      17.6727              0.0000     0.5231 r
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5231 r
  fifo_0__mem_fifo/data_o[25] (net)                    17.6727              0.0000     0.5231 r
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5231 r
  fifo_lo[23] (net)                                    17.6727              0.0000     0.5231 r
  U1806/IN1 (MUX21X1)                                             0.0731   -0.0035 &   0.5196 r
  U1806/Q (MUX21X1)                                               0.2595    0.1819 @   0.7015 r
  io_cmd_o[25] (net)                            6      78.2393              0.0000     0.7015 r
  U3122/IN1 (NOR2X0)                                              0.2595   -0.0348 @   0.6667 r
  U3122/QN (NOR2X0)                                               0.0799    0.0610     0.7276 f
  io_cmd_v_o (net)                              1       3.3634              0.0000     0.7276 f
  io_cmd_v_o (out)                                                0.0799   -0.0086 &   0.7190 f
  data arrival time                                                                    0.7190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8190


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1603    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0545    0.2179     0.5830 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      13.2330              0.0000     0.5830 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5830 f
  fifo_1__mem_fifo/data_o[72] (net)                    13.2330              0.0000     0.5830 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5830 f
  fifo_lo[112] (net)                                   13.2330              0.0000     0.5830 f
  U1887/IN2 (AND2X1)                                              0.0545   -0.0068 &   0.5761 f
  U1887/Q (AND2X1)                                                0.2320    0.1622 @   0.7383 f
  io_cmd_o[72] (net)                            4      67.7681              0.0000     0.7383 f
  io_cmd_o[72] (out)                                              0.2320   -0.0192 @   0.7191 f
  data arrival time                                                                    0.7191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8191


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2302    0.0000     0.4008 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0575    0.2038     0.6046 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      11.7534              0.0000     0.6046 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6046 r
  fifo_1__mem_fifo/data_o[111] (net)                   11.7534              0.0000     0.6046 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6046 r
  fifo_lo[151] (net)                                   11.7534              0.0000     0.6046 r
  U1965/IN2 (AND2X1)                                              0.0575   -0.0067 &   0.5979 r
  U1965/Q (AND2X1)                                                0.1985    0.1336 @   0.7315 r
  io_cmd_o[111] (net)                           4      58.4756              0.0000     0.7315 r
  io_cmd_o[111] (out)                                             0.1992   -0.0111 @   0.7203 r
  data arrival time                                                                    0.7203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8203


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2302    0.0000     0.4008 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0607    0.2055     0.6063 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      12.9365              0.0000     0.6063 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6063 r
  fifo_1__mem_fifo/data_o[120] (net)                   12.9365              0.0000     0.6063 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6063 r
  fifo_lo[160] (net)                                   12.9365              0.0000     0.6063 r
  U1983/IN2 (AND2X1)                                              0.0607    0.0003 &   0.6066 r
  U1983/Q (AND2X1)                                                0.2039    0.1376 @   0.7443 r
  io_cmd_o[120] (net)                           4      61.0803              0.0000     0.7443 r
  io_cmd_o[120] (out)                                             0.2039   -0.0236 @   0.7207 r
  data arrival time                                                                    0.7207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8207


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1469    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0664    0.2244     0.5427 f
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      18.5021              0.0000     0.5427 f
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5427 f
  fifo_0__mem_fifo/data_o[51] (net)                    18.5021              0.0000     0.5427 f
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.5427 f
  fifo_lo[45] (net)                                    18.5021              0.0000     0.5427 f
  U1850/IN1 (MUX21X1)                                             0.0664   -0.0075 &   0.5353 f
  U1850/Q (MUX21X1)                                               0.2914    0.2008 @   0.7360 f
  io_cmd_o[51] (net)                            4      88.7447              0.0000     0.7360 f
  io_cmd_o[51] (out)                                              0.2914   -0.0152 @   0.7209 f
  data arrival time                                                                    0.7209

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8209


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2303    0.0000     0.4007 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0482    0.1987     0.5993 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2       8.2280              0.0000     0.5993 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5993 r
  fifo_1__mem_fifo/data_o[117] (net)                    8.2280              0.0000     0.5993 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5993 r
  fifo_lo[157] (net)                                    8.2280              0.0000     0.5993 r
  U1977/IN2 (AND2X1)                                              0.0482    0.0002 &   0.5995 r
  U1977/Q (AND2X1)                                                0.1913    0.1285 @   0.7280 r
  io_cmd_o[117] (net)                           4      55.7986              0.0000     0.7280 r
  io_cmd_o[117] (out)                                             0.1921   -0.0069 @   0.7211 r
  data arrival time                                                                    0.7211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8211


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1603    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0521    0.2162     0.5814 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      12.1383              0.0000     0.5814 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5814 f
  fifo_1__mem_fifo/data_o[102] (net)                   12.1383              0.0000     0.5814 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5814 f
  fifo_lo[142] (net)                                   12.1383              0.0000     0.5814 f
  U1947/IN2 (AND2X1)                                              0.0521   -0.0041 &   0.5773 f
  U1947/Q (AND2X1)                                                0.2472    0.1682 @   0.7455 f
  io_cmd_o[102] (net)                           4      72.1857              0.0000     0.7455 f
  io_cmd_o[102] (out)                                             0.2472   -0.0238 @   0.7217 f
  data arrival time                                                                    0.7217

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8217


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1603    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0542    0.2177     0.5825 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      13.1141              0.0000     0.5825 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5825 f
  fifo_1__mem_fifo/data_o[88] (net)                    13.1141              0.0000     0.5825 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5825 f
  fifo_lo[128] (net)                                   13.1141              0.0000     0.5825 f
  U1919/IN2 (AND2X1)                                              0.0542   -0.0060 &   0.5764 f
  U1919/Q (AND2X1)                                                0.2371    0.1641 @   0.7406 f
  io_cmd_o[88] (net)                            4      69.1043              0.0000     0.7406 f
  io_cmd_o[88] (out)                                              0.2371   -0.0182 @   0.7224 f
  data arrival time                                                                    0.7224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8224


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1692    0.0000     0.3292 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0404    0.2089     0.5381 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       6.9762              0.0000     0.5381 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5381 f
  fifo_0__mem_fifo/data_o[40] (net)                     6.9762              0.0000     0.5381 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5381 f
  fifo_lo[38] (net)                                     6.9762              0.0000     0.5381 f
  U1836/IN1 (MUX21X1)                                             0.0404    0.0001 &   0.5382 f
  U1836/Q (MUX21X1)                                               0.2300    0.1716 @   0.7098 f
  io_cmd_o[40] (net)                            5      69.4533              0.0000     0.7098 f
  io_cmd_o[40] (out)                                              0.2300    0.0127 @   0.7225 f
  data arrival time                                                                    0.7225

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8225


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0488    0.2140     0.5798 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      10.6781              0.0000     0.5798 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5798 f
  fifo_1__mem_fifo/data_o[119] (net)                   10.6781              0.0000     0.5798 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5798 f
  fifo_lo[159] (net)                                   10.6781              0.0000     0.5798 f
  U1981/IN2 (AND2X1)                                              0.0488    0.0003 &   0.5802 f
  U1981/Q (AND2X1)                                                0.2108    0.1528 @   0.7330 f
  io_cmd_o[119] (net)                           4      61.7074              0.0000     0.7330 f
  io_cmd_o[119] (out)                                             0.2108   -0.0102 @   0.7228 f
  data arrival time                                                                    0.7228

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8228


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0759    0.2068     0.5252 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      18.7228              0.0000     0.5252 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5252 r
  fifo_0__mem_fifo/data_o[38] (net)                    18.7228              0.0000     0.5252 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5252 r
  fifo_lo[36] (net)                                    18.7228              0.0000     0.5252 r
  U1832/IN1 (MUX21X1)                                             0.0759   -0.0012 &   0.5240 r
  U1832/Q (MUX21X1)                                               0.3875    0.2263 @   0.7502 r
  io_cmd_o[38] (net)                            5     117.4100              0.0000     0.7502 r
  io_cmd_o[38] (out)                                              0.3875   -0.0268 @   0.7234 r
  data arrival time                                                                    0.7234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8234


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0491    0.2143     0.5799 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      10.8463              0.0000     0.5799 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5799 f
  fifo_1__mem_fifo/data_o[74] (net)                    10.8463              0.0000     0.5799 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5799 f
  fifo_lo[114] (net)                                   10.8463              0.0000     0.5799 f
  U1891/IN2 (AND2X1)                                              0.0491   -0.0014 &   0.5785 f
  U1891/Q (AND2X1)                                                0.2324    0.1620 @   0.7405 f
  io_cmd_o[74] (net)                            4      68.1210              0.0000     0.7405 f
  io_cmd_o[74] (out)                                              0.2324   -0.0169 @   0.7236 f
  data arrival time                                                                    0.7236

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8236


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1673    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.1127    0.2265 @   0.5965 r
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      32.6700              0.0000     0.5965 r
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[25] (net)                    32.6700              0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.5965 r
  fifo_lo[72] (net)                                    32.6700              0.0000     0.5965 r
  U1806/IN2 (MUX21X1)                                             0.1128   -0.0308 @   0.5657 r
  U1806/Q (MUX21X1)                                               0.2595    0.1928 @   0.7585 r
  io_cmd_o[25] (net)                            6      78.2393              0.0000     0.7585 r
  io_cmd_o[25] (out)                                              0.2595   -0.0348 @   0.7237 r
  data arrival time                                                                    0.7237

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8237


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1603    0.0000     0.3655 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0542    0.2177     0.5832 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      13.1032              0.0000     0.5832 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5832 f
  fifo_1__mem_fifo/data_o[108] (net)                   13.1032              0.0000     0.5832 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5832 f
  fifo_lo[148] (net)                                   13.1032              0.0000     0.5832 f
  U1959/IN2 (AND2X1)                                              0.0542   -0.0008 &   0.5824 f
  U1959/Q (AND2X1)                                                0.2386    0.1657 @   0.7480 f
  io_cmd_o[108] (net)                           4      69.9394              0.0000     0.7480 f
  io_cmd_o[108] (out)                                             0.2386   -0.0240 @   0.7240 f
  data arrival time                                                                    0.7240

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8240


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1471    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0871    0.2125     0.5312 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      22.9515              0.0000     0.5312 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5312 r
  fifo_0__mem_fifo/data_o[5] (net)                     22.9515              0.0000     0.5312 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5312 r
  fifo_lo[3] (net)                                     22.9515              0.0000     0.5312 r
  U1766/IN1 (MUX21X1)                                             0.0871   -0.0009 &   0.5303 r
  U1766/Q (MUX21X1)                                               0.3806    0.2259 @   0.7561 r
  io_cmd_o[5] (net)                             4     115.1496              0.0000     0.7561 r
  io_cmd_o[5] (out)                                               0.3806   -0.0321 @   0.7241 r
  data arrival time                                                                    0.7241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8241


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3169     0.3169
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1466    0.0000     0.3169 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0518    0.2149     0.5318 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2      12.0031              0.0000     0.5318 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5318 f
  fifo_0__mem_fifo/data_o[15] (net)                    12.0031              0.0000     0.5318 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5318 f
  fifo_lo[13] (net)                                    12.0031              0.0000     0.5318 f
  U1786/IN1 (MUX21X1)                                             0.0518   -0.0016 &   0.5302 f
  U1786/Q (MUX21X1)                                               0.2234    0.1716 @   0.7017 f
  io_cmd_o[15] (net)                            4      67.6441              0.0000     0.7017 f
  U1787/INP (NBUFFX2)                                             0.2234   -0.0480 @   0.6538 f
  U1787/Z (NBUFFX2)                                               0.0314    0.0704     0.7242 f
  mem_cmd_o[15] (net)                           1       2.7293              0.0000     0.7242 f
  mem_cmd_o[15] (out)                                             0.0314    0.0000 &   0.7242 f
  data arrival time                                                                    0.7242

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8242


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0437    0.1958     0.5958 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       6.5258              0.0000     0.5958 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5958 r
  fifo_1__mem_fifo/data_o[59] (net)                     6.5258              0.0000     0.5958 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5958 r
  fifo_lo[99] (net)                                     6.5258              0.0000     0.5958 r
  U1861/IN2 (AND2X1)                                              0.0437   -0.0033 &   0.5925 r
  U1861/Q (AND2X1)                                                0.1856    0.1278 @   0.7203 r
  io_cmd_o[59] (net)                            4      55.0714              0.0000     0.7203 r
  io_cmd_o[59] (out)                                              0.1856    0.0046 @   0.7249 r
  data arrival time                                                                    0.7249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8249


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0454    0.2117     0.5776 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       9.2002              0.0000     0.5776 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5776 f
  fifo_1__mem_fifo/data_o[81] (net)                     9.2002              0.0000     0.5776 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5776 f
  fifo_lo[121] (net)                                    9.2002              0.0000     0.5776 f
  U1905/IN2 (AND2X1)                                              0.0454   -0.0008 &   0.5767 f
  U1905/Q (AND2X1)                                                0.2306    0.1595 @   0.7362 f
  io_cmd_o[81] (net)                            4      67.3438              0.0000     0.7362 f
  io_cmd_o[81] (out)                                              0.2306   -0.0105 @   0.7257 f
  data arrival time                                                                    0.7257

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7257
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8257


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0547    0.2023     0.6022 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      10.6997              0.0000     0.6022 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6022 r
  fifo_1__mem_fifo/data_o[114] (net)                   10.6997              0.0000     0.6022 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6022 r
  fifo_lo[154] (net)                                   10.6997              0.0000     0.6022 r
  U1971/IN2 (AND2X1)                                              0.0547   -0.0027 &   0.5996 r
  U1971/Q (AND2X1)                                                0.2653    0.1630 @   0.7625 r
  io_cmd_o[114] (net)                           4      81.5617              0.0000     0.7625 r
  io_cmd_o[114] (out)                                             0.2653   -0.0363 @   0.7262 r
  data arrival time                                                                    0.7262

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8262


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0632    0.2224     0.5408 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      17.0878              0.0000     0.5408 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5408 f
  fifo_0__mem_fifo/data_o[26] (net)                    17.0878              0.0000     0.5408 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5408 f
  fifo_lo[24] (net)                                    17.0878              0.0000     0.5408 f
  U1808/IN1 (MUX21X1)                                             0.0632   -0.0008 &   0.5400 f
  U1808/Q (MUX21X1)                                               0.2452    0.1832 @   0.7232 f
  io_cmd_o[26] (net)                            5      74.6118              0.0000     0.7232 f
  io_cmd_o[26] (out)                                              0.2452    0.0031 @   0.7263 f
  data arrival time                                                                    0.7263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8263


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1603    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0559    0.1972     0.5624 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      11.0868              0.0000     0.5624 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5624 r
  fifo_1__mem_fifo/data_o[69] (net)                    11.0868              0.0000     0.5624 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5624 r
  fifo_lo[109] (net)                                   11.0868              0.0000     0.5624 r
  U1881/IN2 (AND2X1)                                              0.0559   -0.0017 &   0.5607 r
  U1881/Q (AND2X1)                                                0.1763    0.1232 @   0.6840 r
  io_cmd_o[69] (net)                            4      50.8894              0.0000     0.6840 r
  U1882/INP (NBUFFX2)                                             0.1770   -0.0261 @   0.6579 r
  U1882/Z (NBUFFX2)                                               0.0312    0.0740     0.7319 r
  mem_cmd_o[69] (net)                           1       1.5419              0.0000     0.7319 r
  mem_cmd_o[69] (out)                                             0.0312   -0.0056 &   0.7263 r
  data arrival time                                                                    0.7263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8263


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2303    0.0000     0.4006 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0502    0.1998     0.6004 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.9853              0.0000     0.6004 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6004 r
  fifo_1__mem_fifo/data_o[105] (net)                    8.9853              0.0000     0.6004 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6004 r
  fifo_lo[145] (net)                                    8.9853              0.0000     0.6004 r
  U1953/IN2 (AND2X1)                                              0.0502    0.0001 &   0.6006 r
  U1953/Q (AND2X1)                                                0.1698    0.1200 @   0.7206 r
  io_cmd_o[105] (net)                           4      48.8451              0.0000     0.7206 r
  io_cmd_o[105] (out)                                             0.1705    0.0059 @   0.7265 r
  data arrival time                                                                    0.7265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8265


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0590    0.1989     0.5643 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      12.2747              0.0000     0.5643 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5643 r
  fifo_1__mem_fifo/data_o[94] (net)                    12.2747              0.0000     0.5643 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5643 r
  fifo_lo[134] (net)                                   12.2747              0.0000     0.5643 r
  U1931/IN2 (AND2X1)                                              0.0590   -0.0053 &   0.5589 r
  U1931/Q (AND2X1)                                                0.1783    0.1246 @   0.6836 r
  io_cmd_o[94] (net)                            4      51.5969              0.0000     0.6836 r
  U1932/INP (NBUFFX2)                                             0.1790   -0.0241 @   0.6595 r
  U1932/Z (NBUFFX2)                                               0.0308    0.0739     0.7334 r
  mem_cmd_o[94] (net)                           1       1.1508              0.0000     0.7334 r
  mem_cmd_o[94] (out)                                             0.0308   -0.0065 &   0.7269 r
  data arrival time                                                                    0.7269

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7269
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8269


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1603    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0613    0.2002     0.5653 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      13.1754              0.0000     0.5653 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5653 r
  fifo_1__mem_fifo/data_o[92] (net)                    13.1754              0.0000     0.5653 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5653 r
  fifo_lo[132] (net)                                   13.1754              0.0000     0.5653 r
  U1927/IN2 (AND2X1)                                              0.0613   -0.0049 &   0.5605 r
  U1927/Q (AND2X1)                                                0.1858    0.1301 @   0.6906 r
  io_cmd_o[92] (net)                            4      55.1083              0.0000     0.6906 r
  U1928/INP (NBUFFX2)                                             0.1858   -0.0282 @   0.6624 r
  U1928/Z (NBUFFX2)                                               0.0316    0.0752     0.7376 r
  mem_cmd_o[92] (net)                           1       1.4256              0.0000     0.7376 r
  mem_cmd_o[92] (out)                                             0.0316   -0.0105 &   0.7271 r
  data arrival time                                                                    0.7271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8271


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0577    0.2039     0.6039 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      11.8309              0.0000     0.6039 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6039 r
  fifo_1__mem_fifo/data_o[99] (net)                    11.8309              0.0000     0.6039 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6039 r
  fifo_lo[139] (net)                                   11.8309              0.0000     0.6039 r
  U1941/IN2 (AND2X1)                                              0.0577   -0.0047 &   0.5992 r
  U1941/Q (AND2X1)                                                0.2863    0.1678 @   0.7670 r
  io_cmd_o[99] (net)                            4      86.8040              0.0000     0.7670 r
  io_cmd_o[99] (out)                                              0.2863   -0.0399 @   0.7271 r
  data arrival time                                                                    0.7271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8271


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1673    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.1109    0.2257 @   0.5956 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      32.0201              0.0000     0.5956 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5956 r
  fifo_1__mem_fifo/data_o[32] (net)                    32.0201              0.0000     0.5956 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.5956 r
  fifo_lo[79] (net)                                    32.0201              0.0000     0.5956 r
  U1820/IN2 (MUX21X1)                                             0.1109   -0.0253 @   0.5703 r
  U1820/Q (MUX21X1)                                               0.2372    0.1827 @   0.7530 r
  io_cmd_o[32] (net)                            4      70.5432              0.0000     0.7530 r
  io_cmd_o[32] (out)                                              0.2372   -0.0258 @   0.7272 r
  data arrival time                                                                    0.7272

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8272


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1471    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0692    0.2262     0.5448 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      19.7601              0.0000     0.5448 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5448 f
  fifo_0__mem_fifo/data_o[37] (net)                    19.7601              0.0000     0.5448 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5448 f
  fifo_lo[35] (net)                                    19.7601              0.0000     0.5448 f
  U1830/IN1 (MUX21X1)                                             0.0692   -0.0010 &   0.5438 f
  U1830/Q (MUX21X1)                                               0.2933    0.2031 @   0.7469 f
  io_cmd_o[37] (net)                            5      89.6956              0.0000     0.7469 f
  io_cmd_o[37] (out)                                              0.2933   -0.0185 @   0.7285 f
  data arrival time                                                                    0.7285

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7285
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8285


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0443    0.2169     0.6169 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       8.7789              0.0000     0.6169 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6169 f
  fifo_1__mem_fifo/data_o[61] (net)                     8.7789              0.0000     0.6169 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6169 f
  fifo_lo[101] (net)                                    8.7789              0.0000     0.6169 f
  U1865/IN2 (AND2X1)                                              0.0443    0.0002 &   0.6171 f
  U1865/Q (AND2X1)                                                0.1814    0.1386 @   0.7557 f
  io_cmd_o[61] (net)                            4      51.9699              0.0000     0.7557 f
  io_cmd_o[61] (out)                                              0.1814   -0.0271 @   0.7286 f
  data arrival time                                                                    0.7286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8286


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0513    0.2157     0.5815 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      11.7843              0.0000     0.5815 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[110] (net)                   11.7843              0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5815 f
  fifo_lo[150] (net)                                   11.7843              0.0000     0.5815 f
  U1963/IN2 (AND2X1)                                              0.0513   -0.0054 &   0.5761 f
  U1963/Q (AND2X1)                                                0.1759    0.1376 @   0.7137 f
  io_cmd_o[110] (net)                           4      50.2847              0.0000     0.7137 f
  U1964/INP (NBUFFX2)                                             0.1759   -0.0428 @   0.6709 f
  U1964/Z (NBUFFX2)                                               0.0276    0.0649     0.7358 f
  mem_cmd_o[110] (net)                          1       1.4907              0.0000     0.7358 f
  mem_cmd_o[110] (out)                                            0.0276   -0.0066 &   0.7292 f
  data arrival time                                                                    0.7292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8292


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4009     0.4009
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2303    0.0000     0.4009 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0448    0.2173     0.6182 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.0051              0.0000     0.6182 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6182 f
  fifo_1__mem_fifo/data_o[100] (net)                    9.0051              0.0000     0.6182 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6182 f
  fifo_lo[140] (net)                                    9.0051              0.0000     0.6182 f
  U1943/IN2 (AND2X1)                                              0.0448   -0.0033 &   0.6149 f
  U1943/Q (AND2X1)                                                0.1603    0.1285 @   0.7433 f
  io_cmd_o[100] (net)                           4      45.4462              0.0000     0.7433 f
  io_cmd_o[100] (out)                                             0.1603   -0.0136 @   0.7297 f
  data arrival time                                                                    0.7297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8297


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1603    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0484    0.2137     0.5796 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      10.5083              0.0000     0.5796 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[97] (net)                    10.5083              0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5796 f
  fifo_lo[137] (net)                                   10.5083              0.0000     0.5796 f
  U1937/IN2 (AND2X1)                                              0.0484    0.0002 &   0.5798 f
  U1937/Q (AND2X1)                                                0.2241    0.1577 @   0.7376 f
  io_cmd_o[97] (net)                            4      65.5081              0.0000     0.7376 f
  io_cmd_o[97] (out)                                              0.2241   -0.0076 @   0.7299 f
  data arrival time                                                                    0.7299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8299


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1469    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0762    0.2070     0.5251 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      18.8240              0.0000     0.5251 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5251 r
  fifo_0__mem_fifo/data_o[2] (net)                     18.8240              0.0000     0.5251 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5251 r
  fifo_lo[1] (net)                                     18.8240              0.0000     0.5251 r
  U1762/IN1 (MUX21X1)                                             0.0762   -0.0079 &   0.5172 r
  U1762/Q (MUX21X1)                                               0.2289    0.1704 @   0.6875 r
  io_cmd_o[2] (net)                             4      68.2400              0.0000     0.6875 r
  U1763/INP (NBUFFX2)                                             0.2289   -0.0353 @   0.6522 r
  U1763/Z (NBUFFX2)                                               0.0362    0.0830     0.7353 r
  mem_cmd_o[2] (net)                            1       2.9092              0.0000     0.7353 r
  mem_cmd_o[2] (out)                                              0.0362   -0.0053 &   0.7300 r
  data arrival time                                                                    0.7300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8300


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1609    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0529    0.2169     0.5825 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      12.5056              0.0000     0.5825 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5825 f
  fifo_1__mem_fifo/data_o[112] (net)                   12.5056              0.0000     0.5825 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5825 f
  fifo_lo[152] (net)                                   12.5056              0.0000     0.5825 f
  U1967/IN2 (AND2X1)                                              0.0529   -0.0011 &   0.5814 f
  U1967/Q (AND2X1)                                                0.2395    0.1662 @   0.7477 f
  io_cmd_o[112] (net)                           4      70.3478              0.0000     0.7477 f
  io_cmd_o[112] (out)                                             0.2395   -0.0169 @   0.7307 f
  data arrival time                                                                    0.7307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8307


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1471    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0542    0.1952     0.5137 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      10.4359              0.0000     0.5137 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5137 r
  fifo_0__mem_fifo/data_o[19] (net)                    10.4359              0.0000     0.5137 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5137 r
  fifo_lo[17] (net)                                    10.4359              0.0000     0.5137 r
  U1794/IN1 (MUX21X1)                                             0.0542    0.0002 &   0.5139 r
  U1794/Q (MUX21X1)                                               0.3063    0.1944 @   0.7083 r
  io_cmd_o[19] (net)                            4      92.6696              0.0000     0.7083 r
  U1795/INP (NBUFFX2)                                             0.3063   -0.0699 @   0.6384 r
  U1795/Z (NBUFFX2)                                               0.0440    0.0958     0.7342 r
  mem_cmd_o[19] (net)                           1       5.8321              0.0000     0.7342 r
  mem_cmd_o[19] (out)                                             0.0440   -0.0034 &   0.7308 r
  data arrival time                                                                    0.7308

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8308


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1672    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0881    0.2395 @   0.6077 f
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      28.5182              0.0000     0.6077 f
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6077 f
  fifo_1__mem_fifo/data_o[2] (net)                     28.5182              0.0000     0.6077 f
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6077 f
  fifo_lo[50] (net)                                    28.5182              0.0000     0.6077 f
  U1762/IN2 (MUX21X1)                                             0.0882   -0.0202 @   0.5875 f
  U1762/Q (MUX21X1)                                               0.2224    0.1796 @   0.7671 f
  io_cmd_o[2] (net)                             4      67.4942              0.0000     0.7671 f
  io_cmd_o[2] (out)                                               0.2224   -0.0360 @   0.7311 f
  data arrival time                                                                    0.7311

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8311


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0467    0.2186     0.6186 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       9.8498              0.0000     0.6186 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6186 f
  fifo_1__mem_fifo/data_o[65] (net)                     9.8498              0.0000     0.6186 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6186 f
  fifo_lo[105] (net)                                    9.8498              0.0000     0.6186 f
  U1873/IN2 (AND2X1)                                              0.0467    0.0002 &   0.6188 f
  U1873/Q (AND2X1)                                                0.1774    0.1369 @   0.7557 f
  io_cmd_o[65] (net)                            4      50.5906              0.0000     0.7557 f
  io_cmd_o[65] (out)                                              0.1774   -0.0243 @   0.7314 f
  data arrival time                                                                    0.7314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8314


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1608    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0414    0.2090     0.5746 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       7.4061              0.0000     0.5746 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5746 f
  fifo_1__mem_fifo/data_o[64] (net)                     7.4061              0.0000     0.5746 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5746 f
  fifo_lo[104] (net)                                    7.4061              0.0000     0.5746 f
  U1871/IN2 (AND2X1)                                              0.0414   -0.0006 &   0.5740 f
  U1871/Q (AND2X1)                                                0.2066    0.1483 @   0.7222 f
  io_cmd_o[64] (net)                            4      60.1619              0.0000     0.7222 f
  io_cmd_o[64] (out)                                              0.2066    0.0102 @   0.7324 f
  data arrival time                                                                    0.7324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8324


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1603    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0497    0.2146     0.5805 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      11.0793              0.0000     0.5805 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5805 f
  fifo_1__mem_fifo/data_o[121] (net)                   11.0793              0.0000     0.5805 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5805 f
  fifo_lo[161] (net)                                   11.0793              0.0000     0.5805 f
  U1985/IN2 (AND2X1)                                              0.0497   -0.0020 &   0.5784 f
  U1985/Q (AND2X1)                                                0.2347    0.1626 @   0.7411 f
  io_cmd_o[121] (net)                           4      68.6908              0.0000     0.7411 f
  io_cmd_o[121] (out)                                             0.2347   -0.0086 @   0.7325 f
  data arrival time                                                                    0.7325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8325


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.1603    0.0000     0.3654 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0473    0.2130     0.5784 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2      10.0143              0.0000     0.5784 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[78] (net)                    10.0143              0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5784 f
  fifo_lo[118] (net)                                   10.0143              0.0000     0.5784 f
  U1899/IN2 (AND2X1)                                              0.0473    0.0003 &   0.5786 f
  U1899/Q (AND2X1)                                                0.1891    0.1423 @   0.7209 f
  io_cmd_o[78] (net)                            4      54.9749              0.0000     0.7209 f
  U1900/INP (NBUFFX2)                                             0.1891   -0.0457 @   0.6752 f
  U1900/Z (NBUFFX2)                                               0.0287    0.0665     0.7417 f
  mem_cmd_o[78] (net)                           1       1.8726              0.0000     0.7417 f
  mem_cmd_o[78] (out)                                             0.0287   -0.0090 &   0.7327 f
  data arrival time                                                                    0.7327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8327


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1672    0.0000     0.3685 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1193    0.2276 @   0.5961 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      33.5149              0.0000     0.5961 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5961 r
  fifo_1__mem_fifo/data_o[15] (net)                    33.5149              0.0000     0.5961 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.5961 r
  fifo_lo[62] (net)                                    33.5149              0.0000     0.5961 r
  U1786/IN2 (MUX21X1)                                             0.1194    0.0014 @   0.5975 r
  U1786/Q (MUX21X1)                                               0.2297    0.1822 @   0.7796 r
  io_cmd_o[15] (net)                            4      68.3898              0.0000     0.7796 r
  io_cmd_o[15] (out)                                              0.2297   -0.0469 @   0.7327 r
  data arrival time                                                                    0.7327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8327


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1603    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0589    0.1989     0.5638 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      12.2399              0.0000     0.5638 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5638 r
  fifo_1__mem_fifo/data_o[89] (net)                    12.2399              0.0000     0.5638 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5638 r
  fifo_lo[129] (net)                                   12.2399              0.0000     0.5638 r
  U1921/IN2 (AND2X1)                                              0.0589   -0.0021 &   0.5617 r
  U1921/Q (AND2X1)                                                0.1885    0.1305 @   0.6922 r
  io_cmd_o[89] (net)                            4      55.7928              0.0000     0.6922 r
  U1922/INP (NBUFFX2)                                             0.1885   -0.0399 @   0.6523 r
  U1922/Z (NBUFFX2)                                               0.0397    0.0819     0.7342 r
  mem_cmd_o[89] (net)                           1       7.4627              0.0000     0.7342 r
  mem_cmd_o[89] (out)                                             0.0397   -0.0014 &   0.7328 r
  data arrival time                                                                    0.7328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8328


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1696    0.0000     0.3597 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.1022    0.2218 @   0.5815 r
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      28.8573              0.0000     0.5815 r
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5815 r
  fifo_1__mem_fifo/data_o[41] (net)                    28.8573              0.0000     0.5815 r
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.5815 r
  fifo_lo[88] (net)                                    28.8573              0.0000     0.5815 r
  U1838/IN2 (MUX21X1)                                             0.1022   -0.0182 @   0.5633 r
  U1838/Q (MUX21X1)                                               0.2970    0.2033 @   0.7666 r
  io_cmd_o[41] (net)                            5      89.5348              0.0000     0.7666 r
  io_cmd_o[41] (out)                                              0.2970   -0.0337 @   0.7329 r
  data arrival time                                                                    0.7329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8329


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1470    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0545    0.1954     0.5138 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      10.5731              0.0000     0.5138 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5138 r
  fifo_0__mem_fifo/data_o[33] (net)                    10.5731              0.0000     0.5138 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5138 r
  fifo_lo[31] (net)                                    10.5731              0.0000     0.5138 r
  U1822/IN1 (MUX21X1)                                             0.0545   -0.0041 &   0.5098 r
  U1822/Q (MUX21X1)                                               0.4063    0.2236 @   0.7334 r
  io_cmd_o[33] (net)                            4     121.6277              0.0000     0.7334 r
  io_cmd_o[33] (out)                                              0.4063   -0.0005 @   0.7329 r
  data arrival time                                                                    0.7329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8329


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0551    0.2183     0.5841 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2      13.4901              0.0000     0.5841 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5841 f
  fifo_1__mem_fifo/data_o[116] (net)                   13.4901              0.0000     0.5841 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5841 f
  fifo_lo[156] (net)                                   13.4901              0.0000     0.5841 f
  U1975/IN2 (AND2X1)                                              0.0551   -0.0037 &   0.5804 f
  U1975/Q (AND2X1)                                                0.1990    0.1497 @   0.7302 f
  io_cmd_o[116] (net)                           4      57.4462              0.0000     0.7302 f
  U1976/INP (NBUFFX2)                                             0.1990   -0.0582 @   0.6719 f
  U1976/Z (NBUFFX2)                                               0.0286    0.0668     0.7387 f
  mem_cmd_o[116] (net)                          1       1.3624              0.0000     0.7387 f
  mem_cmd_o[116] (out)                                            0.0286   -0.0054 &   0.7334 f
  data arrival time                                                                    0.7334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8334


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3177     0.3177
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1466    0.0000     0.3177 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0631    0.2223     0.5400 f
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      17.0469              0.0000     0.5400 f
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5400 f
  fifo_0__mem_fifo/data_o[25] (net)                    17.0469              0.0000     0.5400 f
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5400 f
  fifo_lo[23] (net)                                    17.0469              0.0000     0.5400 f
  U1806/IN1 (MUX21X1)                                             0.0631   -0.0030 &   0.5370 f
  U1806/Q (MUX21X1)                                               0.2501    0.1870 @   0.7240 f
  io_cmd_o[25] (net)                            6      76.9660              0.0000     0.7240 f
  U3122/IN1 (NOR2X0)                                              0.2501   -0.0353 @   0.6887 f
  U3122/QN (NOR2X0)                                               0.0745    0.0530     0.7417 r
  io_cmd_v_o (net)                              1       3.3634              0.0000     0.7417 r
  io_cmd_v_o (out)                                                0.0745   -0.0083 &   0.7334 r
  data arrival time                                                                    0.7334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8334


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0525    0.1953     0.5606 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       9.7846              0.0000     0.5606 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5606 r
  fifo_1__mem_fifo/data_o[67] (net)                     9.7846              0.0000     0.5606 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5606 r
  fifo_lo[107] (net)                                    9.7846              0.0000     0.5606 r
  U1877/IN2 (AND2X1)                                              0.0525    0.0003 &   0.5609 r
  U1877/Q (AND2X1)                                                0.1811    0.1271 @   0.6880 r
  io_cmd_o[67] (net)                            4      53.5670              0.0000     0.6880 r
  U1878/INP (NBUFFX2)                                             0.1811   -0.0230 @   0.6650 r
  U1878/Z (NBUFFX2)                                               0.0320    0.0751     0.7401 r
  mem_cmd_o[67] (net)                           1       1.9777              0.0000     0.7401 r
  mem_cmd_o[67] (out)                                             0.0320   -0.0061 &   0.7339 r
  data arrival time                                                                    0.7339

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7339
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8339


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1672    0.0000     0.3688 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1203    0.2275 @   0.5963 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      33.5855              0.0000     0.5963 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5963 r
  fifo_1__mem_fifo/data_o[45] (net)                    33.5855              0.0000     0.5963 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5963 r
  fifo_lo[92] (net)                                    33.5855              0.0000     0.5963 r
  U1846/IN2 (MUX21X1)                                             0.1205   -0.0343 @   0.5620 r
  U1846/Q (MUX21X1)                                               0.2271    0.1815 @   0.7435 r
  io_cmd_o[45] (net)                            4      67.5699              0.0000     0.7435 r
  io_cmd_o[45] (out)                                              0.2271   -0.0095 @   0.7340 r
  data arrival time                                                                    0.7340

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8340


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1608    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0552    0.1969     0.5623 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.8483              0.0000     0.5623 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5623 r
  fifo_1__mem_fifo/data_o[66] (net)                    10.8483              0.0000     0.5623 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5623 r
  fifo_lo[106] (net)                                   10.8483              0.0000     0.5623 r
  U1875/IN2 (AND2X1)                                              0.0552    0.0003 &   0.5626 r
  U1875/Q (AND2X1)                                                0.1824    0.1276 @   0.6902 r
  io_cmd_o[66] (net)                            4      53.8289              0.0000     0.6902 r
  U1876/INP (NBUFFX2)                                             0.1824   -0.0188 @   0.6714 r
  U1876/Z (NBUFFX2)                                               0.0313    0.0747     0.7460 r
  mem_cmd_o[66] (net)                           1       1.4146              0.0000     0.7460 r
  mem_cmd_o[66] (out)                                             0.0313   -0.0117 &   0.7343 r
  data arrival time                                                                    0.7343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8343


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1603    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0482    0.1929     0.5586 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       8.1416              0.0000     0.5586 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[76] (net)                     8.1416              0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5586 r
  fifo_lo[116] (net)                                    8.1416              0.0000     0.5586 r
  U1895/IN2 (AND2X1)                                              0.0482   -0.0015 &   0.5571 r
  U1895/Q (AND2X1)                                                0.1792    0.1254 @   0.6825 r
  io_cmd_o[76] (net)                            4      52.8108              0.0000     0.6825 r
  U1896/INP (NBUFFX2)                                             0.1792   -0.0188 @   0.6638 r
  U1896/Z (NBUFFX2)                                               0.0314    0.0744     0.7382 r
  mem_cmd_o[76] (net)                           1       1.6310              0.0000     0.7382 r
  mem_cmd_o[76] (out)                                             0.0314   -0.0021 &   0.7360 r
  data arrival time                                                                    0.7360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8360


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1673    0.0000     0.3707 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.1148    0.2253 @   0.5959 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      31.7931              0.0000     0.5959 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5959 r
  fifo_1__mem_fifo/data_o[19] (net)                    31.7931              0.0000     0.5959 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.5959 r
  fifo_lo[66] (net)                                    31.7931              0.0000     0.5959 r
  U1794/IN2 (MUX21X1)                                             0.1149    0.0010 @   0.5970 r
  U1794/Q (MUX21X1)                                               0.3063    0.2100 @   0.8069 r
  io_cmd_o[19] (net)                            4      92.6696              0.0000     0.8069 r
  io_cmd_o[19] (out)                                              0.3063   -0.0707 @   0.7362 r
  data arrival time                                                                    0.7362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8362


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3176     0.3176
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1466    0.0000     0.3176 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0462    0.1907     0.5083 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       7.3831              0.0000     0.5083 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5083 r
  fifo_0__mem_fifo/data_o[11] (net)                     7.3831              0.0000     0.5083 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5083 r
  fifo_lo[9] (net)                                      7.3831              0.0000     0.5083 r
  U1778/IN1 (MUX21X1)                                             0.0462    0.0001 &   0.5083 r
  U1778/Q (MUX21X1)                                               0.2411    0.1688 @   0.6772 r
  io_cmd_o[11] (net)                            4      72.3380              0.0000     0.6772 r
  U1779/INP (NBUFFX2)                                             0.2411   -0.0242 @   0.6530 r
  U1779/Z (NBUFFX2)                                               0.0422    0.0892     0.7422 r
  mem_cmd_o[11] (net)                           1       6.9728              0.0000     0.7422 r
  mem_cmd_o[11] (out)                                             0.0422   -0.0044 &   0.7378 r
  data arrival time                                                                    0.7378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8378


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1603    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0479    0.1928     0.5585 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       8.0470              0.0000     0.5585 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5585 r
  fifo_1__mem_fifo/data_o[80] (net)                     8.0470              0.0000     0.5585 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5585 r
  fifo_lo[120] (net)                                    8.0470              0.0000     0.5585 r
  U1903/IN2 (AND2X1)                                              0.0479   -0.0015 &   0.5570 r
  U1903/Q (AND2X1)                                                0.1847    0.1281 @   0.6851 r
  io_cmd_o[80] (net)                            4      54.8090              0.0000     0.6851 r
  U1904/INP (NBUFFX2)                                             0.1847   -0.0156 @   0.6694 r
  U1904/Z (NBUFFX2)                                               0.0317    0.0751     0.7446 r
  mem_cmd_o[80] (net)                           1       1.5477              0.0000     0.7446 r
  mem_cmd_o[80] (out)                                             0.0317   -0.0064 &   0.7381 r
  data arrival time                                                                    0.7381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8381


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1471    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0468    0.2116     0.5301 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2       9.8101              0.0000     0.5301 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5301 f
  fifo_0__mem_fifo/data_o[19] (net)                     9.8101              0.0000     0.5301 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5301 f
  fifo_lo[17] (net)                                     9.8101              0.0000     0.5301 f
  U1794/IN1 (MUX21X1)                                             0.0468    0.0002 &   0.5303 f
  U1794/Q (MUX21X1)                                               0.2979    0.2034 @   0.7337 f
  io_cmd_o[19] (net)                            4      91.9239              0.0000     0.7337 f
  U1795/INP (NBUFFX2)                                             0.2979   -0.0713 @   0.6624 f
  U1795/Z (NBUFFX2)                                               0.0385    0.0791     0.7415 f
  mem_cmd_o[19] (net)                           1       5.8321              0.0000     0.7415 f
  mem_cmd_o[19] (out)                                             0.0385   -0.0031 &   0.7383 f
  data arrival time                                                                    0.7383

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7383
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8383


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1673    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1412    0.2361 @   0.6062 r
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      40.4544              0.0000     0.6062 r
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6062 r
  fifo_1__mem_fifo/data_o[35] (net)                    40.4544              0.0000     0.6062 r
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.6062 r
  fifo_lo[82] (net)                                    40.4544              0.0000     0.6062 r
  U1826/IN2 (MUX21X1)                                             0.1414   -0.0317 @   0.5745 r
  U1826/Q (MUX21X1)                                               0.2405    0.1909 @   0.7654 r
  io_cmd_o[35] (net)                            5      71.9638              0.0000     0.7654 r
  io_cmd_o[35] (out)                                              0.2405   -0.0267 @   0.7387 r
  data arrival time                                                                    0.7387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8387


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0465    0.1921     0.5577 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       7.5070              0.0000     0.5577 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5577 r
  fifo_1__mem_fifo/data_o[90] (net)                     7.5070              0.0000     0.5577 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5577 r
  fifo_lo[130] (net)                                    7.5070              0.0000     0.5577 r
  U1923/IN2 (AND2X1)                                              0.0465   -0.0011 &   0.5566 r
  U1923/Q (AND2X1)                                                0.1871    0.1288 @   0.6854 r
  io_cmd_o[90] (net)                            4      55.5746              0.0000     0.6854 r
  U1924/INP (NBUFFX2)                                             0.1871   -0.0206 @   0.6648 r
  U1924/Z (NBUFFX2)                                               0.0312    0.0750     0.7398 r
  mem_cmd_o[90] (net)                           1       1.0788              0.0000     0.7398 r
  mem_cmd_o[90] (out)                                             0.0312   -0.0009 &   0.7390 r
  data arrival time                                                                    0.7390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8390


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0512    0.1946     0.5599 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       9.2924              0.0000     0.5599 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5599 r
  fifo_1__mem_fifo/data_o[85] (net)                     9.2924              0.0000     0.5599 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5599 r
  fifo_lo[125] (net)                                    9.2924              0.0000     0.5599 r
  U1913/IN2 (AND2X1)                                              0.0512   -0.0011 &   0.5588 r
  U1913/Q (AND2X1)                                                0.1722    0.1213 @   0.6801 r
  io_cmd_o[85] (net)                            4      49.6837              0.0000     0.6801 r
  U1914/INP (NBUFFX2)                                             0.1728   -0.0093 @   0.6708 r
  U1914/Z (NBUFFX2)                                               0.0319    0.0742     0.7450 r
  mem_cmd_o[85] (net)                           1       2.3084              0.0000     0.7450 r
  mem_cmd_o[85] (out)                                             0.0319   -0.0058 &   0.7392 r
  data arrival time                                                                    0.7392

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8392


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1609    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0632    0.2014     0.5671 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      13.9062              0.0000     0.5671 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5671 r
  fifo_1__mem_fifo/data_o[118] (net)                   13.9062              0.0000     0.5671 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5671 r
  fifo_lo[158] (net)                                   13.9062              0.0000     0.5671 r
  U1979/IN2 (AND2X1)                                              0.0632   -0.0047 &   0.5624 r
  U1979/Q (AND2X1)                                                0.2662    0.1636 @   0.7260 r
  io_cmd_o[118] (net)                           4      81.5893              0.0000     0.7260 r
  io_cmd_o[118] (out)                                             0.2662    0.0135 @   0.7395 r
  data arrival time                                                                    0.7395

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7395
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8395


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1469    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0657    0.2240     0.5421 f
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      18.1982              0.0000     0.5421 f
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5421 f
  fifo_0__mem_fifo/data_o[2] (net)                     18.1982              0.0000     0.5421 f
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.5421 f
  fifo_lo[1] (net)                                     18.1982              0.0000     0.5421 f
  U1762/IN1 (MUX21X1)                                             0.0657   -0.0060 &   0.5361 f
  U1762/Q (MUX21X1)                                               0.2224    0.1743 @   0.7104 f
  io_cmd_o[2] (net)                             4      67.4942              0.0000     0.7104 f
  U1763/INP (NBUFFX2)                                             0.2224   -0.0360 @   0.6744 f
  U1763/Z (NBUFFX2)                                               0.0316    0.0706     0.7450 f
  mem_cmd_o[2] (net)                            1       2.9092              0.0000     0.7450 f
  mem_cmd_o[2] (out)                                              0.0316   -0.0047 &   0.7403 f
  data arrival time                                                                    0.7403

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7403
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8403


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0489    0.1933     0.5586 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       8.4174              0.0000     0.5586 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[77] (net)                     8.4174              0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5586 r
  fifo_lo[117] (net)                                    8.4174              0.0000     0.5586 r
  U1897/IN2 (AND2X1)                                              0.0489   -0.0014 &   0.5572 r
  U1897/Q (AND2X1)                                                0.1898    0.1280 @   0.6853 r
  io_cmd_o[77] (net)                            4      55.3402              0.0000     0.6853 r
  U1898/INP (NBUFFX2)                                             0.1907   -0.0167 @   0.6686 r
  U1898/Z (NBUFFX2)                                               0.0331    0.0768     0.7454 r
  mem_cmd_o[77] (net)                           1       2.3262              0.0000     0.7454 r
  mem_cmd_o[77] (out)                                             0.0331   -0.0049 &   0.7404 r
  data arrival time                                                                    0.7404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8404


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1469    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0470    0.1912     0.5093 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       7.7013              0.0000     0.5093 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5093 r
  fifo_0__mem_fifo/data_o[1] (net)                      7.7013              0.0000     0.5093 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5093 r
  fifo_lo[0] (net)                                      7.7013              0.0000     0.5093 r
  U1760/IN1 (MUX21X1)                                             0.0470    0.0001 &   0.5094 r
  U1760/Q (MUX21X1)                                               0.2314    0.1651 @   0.6745 r
  io_cmd_o[1] (net)                             4      69.1669              0.0000     0.6745 r
  U1761/INP (NBUFFX2)                                             0.2314   -0.0185 @   0.6560 r
  U1761/Z (NBUFFX2)                                               0.0430    0.0889     0.7449 r
  mem_cmd_o[1] (net)                            1       8.0189              0.0000     0.7449 r
  mem_cmd_o[1] (out)                                              0.0430   -0.0039 &   0.7410 r
  data arrival time                                                                    0.7410

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8410


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2303    0.0000     0.4007 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0472    0.2189     0.6195 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      10.0448              0.0000     0.6195 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6195 f
  fifo_1__mem_fifo/data_o[104] (net)                   10.0448              0.0000     0.6195 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6195 f
  fifo_lo[144] (net)                                   10.0448              0.0000     0.6195 f
  U1951/IN2 (AND2X1)                                              0.0472   -0.0037 &   0.6159 f
  U1951/Q (AND2X1)                                                0.2134    0.1533 @   0.7692 f
  io_cmd_o[104] (net)                           4      62.4198              0.0000     0.7692 f
  io_cmd_o[104] (out)                                             0.2134   -0.0280 @   0.7411 f
  data arrival time                                                                    0.7411

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7411
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8411


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1469    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0625    0.2220     0.5403 f
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      16.7732              0.0000     0.5403 f
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5403 f
  fifo_0__mem_fifo/data_o[9] (net)                     16.7732              0.0000     0.5403 f
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5403 f
  fifo_lo[7] (net)                                     16.7732              0.0000     0.5403 f
  U1774/IN1 (MUX21X1)                                             0.0625   -0.0031 &   0.5372 f
  U1774/Q (MUX21X1)                                               0.2900    0.1997 @   0.7370 f
  io_cmd_o[9] (net)                             4      88.3662              0.0000     0.7370 f
  io_cmd_o[9] (out)                                               0.2900    0.0048 @   0.7418 f
  data arrival time                                                                    0.7418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8418


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1603    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0494    0.1936     0.5593 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       8.6173              0.0000     0.5593 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[91] (net)                     8.6173              0.0000     0.5593 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5593 r
  fifo_lo[131] (net)                                    8.6173              0.0000     0.5593 r
  U1925/IN2 (AND2X1)                                              0.0494   -0.0010 &   0.5584 r
  U1925/Q (AND2X1)                                                0.1830    0.1251 @   0.6834 r
  io_cmd_o[91] (net)                            4      53.0483              0.0000     0.6834 r
  U1926/INP (NBUFFX2)                                             0.1838   -0.0089 @   0.6745 r
  U1926/Z (NBUFFX2)                                               0.0316    0.0750     0.7495 r
  mem_cmd_o[91] (net)                           1       1.5309              0.0000     0.7495 r
  mem_cmd_o[91] (out)                                             0.0316   -0.0072 &   0.7423 r
  data arrival time                                                                    0.7423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8423


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1672    0.0000     0.3686 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0855    0.2381 @   0.6067 f
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      27.4583              0.0000     0.6067 f
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6067 f
  fifo_1__mem_fifo/data_o[54] (net)                    27.4583              0.0000     0.6067 f
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.6067 f
  fifo_lo[97] (net)                                    27.4583              0.0000     0.6067 f
  U1856/IN2 (AND2X1)                                              0.0856    0.0012 @   0.6079 f
  U1856/Q (AND2X1)                                                0.1844    0.1472 @   0.7551 f
  io_cmd_o[54] (net)                            4      53.2522              0.0000     0.7551 f
  io_cmd_o[54] (out)                                              0.1844   -0.0127 @   0.7423 f
  data arrival time                                                                    0.7423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8423


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0589    0.1989     0.5647 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      12.2358              0.0000     0.5647 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5647 r
  fifo_1__mem_fifo/data_o[96] (net)                    12.2358              0.0000     0.5647 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5647 r
  fifo_lo[136] (net)                                   12.2358              0.0000     0.5647 r
  U1935/IN2 (AND2X1)                                              0.0589    0.0004 &   0.5651 r
  U1935/Q (AND2X1)                                                0.0514    0.0700     0.6351 r
  n2644 (net)                                   1       9.8708              0.0000     0.6351 r
  icc_place1911/INP (NBUFFX2)                                     0.0514    0.0004 &   0.6354 r
  icc_place1911/Z (NBUFFX2)                                       0.2650    0.1307 @   0.7661 r
  mem_cmd_o[96] (net)                           4     149.5994              0.0000     0.7661 r
  mem_cmd_o[96] (out)                                             0.2650   -0.0236 @   0.7425 r
  data arrival time                                                                    0.7425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7425
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8425


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1672    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1401    0.2363 @   0.6054 r
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      40.4136              0.0000     0.6054 r
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6054 r
  fifo_1__mem_fifo/data_o[27] (net)                    40.4136              0.0000     0.6054 r
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6054 r
  fifo_lo[74] (net)                                    40.4136              0.0000     0.6054 r
  U1810/IN2 (MUX21X1)                                             0.1403   -0.0337 @   0.5716 r
  U1810/Q (MUX21X1)                                               0.2422    0.1917 @   0.7634 r
  io_cmd_o[27] (net)                            5      72.6197              0.0000     0.7634 r
  io_cmd_o[27] (out)                                              0.2422   -0.0206 @   0.7428 r
  data arrival time                                                                    0.7428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8428


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1470    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0738    0.2058     0.5239 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      17.9323              0.0000     0.5239 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[8] (net)                     17.9323              0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5239 r
  fifo_lo[6] (net)                                     17.9323              0.0000     0.5239 r
  U1772/IN1 (MUX21X1)                                             0.0738   -0.0037 &   0.5202 r
  U1772/Q (MUX21X1)                                               0.2293    0.1699 @   0.6901 r
  io_cmd_o[8] (net)                             4      68.3374              0.0000     0.6901 r
  U1773/INP (NBUFFX2)                                             0.2293   -0.0202 @   0.6700 r
  U1773/Z (NBUFFX2)                                               0.0340    0.0812     0.7512 r
  mem_cmd_o[8] (net)                            1       1.1605              0.0000     0.7512 r
  mem_cmd_o[8] (out)                                              0.0340   -0.0081 &   0.7430 r
  data arrival time                                                                    0.7430

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8430


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.2303    0.0000     0.4007 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0538    0.2017     0.6025 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      10.3297              0.0000     0.6025 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6025 r
  fifo_1__mem_fifo/data_o[115] (net)                   10.3297              0.0000     0.6025 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6025 r
  fifo_lo[155] (net)                                   10.3297              0.0000     0.6025 r
  U1973/IN2 (AND2X1)                                              0.0538    0.0002 &   0.6027 r
  U1973/Q (AND2X1)                                                0.2375    0.1500 @   0.7526 r
  io_cmd_o[115] (net)                           4      71.8914              0.0000     0.7526 r
  io_cmd_o[115] (out)                                             0.2375   -0.0091 @   0.7436 r
  data arrival time                                                                    0.7436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8436


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1470    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0772    0.2075     0.5260 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      19.2057              0.0000     0.5260 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[23] (net)                    19.2057              0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5260 r
  fifo_lo[21] (net)                                    19.2057              0.0000     0.5260 r
  U1802/IN1 (MUX21X1)                                             0.0772   -0.0094 &   0.5166 r
  U1802/Q (MUX21X1)                                               0.2305    0.1708 @   0.6874 r
  io_cmd_o[23] (net)                            4      68.6270              0.0000     0.6874 r
  U1803/INP (NBUFFX2)                                             0.2305   -0.0246 @   0.6628 r
  U1803/Z (NBUFFX2)                                               0.0399    0.0863     0.7491 r
  mem_cmd_o[23] (net)                           1       5.7076              0.0000     0.7491 r
  mem_cmd_o[23] (out)                                             0.0399   -0.0050 &   0.7441 r
  data arrival time                                                                    0.7441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8441


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1673    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0962    0.2441 @   0.6141 f
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      32.0814              0.0000     0.6141 f
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6141 f
  fifo_1__mem_fifo/data_o[25] (net)                    32.0814              0.0000     0.6141 f
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.6141 f
  fifo_lo[72] (net)                                    32.0814              0.0000     0.6141 f
  U1806/IN2 (MUX21X1)                                             0.0963   -0.0278 @   0.5863 f
  U1806/Q (MUX21X1)                                               0.2501    0.1942 @   0.7805 f
  io_cmd_o[25] (net)                            6      76.9660              0.0000     0.7805 f
  io_cmd_o[25] (out)                                              0.2501   -0.0353 @   0.7452 f
  data arrival time                                                                    0.7452

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8452


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.1603    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0537    0.2173     0.5824 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      12.8577              0.0000     0.5824 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[92] (net)                    12.8577              0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5824 f
  fifo_lo[132] (net)                                   12.8577              0.0000     0.5824 f
  U1927/IN2 (AND2X1)                                              0.0537   -0.0045 &   0.5780 f
  U1927/Q (AND2X1)                                                0.1898    0.1444 @   0.7224 f
  io_cmd_o[92] (net)                            4      54.3625              0.0000     0.7224 f
  U1928/INP (NBUFFX2)                                             0.1898   -0.0337 @   0.6887 f
  U1928/Z (NBUFFX2)                                               0.0282    0.0661     0.7548 f
  mem_cmd_o[92] (net)                           1       1.4256              0.0000     0.7548 f
  mem_cmd_o[92] (out)                                             0.0282   -0.0094 &   0.7453 f
  data arrival time                                                                    0.7453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8453


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1470    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0753    0.2065     0.5248 r
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      18.5065              0.0000     0.5248 r
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5248 r
  fifo_0__mem_fifo/data_o[17] (net)                    18.5065              0.0000     0.5248 r
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.5248 r
  fifo_lo[15] (net)                                    18.5065              0.0000     0.5248 r
  U1790/IN1 (MUX21X1)                                             0.0753   -0.0061 &   0.5187 r
  U1790/Q (MUX21X1)                                               0.4048    0.2286 @   0.7473 r
  io_cmd_o[17] (net)                            4     121.4065              0.0000     0.7473 r
  io_cmd_o[17] (out)                                              0.4048   -0.0018 @   0.7455 r
  data arrival time                                                                    0.7455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8455


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1469    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0785    0.2082     0.5266 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      19.7105              0.0000     0.5266 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5266 r
  fifo_0__mem_fifo/data_o[35] (net)                    19.7105              0.0000     0.5266 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5266 r
  fifo_lo[33] (net)                                    19.7105              0.0000     0.5266 r
  U1826/IN1 (MUX21X1)                                             0.0785   -0.0129 &   0.5138 r
  U1826/Q (MUX21X1)                                               0.2405    0.1753 @   0.6891 r
  io_cmd_o[35] (net)                            5      71.9638              0.0000     0.6891 r
  U1827/INP (NBUFFX2)                                             0.2405   -0.0267 @   0.6623 r
  U1827/Z (NBUFFX2)                                               0.0394    0.0868     0.7491 r
  mem_cmd_o[35] (net)                           1       4.8075              0.0000     0.7491 r
  mem_cmd_o[35] (out)                                             0.0394   -0.0035 &   0.7456 r
  data arrival time                                                                    0.7456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8456


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2303    0.0000     0.4014 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0451    0.2175     0.6189 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       9.1406              0.0000     0.6189 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6189 f
  fifo_1__mem_fifo/data_o[75] (net)                     9.1406              0.0000     0.6189 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6189 f
  fifo_lo[115] (net)                                    9.1406              0.0000     0.6189 f
  U1893/IN2 (AND2X1)                                              0.0451    0.0002 &   0.6191 f
  U1893/Q (AND2X1)                                                0.2220    0.1608 @   0.7799 f
  io_cmd_o[75] (net)                            4      65.5737              0.0000     0.7799 f
  io_cmd_o[75] (out)                                              0.2220   -0.0341 @   0.7458 f
  data arrival time                                                                    0.7458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8458


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3176     0.3176
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1466    0.0000     0.3176 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0399    0.2066     0.5242 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2       6.7573              0.0000     0.5242 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5242 f
  fifo_0__mem_fifo/data_o[11] (net)                     6.7573              0.0000     0.5242 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5242 f
  fifo_lo[9] (net)                                      6.7573              0.0000     0.5242 f
  U1778/IN1 (MUX21X1)                                             0.0399    0.0001 &   0.5243 f
  U1778/Q (MUX21X1)                                               0.2344    0.1751 @   0.6994 f
  io_cmd_o[11] (net)                            4      71.5923              0.0000     0.6994 f
  U1779/INP (NBUFFX2)                                             0.2344   -0.0247 @   0.6746 f
  U1779/Z (NBUFFX2)                                               0.0372    0.0760     0.7507 f
  mem_cmd_o[11] (net)                           1       6.9728              0.0000     0.7507 f
  mem_cmd_o[11] (out)                                             0.0372   -0.0042 &   0.7465 f
  data arrival time                                                                    0.7465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8465


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3652     0.3652
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.1603    0.0000     0.3652 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0490    0.2141     0.5793 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2      10.7691              0.0000     0.5793 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5793 f
  fifo_1__mem_fifo/data_o[69] (net)                    10.7691              0.0000     0.5793 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5793 f
  fifo_lo[109] (net)                                   10.7691              0.0000     0.5793 f
  U1881/IN2 (AND2X1)                                              0.0490   -0.0013 &   0.5781 f
  U1881/Q (AND2X1)                                                0.1757    0.1368 @   0.7148 f
  io_cmd_o[69] (net)                            4      50.1437              0.0000     0.7148 f
  U1882/INP (NBUFFX2)                                             0.1757   -0.0283 @   0.6866 f
  U1882/Z (NBUFFX2)                                               0.0277    0.0649     0.7515 f
  mem_cmd_o[69] (net)                           1       1.5419              0.0000     0.7515 f
  mem_cmd_o[69] (out)                                             0.0277   -0.0050 &   0.7465 f
  data arrival time                                                                    0.7465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8465


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2303    0.0000     0.4006 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0505    0.1999     0.6006 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       9.0968              0.0000     0.6006 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6006 r
  fifo_1__mem_fifo/data_o[106] (net)                    9.0968              0.0000     0.6006 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.6006 r
  fifo_lo[146] (net)                                    9.0968              0.0000     0.6006 r
  U1955/IN2 (AND2X1)                                              0.0505    0.0001 &   0.6007 r
  U1955/Q (AND2X1)                                                0.2478    0.1535 @   0.7542 r
  io_cmd_o[106] (net)                           4      75.1883              0.0000     0.7542 r
  io_cmd_o[106] (out)                                             0.2478   -0.0068 @   0.7474 r
  data arrival time                                                                    0.7474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8474


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0734    0.2056     0.5240 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      17.7811              0.0000     0.5240 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5240 r
  fifo_0__mem_fifo/data_o[32] (net)                    17.7811              0.0000     0.5240 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5240 r
  fifo_lo[30] (net)                                    17.7811              0.0000     0.5240 r
  U1820/IN1 (MUX21X1)                                             0.0734   -0.0072 &   0.5168 r
  U1820/Q (MUX21X1)                                               0.2372    0.1723 @   0.6890 r
  io_cmd_o[32] (net)                            4      70.5432              0.0000     0.6890 r
  U1821/INP (NBUFFX2)                                             0.2372   -0.0256 @   0.6634 r
  U1821/Z (NBUFFX2)                                               0.0484    0.0941     0.7574 r
  mem_cmd_o[32] (net)                           1      12.0008              0.0000     0.7574 r
  mem_cmd_o[32] (out)                                             0.0484   -0.0100 &   0.7475 r
  data arrival time                                                                    0.7475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8475


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0516    0.2160     0.5813 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      11.9570              0.0000     0.5813 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5813 f
  fifo_1__mem_fifo/data_o[94] (net)                    11.9570              0.0000     0.5813 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5813 f
  fifo_lo[134] (net)                                   11.9570              0.0000     0.5813 f
  U1931/IN2 (AND2X1)                                              0.0516   -0.0043 &   0.5770 f
  U1931/Q (AND2X1)                                                0.1778    0.1385 @   0.7155 f
  io_cmd_o[94] (net)                            4      50.8511              0.0000     0.7155 f
  U1932/INP (NBUFFX2)                                             0.1778   -0.0263 @   0.6892 f
  U1932/Z (NBUFFX2)                                               0.0273    0.0647     0.7539 f
  mem_cmd_o[94] (net)                           1       1.1508              0.0000     0.7539 f
  mem_cmd_o[94] (out)                                             0.0273   -0.0057 &   0.7482 f
  data arrival time                                                                    0.7482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8482


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1673    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0947    0.2432 @   0.6132 f
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      31.4315              0.0000     0.6132 f
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[32] (net)                    31.4315              0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.6132 f
  fifo_lo[79] (net)                                    31.4315              0.0000     0.6132 f
  U1820/IN2 (MUX21X1)                                             0.0948   -0.0218 @   0.5914 f
  U1820/Q (MUX21X1)                                               0.2305    0.1836 @   0.7750 f
  io_cmd_o[32] (net)                            4      69.7975              0.0000     0.7750 f
  io_cmd_o[32] (out)                                              0.2305   -0.0267 @   0.7483 f
  data arrival time                                                                    0.7483

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8483


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1603    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0565    0.1976     0.5627 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      11.3272              0.0000     0.5627 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5627 r
  fifo_1__mem_fifo/data_o[70] (net)                    11.3272              0.0000     0.5627 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5627 r
  fifo_lo[110] (net)                                   11.3272              0.0000     0.5627 r
  U1883/IN2 (AND2X1)                                              0.0565    0.0003 &   0.5630 r
  U1883/Q (AND2X1)                                                0.1788    0.1265 @   0.6896 r
  io_cmd_o[70] (net)                            4      52.7347              0.0000     0.6896 r
  U1884/INP (NBUFFX2)                                             0.1788   -0.0239 @   0.6657 r
  U1884/Z (NBUFFX2)                                               0.0453    0.0853     0.7510 r
  mem_cmd_o[70] (net)                           1      12.1455              0.0000     0.7510 r
  mem_cmd_o[70] (out)                                             0.0453   -0.0019 &   0.7491 r
  data arrival time                                                                    0.7491

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8491


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1672    0.0000     0.3685 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1025    0.2452 @   0.6137 f
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      32.9263              0.0000     0.6137 f
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6137 f
  fifo_1__mem_fifo/data_o[15] (net)                    32.9263              0.0000     0.6137 f
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6137 f
  fifo_lo[62] (net)                                    32.9263              0.0000     0.6137 f
  U1786/IN2 (MUX21X1)                                             0.1026    0.0015 @   0.6152 f
  U1786/Q (MUX21X1)                                               0.2234    0.1820 @   0.7973 f
  io_cmd_o[15] (net)                            4      67.6441              0.0000     0.7973 f
  io_cmd_o[15] (out)                                              0.2234   -0.0479 @   0.7494 f
  data arrival time                                                                    0.7494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8494


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1162    0.2257 @   0.5956 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      32.1631              0.0000     0.5956 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5956 r
  fifo_1__mem_fifo/data_o[21] (net)                    32.1631              0.0000     0.5956 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5956 r
  fifo_lo[68] (net)                                    32.1631              0.0000     0.5956 r
  U1798/IN2 (MUX21X1)                                             0.1163   -0.0215 @   0.5741 r
  U1798/Q (MUX21X1)                                               0.2635    0.1934 @   0.7675 r
  io_cmd_o[21] (net)                            4      78.7370              0.0000     0.7675 r
  io_cmd_o[21] (out)                                              0.2635   -0.0178 @   0.7497 r
  data arrival time                                                                    0.7497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8497


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1469    0.0000     0.3181 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0407    0.2072     0.5253 f
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       7.0756              0.0000     0.5253 f
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5253 f
  fifo_0__mem_fifo/data_o[1] (net)                      7.0756              0.0000     0.5253 f
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5253 f
  fifo_lo[0] (net)                                      7.0756              0.0000     0.5253 f
  U1760/IN1 (MUX21X1)                                             0.0407    0.0001 &   0.5254 f
  U1760/Q (MUX21X1)                                               0.2250    0.1708 @   0.6962 f
  io_cmd_o[1] (net)                             4      68.4211              0.0000     0.6962 f
  U1761/INP (NBUFFX2)                                             0.2250   -0.0192 @   0.6770 f
  U1761/Z (NBUFFX2)                                               0.0381    0.0763     0.7534 f
  mem_cmd_o[1] (net)                            1       8.0189              0.0000     0.7534 f
  mem_cmd_o[1] (out)                                              0.0381   -0.0035 &   0.7499 f
  data arrival time                                                                    0.7499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8499


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2302    0.0000     0.4008 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0530    0.2228     0.6236 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      12.6188              0.0000     0.6236 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6236 f
  fifo_1__mem_fifo/data_o[120] (net)                   12.6188              0.0000     0.6236 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6236 f
  fifo_lo[160] (net)                                   12.6188              0.0000     0.6236 f
  U1983/IN2 (AND2X1)                                              0.0530    0.0003 &   0.6239 f
  U1983/Q (AND2X1)                                                0.2062    0.1518 @   0.7758 f
  io_cmd_o[120] (net)                           4      60.3346              0.0000     0.7758 f
  io_cmd_o[120] (out)                                             0.2062   -0.0259 @   0.7499 f
  data arrival time                                                                    0.7499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8499


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1249    0.2301 @   0.6000 r
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      35.4226              0.0000     0.6000 r
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6000 r
  fifo_1__mem_fifo/data_o[7] (net)                     35.4226              0.0000     0.6000 r
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6000 r
  fifo_lo[54] (net)                                    35.4226              0.0000     0.6000 r
  U1770/IN2 (MUX21X1)                                             0.1250    0.0002 @   0.6002 r
  U1770/Q (MUX21X1)                                               0.2965    0.2078 @   0.8080 r
  io_cmd_o[7] (net)                             4      89.2912              0.0000     0.8080 r
  io_cmd_o[7] (out)                                               0.2965   -0.0577 @   0.7503 r
  data arrival time                                                                    0.7503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8503


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1672    0.0000     0.3688 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1034    0.2451 @   0.6139 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      32.9970              0.0000     0.6139 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6139 f
  fifo_1__mem_fifo/data_o[45] (net)                    32.9970              0.0000     0.6139 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6139 f
  fifo_lo[92] (net)                                    32.9970              0.0000     0.6139 f
  U1846/IN2 (MUX21X1)                                             0.1036   -0.0322 @   0.5817 f
  U1846/Q (MUX21X1)                                               0.2207    0.1812 @   0.7629 f
  io_cmd_o[45] (net)                            4      66.8242              0.0000     0.7629 f
  io_cmd_o[45] (out)                                              0.2207   -0.0123 @   0.7506 f
  data arrival time                                                                    0.7506

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8506


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0655    0.2238     0.5422 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      18.0970              0.0000     0.5422 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5422 f
  fifo_0__mem_fifo/data_o[38] (net)                    18.0970              0.0000     0.5422 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5422 f
  fifo_lo[36] (net)                                    18.0970              0.0000     0.5422 f
  U1832/IN1 (MUX21X1)                                             0.0655   -0.0008 &   0.5414 f
  U1832/Q (MUX21X1)                                               0.3754    0.2372 @   0.7786 f
  io_cmd_o[38] (net)                            5     116.2706              0.0000     0.7786 f
  io_cmd_o[38] (out)                                              0.3754   -0.0278 @   0.7508 f
  data arrival time                                                                    0.7508

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7508
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8508


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1603    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0466    0.2125     0.5784 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.7267              0.0000     0.5784 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[103] (net)                    9.7267              0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5784 f
  fifo_lo[143] (net)                                    9.7267              0.0000     0.5784 f
  U1949/IN2 (AND2X1)                                              0.0466    0.0002 &   0.5786 f
  U1949/Q (AND2X1)                                                0.2317    0.1603 @   0.7389 f
  io_cmd_o[103] (net)                           4      67.6970              0.0000     0.7389 f
  io_cmd_o[103] (out)                                             0.2317    0.0122 @   0.7511 f
  data arrival time                                                                    0.7511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8511


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1471    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0750    0.2298     0.5484 f
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      22.3257              0.0000     0.5484 f
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5484 f
  fifo_0__mem_fifo/data_o[5] (net)                     22.3257              0.0000     0.5484 f
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.5484 f
  fifo_lo[3] (net)                                     22.3257              0.0000     0.5484 f
  U1766/IN1 (MUX21X1)                                             0.0750   -0.0007 &   0.5477 f
  U1766/Q (MUX21X1)                                               0.3701    0.2360 @   0.7838 f
  io_cmd_o[5] (net)                             4     114.4039              0.0000     0.7838 f
  io_cmd_o[5] (out)                                               0.3701   -0.0326 @   0.7512 f
  data arrival time                                                                    0.7512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8512


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2303    0.0000     0.4007 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0423    0.2156     0.6163 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2       7.9103              0.0000     0.6163 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6163 f
  fifo_1__mem_fifo/data_o[117] (net)                    7.9103              0.0000     0.6163 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6163 f
  fifo_lo[157] (net)                                    7.9103              0.0000     0.6163 f
  U1977/IN2 (AND2X1)                                              0.0423    0.0002 &   0.6164 f
  U1977/Q (AND2X1)                                                0.1914    0.1430 @   0.7594 f
  io_cmd_o[117] (net)                           4      55.0529              0.0000     0.7594 f
  io_cmd_o[117] (out)                                             0.1914   -0.0077 @   0.7517 f
  data arrival time                                                                    0.7517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8517


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3649     0.3649
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1603    0.0000     0.3649 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0516    0.2159     0.5808 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      11.9221              0.0000     0.5808 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5808 f
  fifo_1__mem_fifo/data_o[89] (net)                    11.9221              0.0000     0.5808 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5808 f
  fifo_lo[129] (net)                                   11.9221              0.0000     0.5808 f
  U1921/IN2 (AND2X1)                                              0.0516   -0.0019 &   0.5789 f
  U1921/Q (AND2X1)                                                0.1897    0.1431 @   0.7220 f
  io_cmd_o[89] (net)                            4      55.0471              0.0000     0.7220 f
  U1922/INP (NBUFFX2)                                             0.1897   -0.0417 @   0.6803 f
  U1922/Z (NBUFFX2)                                               0.0357    0.0725     0.7528 f
  mem_cmd_o[89] (net)                           1       7.4627              0.0000     0.7528 f
  mem_cmd_o[89] (out)                                             0.0357   -0.0010 &   0.7518 f
  data arrival time                                                                    0.7518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8518


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1672    0.0000     0.3685 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.1307    0.2321 @   0.6006 r
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      37.1605              0.0000     0.6006 r
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6006 r
  fifo_1__mem_fifo/data_o[14] (net)                    37.1605              0.0000     0.6006 r
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.6006 r
  fifo_lo[61] (net)                                    37.1605              0.0000     0.6006 r
  U1784/IN2 (MUX21X1)                                             0.1309   -0.0092 @   0.5914 r
  U1784/Q (MUX21X1)                                               0.3017    0.2109 @   0.8023 r
  io_cmd_o[14] (net)                            4      90.9053              0.0000     0.8023 r
  io_cmd_o[14] (out)                                              0.3017   -0.0505 @   0.7518 r
  data arrival time                                                                    0.7518

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8518


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1466    0.0000     0.3174 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0453    0.1901     0.5076 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2       7.0753              0.0000     0.5076 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5076 r
  fifo_0__mem_fifo/data_o[52] (net)                     7.0753              0.0000     0.5076 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5076 r
  fifo_lo[46] (net)                                     7.0753              0.0000     0.5076 r
  U1852/IN1 (MUX21X1)                                             0.0453    0.0001 &   0.5076 r
  U1852/Q (MUX21X1)                                               0.2871    0.1845 @   0.6921 r
  io_cmd_o[52] (net)                            4      86.3250              0.0000     0.6921 r
  U1853/INP (NBUFFX2)                                             0.2871   -0.0273 @   0.6649 r
  U1853/Z (NBUFFX2)                                               0.0478    0.0978     0.7626 r
  mem_cmd_o[52] (net)                           1       9.5739              0.0000     0.7626 r
  mem_cmd_o[52] (out)                                             0.0478   -0.0108 &   0.7519 r
  data arrival time                                                                    0.7519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8519


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1672    0.0000     0.3687 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1192    0.2268 @   0.5955 r
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      33.0956              0.0000     0.5955 r
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5955 r
  fifo_1__mem_fifo/data_o[52] (net)                    33.0956              0.0000     0.5955 r
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.5955 r
  fifo_lo[95] (net)                                    33.0956              0.0000     0.5955 r
  U1852/IN2 (MUX21X1)                                             0.1193   -0.0191 @   0.5764 r
  U1852/Q (MUX21X1)                                               0.2871    0.2031 @   0.7796 r
  io_cmd_o[52] (net)                            4      86.3250              0.0000     0.7796 r
  io_cmd_o[52] (out)                                              0.2871   -0.0276 @   0.7519 r
  data arrival time                                                                    0.7519

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8519


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2302    0.0000     0.4008 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0503    0.2210     0.6218 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      11.4357              0.0000     0.6218 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6218 f
  fifo_1__mem_fifo/data_o[111] (net)                   11.4357              0.0000     0.6218 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6218 f
  fifo_lo[151] (net)                                   11.4357              0.0000     0.6218 f
  U1965/IN2 (AND2X1)                                              0.0503   -0.0062 &   0.6156 f
  U1965/Q (AND2X1)                                                0.1990    0.1493 @   0.7649 f
  io_cmd_o[111] (net)                           4      57.7298              0.0000     0.7649 f
  io_cmd_o[111] (out)                                             0.1990   -0.0126 @   0.7523 f
  data arrival time                                                                    0.7523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8523


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1470    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0637    0.2227     0.5409 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      17.3065              0.0000     0.5409 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[8] (net)                     17.3065              0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.5409 f
  fifo_lo[6] (net)                                     17.3065              0.0000     0.5409 f
  U1772/IN1 (MUX21X1)                                             0.0637   -0.0031 &   0.5378 f
  U1772/Q (MUX21X1)                                               0.2228    0.1740 @   0.7118 f
  io_cmd_o[8] (net)                             4      67.5916              0.0000     0.7118 f
  U1773/INP (NBUFFX2)                                             0.2228   -0.0210 @   0.6908 f
  U1773/Z (NBUFFX2)                                               0.0294    0.0687     0.7595 f
  mem_cmd_o[8] (net)                            1       1.1605              0.0000     0.7595 f
  mem_cmd_o[8] (out)                                              0.0294   -0.0071 &   0.7524 f
  data arrival time                                                                    0.7524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8524


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1470    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0666    0.2245     0.5431 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      18.5800              0.0000     0.5431 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[23] (net)                    18.5800              0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5431 f
  fifo_lo[21] (net)                                    18.5800              0.0000     0.5431 f
  U1802/IN1 (MUX21X1)                                             0.0666   -0.0089 &   0.5342 f
  U1802/Q (MUX21X1)                                               0.2240    0.1747 @   0.7089 f
  io_cmd_o[23] (net)                            4      67.8812              0.0000     0.7089 f
  U1803/INP (NBUFFX2)                                             0.2240   -0.0255 @   0.6834 f
  U1803/Z (NBUFFX2)                                               0.0351    0.0737     0.7571 f
  mem_cmd_o[23] (net)                           1       5.7076              0.0000     0.7571 f
  mem_cmd_o[23] (out)                                             0.0351   -0.0046 &   0.7525 f
  data arrival time                                                                    0.7525

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8525


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0460    0.2121     0.5774 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       9.4669              0.0000     0.5774 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5774 f
  fifo_1__mem_fifo/data_o[67] (net)                     9.4669              0.0000     0.5774 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5774 f
  fifo_lo[107] (net)                                    9.4669              0.0000     0.5774 f
  U1877/IN2 (AND2X1)                                              0.0460    0.0003 &   0.5777 f
  U1877/Q (AND2X1)                                                0.1845    0.1403 @   0.7180 f
  io_cmd_o[67] (net)                            4      52.8212              0.0000     0.7180 f
  U1878/INP (NBUFFX2)                                             0.1845   -0.0256 @   0.6924 f
  U1878/Z (NBUFFX2)                                               0.0287    0.0662     0.7586 f
  mem_cmd_o[67] (net)                           1       1.9777              0.0000     0.7586 f
  mem_cmd_o[67] (out)                                             0.0287   -0.0055 &   0.7531 f
  data arrival time                                                                    0.7531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8531


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1603    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0423    0.2096     0.5753 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       7.8239              0.0000     0.5753 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[76] (net)                     7.8239              0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5753 f
  fifo_lo[116] (net)                                    7.8239              0.0000     0.5753 f
  U1895/IN2 (AND2X1)                                              0.0423   -0.0013 &   0.5740 f
  U1895/Q (AND2X1)                                                0.1801    0.1365 @   0.7105 f
  io_cmd_o[76] (net)                            4      52.0651              0.0000     0.7105 f
  U1896/INP (NBUFFX2)                                             0.1801   -0.0209 @   0.6896 f
  U1896/Z (NBUFFX2)                                               0.0280    0.0654     0.7550 f
  mem_cmd_o[76] (net)                           1       1.6310              0.0000     0.7550 f
  mem_cmd_o[76] (out)                                             0.0280   -0.0019 &   0.7531 f
  data arrival time                                                                    0.7531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8531


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1672    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1311    0.2324 @   0.6013 r
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      37.3364              0.0000     0.6013 r
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6013 r
  fifo_1__mem_fifo/data_o[4] (net)                     37.3364              0.0000     0.6013 r
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6013 r
  fifo_lo[51] (net)                                    37.3364              0.0000     0.6013 r
  U1764/IN2 (MUX21X1)                                             0.1313   -0.0275 @   0.5738 r
  U1764/Q (MUX21X1)                                               0.2323    0.1862 @   0.7600 r
  io_cmd_o[4] (net)                             4      69.4005              0.0000     0.7600 r
  io_cmd_o[4] (out)                                               0.2323   -0.0068 @   0.7533 r
  data arrival time                                                                    0.7533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8533


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.1608    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0484    0.2138     0.5792 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.5306              0.0000     0.5792 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5792 f
  fifo_1__mem_fifo/data_o[66] (net)                    10.5306              0.0000     0.5792 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5792 f
  fifo_lo[106] (net)                                   10.5306              0.0000     0.5792 f
  U1875/IN2 (AND2X1)                                              0.0484    0.0003 &   0.5795 f
  U1875/Q (AND2X1)                                                0.1834    0.1395 @   0.7189 f
  io_cmd_o[66] (net)                            4      53.0832              0.0000     0.7189 f
  U1876/INP (NBUFFX2)                                             0.1834   -0.0207 @   0.6983 f
  U1876/Z (NBUFFX2)                                               0.0279    0.0655     0.7638 f
  mem_cmd_o[66] (net)                           1       1.4146              0.0000     0.7638 f
  mem_cmd_o[66] (out)                                             0.0279   -0.0104 &   0.7533 f
  data arrival time                                                                    0.7533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8533


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0476    0.1927     0.5582 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       7.9246              0.0000     0.5582 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5582 r
  fifo_1__mem_fifo/data_o[95] (net)                     7.9246              0.0000     0.5582 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5582 r
  fifo_lo[135] (net)                                    7.9246              0.0000     0.5582 r
  U1933/IN2 (AND2X1)                                              0.0476    0.0001 &   0.5584 r
  U1933/Q (AND2X1)                                                0.3561    0.1910 @   0.7493 r
  io_cmd_o[95] (net)                            4     108.2433              0.0000     0.7493 r
  io_cmd_o[95] (out)                                              0.3561    0.0040 @   0.7533 r
  data arrival time                                                                    0.7533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8533


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0384    0.2125     0.6125 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       6.2080              0.0000     0.6125 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6125 f
  fifo_1__mem_fifo/data_o[59] (net)                     6.2080              0.0000     0.6125 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.6125 f
  fifo_lo[99] (net)                                     6.2080              0.0000     0.6125 f
  U1861/IN2 (AND2X1)                                              0.0384   -0.0031 &   0.6094 f
  U1861/Q (AND2X1)                                                0.1871    0.1391 @   0.7485 f
  io_cmd_o[59] (net)                            4      54.3257              0.0000     0.7485 f
  io_cmd_o[59] (out)                                              0.1871    0.0049 @   0.7534 f
  data arrival time                                                                    0.7534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8534


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3177     0.3177
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1466    0.0000     0.3177 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0731    0.2054     0.5231 r
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      17.6727              0.0000     0.5231 r
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5231 r
  fifo_0__mem_fifo/data_o[25] (net)                    17.6727              0.0000     0.5231 r
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5231 r
  fifo_lo[23] (net)                                    17.6727              0.0000     0.5231 r
  U1806/IN1 (MUX21X1)                                             0.0731   -0.0035 &   0.5196 r
  U1806/Q (MUX21X1)                                               0.2595    0.1819 @   0.7015 r
  io_cmd_o[25] (net)                            6      78.2393              0.0000     0.7015 r
  U1807/INP (NBUFFX2)                                             0.2595   -0.0348 @   0.6667 r
  U1807/Z (NBUFFX2)                                               0.0409    0.0898     0.7565 r
  mem_cmd_o[25] (net)                           1       5.1067              0.0000     0.7565 r
  mem_cmd_o[25] (out)                                             0.0409   -0.0027 &   0.7537 r
  data arrival time                                                                    0.7537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8537


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2303    0.0000     0.4006 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0440    0.2168     0.6174 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.6676              0.0000     0.6174 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6174 f
  fifo_1__mem_fifo/data_o[105] (net)                    8.6676              0.0000     0.6174 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6174 f
  fifo_lo[145] (net)                                    8.6676              0.0000     0.6174 f
  U1953/IN2 (AND2X1)                                              0.0440    0.0001 &   0.6176 f
  U1953/Q (AND2X1)                                                0.1690    0.1324 @   0.7500 f
  io_cmd_o[105] (net)                           4      48.0994              0.0000     0.7500 f
  io_cmd_o[105] (out)                                             0.1690    0.0046 @   0.7545 f
  data arrival time                                                                    0.7545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8545


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1469    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0677    0.2252     0.5437 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      19.0847              0.0000     0.5437 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5437 f
  fifo_0__mem_fifo/data_o[35] (net)                    19.0847              0.0000     0.5437 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5437 f
  fifo_lo[33] (net)                                    19.0847              0.0000     0.5437 f
  U1826/IN1 (MUX21X1)                                             0.0677   -0.0114 &   0.5322 f
  U1826/Q (MUX21X1)                                               0.2335    0.1796 @   0.7118 f
  io_cmd_o[35] (net)                            5      71.1600              0.0000     0.7118 f
  U1827/INP (NBUFFX2)                                             0.2335   -0.0276 @   0.6842 f
  U1827/Z (NBUFFX2)                                               0.0345    0.0736     0.7578 f
  mem_cmd_o[35] (net)                           1       4.8075              0.0000     0.7578 f
  mem_cmd_o[35] (out)                                             0.0345   -0.0031 &   0.7546 f
  data arrival time                                                                    0.7546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8547


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0427    0.1884     0.5068 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       6.1227              0.0000     0.5068 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5068 r
  fifo_0__mem_fifo/data_o[20] (net)                     6.1227              0.0000     0.5068 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5068 r
  fifo_lo[18] (net)                                     6.1227              0.0000     0.5068 r
  U1796/IN1 (MUX21X1)                                             0.0427    0.0000 &   0.5068 r
  U1796/Q (MUX21X1)                                               0.2108    0.1550 @   0.6618 r
  io_cmd_o[20] (net)                            4      62.0752              0.0000     0.6618 r
  U1797/INP (NBUFFX2)                                             0.2108    0.0107 @   0.6725 r
  U1797/Z (NBUFFX2)                                               0.0411    0.0853     0.7578 r
  mem_cmd_o[20] (net)                           1       7.4994              0.0000     0.7578 r
  mem_cmd_o[20] (out)                                             0.0411   -0.0029 &   0.7549 r
  data arrival time                                                                    0.7549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8549


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1603    0.0000     0.3654 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0598    0.1994     0.5648 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      12.5883              0.0000     0.5648 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5648 r
  fifo_1__mem_fifo/data_o[98] (net)                    12.5883              0.0000     0.5648 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5648 r
  fifo_lo[138] (net)                                   12.5883              0.0000     0.5648 r
  U1939/IN2 (AND2X1)                                              0.0598   -0.0033 &   0.5615 r
  U1939/Q (AND2X1)                                                0.2277    0.1460 @   0.7075 r
  io_cmd_o[98] (net)                            4      68.4109              0.0000     0.7075 r
  U1940/INP (NBUFFX2)                                             0.2277   -0.0300 @   0.6774 r
  U1940/Z (NBUFFX2)                                               0.0452    0.0904     0.7678 r
  mem_cmd_o[98] (net)                           1       9.8977              0.0000     0.7678 r
  mem_cmd_o[98] (out)                                             0.0452   -0.0119 &   0.7559 r
  data arrival time                                                                    0.7559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8559


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0409    0.2086     0.5742 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       7.1893              0.0000     0.5742 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5742 f
  fifo_1__mem_fifo/data_o[90] (net)                     7.1893              0.0000     0.5742 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5742 f
  fifo_lo[130] (net)                                    7.1893              0.0000     0.5742 f
  U1923/IN2 (AND2X1)                                              0.0409   -0.0009 &   0.5733 f
  U1923/Q (AND2X1)                                                0.1886    0.1406 @   0.7138 f
  io_cmd_o[90] (net)                            4      54.8288              0.0000     0.7138 f
  U1924/INP (NBUFFX2)                                             0.1886   -0.0227 @   0.6912 f
  U1924/Z (NBUFFX2)                                               0.0277    0.0656     0.7568 f
  mem_cmd_o[90] (net)                           1       1.0788              0.0000     0.7568 f
  mem_cmd_o[90] (out)                                             0.0277   -0.0008 &   0.7560 f
  data arrival time                                                                    0.7560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8560


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1466    0.0000     0.3174 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0395    0.1862     0.5036 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       4.9561              0.0000     0.5036 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5036 r
  fifo_0__mem_fifo/data_o[44] (net)                     4.9561              0.0000     0.5036 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5036 r
  fifo_lo[42] (net)                                     4.9561              0.0000     0.5036 r
  U1844/IN1 (MUX21X1)                                             0.0395    0.0000 &   0.5036 r
  U1844/Q (MUX21X1)                                               0.2504    0.1694 @   0.6730 r
  io_cmd_o[44] (net)                            4      74.6719              0.0000     0.6730 r
  U1845/INP (NBUFFX2)                                             0.2504   -0.0033 @   0.6697 r
  U1845/Z (NBUFFX2)                                               0.0498    0.0966     0.7663 r
  mem_cmd_o[44] (net)                           1      12.4926              0.0000     0.7663 r
  mem_cmd_o[44] (out)                                             0.0498   -0.0096 &   0.7567 r
  data arrival time                                                                    0.7567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8567


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.2302    0.0000     0.3998 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0464    0.1976     0.5975 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       7.5272              0.0000     0.5975 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5975 r
  fifo_1__mem_fifo/data_o[58] (net)                     7.5272              0.0000     0.5975 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5975 r
  fifo_lo[98] (net)                                     7.5272              0.0000     0.5975 r
  U1858/IN2 (AND2X1)                                              0.0464   -0.0036 &   0.5939 r
  U1858/Q (AND2X1)                                                0.2453    0.1514 @   0.7453 r
  io_cmd_o[58] (net)                            4      74.2081              0.0000     0.7453 r
  io_cmd_o[58] (out)                                              0.2453    0.0114 @   0.7567 r
  data arrival time                                                                    0.7567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8567


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0634    0.2225     0.5409 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2      17.1553              0.0000     0.5409 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[32] (net)                    17.1553              0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5409 f
  fifo_lo[30] (net)                                    17.1553              0.0000     0.5409 f
  U1820/IN1 (MUX21X1)                                             0.0634   -0.0066 &   0.5344 f
  U1820/Q (MUX21X1)                                               0.2305    0.1767 @   0.7111 f
  io_cmd_o[32] (net)                            4      69.7975              0.0000     0.7111 f
  U1821/INP (NBUFFX2)                                             0.2305   -0.0265 @   0.6846 f
  U1821/Z (NBUFFX2)                                               0.0433    0.0812     0.7657 f
  mem_cmd_o[32] (net)                           1      12.0008              0.0000     0.7657 f
  mem_cmd_o[32] (out)                                             0.0433   -0.0089 &   0.7568 f
  data arrival time                                                                    0.7568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8568


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1673    0.0000     0.3707 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0987    0.2429 @   0.6136 f
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      31.2045              0.0000     0.6136 f
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6136 f
  fifo_1__mem_fifo/data_o[19] (net)                    31.2045              0.0000     0.6136 f
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.6136 f
  fifo_lo[66] (net)                                    31.2045              0.0000     0.6136 f
  U1794/IN2 (MUX21X1)                                             0.0989    0.0012 @   0.6147 f
  U1794/Q (MUX21X1)                                               0.2979    0.2143 @   0.8290 f
  io_cmd_o[19] (net)                            4      91.9239              0.0000     0.8290 f
  io_cmd_o[19] (out)                                              0.2979   -0.0721 @   0.7569 f
  data arrival time                                                                    0.7569

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8569


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0534    0.1959     0.5617 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      10.1561              0.0000     0.5617 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5617 r
  fifo_1__mem_fifo/data_o[83] (net)                    10.1561              0.0000     0.5617 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5617 r
  fifo_lo[123] (net)                                   10.1561              0.0000     0.5617 r
  U1909/IN2 (AND2X1)                                              0.0534   -0.0018 &   0.5599 r
  U1909/Q (AND2X1)                                                0.2219    0.1427 @   0.7026 r
  io_cmd_o[83] (net)                            4      66.4833              0.0000     0.7026 r
  U1910/INP (NBUFFX2)                                             0.2219   -0.0272 @   0.6754 r
  U1910/Z (NBUFFX2)                                               0.0416    0.0868     0.7622 r
  mem_cmd_o[83] (net)                           1       7.3934              0.0000     0.7622 r
  mem_cmd_o[83] (out)                                             0.0416   -0.0046 &   0.7577 r
  data arrival time                                                                    0.7577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8577


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1673    0.0000     0.3697 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1223    0.2287 @   0.5984 r
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      34.4343              0.0000     0.5984 r
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5984 r
  fifo_1__mem_fifo/data_o[46] (net)                    34.4343              0.0000     0.5984 r
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.5984 r
  fifo_lo[93] (net)                                    34.4343              0.0000     0.5984 r
  U1848/IN2 (MUX21X1)                                             0.1224   -0.0197 @   0.5787 r
  U1848/Q (MUX21X1)                                               0.2326    0.1845 @   0.7632 r
  io_cmd_o[46] (net)                            4      69.5400              0.0000     0.7632 r
  U1849/INP (NBUFFX2)                                             0.2326   -0.0811 @   0.6821 r
  U1849/Z (NBUFFX2)                                               0.0348    0.0822     0.7643 r
  mem_cmd_o[46] (net)                           1       1.6020              0.0000     0.7643 r
  mem_cmd_o[46] (out)                                             0.0348   -0.0064 &   0.7579 r
  data arrival time                                                                    0.7579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8579


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.1603    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0421    0.2095     0.5752 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       7.7293              0.0000     0.5752 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5752 f
  fifo_1__mem_fifo/data_o[80] (net)                     7.7293              0.0000     0.5752 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5752 f
  fifo_lo[120] (net)                                    7.7293              0.0000     0.5752 f
  U1903/IN2 (AND2X1)                                              0.0421   -0.0013 &   0.5739 f
  U1903/Q (AND2X1)                                                0.1886    0.1413 @   0.7152 f
  io_cmd_o[80] (net)                            4      54.0632              0.0000     0.7152 f
  U1904/INP (NBUFFX2)                                             0.1886   -0.0175 @   0.6977 f
  U1904/Z (NBUFFX2)                                               0.0283    0.0661     0.7638 f
  mem_cmd_o[80] (net)                           1       1.5477              0.0000     0.7638 f
  mem_cmd_o[80] (out)                                             0.0283   -0.0058 &   0.7581 f
  data arrival time                                                                    0.7581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8581


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1673    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1194    0.2540 @   0.6241 f
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      39.8659              0.0000     0.6241 f
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6241 f
  fifo_1__mem_fifo/data_o[35] (net)                    39.8659              0.0000     0.6241 f
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.6241 f
  fifo_lo[82] (net)                                    39.8659              0.0000     0.6241 f
  U1826/IN2 (MUX21X1)                                             0.1194   -0.0278 @   0.5963 f
  U1826/Q (MUX21X1)                                               0.2335    0.1899 @   0.7862 f
  io_cmd_o[35] (net)                            5      71.1600              0.0000     0.7862 f
  io_cmd_o[35] (out)                                              0.2335   -0.0276 @   0.7585 f
  data arrival time                                                                    0.7585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8585


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0584    0.1986     0.5645 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      12.0573              0.0000     0.5645 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5645 r
  fifo_1__mem_fifo/data_o[101] (net)                   12.0573              0.0000     0.5645 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5645 r
  fifo_lo[141] (net)                                   12.0573              0.0000     0.5645 r
  U1945/IN2 (AND2X1)                                              0.0584   -0.0063 &   0.5582 r
  U1945/Q (AND2X1)                                                0.1728    0.1242 @   0.6824 r
  io_cmd_o[101] (net)                           4      50.7127              0.0000     0.6824 r
  U1946/INP (NBUFFX2)                                             0.1728    0.0059 @   0.6882 r
  U1946/Z (NBUFFX2)                                               0.0311    0.0736     0.7618 r
  mem_cmd_o[101] (net)                          1       1.7013              0.0000     0.7618 r
  mem_cmd_o[101] (out)                                            0.0311   -0.0028 &   0.7590 r
  data arrival time                                                                    0.7590

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8590


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0449    0.2114     0.5767 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2       8.9747              0.0000     0.5767 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5767 f
  fifo_1__mem_fifo/data_o[85] (net)                     8.9747              0.0000     0.5767 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5767 f
  fifo_lo[125] (net)                                    8.9747              0.0000     0.5767 f
  U1913/IN2 (AND2X1)                                              0.0449   -0.0009 &   0.5758 f
  U1913/Q (AND2X1)                                                0.1715    0.1340 @   0.7098 f
  io_cmd_o[85] (net)                            4      48.9380              0.0000     0.7098 f
  U1914/INP (NBUFFX2)                                             0.1715   -0.0109 @   0.6989 f
  U1914/Z (NBUFFX2)                                               0.0285    0.0654     0.7643 f
  mem_cmd_o[85] (net)                           1       2.3084              0.0000     0.7643 f
  mem_cmd_o[85] (out)                                             0.0285   -0.0052 &   0.7591 f
  data arrival time                                                                    0.7591

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7591
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8591


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3597     0.3597
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1696    0.0000     0.3597 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0875    0.2394 @   0.5990 f
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      28.2688              0.0000     0.5990 f
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5990 f
  fifo_1__mem_fifo/data_o[41] (net)                    28.2688              0.0000     0.5990 f
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.5990 f
  fifo_lo[88] (net)                                    28.2688              0.0000     0.5990 f
  U1838/IN2 (MUX21X1)                                             0.0876   -0.0130 @   0.5861 f
  U1838/Q (MUX21X1)                                               0.2865    0.2072 @   0.7933 f
  io_cmd_o[41] (net)                            5      88.1867              0.0000     0.7933 f
  io_cmd_o[41] (out)                                              0.2865   -0.0341 @   0.7592 f
  data arrival time                                                                    0.7592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8592


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0479    0.2194     0.6194 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      10.3820              0.0000     0.6194 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6194 f
  fifo_1__mem_fifo/data_o[114] (net)                   10.3820              0.0000     0.6194 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6194 f
  fifo_lo[154] (net)                                   10.3820              0.0000     0.6194 f
  U1971/IN2 (AND2X1)                                              0.0479   -0.0025 &   0.6169 f
  U1971/Q (AND2X1)                                                0.2708    0.1824 @   0.7993 f
  io_cmd_o[114] (net)                           4      80.8160              0.0000     0.7993 f
  io_cmd_o[114] (out)                                             0.2708   -0.0400 @   0.7592 f
  data arrival time                                                                    0.7592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8592


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1466    0.0000     0.3171 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0761    0.2069     0.5240 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      18.8004              0.0000     0.5240 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5240 r
  fifo_0__mem_fifo/data_o[14] (net)                    18.8004              0.0000     0.5240 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5240 r
  fifo_lo[12] (net)                                    18.8004              0.0000     0.5240 r
  U1784/IN1 (MUX21X1)                                             0.0761   -0.0030 &   0.5211 r
  U1784/Q (MUX21X1)                                               0.3017    0.1968 @   0.7179 r
  io_cmd_o[14] (net)                            4      90.9053              0.0000     0.7179 r
  U1785/INP (NBUFFX2)                                             0.3017   -0.0504 @   0.6675 r
  U1785/Z (NBUFFX2)                                               0.0413    0.0930     0.7605 r
  mem_cmd_o[14] (net)                           1       3.8318              0.0000     0.7605 r
  mem_cmd_o[14] (out)                                             0.0413   -0.0005 &   0.7600 r
  data arrival time                                                                    0.7600

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8600


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1466    0.0000     0.3174 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0392    0.2060     0.5234 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2       6.4495              0.0000     0.5234 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5234 f
  fifo_0__mem_fifo/data_o[52] (net)                     6.4495              0.0000     0.5234 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.5234 f
  fifo_lo[46] (net)                                     6.4495              0.0000     0.5234 f
  U1852/IN1 (MUX21X1)                                             0.0392    0.0001 &   0.5235 f
  U1852/Q (MUX21X1)                                               0.2794    0.1930 @   0.7165 f
  io_cmd_o[52] (net)                            4      85.5792              0.0000     0.7165 f
  U1853/INP (NBUFFX2)                                             0.2794   -0.0286 @   0.6879 f
  U1853/Z (NBUFFX2)                                               0.0424    0.0822     0.7701 f
  mem_cmd_o[52] (net)                           1       9.5739              0.0000     0.7701 f
  mem_cmd_o[52] (out)                                             0.0424   -0.0099 &   0.7602 f
  data arrival time                                                                    0.7602

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7602
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8602


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0430    0.2100     0.5753 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2       8.0997              0.0000     0.5753 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[77] (net)                     8.0997              0.0000     0.5753 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5753 f
  fifo_lo[117] (net)                                    8.0997              0.0000     0.5753 f
  U1897/IN2 (AND2X1)                                              0.0430   -0.0011 &   0.5742 f
  U1897/Q (AND2X1)                                                0.1899    0.1424 @   0.7166 f
  io_cmd_o[77] (net)                            4      54.5945              0.0000     0.7166 f
  U1898/INP (NBUFFX2)                                             0.1899   -0.0188 @   0.6978 f
  U1898/Z (NBUFFX2)                                               0.0293    0.0670     0.7649 f
  mem_cmd_o[77] (net)                           1       2.3262              0.0000     0.7649 f
  mem_cmd_o[77] (out)                                             0.0293   -0.0044 &   0.7605 f
  data arrival time                                                                    0.7605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8605


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1610    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0558    0.1973     0.5630 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      11.0809              0.0000     0.5630 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5630 r
  fifo_1__mem_fifo/data_o[113] (net)                   11.0809              0.0000     0.5630 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5630 r
  fifo_lo[153] (net)                                   11.0809              0.0000     0.5630 r
  U1969/IN2 (AND2X1)                                              0.0558   -0.0060 &   0.5570 r
  U1969/Q (AND2X1)                                                0.2425    0.1513 @   0.7083 r
  io_cmd_o[113] (net)                           4      73.1815              0.0000     0.7083 r
  U1970/INP (NBUFFX2)                                             0.2425   -0.0300 @   0.6783 r
  U1970/Z (NBUFFX2)                                               0.0442    0.0911     0.7694 r
  mem_cmd_o[113] (net)                          1       8.5221              0.0000     0.7694 r
  mem_cmd_o[113] (out)                                            0.0442   -0.0085 &   0.7609 r
  data arrival time                                                                    0.7609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8609


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1471    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0742    0.2060     0.5242 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      18.0738              0.0000     0.5242 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5242 r
  fifo_0__mem_fifo/data_o[27] (net)                    18.0738              0.0000     0.5242 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5242 r
  fifo_lo[25] (net)                                    18.0738              0.0000     0.5242 r
  U1810/IN1 (MUX21X1)                                             0.0742   -0.0018 &   0.5224 r
  U1810/Q (MUX21X1)                                               0.2422    0.1754 @   0.6978 r
  io_cmd_o[27] (net)                            5      72.6197              0.0000     0.6978 r
  U1811/INP (NBUFFX2)                                             0.2422   -0.0206 @   0.6772 r
  U1811/Z (NBUFFX2)                                               0.0356    0.0837     0.7609 r
  mem_cmd_o[27] (net)                           1       1.7708              0.0000     0.7609 r
  mem_cmd_o[27] (out)                                             0.0356    0.0000 &   0.7609 r
  data arrival time                                                                    0.7609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8609


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1672    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1434    0.2376 @   0.6065 r
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      41.4451              0.0000     0.6065 r
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6065 r
  fifo_1__mem_fifo/data_o[23] (net)                    41.4451              0.0000     0.6065 r
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.6065 r
  fifo_lo[70] (net)                                    41.4451              0.0000     0.6065 r
  U1802/IN2 (MUX21X1)                                             0.1436   -0.0080 @   0.5986 r
  U1802/Q (MUX21X1)                                               0.2305    0.1871 @   0.7857 r
  io_cmd_o[23] (net)                            4      68.6270              0.0000     0.7857 r
  io_cmd_o[23] (out)                                              0.2305   -0.0246 @   0.7611 r
  data arrival time                                                                    0.7611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8611


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0505    0.2211     0.6211 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      11.5131              0.0000     0.6211 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6211 f
  fifo_1__mem_fifo/data_o[99] (net)                    11.5131              0.0000     0.6211 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6211 f
  fifo_lo[139] (net)                                   11.5131              0.0000     0.6211 f
  U1941/IN2 (AND2X1)                                              0.0505   -0.0044 &   0.6167 f
  U1941/Q (AND2X1)                                                0.2924    0.1886 @   0.8054 f
  io_cmd_o[99] (net)                            4      86.0582              0.0000     0.8054 f
  io_cmd_o[99] (out)                                              0.2924   -0.0443 @   0.7611 f
  data arrival time                                                                    0.7611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8611


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0523    0.1952     0.5610 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       9.7271              0.0000     0.5610 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5610 r
  fifo_1__mem_fifo/data_o[62] (net)                     9.7271              0.0000     0.5610 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5610 r
  fifo_lo[102] (net)                                    9.7271              0.0000     0.5610 r
  U1867/IN2 (AND2X1)                                              0.0523    0.0001 &   0.5612 r
  U1867/Q (AND2X1)                                                0.2133    0.1396 @   0.7008 r
  io_cmd_o[62] (net)                            4      63.8608              0.0000     0.7008 r
  U1868/INP (NBUFFX2)                                             0.2133   -0.0246 @   0.6762 r
  U1868/Z (NBUFFX2)                                               0.0416    0.0859     0.7622 r
  mem_cmd_o[62] (net)                           1       7.7839              0.0000     0.7622 r
  mem_cmd_o[62] (out)                                             0.0416   -0.0008 &   0.7614 r
  data arrival time                                                                    0.7614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8614


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3177     0.3177
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1466    0.0000     0.3177 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0631    0.2223     0.5400 f
  fifo_0__mem_fifo/dff/data_o[25] (net)         2      17.0469              0.0000     0.5400 f
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5400 f
  fifo_0__mem_fifo/data_o[25] (net)                    17.0469              0.0000     0.5400 f
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5400 f
  fifo_lo[23] (net)                                    17.0469              0.0000     0.5400 f
  U1806/IN1 (MUX21X1)                                             0.0631   -0.0030 &   0.5370 f
  U1806/Q (MUX21X1)                                               0.2501    0.1870 @   0.7240 f
  io_cmd_o[25] (net)                            6      76.9660              0.0000     0.7240 f
  U1807/INP (NBUFFX2)                                             0.2501   -0.0353 @   0.6887 f
  U1807/Z (NBUFFX2)                                               0.0356    0.0754     0.7642 f
  mem_cmd_o[25] (net)                           1       5.1067              0.0000     0.7642 f
  mem_cmd_o[25] (out)                                             0.0356   -0.0024 &   0.7618 f
  data arrival time                                                                    0.7618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8618


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1470    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0472    0.2118     0.5302 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2       9.9473              0.0000     0.5302 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5302 f
  fifo_0__mem_fifo/data_o[33] (net)                     9.9473              0.0000     0.5302 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.5302 f
  fifo_lo[31] (net)                                     9.9473              0.0000     0.5302 f
  U1822/IN1 (MUX21X1)                                             0.0472   -0.0036 &   0.5266 f
  U1822/Q (MUX21X1)                                               0.3951    0.2366 @   0.7632 f
  io_cmd_o[33] (net)                            4     120.8819              0.0000     0.7632 f
  io_cmd_o[33] (out)                                              0.3951   -0.0010 @   0.7622 f
  data arrival time                                                                    0.7622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8622


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1603    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0434    0.2104     0.5761 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       8.2996              0.0000     0.5761 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5761 f
  fifo_1__mem_fifo/data_o[91] (net)                     8.2996              0.0000     0.5761 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5761 f
  fifo_lo[131] (net)                                    8.2996              0.0000     0.5761 f
  U1925/IN2 (AND2X1)                                              0.0434   -0.0009 &   0.5752 f
  U1925/Q (AND2X1)                                                0.1827    0.1389 @   0.7141 f
  io_cmd_o[91] (net)                            4      52.3026              0.0000     0.7141 f
  U1926/INP (NBUFFX2)                                             0.1827   -0.0110 @   0.7031 f
  U1926/Z (NBUFFX2)                                               0.0280    0.0656     0.7686 f
  mem_cmd_o[91] (net)                           1       1.5309              0.0000     0.7686 f
  mem_cmd_o[91] (out)                                             0.0280   -0.0064 &   0.7622 f
  data arrival time                                                                    0.7622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8622


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1609    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0564    0.1975     0.5628 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      11.2857              0.0000     0.5628 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5628 r
  fifo_1__mem_fifo/data_o[87] (net)                    11.2857              0.0000     0.5628 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5628 r
  fifo_lo[127] (net)                                   11.2857              0.0000     0.5628 r
  U1917/IN2 (AND2X1)                                              0.0564   -0.0045 &   0.5583 r
  U1917/Q (AND2X1)                                                0.2319    0.1462 @   0.7045 r
  io_cmd_o[87] (net)                            4      69.2612              0.0000     0.7045 r
  U1918/INP (NBUFFX2)                                             0.2319   -0.0267 @   0.6778 r
  U1918/Z (NBUFFX2)                                               0.0397    0.0863     0.7641 r
  mem_cmd_o[87] (net)                           1       5.5028              0.0000     0.7641 r
  mem_cmd_o[87] (out)                                             0.0397   -0.0015 &   0.7626 r
  data arrival time                                                                    0.7626

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8626


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1673    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.1096    0.2251 @   0.5952 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2      31.5770              0.0000     0.5952 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5952 r
  fifo_1__mem_fifo/data_o[31] (net)                    31.5770              0.0000     0.5952 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.5952 r
  fifo_lo[78] (net)                                    31.5770              0.0000     0.5952 r
  U1818/IN2 (MUX21X1)                                             0.1097   -0.0101 @   0.5851 r
  U1818/Q (MUX21X1)                                               0.2521    0.1865 @   0.7716 r
  io_cmd_o[31] (net)                            4      74.6317              0.0000     0.7716 r
  io_cmd_o[31] (out)                                              0.2521   -0.0089 @   0.7627 r
  data arrival time                                                                    0.7627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8627


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1471    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0508    0.1933     0.5120 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       9.1560              0.0000     0.5120 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5120 r
  fifo_0__mem_fifo/data_o[43] (net)                     9.1560              0.0000     0.5120 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5120 r
  fifo_lo[41] (net)                                     9.1560              0.0000     0.5120 r
  U1842/IN1 (MUX21X1)                                             0.0508   -0.0021 &   0.5099 r
  U1842/Q (MUX21X1)                                               0.2416    0.1688 @   0.6786 r
  io_cmd_o[43] (net)                            5      71.9200              0.0000     0.6786 r
  U1843/INP (NBUFFX2)                                             0.2416    0.0012 @   0.6799 r
  U1843/Z (NBUFFX2)                                               0.0356    0.0837     0.7636 r
  mem_cmd_o[43] (net)                           1       1.8315              0.0000     0.7636 r
  mem_cmd_o[43] (out)                                             0.0356   -0.0007 &   0.7629 r
  data arrival time                                                                    0.7629

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8629


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1672    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1185    0.2541 @   0.6232 f
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      39.8250              0.0000     0.6232 f
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6232 f
  fifo_1__mem_fifo/data_o[27] (net)                    39.8250              0.0000     0.6232 f
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6232 f
  fifo_lo[74] (net)                                    39.8250              0.0000     0.6232 f
  U1810/IN2 (MUX21X1)                                             0.1185   -0.0293 @   0.5938 f
  U1810/Q (MUX21X1)                                               0.2341    0.1904 @   0.7843 f
  io_cmd_o[27] (net)                            5      71.5086              0.0000     0.7843 f
  io_cmd_o[27] (out)                                              0.2341   -0.0213 @   0.7630 f
  data arrival time                                                                    0.7630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8630


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.2302    0.0000     0.3999 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0450    0.1968     0.5967 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       7.0380              0.0000     0.5967 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5967 r
  fifo_1__mem_fifo/data_o[68] (net)                     7.0380              0.0000     0.5967 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5967 r
  fifo_lo[108] (net)                                    7.0380              0.0000     0.5967 r
  U1879/IN2 (AND2X1)                                              0.0450    0.0001 &   0.5967 r
  U1879/Q (AND2X1)                                                0.2498    0.1557 @   0.7525 r
  io_cmd_o[68] (net)                            4      76.6663              0.0000     0.7525 r
  io_cmd_o[68] (out)                                              0.2498    0.0112 @   0.7637 r
  data arrival time                                                                    0.7637

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7637
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8637


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0370    0.2042     0.5227 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       5.4969              0.0000     0.5227 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5227 f
  fifo_0__mem_fifo/data_o[20] (net)                     5.4969              0.0000     0.5227 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5227 f
  fifo_lo[18] (net)                                     5.4969              0.0000     0.5227 f
  U1796/IN1 (MUX21X1)                                             0.0370    0.0000 &   0.5227 f
  U1796/Q (MUX21X1)                                               0.2051    0.1597 @   0.6824 f
  io_cmd_o[20] (net)                            4      61.3295              0.0000     0.6824 f
  U1797/INP (NBUFFX2)                                             0.2051    0.0103 @   0.6927 f
  U1797/Z (NBUFFX2)                                               0.0365    0.0740     0.7667 f
  mem_cmd_o[20] (net)                           1       7.4994              0.0000     0.7667 f
  mem_cmd_o[20] (out)                                             0.0365   -0.0025 &   0.7641 f
  data arrival time                                                                    0.7641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8641


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0731    0.2054     0.5238 r
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      17.6683              0.0000     0.5238 r
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5238 r
  fifo_0__mem_fifo/data_o[4] (net)                     17.6683              0.0000     0.5238 r
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5238 r
  fifo_lo[2] (net)                                     17.6683              0.0000     0.5238 r
  U1764/IN1 (MUX21X1)                                             0.0731   -0.0053 &   0.5185 r
  U1764/Q (MUX21X1)                                               0.2323    0.1712 @   0.6897 r
  io_cmd_o[4] (net)                             4      69.4005              0.0000     0.6897 r
  U1765/INP (NBUFFX2)                                             0.2323   -0.0068 @   0.6829 r
  U1765/Z (NBUFFX2)                                               0.0485    0.0936     0.7765 r
  mem_cmd_o[4] (net)                            1      12.2573              0.0000     0.7765 r
  mem_cmd_o[4] (out)                                              0.0485   -0.0121 &   0.7644 r
  data arrival time                                                                    0.7644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8644


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1471    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0768    0.2073     0.5255 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      19.0485              0.0000     0.5255 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5255 r
  fifo_0__mem_fifo/data_o[45] (net)                    19.0485              0.0000     0.5255 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5255 r
  fifo_lo[43] (net)                                    19.0485              0.0000     0.5255 r
  U1846/IN1 (MUX21X1)                                             0.0768   -0.0038 &   0.5217 r
  U1846/Q (MUX21X1)                                               0.2271    0.1695 @   0.6912 r
  io_cmd_o[45] (net)                            4      67.5699              0.0000     0.6912 r
  U1847/INP (NBUFFX2)                                             0.2271   -0.0096 @   0.6817 r
  U1847/Z (NBUFFX2)                                               0.0420    0.0876     0.7693 r
  mem_cmd_o[45] (net)                           1       7.4513              0.0000     0.7693 r
  mem_cmd_o[45] (out)                                             0.0420   -0.0049 &   0.7644 r
  data arrival time                                                                    0.7644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8644


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1273    0.2302 @   0.6001 r
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      35.7854              0.0000     0.6001 r
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6001 r
  fifo_1__mem_fifo/data_o[43] (net)                    35.7854              0.0000     0.6001 r
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.6001 r
  fifo_lo[90] (net)                                    35.7854              0.0000     0.6001 r
  U1842/IN2 (MUX21X1)                                             0.1274   -0.0250 @   0.5751 r
  U1842/Q (MUX21X1)                                               0.2416    0.1881 @   0.7632 r
  io_cmd_o[43] (net)                            5      71.9200              0.0000     0.7632 r
  io_cmd_o[43] (out)                                              0.2416    0.0012 @   0.7645 r
  data arrival time                                                                    0.7645

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8645


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1264    0.2303 @   0.6002 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      35.7446              0.0000     0.6002 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6002 r
  fifo_1__mem_fifo/data_o[8] (net)                     35.7446              0.0000     0.6002 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6002 r
  fifo_lo[55] (net)                                    35.7446              0.0000     0.6002 r
  U1772/IN2 (MUX21X1)                                             0.1266    0.0008 @   0.6010 r
  U1772/Q (MUX21X1)                                               0.2293    0.1838 @   0.7848 r
  io_cmd_o[8] (net)                             4      68.3374              0.0000     0.7848 r
  io_cmd_o[8] (out)                                               0.2293   -0.0201 @   0.7647 r
  data arrival time                                                                    0.7647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8647


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0556    0.1971     0.5629 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      10.9958              0.0000     0.5629 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5629 r
  fifo_1__mem_fifo/data_o[119] (net)                   10.9958              0.0000     0.5629 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5629 r
  fifo_lo[159] (net)                                   10.9958              0.0000     0.5629 r
  U1981/IN2 (AND2X1)                                              0.0556    0.0003 &   0.5632 r
  U1981/Q (AND2X1)                                                0.2084    0.1385 @   0.7018 r
  io_cmd_o[119] (net)                           4      62.4532              0.0000     0.7018 r
  U1982/INP (NBUFFX2)                                             0.2084   -0.0085 @   0.6933 r
  U1982/Z (NBUFFX2)                                               0.0324    0.0780     0.7712 r
  mem_cmd_o[119] (net)                          1       0.9564              0.0000     0.7712 r
  mem_cmd_o[119] (out)                                            0.0324   -0.0061 &   0.7651 r
  data arrival time                                                                    0.7651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8651


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0533    0.2015     0.6015 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2      10.1676              0.0000     0.6015 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6015 r
  fifo_1__mem_fifo/data_o[65] (net)                    10.1676              0.0000     0.6015 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6015 r
  fifo_lo[105] (net)                                   10.1676              0.0000     0.6015 r
  U1873/IN2 (AND2X1)                                              0.0533    0.0002 &   0.6017 r
  U1873/Q (AND2X1)                                                0.1745    0.1244 @   0.7261 r
  io_cmd_o[65] (net)                            4      51.3363              0.0000     0.7261 r
  U1874/INP (NBUFFX2)                                             0.1745   -0.0222 @   0.7039 r
  U1874/Z (NBUFFX2)                                               0.0310    0.0736     0.7775 r
  mem_cmd_o[65] (net)                           1       1.5023              0.0000     0.7775 r
  mem_cmd_o[65] (out)                                             0.0310   -0.0121 &   0.7654 r
  data arrival time                                                                    0.7654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8654


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0561    0.1974     0.5629 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      11.1640              0.0000     0.5629 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5629 r
  fifo_1__mem_fifo/data_o[74] (net)                    11.1640              0.0000     0.5629 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5629 r
  fifo_lo[114] (net)                                   11.1640              0.0000     0.5629 r
  U1891/IN2 (AND2X1)                                              0.0561   -0.0016 &   0.5614 r
  U1891/Q (AND2X1)                                                0.2292    0.1461 @   0.7074 r
  io_cmd_o[74] (net)                            4      68.8668              0.0000     0.7074 r
  U1892/INP (NBUFFX2)                                             0.2292   -0.0234 @   0.6840 r
  U1892/Z (NBUFFX2)                                               0.0408    0.0869     0.7709 r
  mem_cmd_o[74] (net)                           1       6.4308              0.0000     0.7709 r
  mem_cmd_o[74] (out)                                             0.0408   -0.0053 &   0.7656 r
  data arrival time                                                                    0.7656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8656


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1672    0.0000     0.3685 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.1257    0.2303 @   0.5987 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      35.6275              0.0000     0.5987 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5987 r
  fifo_1__mem_fifo/data_o[11] (net)                    35.6275              0.0000     0.5987 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5987 r
  fifo_lo[58] (net)                                    35.6275              0.0000     0.5987 r
  U1778/IN2 (MUX21X1)                                             0.1258    0.0023 @   0.6010 r
  U1778/Q (MUX21X1)                                               0.2411    0.1888 @   0.7898 r
  io_cmd_o[11] (net)                            4      72.3380              0.0000     0.7898 r
  io_cmd_o[11] (out)                                              0.2411   -0.0242 @   0.7656 r
  data arrival time                                                                    0.7656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8656


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.2303    0.0000     0.4007 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0477    0.1984     0.5990 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       8.0290              0.0000     0.5990 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5990 r
  fifo_1__mem_fifo/data_o[107] (net)                    8.0290              0.0000     0.5990 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5990 r
  fifo_lo[147] (net)                                    8.0290              0.0000     0.5990 r
  U1957/IN2 (AND2X1)                                              0.0477   -0.0014 &   0.5977 r
  U1957/Q (AND2X1)                                                0.2870    0.1656 @   0.7633 r
  io_cmd_o[107] (net)                           4      86.5636              0.0000     0.7633 r
  io_cmd_o[107] (out)                                             0.2870    0.0026 @   0.7659 r
  data arrival time                                                                    0.7659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8659


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1672    0.0000     0.3686 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.1254    0.2302 @   0.5988 r
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      35.5887              0.0000     0.5988 r
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5988 r
  fifo_1__mem_fifo/data_o[1] (net)                     35.5887              0.0000     0.5988 r
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5988 r
  fifo_lo[49] (net)                                    35.5887              0.0000     0.5988 r
  U1760/IN2 (MUX21X1)                                             0.1255    0.0008 @   0.5997 r
  U1760/Q (MUX21X1)                                               0.2314    0.1849 @   0.7845 r
  io_cmd_o[1] (net)                             4      69.1669              0.0000     0.7845 r
  io_cmd_o[1] (out)                                               0.2314   -0.0185 @   0.7660 r
  data arrival time                                                                    0.7660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8660


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0784    0.2081     0.5265 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      19.6594              0.0000     0.5265 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5265 r
  fifo_0__mem_fifo/data_o[22] (net)                    19.6594              0.0000     0.5265 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5265 r
  fifo_lo[20] (net)                                    19.6594              0.0000     0.5265 r
  U1800/IN1 (MUX21X1)                                             0.0784   -0.0090 &   0.5175 r
  U1800/Q (MUX21X1)                                               0.2517    0.1789 @   0.6964 r
  io_cmd_o[22] (net)                            4      75.1585              0.0000     0.6964 r
  U1801/INP (NBUFFX2)                                             0.2517   -0.0176 @   0.6789 r
  U1801/Z (NBUFFX2)                                               0.0426    0.0906     0.7695 r
  mem_cmd_o[22] (net)                           1       6.8357              0.0000     0.7695 r
  mem_cmd_o[22] (out)                                             0.0426   -0.0034 &   0.7661 r
  data arrival time                                                                    0.7661

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8661


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0516    0.2159     0.5817 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      11.9181              0.0000     0.5817 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[96] (net)                    11.9181              0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5817 f
  fifo_lo[136] (net)                                   11.9181              0.0000     0.5817 f
  U1935/IN2 (AND2X1)                                              0.0516    0.0004 &   0.5821 f
  U1935/Q (AND2X1)                                                0.0484    0.0725     0.6546 f
  n2644 (net)                                   1       9.7508              0.0000     0.6546 f
  icc_place1911/INP (NBUFFX2)                                     0.0484    0.0004 &   0.6549 f
  icc_place1911/Z (NBUFFX2)                                       0.2551    0.1348 @   0.7897 f
  mem_cmd_o[96] (net)                           4     148.8537              0.0000     0.7897 f
  mem_cmd_o[96] (out)                                             0.2551   -0.0235 @   0.7662 f
  data arrival time                                                                    0.7662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8662


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1466    0.0000     0.3174 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0343    0.2020     0.5194 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       4.3303              0.0000     0.5194 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5194 f
  fifo_0__mem_fifo/data_o[44] (net)                     4.3303              0.0000     0.5194 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5194 f
  fifo_lo[42] (net)                                     4.3303              0.0000     0.5194 f
  U1844/IN1 (MUX21X1)                                             0.0343    0.0000 &   0.5194 f
  U1844/Q (MUX21X1)                                               0.2438    0.1765 @   0.6958 f
  io_cmd_o[44] (net)                            4      73.9261              0.0000     0.6958 f
  U1845/INP (NBUFFX2)                                             0.2438   -0.0032 @   0.6926 f
  U1845/Z (NBUFFX2)                                               0.0445    0.0829     0.7756 f
  mem_cmd_o[44] (net)                           1      12.4926              0.0000     0.7756 f
  mem_cmd_o[44] (out)                                             0.0445   -0.0089 &   0.7666 f
  data arrival time                                                                    0.7666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8666


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1470    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0786    0.2082     0.5267 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      19.7337              0.0000     0.5267 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5267 r
  fifo_0__mem_fifo/data_o[21] (net)                    19.7337              0.0000     0.5267 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5267 r
  fifo_lo[19] (net)                                    19.7337              0.0000     0.5267 r
  U1798/IN1 (MUX21X1)                                             0.0786   -0.0054 &   0.5214 r
  U1798/Q (MUX21X1)                                               0.2635    0.1829 @   0.7043 r
  io_cmd_o[21] (net)                            4      78.7370              0.0000     0.7043 r
  U1799/INP (NBUFFX2)                                             0.2635   -0.0178 @   0.6865 r
  U1799/Z (NBUFFX2)                                               0.0393    0.0887     0.7751 r
  mem_cmd_o[21] (net)                           1       3.6800              0.0000     0.7751 r
  mem_cmd_o[21] (out)                                             0.0393   -0.0081 &   0.7670 r
  data arrival time                                                                    0.7670

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8670


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1672    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.1153    0.2252 @   0.5941 r
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      31.8119              0.0000     0.5941 r
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5941 r
  fifo_1__mem_fifo/data_o[44] (net)                    31.8119              0.0000     0.5941 r
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5941 r
  fifo_lo[91] (net)                                    31.8119              0.0000     0.5941 r
  U1844/IN2 (MUX21X1)                                             0.1154   -0.0118 @   0.5824 r
  U1844/Q (MUX21X1)                                               0.2504    0.1886 @   0.7710 r
  io_cmd_o[44] (net)                            4      74.6719              0.0000     0.7710 r
  io_cmd_o[44] (out)                                              0.2504   -0.0033 @   0.7677 r
  data arrival time                                                                    0.7677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8677


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0560    0.1973     0.5630 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      11.1292              0.0000     0.5630 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5630 r
  fifo_1__mem_fifo/data_o[86] (net)                    11.1292              0.0000     0.5630 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5630 r
  fifo_lo[126] (net)                                   11.1292              0.0000     0.5630 r
  U1915/IN2 (AND2X1)                                              0.0560   -0.0033 &   0.5597 r
  U1915/Q (AND2X1)                                                0.2165    0.1406 @   0.7003 r
  io_cmd_o[86] (net)                            4      64.6231              0.0000     0.7003 r
  U1916/INP (NBUFFX2)                                             0.2165   -0.0129 @   0.6874 r
  U1916/Z (NBUFFX2)                                               0.0431    0.0875     0.7750 r
  mem_cmd_o[86] (net)                           1       8.8434              0.0000     0.7750 r
  mem_cmd_o[86] (out)                                             0.0431   -0.0065 &   0.7685 r
  data arrival time                                                                    0.7685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8685


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1466    0.0000     0.3171 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0657    0.2239     0.5411 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2      18.1746              0.0000     0.5411 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5411 f
  fifo_0__mem_fifo/data_o[14] (net)                    18.1746              0.0000     0.5411 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5411 f
  fifo_lo[12] (net)                                    18.1746              0.0000     0.5411 f
  U1784/IN1 (MUX21X1)                                             0.0657   -0.0023 &   0.5388 f
  U1784/Q (MUX21X1)                                               0.2929    0.2043 @   0.7430 f
  io_cmd_o[14] (net)                            4      90.1595              0.0000     0.7430 f
  U1785/INP (NBUFFX2)                                             0.2929   -0.0511 @   0.6920 f
  U1785/Z (NBUFFX2)                                               0.0358    0.0766     0.7685 f
  mem_cmd_o[14] (net)                           1       3.8318              0.0000     0.7685 f
  mem_cmd_o[14] (out)                                             0.0358    0.0000 &   0.7686 f
  data arrival time                                                                    0.7686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8686


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1471    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0640    0.2229     0.5412 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      17.4480              0.0000     0.5412 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5412 f
  fifo_0__mem_fifo/data_o[27] (net)                    17.4480              0.0000     0.5412 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.5412 f
  fifo_lo[25] (net)                                    17.4480              0.0000     0.5412 f
  U1810/IN1 (MUX21X1)                                             0.0640   -0.0014 &   0.5398 f
  U1810/Q (MUX21X1)                                               0.2341    0.1797 @   0.7195 f
  io_cmd_o[27] (net)                            5      71.5086              0.0000     0.7195 f
  U1811/INP (NBUFFX2)                                             0.2341   -0.0213 @   0.6983 f
  U1811/Z (NBUFFX2)                                               0.0307    0.0704     0.7686 f
  mem_cmd_o[27] (net)                           1       1.7708              0.0000     0.7686 f
  mem_cmd_o[27] (out)                                             0.0307    0.0000 &   0.7686 f
  data arrival time                                                                    0.7686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8686


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1469    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0709    0.2043     0.5226 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      16.8230              0.0000     0.5226 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5226 r
  fifo_0__mem_fifo/data_o[7] (net)                     16.8230              0.0000     0.5226 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5226 r
  fifo_lo[5] (net)                                     16.8230              0.0000     0.5226 r
  U1770/IN1 (MUX21X1)                                             0.0709   -0.0049 &   0.5177 r
  U1770/Q (MUX21X1)                                               0.2965    0.1937 @   0.7114 r
  io_cmd_o[7] (net)                             4      89.2912              0.0000     0.7114 r
  U1771/INP (NBUFFX2)                                             0.2965   -0.0494 @   0.6619 r
  U1771/Z (NBUFFX2)                                               0.0568    0.1061 @   0.7681 r
  mem_cmd_o[7] (net)                            1      16.8029              0.0000     0.7681 r
  mem_cmd_o[7] (out)                                              0.0568    0.0006 @   0.7687 r
  data arrival time                                                                    0.7687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8687


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  fifo_1__mem_fifo/dff/data_r_reg_46_/CLK (DFFX1)                 0.1673    0.0000     0.3697 r
  fifo_1__mem_fifo/dff/data_r_reg_46_/Q (DFFX1)                   0.1050    0.2464 @   0.6160 f
  fifo_1__mem_fifo/dff/data_o[46] (net)         2      33.8457              0.0000     0.6160 f
  fifo_1__mem_fifo/dff/data_o[46] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6160 f
  fifo_1__mem_fifo/data_o[46] (net)                    33.8457              0.0000     0.6160 f
  fifo_1__mem_fifo/data_o[46] (bsg_one_fifo_width_p570_3)                   0.0000     0.6160 f
  fifo_lo[93] (net)                                    33.8457              0.0000     0.6160 f
  U1848/IN2 (MUX21X1)                                             0.1051   -0.0142 @   0.6019 f
  U1848/Q (MUX21X1)                                               0.2262    0.1844 @   0.7863 f
  io_cmd_o[46] (net)                            4      68.7942              0.0000     0.7863 f
  U1849/INP (NBUFFX2)                                             0.2262   -0.0814 @   0.7049 f
  U1849/Z (NBUFFX2)                                               0.0302    0.0695     0.7743 f
  mem_cmd_o[46] (net)                           1       1.6020              0.0000     0.7743 f
  mem_cmd_o[46] (out)                                             0.0302   -0.0055 &   0.7688 f
  data arrival time                                                                    0.7688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8688


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1603    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0623    0.2008     0.5658 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      13.5507              0.0000     0.5658 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[72] (net)                    13.5507              0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5658 r
  fifo_lo[112] (net)                                   13.5507              0.0000     0.5658 r
  U1887/IN2 (AND2X1)                                              0.0623   -0.0077 &   0.5581 r
  U1887/Q (AND2X1)                                                0.2298    0.1460 @   0.7041 r
  io_cmd_o[72] (net)                            4      68.5138              0.0000     0.7041 r
  U1888/INP (NBUFFX2)                                             0.2298   -0.0167 @   0.6874 r
  U1888/Z (NBUFFX2)                                               0.0410    0.0871     0.7745 r
  mem_cmd_o[72] (net)                           1       6.5682              0.0000     0.7745 r
  mem_cmd_o[72] (out)                                             0.0410   -0.0056 &   0.7689 r
  data arrival time                                                                    0.7689

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8689


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1603    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0528    0.1955     0.5611 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.9134              0.0000     0.5611 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5611 r
  fifo_1__mem_fifo/data_o[63] (net)                     9.9134              0.0000     0.5611 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5611 r
  fifo_lo[103] (net)                                    9.9134              0.0000     0.5611 r
  U1869/IN2 (AND2X1)                                              0.0528   -0.0021 &   0.5590 r
  U1869/Q (AND2X1)                                                0.2326    0.1468 @   0.7058 r
  io_cmd_o[63] (net)                            4      69.9109              0.0000     0.7058 r
  U1870/INP (NBUFFX2)                                             0.2326   -0.0212 @   0.6846 r
  U1870/Z (NBUFFX2)                                               0.0414    0.0877     0.7723 r
  mem_cmd_o[63] (net)                           1       6.7573              0.0000     0.7723 r
  mem_cmd_o[63] (out)                                             0.0414   -0.0032 &   0.7692 r
  data arrival time                                                                    0.7692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8692


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.1603    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0495    0.2145     0.5796 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2      11.0095              0.0000     0.5796 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[70] (net)                    11.0095              0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5796 f
  fifo_lo[110] (net)                                   11.0095              0.0000     0.5796 f
  U1883/IN2 (AND2X1)                                              0.0495    0.0003 &   0.5800 f
  U1883/Q (AND2X1)                                                0.1819    0.1398 @   0.7198 f
  io_cmd_o[70] (net)                            4      51.9890              0.0000     0.7198 f
  U1884/INP (NBUFFX2)                                             0.1819   -0.0255 @   0.6942 f
  U1884/Z (NBUFFX2)                                               0.0412    0.0769     0.7711 f
  mem_cmd_o[70] (net)                           1      12.1455              0.0000     0.7711 f
  mem_cmd_o[70] (out)                                             0.0412   -0.0017 &   0.7694 f
  data arrival time                                                                    0.7694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8694


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0499    0.1939     0.5595 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       8.8127              0.0000     0.5595 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5595 r
  fifo_1__mem_fifo/data_o[71] (net)                     8.8127              0.0000     0.5595 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5595 r
  fifo_lo[111] (net)                                    8.8127              0.0000     0.5595 r
  U1885/IN2 (AND2X1)                                              0.0499   -0.0048 &   0.5547 r
  U1885/Q (AND2X1)                                                0.2271    0.1440 @   0.6988 r
  io_cmd_o[71] (net)                            4      68.0730              0.0000     0.6988 r
  U1886/INP (NBUFFX2)                                             0.2271   -0.0123 @   0.6865 r
  U1886/Z (NBUFFX2)                                               0.0416    0.0874     0.7738 r
  mem_cmd_o[71] (net)                           1       7.1869              0.0000     0.7738 r
  mem_cmd_o[71] (out)                                             0.0416   -0.0043 &   0.7696 r
  data arrival time                                                                    0.7696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8696


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1071    0.2477 @   0.6176 f
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      34.8340              0.0000     0.6176 f
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6176 f
  fifo_1__mem_fifo/data_o[7] (net)                     34.8340              0.0000     0.6176 f
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6176 f
  fifo_lo[54] (net)                                    34.8340              0.0000     0.6176 f
  U1770/IN2 (MUX21X1)                                             0.1072    0.0005 @   0.6181 f
  U1770/Q (MUX21X1)                                               0.2880    0.2107 @   0.8288 f
  io_cmd_o[7] (net)                             4      88.5454              0.0000     0.8288 f
  io_cmd_o[7] (out)                                               0.2880   -0.0582 @   0.7706 f
  data arrival time                                                                    0.7706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8706


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0505    0.1999     0.5999 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       9.0966              0.0000     0.5999 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5999 r
  fifo_1__mem_fifo/data_o[61] (net)                     9.0966              0.0000     0.5999 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5999 r
  fifo_lo[101] (net)                                    9.0966              0.0000     0.5999 r
  U1865/IN2 (AND2X1)                                              0.0505    0.0002 &   0.6001 r
  U1865/Q (AND2X1)                                                0.1817    0.1249 @   0.7250 r
  io_cmd_o[61] (net)                            4      52.7156              0.0000     0.7250 r
  U1866/INP (NBUFFX2)                                             0.1825   -0.0239 @   0.7011 r
  U1866/Z (NBUFFX2)                                               0.0325    0.0756     0.7767 r
  mem_cmd_o[61] (net)                           1       2.2662              0.0000     0.7767 r
  mem_cmd_o[61] (out)                                             0.0325   -0.0060 &   0.7707 r
  data arrival time                                                                    0.7707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8707


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1471    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0440    0.2096     0.5282 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       8.5302              0.0000     0.5282 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5282 f
  fifo_0__mem_fifo/data_o[43] (net)                     8.5302              0.0000     0.5282 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5282 f
  fifo_lo[41] (net)                                     8.5302              0.0000     0.5282 f
  U1842/IN1 (MUX21X1)                                             0.0440   -0.0020 &   0.5263 f
  U1842/Q (MUX21X1)                                               0.2333    0.1739 @   0.7002 f
  io_cmd_o[43] (net)                            5      70.5718              0.0000     0.7002 f
  U1843/INP (NBUFFX2)                                             0.2333    0.0008 @   0.7010 f
  U1843/Z (NBUFFX2)                                               0.0308    0.0703     0.7713 f
  mem_cmd_o[43] (net)                           1       1.8315              0.0000     0.7713 f
  mem_cmd_o[43] (out)                                             0.0308   -0.0006 &   0.7707 f
  data arrival time                                                                    0.7707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8707


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1471    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0662    0.2243     0.5425 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2      18.4227              0.0000     0.5425 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5425 f
  fifo_0__mem_fifo/data_o[45] (net)                    18.4227              0.0000     0.5425 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5425 f
  fifo_lo[43] (net)                                    18.4227              0.0000     0.5425 f
  U1846/IN1 (MUX21X1)                                             0.0662   -0.0034 &   0.5391 f
  U1846/Q (MUX21X1)                                               0.2207    0.1733 @   0.7124 f
  io_cmd_o[45] (net)                            4      66.8242              0.0000     0.7124 f
  U1847/INP (NBUFFX2)                                             0.2207   -0.0124 @   0.7001 f
  U1847/Z (NBUFFX2)                                               0.0372    0.0753     0.7754 f
  mem_cmd_o[45] (net)                           1       7.4513              0.0000     0.7754 f
  mem_cmd_o[45] (out)                                             0.0372   -0.0045 &   0.7709 f
  data arrival time                                                                    0.7709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8709


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1470    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0760    0.2069     0.5255 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      18.7718              0.0000     0.5255 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5255 r
  fifo_0__mem_fifo/data_o[42] (net)                    18.7718              0.0000     0.5255 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5255 r
  fifo_lo[40] (net)                                    18.7718              0.0000     0.5255 r
  U1840/IN1 (MUX21X1)                                             0.0760   -0.0004 &   0.5251 r
  U1840/Q (MUX21X1)                                               0.3589    0.2129 @   0.7380 r
  io_cmd_o[42] (net)                            5     107.2691              0.0000     0.7380 r
  io_cmd_o[42] (out)                                              0.3589    0.0332 @   0.7711 r
  data arrival time                                                                    0.7711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8711


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1673    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1351    0.2366     0.6073 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      40.1856              0.0000     0.6073 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6073 r
  fifo_1__mem_fifo/data_o[22] (net)                    40.1856              0.0000     0.6073 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6073 r
  fifo_lo[69] (net)                                    40.1856              0.0000     0.6073 r
  U1800/IN2 (MUX21X1)                                             0.1351   -0.0119 &   0.5954 r
  U1800/Q (MUX21X1)                                               0.2517    0.1934 @   0.7888 r
  io_cmd_o[22] (net)                            4      75.1585              0.0000     0.7888 r
  io_cmd_o[22] (out)                                              0.2517   -0.0176 @   0.7712 r
  data arrival time                                                                    0.7712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8712


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.1333    0.2332 @   0.6031 r
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      38.0032              0.0000     0.6031 r
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6031 r
  fifo_1__mem_fifo/data_o[26] (net)                    38.0032              0.0000     0.6031 r
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.6031 r
  fifo_lo[73] (net)                                    38.0032              0.0000     0.6031 r
  U1808/IN2 (MUX21X1)                                             0.1335   -0.0286 @   0.5745 r
  U1808/Q (MUX21X1)                                               0.2526    0.1934 @   0.7679 r
  io_cmd_o[26] (net)                            5      75.4155              0.0000     0.7679 r
  io_cmd_o[26] (out)                                              0.2526    0.0036 @   0.7714 r
  data arrival time                                                                    0.7714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8714


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1672    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.1111    0.2501 @   0.6191 f
  fifo_1__mem_fifo/dff/data_o[4] (net)          2      36.7478              0.0000     0.6191 f
  fifo_1__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6191 f
  fifo_1__mem_fifo/data_o[4] (net)                     36.7478              0.0000     0.6191 f
  fifo_1__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_3)                    0.0000     0.6191 f
  fifo_lo[51] (net)                                    36.7478              0.0000     0.6191 f
  U1764/IN2 (MUX21X1)                                             0.1111   -0.0241 @   0.5950 f
  U1764/Q (MUX21X1)                                               0.2257    0.1852 @   0.7802 f
  io_cmd_o[4] (net)                             4      68.6547              0.0000     0.7802 f
  io_cmd_o[4] (out)                                               0.2257   -0.0078 @   0.7724 f
  data arrival time                                                                    0.7724

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8724


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1673    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.1058    0.2233 @   0.5934 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      30.1425              0.0000     0.5934 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5934 r
  fifo_1__mem_fifo/data_o[34] (net)                    30.1425              0.0000     0.5934 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.5934 r
  fifo_lo[81] (net)                                    30.1425              0.0000     0.5934 r
  U1824/IN2 (MUX21X1)                                             0.1058   -0.0135 @   0.5799 r
  U1824/Q (MUX21X1)                                               0.2956    0.2007 @   0.7806 r
  io_cmd_o[34] (net)                            4      88.0682              0.0000     0.7806 r
  io_cmd_o[34] (out)                                              0.2956   -0.0077 @   0.7728 r
  data arrival time                                                                    0.7728

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8728


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1000    0.2433 @   0.6132 f
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      31.5745              0.0000     0.6132 f
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[21] (net)                    31.5745              0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.6132 f
  fifo_lo[68] (net)                                    31.5745              0.0000     0.6132 f
  U1798/IN2 (MUX21X1)                                             0.1001   -0.0162 @   0.5969 f
  U1798/Q (MUX21X1)                                               0.2560    0.1953 @   0.7922 f
  io_cmd_o[21] (net)                            4      77.9912              0.0000     0.7922 f
  io_cmd_o[21] (out)                                              0.2560   -0.0189 @   0.7733 f
  data arrival time                                                                    0.7733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8733


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_4_/CLK (DFFX1)                  0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_4_/Q (DFFX1)                    0.0631    0.2224     0.5407 f
  fifo_0__mem_fifo/dff/data_o[4] (net)          2      17.0425              0.0000     0.5407 f
  fifo_0__mem_fifo/dff/data_o[4] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5407 f
  fifo_0__mem_fifo/data_o[4] (net)                     17.0425              0.0000     0.5407 f
  fifo_0__mem_fifo/data_o[4] (bsg_one_fifo_width_p570_2)                    0.0000     0.5407 f
  fifo_lo[2] (net)                                     17.0425              0.0000     0.5407 f
  U1764/IN1 (MUX21X1)                                             0.0631   -0.0049 &   0.5359 f
  U1764/Q (MUX21X1)                                               0.2257    0.1755 @   0.7114 f
  io_cmd_o[4] (net)                             4      68.6547              0.0000     0.7114 f
  U1765/INP (NBUFFX2)                                             0.2257   -0.0078 @   0.7036 f
  U1765/Z (NBUFFX2)                                               0.0434    0.0810     0.7847 f
  mem_cmd_o[4] (net)                            1      12.2573              0.0000     0.7847 f
  mem_cmd_o[4] (out)                                              0.0434   -0.0111 &   0.7736 f
  data arrival time                                                                    0.7736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8736


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0509    0.1945     0.5603 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       9.2083              0.0000     0.5603 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5603 r
  fifo_1__mem_fifo/data_o[84] (net)                     9.2083              0.0000     0.5603 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5603 r
  fifo_lo[124] (net)                                    9.2083              0.0000     0.5603 r
  U1911/IN2 (AND2X1)                                              0.0509   -0.0019 &   0.5584 r
  U1911/Q (AND2X1)                                                0.2378    0.1491 @   0.7075 r
  io_cmd_o[84] (net)                            4      71.7919              0.0000     0.7075 r
  U1912/INP (NBUFFX2)                                             0.2378   -0.0198 @   0.6877 r
  U1912/Z (NBUFFX2)                                               0.0429    0.0895     0.7772 r
  mem_cmd_o[84] (net)                           1       7.7183              0.0000     0.7772 r
  mem_cmd_o[84] (out)                                             0.0429   -0.0033 &   0.7740 r
  data arrival time                                                                    0.7740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8740


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1470    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0650    0.2235     0.5418 f
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      17.8807              0.0000     0.5418 f
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5418 f
  fifo_0__mem_fifo/data_o[17] (net)                    17.8807              0.0000     0.5418 f
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.5418 f
  fifo_lo[15] (net)                                    17.8807              0.0000     0.5418 f
  U1790/IN1 (MUX21X1)                                             0.0650   -0.0053 &   0.5365 f
  U1790/Q (MUX21X1)                                               0.3930    0.2403 @   0.7768 f
  io_cmd_o[17] (net)                            4     120.6607              0.0000     0.7768 f
  io_cmd_o[17] (out)                                              0.3930   -0.0024 @   0.7744 f
  data arrival time                                                                    0.7744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8744


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1673    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.1117    0.2243 @   0.5940 r
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      30.9225              0.0000     0.5940 r
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5940 r
  fifo_1__mem_fifo/data_o[10] (net)                    30.9225              0.0000     0.5940 r
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.5940 r
  fifo_lo[57] (net)                                    30.9225              0.0000     0.5940 r
  U1776/IN2 (MUX21X1)                                             0.1118    0.0021 @   0.5961 r
  U1776/Q (MUX21X1)                                               0.2853    0.1986 @   0.7947 r
  io_cmd_o[10] (net)                            4      84.9276              0.0000     0.7947 r
  io_cmd_o[10] (out)                                              0.2853   -0.0200 @   0.7747 r
  data arrival time                                                                    0.7747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8747


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1469    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0774    0.2076     0.5260 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      19.2712              0.0000     0.5260 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[39] (net)                    19.2712              0.0000     0.5260 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5260 r
  fifo_lo[37] (net)                                    19.2712              0.0000     0.5260 r
  U1834/IN1 (MUX21X1)                                             0.0774   -0.0095 &   0.5165 r
  U1834/Q (MUX21X1)                                               0.2464    0.1769 @   0.6934 r
  io_cmd_o[39] (net)                            5      73.5595              0.0000     0.6934 r
  U1835/INP (NBUFFX2)                                             0.2464   -0.0034 @   0.6900 r
  U1835/Z (NBUFFX2)                                               0.0367    0.0851     0.7751 r
  mem_cmd_o[39] (net)                           1       2.4372              0.0000     0.7751 r
  mem_cmd_o[39] (out)                                             0.0367    0.0000 &   0.7751 r
  data arrival time                                                                    0.7751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8751


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1469    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0676    0.2251     0.5436 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      19.0336              0.0000     0.5436 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5436 f
  fifo_0__mem_fifo/data_o[22] (net)                    19.0336              0.0000     0.5436 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5436 f
  fifo_lo[20] (net)                                    19.0336              0.0000     0.5436 f
  U1800/IN1 (MUX21X1)                                             0.0676   -0.0076 &   0.5360 f
  U1800/Q (MUX21X1)                                               0.2445    0.1838 @   0.7198 f
  io_cmd_o[22] (net)                            4      74.4127              0.0000     0.7198 f
  U1801/INP (NBUFFX2)                                             0.2445   -0.0182 @   0.7015 f
  U1801/Z (NBUFFX2)                                               0.0375    0.0768     0.7783 f
  mem_cmd_o[22] (net)                           1       6.8357              0.0000     0.7783 f
  mem_cmd_o[22] (out)                                             0.0375   -0.0031 &   0.7753 f
  data arrival time                                                                    0.7753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8753


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3654     0.3654
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.1603    0.0000     0.3654 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0523    0.2164     0.5818 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      12.2706              0.0000     0.5818 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5818 f
  fifo_1__mem_fifo/data_o[98] (net)                    12.2706              0.0000     0.5818 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5818 f
  fifo_lo[138] (net)                                   12.2706              0.0000     0.5818 f
  U1939/IN2 (AND2X1)                                              0.0523   -0.0031 &   0.5787 f
  U1939/Q (AND2X1)                                                0.2309    0.1621 @   0.7408 f
  io_cmd_o[98] (net)                            4      67.6651              0.0000     0.7408 f
  U1940/INP (NBUFFX2)                                             0.2309   -0.0331 @   0.7077 f
  U1940/Z (NBUFFX2)                                               0.0407    0.0789     0.7866 f
  mem_cmd_o[98] (net)                           1       9.8977              0.0000     0.7866 f
  mem_cmd_o[98] (out)                                             0.0407   -0.0111 &   0.7755 f
  data arrival time                                                                    0.7755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8755


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.2303    0.0000     0.4007 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0471    0.2188     0.6196 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      10.0119              0.0000     0.6196 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6196 f
  fifo_1__mem_fifo/data_o[115] (net)                   10.0119              0.0000     0.6196 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.6196 f
  fifo_lo[155] (net)                                   10.0119              0.0000     0.6196 f
  U1973/IN2 (AND2X1)                                              0.0471    0.0002 &   0.6198 f
  U1973/Q (AND2X1)                                                0.2414    0.1666 @   0.7864 f
  io_cmd_o[115] (net)                           4      71.1457              0.0000     0.7864 f
  io_cmd_o[115] (out)                                             0.2414   -0.0107 @   0.7756 f
  data arrival time                                                                    0.7756

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7756
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8756


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1673    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.1444    0.2374 @   0.6077 r
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      41.4698              0.0000     0.6077 r
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6077 r
  fifo_1__mem_fifo/data_o[39] (net)                    41.4698              0.0000     0.6077 r
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.6077 r
  fifo_lo[86] (net)                                    41.4698              0.0000     0.6077 r
  U1834/IN2 (MUX21X1)                                             0.1447   -0.0218 @   0.5858 r
  U1834/Q (MUX21X1)                                               0.2464    0.1933 @   0.7792 r
  io_cmd_o[39] (net)                            5      73.5595              0.0000     0.7792 r
  io_cmd_o[39] (out)                                              0.2464   -0.0034 @   0.7758 r
  data arrival time                                                                    0.7758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8758


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1672    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.1005    0.2208 @   0.5898 r
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      28.2587              0.0000     0.5898 r
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5898 r
  fifo_1__mem_fifo/data_o[37] (net)                    28.2587              0.0000     0.5898 r
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.5898 r
  fifo_lo[84] (net)                                    28.2587              0.0000     0.5898 r
  U1830/IN2 (MUX21X1)                                             0.1005   -0.0020 @   0.5878 r
  U1830/Q (MUX21X1)                                               0.3036    0.2031 @   0.7909 r
  io_cmd_o[37] (net)                            5      90.8067              0.0000     0.7909 r
  io_cmd_o[37] (out)                                              0.3036   -0.0151 @   0.7758 r
  data arrival time                                                                    0.7758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8758


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1673    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.1127    0.2265 @   0.5965 r
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      32.6700              0.0000     0.5965 r
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[25] (net)                    32.6700              0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.5965 r
  fifo_lo[72] (net)                                    32.6700              0.0000     0.5965 r
  U1806/IN2 (MUX21X1)                                             0.1128   -0.0308 @   0.5657 r
  U1806/Q (MUX21X1)                                               0.2595    0.1928 @   0.7585 r
  io_cmd_o[25] (net)                            6      78.2393              0.0000     0.7585 r
  U3122/IN1 (NOR2X0)                                              0.2595   -0.0348 @   0.7237 r
  U3122/QN (NOR2X0)                                               0.0799    0.0610     0.7847 f
  io_cmd_v_o (net)                              1       3.3634              0.0000     0.7847 f
  io_cmd_v_o (out)                                                0.0799   -0.0086 &   0.7761 f
  data arrival time                                                                    0.7761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8761


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1470    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0677    0.2253     0.5438 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      19.1079              0.0000     0.5438 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5438 f
  fifo_0__mem_fifo/data_o[21] (net)                    19.1079              0.0000     0.5438 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5438 f
  fifo_lo[19] (net)                                    19.1079              0.0000     0.5438 f
  U1798/IN1 (MUX21X1)                                             0.0677   -0.0047 &   0.5391 f
  U1798/Q (MUX21X1)                                               0.2560    0.1883 @   0.7274 f
  io_cmd_o[21] (net)                            4      77.9912              0.0000     0.7274 f
  U1799/INP (NBUFFX2)                                             0.2560   -0.0189 @   0.7085 f
  U1799/Z (NBUFFX2)                                               0.0341    0.0744     0.7828 f
  mem_cmd_o[21] (net)                           1       3.6800              0.0000     0.7828 f
  mem_cmd_o[21] (out)                                             0.0341   -0.0066 &   0.7762 f
  data arrival time                                                                    0.7762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8762


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0469    0.2127     0.5785 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2       9.8383              0.0000     0.5785 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[83] (net)                     9.8383              0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5785 f
  fifo_lo[123] (net)                                    9.8383              0.0000     0.5785 f
  U1909/IN2 (AND2X1)                                              0.0469   -0.0016 &   0.5770 f
  U1909/Q (AND2X1)                                                0.2248    0.1578 @   0.7348 f
  io_cmd_o[83] (net)                            4      65.7375              0.0000     0.7348 f
  U1910/INP (NBUFFX2)                                             0.2248   -0.0299 @   0.7049 f
  U1910/Z (NBUFFX2)                                               0.0373    0.0756     0.7806 f
  mem_cmd_o[83] (net)                           1       7.3934              0.0000     0.7806 f
  mem_cmd_o[83] (out)                                             0.0373   -0.0043 &   0.7763 f
  data arrival time                                                                    0.7763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8763


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0512    0.2156     0.5815 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      11.7395              0.0000     0.5815 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[101] (net)                   11.7395              0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5815 f
  fifo_lo[141] (net)                                   11.7395              0.0000     0.5815 f
  U1945/IN2 (AND2X1)                                              0.0512   -0.0055 &   0.5760 f
  U1945/Q (AND2X1)                                                0.1756    0.1369 @   0.7129 f
  io_cmd_o[101] (net)                           4      49.9669              0.0000     0.7129 f
  U1946/INP (NBUFFX2)                                             0.1756    0.0008 @   0.7137 f
  U1946/Z (NBUFFX2)                                               0.0279    0.0651     0.7788 f
  mem_cmd_o[101] (net)                          1       1.7013              0.0000     0.7788 f
  mem_cmd_o[101] (out)                                            0.0279   -0.0025 &   0.7763 f
  data arrival time                                                                    0.7763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8763


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1603    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0594    0.1992     0.5643 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      12.4560              0.0000     0.5643 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5643 r
  fifo_1__mem_fifo/data_o[102] (net)                   12.4560              0.0000     0.5643 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5643 r
  fifo_lo[142] (net)                                   12.4560              0.0000     0.5643 r
  U1947/IN2 (AND2X1)                                              0.0594   -0.0046 &   0.5598 r
  U1947/Q (AND2X1)                                                0.2435    0.1510 @   0.7108 r
  io_cmd_o[102] (net)                           4      72.9315              0.0000     0.7108 r
  U1948/INP (NBUFFX2)                                             0.2435   -0.0208 @   0.6900 r
  U1948/Z (NBUFFX2)                                               0.0440    0.0910     0.7810 r
  mem_cmd_o[102] (net)                          1       8.3160              0.0000     0.7810 r
  mem_cmd_o[102] (out)                                            0.0440   -0.0042 &   0.7768 r
  data arrival time                                                                    0.7768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8768


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1609    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0553    0.2185     0.5843 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      13.5884              0.0000     0.5843 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5843 f
  fifo_1__mem_fifo/data_o[118] (net)                   13.5884              0.0000     0.5843 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5843 f
  fifo_lo[158] (net)                                   13.5884              0.0000     0.5843 f
  U1979/IN2 (AND2X1)                                              0.0553   -0.0043 &   0.5799 f
  U1979/Q (AND2X1)                                                0.2717    0.1836 @   0.7635 f
  io_cmd_o[118] (net)                           4      80.8436              0.0000     0.7635 f
  io_cmd_o[118] (out)                                             0.2717    0.0134 @   0.7769 f
  data arrival time                                                                    0.7769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8769


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1672    0.0000     0.3687 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1025    0.2444 @   0.6132 f
  fifo_1__mem_fifo/dff/data_o[52] (net)         2      32.5070              0.0000     0.6132 f
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[52] (net)                    32.5070              0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.6132 f
  fifo_lo[95] (net)                                    32.5070              0.0000     0.6132 f
  U1852/IN2 (MUX21X1)                                             0.1027   -0.0133 @   0.5999 f
  U1852/Q (MUX21X1)                                               0.2794    0.2060 @   0.8059 f
  io_cmd_o[52] (net)                            4      85.5792              0.0000     0.8059 f
  io_cmd_o[52] (out)                                              0.2794   -0.0290 @   0.7769 f
  data arrival time                                                                    0.7769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8769


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1672    0.0000     0.3685 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.1108    0.2499 @   0.6184 f
  fifo_1__mem_fifo/dff/data_o[14] (net)         2      36.5719              0.0000     0.6184 f
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6184 f
  fifo_1__mem_fifo/data_o[14] (net)                    36.5719              0.0000     0.6184 f
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.6184 f
  fifo_lo[61] (net)                                    36.5719              0.0000     0.6184 f
  U1784/IN2 (MUX21X1)                                             0.1108   -0.0037 @   0.6147 f
  U1784/Q (MUX21X1)                                               0.2929    0.2135 @   0.8282 f
  io_cmd_o[14] (net)                            4      90.1595              0.0000     0.8282 f
  io_cmd_o[14] (out)                                              0.2929   -0.0512 @   0.7770 f
  data arrival time                                                                    0.7770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8770


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1673    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1330    0.2327 @   0.6028 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      37.7458              0.0000     0.6028 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6028 r
  fifo_1__mem_fifo/data_o[40] (net)                    37.7458              0.0000     0.6028 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6028 r
  fifo_lo[87] (net)                                    37.7458              0.0000     0.6028 r
  U1836/IN2 (MUX21X1)                                             0.1332   -0.0269 @   0.5759 r
  U1836/Q (MUX21X1)                                               0.2388    0.1880 @   0.7639 r
  io_cmd_o[40] (net)                            5      70.9787              0.0000     0.7639 r
  io_cmd_o[40] (out)                                              0.2388    0.0132 @   0.7770 r
  data arrival time                                                                    0.7770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8770


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1469    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0612    0.2212     0.5395 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      16.1972              0.0000     0.5395 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5395 f
  fifo_0__mem_fifo/data_o[7] (net)                     16.1972              0.0000     0.5395 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.5395 f
  fifo_lo[5] (net)                                     16.1972              0.0000     0.5395 f
  U1770/IN1 (MUX21X1)                                             0.0612   -0.0041 &   0.5354 f
  U1770/Q (MUX21X1)                                               0.2880    0.2013 @   0.7367 f
  io_cmd_o[7] (net)                             4      88.5454              0.0000     0.7367 f
  U1771/INP (NBUFFX2)                                             0.2880   -0.0502 @   0.6865 f
  U1771/Z (NBUFFX2)                                               0.0511    0.0901 @   0.7765 f
  mem_cmd_o[7] (net)                            1      16.8029              0.0000     0.7765 f
  mem_cmd_o[7] (out)                                              0.0511    0.0006 @   0.7772 f
  data arrival time                                                                    0.7772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8772


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.1672    0.0000     0.3687 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0990    0.2202 @   0.5889 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2      27.7678              0.0000     0.5889 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5889 r
  fifo_1__mem_fifo/data_o[0] (net)                     27.7678              0.0000     0.5889 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.5889 r
  fifo_lo[48] (net)                                    27.7678              0.0000     0.5889 r
  U5077/IN2 (AND2X1)                                              0.0991    0.0012 @   0.5901 r
  U5077/Q (AND2X1)                                                0.3472    0.1898 @   0.7799 r
  io_cmd_o[0] (net)                             4     103.6724              0.0000     0.7799 r
  io_cmd_o[0] (out)                                               0.3472   -0.0027 @   0.7772 r
  data arrival time                                                                    0.7772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8772


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3286     0.3286
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1692    0.0000     0.3286 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0406    0.1888     0.5174 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2       5.3716              0.0000     0.5174 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5174 r
  fifo_0__mem_fifo/data_o[29] (net)                     5.3716              0.0000     0.5174 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5174 r
  fifo_lo[27] (net)                                     5.3716              0.0000     0.5174 r
  U1814/IN1 (MUX21X1)                                             0.0406    0.0000 &   0.5175 r
  U1814/Q (MUX21X1)                                               0.1892    0.1476 @   0.6650 r
  n2648 (net)                                   1      54.9294              0.0000     0.6650 r
  icc_place1907/INP (NBUFFX2)                                     0.1896   -0.0469 @   0.6182 r
  icc_place1907/Z (NBUFFX2)                                       0.2996    0.1708 @   0.7889 r
  mem_cmd_o[29] (net)                           4     169.5846              0.0000     0.7889 r
  mem_cmd_o[29] (out)                                             0.2996   -0.0117 @   0.7772 r
  data arrival time                                                                    0.7772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8772


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1469    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0737    0.2057     0.5239 r
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      17.8780              0.0000     0.5239 r
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[18] (net)                    17.8780              0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5239 r
  fifo_lo[16] (net)                                    17.8780              0.0000     0.5239 r
  U1792/IN1 (MUX21X1)                                             0.0737   -0.0050 &   0.5189 r
  U1792/Q (MUX21X1)                                               0.2145    0.1634 @   0.6823 r
  io_cmd_o[18] (net)                            4      63.2510              0.0000     0.6823 r
  U1793/INP (NBUFFX2)                                             0.2145    0.0121 @   0.6944 r
  U1793/Z (NBUFFX2)                                               0.0433    0.0875     0.7819 r
  mem_cmd_o[18] (net)                           1       9.0859              0.0000     0.7819 r
  mem_cmd_o[18] (out)                                             0.0433   -0.0041 &   0.7778 r
  data arrival time                                                                    0.7778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8778


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1471    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0764    0.2071     0.5253 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      18.9265              0.0000     0.5253 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5253 r
  fifo_0__mem_fifo/data_o[31] (net)                    18.9265              0.0000     0.5253 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5253 r
  fifo_lo[29] (net)                                    18.9265              0.0000     0.5253 r
  U1818/IN1 (MUX21X1)                                             0.0764   -0.0092 &   0.5162 r
  U1818/Q (MUX21X1)                                               0.2521    0.1769 @   0.6931 r
  io_cmd_o[31] (net)                            4      74.6317              0.0000     0.6931 r
  U1819/INP (NBUFFX2)                                             0.2521   -0.0089 @   0.6842 r
  U1819/Z (NBUFFX2)                                               0.0462    0.0937     0.7779 r
  mem_cmd_o[31] (net)                           1       9.5860              0.0000     0.7779 r
  mem_cmd_o[31] (out)                                             0.0462    0.0003 &   0.7782 r
  data arrival time                                                                    0.7782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8782


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1673    0.0000     0.3705 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.1494    0.2397 @   0.6101 r
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      43.2360              0.0000     0.6101 r
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6101 r
  fifo_1__mem_fifo/data_o[20] (net)                    43.2360              0.0000     0.6101 r
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6101 r
  fifo_lo[67] (net)                                    43.2360              0.0000     0.6101 r
  U1796/IN2 (MUX21X1)                                             0.1497   -0.0227 @   0.5875 r
  U1796/Q (MUX21X1)                                               0.2108    0.1802 @   0.7677 r
  io_cmd_o[20] (net)                            4      62.0752              0.0000     0.7677 r
  io_cmd_o[20] (out)                                              0.2108    0.0107 @   0.7783 r
  data arrival time                                                                    0.7783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8783


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0459    0.2121     0.5779 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       9.4094              0.0000     0.5779 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5779 f
  fifo_1__mem_fifo/data_o[62] (net)                     9.4094              0.0000     0.5779 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5779 f
  fifo_lo[102] (net)                                    9.4094              0.0000     0.5779 f
  U1867/IN2 (AND2X1)                                              0.0459    0.0001 &   0.5780 f
  U1867/Q (AND2X1)                                                0.2158    0.1539 @   0.7319 f
  io_cmd_o[62] (net)                            4      63.1151              0.0000     0.7319 f
  U1868/INP (NBUFFX2)                                             0.2158   -0.0269 @   0.7050 f
  U1868/Z (NBUFFX2)                                               0.0373    0.0753     0.7803 f
  mem_cmd_o[62] (net)                           1       7.7839              0.0000     0.7803 f
  mem_cmd_o[62] (out)                                             0.0373   -0.0007 &   0.7796 f
  data arrival time                                                                    0.7796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8796


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1603    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0620    0.2006     0.5654 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      13.4319              0.0000     0.5654 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[88] (net)                    13.4319              0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5654 r
  fifo_lo[128] (net)                                   13.4319              0.0000     0.5654 r
  U1919/IN2 (AND2X1)                                              0.0620   -0.0066 &   0.5588 r
  U1919/Q (AND2X1)                                                0.2338    0.1476 @   0.7064 r
  io_cmd_o[88] (net)                            4      69.8501              0.0000     0.7064 r
  U1920/INP (NBUFFX2)                                             0.2338   -0.0157 @   0.6907 r
  U1920/Z (NBUFFX2)                                               0.0459    0.0916     0.7823 r
  mem_cmd_o[88] (net)                           1      10.1813              0.0000     0.7823 r
  mem_cmd_o[88] (out)                                             0.0459   -0.0024 &   0.7798 r
  data arrival time                                                                    0.7798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8798


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3178     0.3178
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1470    0.0000     0.3178 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0808    0.2093     0.5272 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      20.5871              0.0000     0.5272 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5272 r
  fifo_0__mem_fifo/data_o[13] (net)                    20.5871              0.0000     0.5272 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5272 r
  fifo_lo[11] (net)                                    20.5871              0.0000     0.5272 r
  U1782/IN1 (MUX21X1)                                             0.0808   -0.0065 &   0.5207 r
  U1782/Q (MUX21X1)                                               0.2772    0.1883 @   0.7089 r
  io_cmd_o[13] (net)                            4      82.9765              0.0000     0.7089 r
  U1783/INP (NBUFFX2)                                             0.2772   -0.0149 @   0.6940 r
  U1783/Z (NBUFFX2)                                               0.0427    0.0926     0.7866 r
  mem_cmd_o[13] (net)                           1       5.8890              0.0000     0.7866 r
  mem_cmd_o[13] (out)                                             0.0427   -0.0066 &   0.7801 r
  data arrival time                                                                    0.7801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8801


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2303    0.0000     0.4006 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0443    0.2169     0.6176 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2       8.7791              0.0000     0.6176 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6176 f
  fifo_1__mem_fifo/data_o[106] (net)                    8.7791              0.0000     0.6176 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.6176 f
  fifo_lo[146] (net)                                    8.7791              0.0000     0.6176 f
  U1955/IN2 (AND2X1)                                              0.0443    0.0001 &   0.6177 f
  U1955/Q (AND2X1)                                                0.2523    0.1708 @   0.7885 f
  io_cmd_o[106] (net)                           4      74.4425              0.0000     0.7885 f
  io_cmd_o[106] (out)                                             0.2523   -0.0083 @   0.7801 f
  data arrival time                                                                    0.7801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8801


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.1610    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0490    0.2142     0.5799 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      10.7632              0.0000     0.5799 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5799 f
  fifo_1__mem_fifo/data_o[113] (net)                   10.7632              0.0000     0.5799 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5799 f
  fifo_lo[153] (net)                                   10.7632              0.0000     0.5799 f
  U1969/IN2 (AND2X1)                                              0.0490   -0.0054 &   0.5745 f
  U1969/Q (AND2X1)                                                0.2465    0.1683 @   0.7428 f
  io_cmd_o[113] (net)                           4      72.4357              0.0000     0.7428 f
  U1970/INP (NBUFFX2)                                             0.2465   -0.0331 @   0.7098 f
  U1970/Z (NBUFFX2)                                               0.0397    0.0788     0.7886 f
  mem_cmd_o[113] (net)                          1       8.5221              0.0000     0.7886 f
  mem_cmd_o[113] (out)                                            0.0397   -0.0080 &   0.7806 f
  data arrival time                                                                    0.7806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8806


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0443    0.2169     0.6169 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2       8.7789              0.0000     0.6169 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6169 f
  fifo_1__mem_fifo/data_o[61] (net)                     8.7789              0.0000     0.6169 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.6169 f
  fifo_lo[101] (net)                                    8.7789              0.0000     0.6169 f
  U1865/IN2 (AND2X1)                                              0.0443    0.0002 &   0.6171 f
  U1865/Q (AND2X1)                                                0.1814    0.1386 @   0.7557 f
  io_cmd_o[61] (net)                            4      51.9699              0.0000     0.7557 f
  U1866/INP (NBUFFX2)                                             0.1814   -0.0357 @   0.7199 f
  U1866/Z (NBUFFX2)                                               0.0289    0.0662     0.7862 f
  mem_cmd_o[61] (net)                           1       2.2662              0.0000     0.7862 f
  mem_cmd_o[61] (out)                                             0.0289   -0.0054 &   0.7808 f
  data arrival time                                                                    0.7808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8808


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1072    0.2481 @   0.6179 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2      35.1560              0.0000     0.6179 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6179 f
  fifo_1__mem_fifo/data_o[8] (net)                     35.1560              0.0000     0.6179 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6179 f
  fifo_lo[55] (net)                                    35.1560              0.0000     0.6179 f
  U1772/IN2 (MUX21X1)                                             0.1072    0.0010 @   0.6189 f
  U1772/Q (MUX21X1)                                               0.2228    0.1829 @   0.8018 f
  io_cmd_o[8] (net)                             4      67.5916              0.0000     0.8018 f
  io_cmd_o[8] (out)                                               0.2228   -0.0210 @   0.7808 f
  data arrival time                                                                    0.7808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8808


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1609    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0494    0.2145     0.5798 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2      10.9680              0.0000     0.5798 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5798 f
  fifo_1__mem_fifo/data_o[87] (net)                    10.9680              0.0000     0.5798 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5798 f
  fifo_lo[127] (net)                                   10.9680              0.0000     0.5798 f
  U1917/IN2 (AND2X1)                                              0.0494   -0.0042 &   0.5756 f
  U1917/Q (AND2X1)                                                0.2343    0.1622 @   0.7378 f
  io_cmd_o[87] (net)                            4      68.5155              0.0000     0.7378 f
  U1918/INP (NBUFFX2)                                             0.2343   -0.0298 @   0.7080 f
  U1918/Z (NBUFFX2)                                               0.0354    0.0744     0.7824 f
  mem_cmd_o[87] (net)                           1       5.5028              0.0000     0.7824 f
  mem_cmd_o[87] (out)                                             0.0354   -0.0013 &   0.7811 f
  data arrival time                                                                    0.7811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8811


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0544    0.1964     0.5617 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      10.5284              0.0000     0.5617 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5617 r
  fifo_1__mem_fifo/data_o[73] (net)                    10.5284              0.0000     0.5617 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5617 r
  fifo_lo[113] (net)                                   10.5284              0.0000     0.5617 r
  U1889/IN2 (AND2X1)                                              0.0544    0.0003 &   0.5619 r
  U1889/Q (AND2X1)                                                0.2615    0.1568 @   0.7188 r
  io_cmd_o[73] (net)                            4      78.5073              0.0000     0.7188 r
  U1890/INP (NBUFFX2)                                             0.2615   -0.0336 @   0.6851 r
  U1890/Z (NBUFFX2)                                               0.0539    0.1013 @   0.7864 r
  mem_cmd_o[73] (net)                           1      15.7684              0.0000     0.7864 r
  mem_cmd_o[73] (out)                                             0.0540   -0.0052 @   0.7812 r
  data arrival time                                                                    0.7812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8812


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1603    0.0000     0.3655 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0619    0.2006     0.5661 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      13.4209              0.0000     0.5661 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5661 r
  fifo_1__mem_fifo/data_o[108] (net)                   13.4209              0.0000     0.5661 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5661 r
  fifo_lo[148] (net)                                   13.4209              0.0000     0.5661 r
  U1959/IN2 (AND2X1)                                              0.0619   -0.0011 &   0.5650 r
  U1959/Q (AND2X1)                                                0.2351    0.1489 @   0.7139 r
  io_cmd_o[108] (net)                           4      70.6852              0.0000     0.7139 r
  U1960/INP (NBUFFX2)                                             0.2351   -0.0213 @   0.6926 r
  U1960/Z (NBUFFX2)                                               0.0436    0.0898     0.7824 r
  mem_cmd_o[108] (net)                          1       8.3540              0.0000     0.7824 r
  mem_cmd_o[108] (out)                                            0.0436   -0.0012 &   0.7813 r
  data arrival time                                                                    0.7813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8813


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0518    0.1949     0.5608 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       9.5179              0.0000     0.5608 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[81] (net)                     9.5179              0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5608 r
  fifo_lo[121] (net)                                    9.5179              0.0000     0.5608 r
  U1905/IN2 (AND2X1)                                              0.0518   -0.0010 &   0.5598 r
  U1905/Q (AND2X1)                                                0.2282    0.1441 @   0.7039 r
  io_cmd_o[81] (net)                            4      68.0896              0.0000     0.7039 r
  U1906/INP (NBUFFX2)                                             0.2282   -0.0084 @   0.6955 r
  U1906/Z (NBUFFX2)                                               0.0406    0.0867     0.7822 r
  mem_cmd_o[81] (net)                           1       6.3734              0.0000     0.7822 r
  mem_cmd_o[81] (out)                                             0.0406   -0.0009 &   0.7813 r
  data arrival time                                                                    0.7813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8813


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1469    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0414    0.1876     0.5060 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       5.6702              0.0000     0.5060 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5060 r
  fifo_0__mem_fifo/data_o[16] (net)                     5.6702              0.0000     0.5060 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5060 r
  fifo_lo[14] (net)                                     5.6702              0.0000     0.5060 r
  U1788/IN1 (MUX21X1)                                             0.0414    0.0000 &   0.5061 r
  U1788/Q (MUX21X1)                                               0.2882    0.1831 @   0.6891 r
  io_cmd_o[16] (net)                            4      86.2530              0.0000     0.6891 r
  U1789/INP (NBUFFX2)                                             0.2882   -0.0045 @   0.6846 r
  U1789/Z (NBUFFX2)                                               0.0463    0.0965     0.7811 r
  mem_cmd_o[16] (net)                           1       8.3057              0.0000     0.7811 r
  mem_cmd_o[16] (out)                                             0.0463    0.0003 &   0.7814 r
  data arrival time                                                                    0.7814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8814


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1603    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0552    0.1968     0.5627 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      10.8260              0.0000     0.5627 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5627 r
  fifo_1__mem_fifo/data_o[97] (net)                    10.8260              0.0000     0.5627 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5627 r
  fifo_lo[137] (net)                                   10.8260              0.0000     0.5627 r
  U1937/IN2 (AND2X1)                                              0.0552    0.0002 &   0.5629 r
  U1937/Q (AND2X1)                                                0.2212    0.1426 @   0.7055 r
  io_cmd_o[97] (net)                            4      66.2539              0.0000     0.7055 r
  U1938/INP (NBUFFX2)                                             0.2212   -0.0058 @   0.6997 r
  U1938/Z (NBUFFX2)                                               0.0432    0.0881     0.7878 r
  mem_cmd_o[97] (net)                           1       8.6715              0.0000     0.7878 r
  mem_cmd_o[97] (out)                                             0.0432   -0.0064 &   0.7814 r
  data arrival time                                                                    0.7814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8814


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1692    0.0000     0.3305 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0761    0.2087     0.5392 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      18.8020              0.0000     0.5392 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5392 r
  fifo_0__mem_fifo/data_o[24] (net)                    18.8020              0.0000     0.5392 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5392 r
  fifo_lo[22] (net)                                    18.8020              0.0000     0.5392 r
  U1804/IN1 (MUX21X1)                                             0.0761   -0.0119 &   0.5273 r
  U1804/Q (MUX21X1)                                               0.3792    0.2215 @   0.7488 r
  io_cmd_o[24] (net)                            5     114.1306              0.0000     0.7488 r
  io_cmd_o[24] (out)                                              0.3792    0.0327 @   0.7815 r
  data arrival time                                                                    0.7815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8815


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0496    0.1937     0.5595 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       8.6790              0.0000     0.5595 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5595 r
  fifo_1__mem_fifo/data_o[93] (net)                     8.6790              0.0000     0.5595 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5595 r
  fifo_lo[133] (net)                                    8.6790              0.0000     0.5595 r
  U1929/IN2 (AND2X1)                                              0.0496    0.0001 &   0.5596 r
  U1929/Q (AND2X1)                                                0.1848    0.1281 @   0.6877 r
  io_cmd_o[93] (net)                            4      54.7151              0.0000     0.6877 r
  U1930/INP (NBUFFX2)                                             0.1848   -0.0084 @   0.6794 r
  U1930/Z (NBUFFX2)                                               0.0709    0.0992 @   0.7786 r
  mem_cmd_o[93] (net)                           1      28.6981              0.0000     0.7786 r
  mem_cmd_o[93] (out)                                             0.0712    0.0031 @   0.7817 r
  data arrival time                                                                    0.7817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8817


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0516    0.2005     0.6005 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       9.4935              0.0000     0.6005 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6005 r
  fifo_1__mem_fifo/data_o[60] (net)                     9.4935              0.0000     0.6005 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.6005 r
  fifo_lo[100] (net)                                    9.4935              0.0000     0.6005 r
  U1863/IN2 (AND2X1)                                              0.0516   -0.0042 &   0.5963 r
  U1863/Q (AND2X1)                                                0.3164    0.1798 @   0.7761 r
  io_cmd_o[60] (net)                            4      96.8951              0.0000     0.7761 r
  io_cmd_o[60] (out)                                              0.3164    0.0063 @   0.7824 r
  data arrival time                                                                    0.7824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8824


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1672    0.0000     0.3686 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.1076    0.2479 @   0.6165 f
  fifo_1__mem_fifo/dff/data_o[1] (net)          2      35.0001              0.0000     0.6165 f
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6165 f
  fifo_1__mem_fifo/data_o[1] (net)                     35.0001              0.0000     0.6165 f
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.6165 f
  fifo_lo[49] (net)                                    35.0001              0.0000     0.6165 f
  U1760/IN2 (MUX21X1)                                             0.1077    0.0008 @   0.6172 f
  U1760/Q (MUX21X1)                                               0.2250    0.1844 @   0.8016 f
  io_cmd_o[1] (net)                             4      68.4211              0.0000     0.8016 f
  io_cmd_o[1] (out)                                               0.2250   -0.0192 @   0.7824 f
  data arrival time                                                                    0.7824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8824


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1469    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0667    0.2246     0.5431 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      18.6454              0.0000     0.5431 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[39] (net)                    18.6454              0.0000     0.5431 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5431 f
  fifo_lo[37] (net)                                    18.6454              0.0000     0.5431 f
  U1834/IN1 (MUX21X1)                                             0.0667   -0.0085 &   0.5346 f
  U1834/Q (MUX21X1)                                               0.2372    0.1806 @   0.7152 f
  io_cmd_o[39] (net)                            5      72.0750              0.0000     0.7152 f
  U1835/INP (NBUFFX2)                                             0.2372   -0.0041 @   0.7111 f
  U1835/Z (NBUFFX2)                                               0.0317    0.0713     0.7824 f
  mem_cmd_o[39] (net)                           1       2.4372              0.0000     0.7824 f
  mem_cmd_o[39] (out)                                             0.0317    0.0000 &   0.7825 f
  data arrival time                                                                    0.7825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8825


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1692    0.0000     0.3292 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0467    0.1929     0.5221 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       7.6020              0.0000     0.5221 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5221 r
  fifo_0__mem_fifo/data_o[40] (net)                     7.6020              0.0000     0.5221 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5221 r
  fifo_lo[38] (net)                                     7.6020              0.0000     0.5221 r
  U1836/IN1 (MUX21X1)                                             0.0467    0.0001 &   0.5222 r
  U1836/Q (MUX21X1)                                               0.2388    0.1667 @   0.6888 r
  io_cmd_o[40] (net)                            5      70.9787              0.0000     0.6888 r
  U1837/INP (NBUFFX2)                                             0.2388    0.0132 @   0.7020 r
  U1837/Z (NBUFFX2)                                               0.0388    0.0861     0.7881 r
  mem_cmd_o[40] (net)                           1       4.4248              0.0000     0.7881 r
  mem_cmd_o[40] (out)                                             0.0388   -0.0055 &   0.7826 r
  data arrival time                                                                    0.7826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8826


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1471    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0504    0.1931     0.5117 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2       8.9740              0.0000     0.5117 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5117 r
  fifo_0__mem_fifo/data_o[6] (net)                      8.9740              0.0000     0.5117 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5117 r
  fifo_lo[4] (net)                                      8.9740              0.0000     0.5117 r
  U1768/IN1 (MUX21X1)                                             0.0504    0.0001 &   0.5119 r
  U1768/Q (MUX21X1)                                               0.4273    0.2307 @   0.7426 r
  io_cmd_o[6] (net)                             4     128.3256              0.0000     0.7426 r
  io_cmd_o[6] (out)                                               0.4273    0.0401 @   0.7826 r
  data arrival time                                                                    0.7826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8826


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1672    0.0000     0.3685 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.1078    0.2479 @   0.6164 f
  fifo_1__mem_fifo/dff/data_o[11] (net)         2      35.0390              0.0000     0.6164 f
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6164 f
  fifo_1__mem_fifo/data_o[11] (net)                    35.0390              0.0000     0.6164 f
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.6164 f
  fifo_lo[58] (net)                                    35.0390              0.0000     0.6164 f
  U1778/IN2 (MUX21X1)                                             0.1080    0.0023 @   0.6187 f
  U1778/Q (MUX21X1)                                               0.2344    0.1889 @   0.8076 f
  io_cmd_o[11] (net)                            4      71.5923              0.0000     0.8076 f
  io_cmd_o[11] (out)                                              0.2344   -0.0247 @   0.7828 f
  data arrival time                                                                    0.7828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8828


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1672    0.0000     0.3686 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0990    0.2202 @   0.5888 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      27.7760              0.0000     0.5888 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5888 r
  fifo_1__mem_fifo/data_o[54] (net)                    27.7760              0.0000     0.5888 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.5888 r
  fifo_lo[97] (net)                                    27.7760              0.0000     0.5888 r
  U1856/IN2 (AND2X1)                                              0.0991    0.0012 @   0.5900 r
  U1856/Q (AND2X1)                                                0.1836    0.1335 @   0.7235 r
  io_cmd_o[54] (net)                            4      53.9979              0.0000     0.7235 r
  U1857/INP (NBUFFX2)                                             0.1836   -0.0116 @   0.7119 r
  U1857/Z (NBUFFX2)                                               0.0341    0.0769     0.7888 r
  mem_cmd_o[54] (net)                           1       3.4060              0.0000     0.7888 r
  mem_cmd_o[54] (out)                                             0.0341   -0.0059 &   0.7829 r
  data arrival time                                                                    0.7829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8829


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1609    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0604    0.1998     0.5655 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      12.8233              0.0000     0.5655 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5655 r
  fifo_1__mem_fifo/data_o[112] (net)                   12.8233              0.0000     0.5655 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5655 r
  fifo_lo[152] (net)                                   12.8233              0.0000     0.5655 r
  U1967/IN2 (AND2X1)                                              0.0604   -0.0014 &   0.5640 r
  U1967/Q (AND2X1)                                                0.2359    0.1494 @   0.7135 r
  io_cmd_o[112] (net)                           4      71.0936              0.0000     0.7135 r
  U1968/INP (NBUFFX2)                                             0.2359   -0.0144 @   0.6991 r
  U1968/Z (NBUFFX2)                                               0.0430    0.0894     0.7885 r
  mem_cmd_o[112] (net)                          1       7.8479              0.0000     0.7885 r
  mem_cmd_o[112] (out)                                            0.0430   -0.0052 &   0.7833 r
  data arrival time                                                                    0.7833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8833


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1608    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0471    0.1924     0.5579 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       7.7239              0.0000     0.5579 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5579 r
  fifo_1__mem_fifo/data_o[64] (net)                     7.7239              0.0000     0.5579 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5579 r
  fifo_lo[104] (net)                                    7.7239              0.0000     0.5579 r
  U1871/IN2 (AND2X1)                                              0.0471   -0.0007 &   0.5572 r
  U1871/Q (AND2X1)                                                0.2044    0.1351 @   0.6923 r
  io_cmd_o[64] (net)                            4      60.9076              0.0000     0.6923 r
  U1872/INP (NBUFFX2)                                             0.2044    0.0105 @   0.7028 r
  U1872/Z (NBUFFX2)                                               0.0399    0.0837     0.7865 r
  mem_cmd_o[64] (net)                           1       6.8790              0.0000     0.7865 r
  mem_cmd_o[64] (out)                                             0.0399   -0.0030 &   0.7835 r
  data arrival time                                                                    0.7835

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8835


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1672    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1212    0.2554 @   0.6244 f
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      40.8565              0.0000     0.6244 f
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6244 f
  fifo_1__mem_fifo/data_o[23] (net)                    40.8565              0.0000     0.6244 f
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.6244 f
  fifo_lo[70] (net)                                    40.8565              0.0000     0.6244 f
  U1802/IN2 (MUX21X1)                                             0.1212   -0.0006 @   0.6237 f
  U1802/Q (MUX21X1)                                               0.2240    0.1855 @   0.8092 f
  io_cmd_o[23] (net)                            4      67.8812              0.0000     0.8092 f
  io_cmd_o[23] (out)                                              0.2240   -0.0255 @   0.7837 f
  data arrival time                                                                    0.7837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8837


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1471    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0832    0.2106     0.5288 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      21.4856              0.0000     0.5288 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5288 r
  fifo_0__mem_fifo/data_o[41] (net)                    21.4856              0.0000     0.5288 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5288 r
  fifo_lo[39] (net)                                    21.4856              0.0000     0.5288 r
  U1838/IN1 (MUX21X1)                                             0.0832   -0.0097 &   0.5191 r
  U1838/Q (MUX21X1)                                               0.2970    0.1970 @   0.7162 r
  io_cmd_o[41] (net)                            5      89.5348              0.0000     0.7162 r
  U1839/INP (NBUFFX2)                                             0.2970   -0.0334 @   0.6827 r
  U1839/Z (NBUFFX2)                                               0.0533    0.1033     0.7860 r
  mem_cmd_o[41] (net)                           1      13.5507              0.0000     0.7860 r
  mem_cmd_o[41] (out)                                             0.0533   -0.0020 &   0.7840 r
  data arrival time                                                                    0.7840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8840


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1079    0.2480 @   0.6180 f
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      35.1968              0.0000     0.6180 f
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6180 f
  fifo_1__mem_fifo/data_o[43] (net)                    35.1968              0.0000     0.6180 f
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.6180 f
  fifo_lo[90] (net)                                    35.1968              0.0000     0.6180 f
  U1842/IN2 (MUX21X1)                                             0.1079   -0.0215 @   0.5965 f
  U1842/Q (MUX21X1)                                               0.2333    0.1868 @   0.7833 f
  io_cmd_o[43] (net)                            5      70.5718              0.0000     0.7833 f
  io_cmd_o[43] (out)                                              0.2333    0.0008 @   0.7841 f
  data arrival time                                                                    0.7841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8841


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2303    0.0000     0.4007 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0482    0.1987     0.5993 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2       8.2280              0.0000     0.5993 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5993 r
  fifo_1__mem_fifo/data_o[117] (net)                    8.2280              0.0000     0.5993 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5993 r
  fifo_lo[157] (net)                                    8.2280              0.0000     0.5993 r
  U1977/IN2 (AND2X1)                                              0.0482    0.0002 &   0.5995 r
  U1977/Q (AND2X1)                                                0.1913    0.1285 @   0.7280 r
  io_cmd_o[117] (net)                           4      55.7986              0.0000     0.7280 r
  U1978/INP (NBUFFX2)                                             0.1921   -0.0126 @   0.7154 r
  U1978/Z (NBUFFX2)                                               0.0317    0.0758     0.7912 r
  mem_cmd_o[117] (net)                          1       1.2004              0.0000     0.7912 r
  mem_cmd_o[117] (out)                                            0.0317   -0.0067 &   0.7845 r
  data arrival time                                                                    0.7845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8845


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0488    0.2140     0.5798 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      10.6781              0.0000     0.5798 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5798 f
  fifo_1__mem_fifo/data_o[119] (net)                   10.6781              0.0000     0.5798 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5798 f
  fifo_lo[159] (net)                                   10.6781              0.0000     0.5798 f
  U1981/IN2 (AND2X1)                                              0.0488    0.0003 &   0.5802 f
  U1981/Q (AND2X1)                                                0.2108    0.1528 @   0.7330 f
  io_cmd_o[119] (net)                           4      61.7074              0.0000     0.7330 f
  U1982/INP (NBUFFX2)                                             0.2108   -0.0102 @   0.7228 f
  U1982/Z (NBUFFX2)                                               0.0286    0.0674     0.7902 f
  mem_cmd_o[119] (net)                          1       0.9564              0.0000     0.7902 f
  mem_cmd_o[119] (out)                                            0.0286   -0.0054 &   0.7848 f
  data arrival time                                                                    0.7848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8848


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0467    0.2186     0.6186 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       9.8498              0.0000     0.6186 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6186 f
  fifo_1__mem_fifo/data_o[65] (net)                     9.8498              0.0000     0.6186 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.6186 f
  fifo_lo[105] (net)                                    9.8498              0.0000     0.6186 f
  U1873/IN2 (AND2X1)                                              0.0467    0.0002 &   0.6188 f
  U1873/Q (AND2X1)                                                0.1774    0.1369 @   0.7557 f
  io_cmd_o[65] (net)                            4      50.5906              0.0000     0.7557 f
  U1874/INP (NBUFFX2)                                             0.1774   -0.0246 @   0.7311 f
  U1874/Z (NBUFFX2)                                               0.0277    0.0651     0.7961 f
  mem_cmd_o[65] (net)                           1       1.5023              0.0000     0.7961 f
  mem_cmd_o[65] (out)                                             0.0277   -0.0108 &   0.7853 f
  data arrival time                                                                    0.7853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8853


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0491    0.2143     0.5799 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2      10.8463              0.0000     0.5799 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5799 f
  fifo_1__mem_fifo/data_o[74] (net)                    10.8463              0.0000     0.5799 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5799 f
  fifo_lo[114] (net)                                   10.8463              0.0000     0.5799 f
  U1891/IN2 (AND2X1)                                              0.0491   -0.0014 &   0.5785 f
  U1891/Q (AND2X1)                                                0.2324    0.1620 @   0.7405 f
  io_cmd_o[74] (net)                            4      68.1210              0.0000     0.7405 f
  U1892/INP (NBUFFX2)                                             0.2324   -0.0254 @   0.7151 f
  U1892/Z (NBUFFX2)                                               0.0364    0.0753     0.7903 f
  mem_cmd_o[74] (net)                           1       6.4308              0.0000     0.7903 f
  mem_cmd_o[74] (out)                                             0.0364   -0.0049 &   0.7855 f
  data arrival time                                                                    0.7855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8855


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1603    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0567    0.1977     0.5635 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      11.3971              0.0000     0.5635 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[121] (net)                   11.3971              0.0000     0.5635 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5635 r
  fifo_lo[161] (net)                                   11.3971              0.0000     0.5635 r
  U1985/IN2 (AND2X1)                                              0.0567   -0.0024 &   0.5611 r
  U1985/Q (AND2X1)                                                0.2313    0.1466 @   0.7077 r
  io_cmd_o[121] (net)                           4      69.4365              0.0000     0.7077 r
  U1986/INP (NBUFFX2)                                             0.2313   -0.0065 @   0.7012 r
  U1986/Z (NBUFFX2)                                               0.0439    0.0897     0.7909 r
  mem_cmd_o[121] (net)                          1       8.7759              0.0000     0.7909 r
  mem_cmd_o[121] (out)                                            0.0439   -0.0050 &   0.7859 r
  data arrival time                                                                    0.7859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8859


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1673    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0937    0.2427 @   0.6128 f
  fifo_1__mem_fifo/dff/data_o[31] (net)         2      30.9884              0.0000     0.6128 f
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6128 f
  fifo_1__mem_fifo/data_o[31] (net)                    30.9884              0.0000     0.6128 f
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.6128 f
  fifo_lo[78] (net)                                    30.9884              0.0000     0.6128 f
  U1818/IN2 (MUX21X1)                                             0.0938   -0.0049 @   0.6078 f
  U1818/Q (MUX21X1)                                               0.2446    0.1880 @   0.7958 f
  io_cmd_o[31] (net)                            4      73.8859              0.0000     0.7958 f
  io_cmd_o[31] (out)                                              0.2446   -0.0097 @   0.7862 f
  data arrival time                                                                    0.7862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8862


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1471    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0659    0.2241     0.5424 f
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      18.3007              0.0000     0.5424 f
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5424 f
  fifo_0__mem_fifo/data_o[31] (net)                    18.3007              0.0000     0.5424 f
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5424 f
  fifo_lo[29] (net)                                    18.3007              0.0000     0.5424 f
  U1818/IN1 (MUX21X1)                                             0.0659   -0.0081 &   0.5343 f
  U1818/Q (MUX21X1)                                               0.2446    0.1817 @   0.7160 f
  io_cmd_o[31] (net)                            4      73.8859              0.0000     0.7160 f
  U1819/INP (NBUFFX2)                                             0.2446   -0.0097 @   0.7063 f
  U1819/Z (NBUFFX2)                                               0.0409    0.0798     0.7862 f
  mem_cmd_o[31] (net)                           1       9.5860              0.0000     0.7862 f
  mem_cmd_o[31] (out)                                             0.0409    0.0003 &   0.7865 f
  data arrival time                                                                    0.7865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8865


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1672    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1028    0.2219 @   0.5901 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      29.1068              0.0000     0.5901 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5901 r
  fifo_1__mem_fifo/data_o[2] (net)                     29.1068              0.0000     0.5901 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.5901 r
  fifo_lo[50] (net)                                    29.1068              0.0000     0.5901 r
  U1762/IN2 (MUX21X1)                                             0.1029   -0.0241 @   0.5661 r
  U1762/Q (MUX21X1)                                               0.2289    0.1784 @   0.7445 r
  io_cmd_o[2] (net)                             4      68.2400              0.0000     0.7445 r
  U1763/INP (NBUFFX2)                                             0.2289   -0.0353 @   0.7092 r
  U1763/Z (NBUFFX2)                                               0.0362    0.0830     0.7922 r
  mem_cmd_o[2] (net)                            1       2.9092              0.0000     0.7922 r
  mem_cmd_o[2] (out)                                              0.0362   -0.0053 &   0.7869 r
  data arrival time                                                                    0.7869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8869


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0476    0.1926     0.5584 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       7.9132              0.0000     0.5584 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5584 r
  fifo_1__mem_fifo/data_o[79] (net)                     7.9132              0.0000     0.5584 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5584 r
  fifo_lo[119] (net)                                    7.9132              0.0000     0.5584 r
  U1901/IN2 (AND2X1)                                              0.0476   -0.0011 &   0.5573 r
  U1901/Q (AND2X1)                                                0.3801    0.1975 @   0.7547 r
  io_cmd_o[79] (net)                            4     114.9813              0.0000     0.7547 r
  io_cmd_o[79] (out)                                              0.3801    0.0324 @   0.7872 r
  data arrival time                                                                    0.7872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8872


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  fifo_0__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1469    0.0000     0.3182 r
  fifo_0__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.0636    0.2227     0.5409 f
  fifo_0__mem_fifo/dff/data_o[18] (net)         2      17.2522              0.0000     0.5409 f
  fifo_0__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[18] (net)                    17.2522              0.0000     0.5409 f
  fifo_0__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_2)                   0.0000     0.5409 f
  fifo_lo[16] (net)                                    17.2522              0.0000     0.5409 f
  U1792/IN1 (MUX21X1)                                             0.0636   -0.0045 &   0.5364 f
  U1792/Q (MUX21X1)                                               0.2082    0.1667 @   0.7030 f
  io_cmd_o[18] (net)                            4      62.5053              0.0000     0.7030 f
  U1793/INP (NBUFFX2)                                             0.2082    0.0119 @   0.7149 f
  U1793/Z (NBUFFX2)                                               0.0386    0.0760     0.7909 f
  mem_cmd_o[18] (net)                           1       9.0859              0.0000     0.7909 f
  mem_cmd_o[18] (out)                                             0.0386   -0.0037 &   0.7872 f
  data arrival time                                                                    0.7872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8872


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2302    0.0000     0.4008 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0607    0.2055     0.6063 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      12.9365              0.0000     0.6063 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6063 r
  fifo_1__mem_fifo/data_o[120] (net)                   12.9365              0.0000     0.6063 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6063 r
  fifo_lo[160] (net)                                   12.9365              0.0000     0.6063 r
  U1983/IN2 (AND2X1)                                              0.0607    0.0003 &   0.6066 r
  U1983/Q (AND2X1)                                                0.2039    0.1376 @   0.7443 r
  io_cmd_o[120] (net)                           4      61.0803              0.0000     0.7443 r
  U1984/INP (NBUFFX2)                                             0.2039   -0.0238 @   0.7205 r
  U1984/Z (NBUFFX2)                                               0.0333    0.0782     0.7987 r
  mem_cmd_o[120] (net)                          1       1.8329              0.0000     0.7987 r
  mem_cmd_o[120] (out)                                            0.0333   -0.0105 &   0.7882 r
  data arrival time                                                                    0.7882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8882


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1672    0.0000     0.3689 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.1303    0.2316 @   0.6005 r
  fifo_1__mem_fifo/dff/data_o[13] (net)         2      36.8685              0.0000     0.6005 r
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6005 r
  fifo_1__mem_fifo/data_o[13] (net)                    36.8685              0.0000     0.6005 r
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.6005 r
  fifo_lo[60] (net)                                    36.8685              0.0000     0.6005 r
  U1782/IN2 (MUX21X1)                                             0.1305    0.0013 @   0.6018 r
  U1782/Q (MUX21X1)                                               0.2772    0.2013 @   0.8032 r
  io_cmd_o[13] (net)                            4      82.9765              0.0000     0.8032 r
  io_cmd_o[13] (out)                                              0.2772   -0.0149 @   0.7883 r
  data arrival time                                                                    0.7883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8883


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0491    0.2142     0.5800 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2      10.8114              0.0000     0.5800 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5800 f
  fifo_1__mem_fifo/data_o[86] (net)                    10.8114              0.0000     0.5800 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5800 f
  fifo_lo[126] (net)                                   10.8114              0.0000     0.5800 f
  U1915/IN2 (AND2X1)                                              0.0491   -0.0029 &   0.5771 f
  U1915/Q (AND2X1)                                                0.2190    0.1553 @   0.7324 f
  io_cmd_o[86] (net)                            4      63.8773              0.0000     0.7324 f
  U1916/INP (NBUFFX2)                                             0.2190   -0.0147 @   0.7177 f
  U1916/Z (NBUFFX2)                                               0.0388    0.0767     0.7944 f
  mem_cmd_o[86] (net)                           1       8.8434              0.0000     0.7944 f
  mem_cmd_o[86] (out)                                             0.0388   -0.0061 &   0.7884 f
  data arrival time                                                                    0.7884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8884


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0439    0.2107     0.5763 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       8.4949              0.0000     0.5763 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[71] (net)                     8.4949              0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5763 f
  fifo_lo[111] (net)                                    8.4949              0.0000     0.5763 f
  U1885/IN2 (AND2X1)                                              0.0439   -0.0044 &   0.5719 f
  U1885/Q (AND2X1)                                                0.2302    0.1593 @   0.7312 f
  io_cmd_o[71] (net)                            4      67.3273              0.0000     0.7312 f
  U1886/INP (NBUFFX2)                                             0.2302   -0.0146 @   0.7166 f
  U1886/Z (NBUFFX2)                                               0.0373    0.0759     0.7925 f
  mem_cmd_o[71] (net)                           1       7.1869              0.0000     0.7925 f
  mem_cmd_o[71] (out)                                             0.0373   -0.0040 &   0.7886 f
  data arrival time                                                                    0.7886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8886


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3178     0.3178
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1470    0.0000     0.3178 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0697    0.2264     0.5443 f
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      19.9613              0.0000     0.5443 f
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5443 f
  fifo_0__mem_fifo/data_o[13] (net)                    19.9613              0.0000     0.5443 f
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5443 f
  fifo_lo[11] (net)                                    19.9613              0.0000     0.5443 f
  U1782/IN1 (MUX21X1)                                             0.0697   -0.0060 &   0.5383 f
  U1782/Q (MUX21X1)                                               0.2692    0.1941 @   0.7324 f
  io_cmd_o[13] (net)                            4      82.2308              0.0000     0.7324 f
  U1783/INP (NBUFFX2)                                             0.2692   -0.0154 @   0.7170 f
  U1783/Z (NBUFFX2)                                               0.0374    0.0775     0.7945 f
  mem_cmd_o[13] (net)                           1       5.8890              0.0000     0.7945 f
  mem_cmd_o[13] (out)                                             0.0374   -0.0060 &   0.7886 f
  data arrival time                                                                    0.7886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8886


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1603    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0463    0.2123     0.5780 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       9.5957              0.0000     0.5780 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5780 f
  fifo_1__mem_fifo/data_o[63] (net)                     9.5957              0.0000     0.5780 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5780 f
  fifo_lo[103] (net)                                    9.5957              0.0000     0.5780 f
  U1869/IN2 (AND2X1)                                              0.0463   -0.0016 &   0.5763 f
  U1869/Q (AND2X1)                                                0.2361    0.1627 @   0.7390 f
  io_cmd_o[63] (net)                            4      69.1651              0.0000     0.7390 f
  U1870/INP (NBUFFX2)                                             0.2361   -0.0234 @   0.7156 f
  U1870/Z (NBUFFX2)                                               0.0370    0.0760     0.7916 f
  mem_cmd_o[63] (net)                           1       6.7573              0.0000     0.7916 f
  mem_cmd_o[63] (out)                                             0.0370   -0.0029 &   0.7887 f
  data arrival time                                                                    0.7887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8887


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3650     0.3650
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.1603    0.0000     0.3650 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0545    0.2179     0.5830 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      13.2330              0.0000     0.5830 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5830 f
  fifo_1__mem_fifo/data_o[72] (net)                    13.2330              0.0000     0.5830 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5830 f
  fifo_lo[112] (net)                                   13.2330              0.0000     0.5830 f
  U1887/IN2 (AND2X1)                                              0.0545   -0.0068 &   0.5761 f
  U1887/Q (AND2X1)                                                0.2320    0.1622 @   0.7383 f
  io_cmd_o[72] (net)                            4      67.7681              0.0000     0.7383 f
  U1888/INP (NBUFFX2)                                             0.2320   -0.0190 @   0.7193 f
  U1888/Z (NBUFFX2)                                               0.0366    0.0754     0.7947 f
  mem_cmd_o[72] (net)                           1       6.5682              0.0000     0.7947 f
  mem_cmd_o[72] (out)                                             0.0366   -0.0053 &   0.7894 f
  data arrival time                                                                    0.7894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8894


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1673    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.1150    0.2543     0.6249 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2      39.5970              0.0000     0.6249 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6249 f
  fifo_1__mem_fifo/data_o[22] (net)                    39.5970              0.0000     0.6249 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.6249 f
  fifo_lo[69] (net)                                    39.5970              0.0000     0.6249 f
  U1800/IN2 (MUX21X1)                                             0.1150   -0.0105 &   0.6144 f
  U1800/Q (MUX21X1)                                               0.2445    0.1933 @   0.8078 f
  io_cmd_o[22] (net)                            4      74.4127              0.0000     0.8078 f
  io_cmd_o[22] (out)                                              0.2445   -0.0182 @   0.7895 f
  data arrival time                                                                    0.7895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8895


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1469    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0360    0.2034     0.5219 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       5.0444              0.0000     0.5219 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5219 f
  fifo_0__mem_fifo/data_o[16] (net)                     5.0444              0.0000     0.5219 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5219 f
  fifo_lo[14] (net)                                     5.0444              0.0000     0.5219 f
  U1788/IN1 (MUX21X1)                                             0.0360    0.0000 &   0.5219 f
  U1788/Q (MUX21X1)                                               0.2802    0.1917 @   0.7136 f
  io_cmd_o[16] (net)                            4      85.5073              0.0000     0.7136 f
  U1789/INP (NBUFFX2)                                             0.2802   -0.0051 @   0.7085 f
  U1789/Z (NBUFFX2)                                               0.0408    0.0808     0.7893 f
  mem_cmd_o[16] (net)                           1       8.3057              0.0000     0.7893 f
  mem_cmd_o[16] (out)                                             0.0408    0.0003 &   0.7896 f
  data arrival time                                                                    0.7896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8896


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1673    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0962    0.2441 @   0.6141 f
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      32.0814              0.0000     0.6141 f
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6141 f
  fifo_1__mem_fifo/data_o[25] (net)                    32.0814              0.0000     0.6141 f
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.6141 f
  fifo_lo[72] (net)                                    32.0814              0.0000     0.6141 f
  U1806/IN2 (MUX21X1)                                             0.0963   -0.0278 @   0.5863 f
  U1806/Q (MUX21X1)                                               0.2501    0.1942 @   0.7805 f
  io_cmd_o[25] (net)                            6      76.9660              0.0000     0.7805 f
  U3122/IN1 (NOR2X0)                                              0.2501   -0.0353 @   0.7452 f
  U3122/QN (NOR2X0)                                               0.0745    0.0530     0.7982 r
  io_cmd_v_o (net)                              1       3.3634              0.0000     0.7982 r
  io_cmd_v_o (out)                                                0.0745   -0.0083 &   0.7899 r
  data arrival time                                                                    0.7899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8899


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.2302    0.0000     0.3998 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0407    0.2144     0.6143 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       7.2094              0.0000     0.6143 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6143 f
  fifo_1__mem_fifo/data_o[58] (net)                     7.2094              0.0000     0.6143 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.6143 f
  fifo_lo[98] (net)                                     7.2094              0.0000     0.6143 f
  U1858/IN2 (AND2X1)                                              0.0407   -0.0034 &   0.6109 f
  U1858/Q (AND2X1)                                                0.2497    0.1681 @   0.7790 f
  io_cmd_o[58] (net)                            4      73.4623              0.0000     0.7790 f
  io_cmd_o[58] (out)                                              0.2497    0.0113 @   0.7903 f
  data arrival time                                                                    0.7903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8903


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3292     0.3292
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1692    0.0000     0.3292 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0404    0.2089     0.5381 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2       6.9762              0.0000     0.5381 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5381 f
  fifo_0__mem_fifo/data_o[40] (net)                     6.9762              0.0000     0.5381 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5381 f
  fifo_lo[38] (net)                                     6.9762              0.0000     0.5381 f
  U1836/IN1 (MUX21X1)                                             0.0404    0.0001 &   0.5382 f
  U1836/Q (MUX21X1)                                               0.2300    0.1716 @   0.7098 f
  io_cmd_o[40] (net)                            5      69.4533              0.0000     0.7098 f
  U1837/INP (NBUFFX2)                                             0.2300    0.0127 @   0.7225 f
  U1837/Z (NBUFFX2)                                               0.0338    0.0729     0.7954 f
  mem_cmd_o[40] (net)                           1       4.4248              0.0000     0.7954 f
  mem_cmd_o[40] (out)                                             0.0338   -0.0050 &   0.7904 f
  data arrival time                                                                    0.7904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8904


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0665    0.2020     0.5203 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      15.1546              0.0000     0.5203 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5203 r
  fifo_0__mem_fifo/data_o[10] (net)                    15.1546              0.0000     0.5203 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5203 r
  fifo_lo[8] (net)                                     15.1546              0.0000     0.5203 r
  U1776/IN1 (MUX21X1)                                             0.0665   -0.0014 &   0.5189 r
  U1776/Q (MUX21X1)                                               0.2853    0.1864 @   0.7053 r
  io_cmd_o[10] (net)                            4      84.9276              0.0000     0.7053 r
  U1777/INP (NBUFFX2)                                             0.2853   -0.0193 @   0.6860 r
  U1777/Z (NBUFFX2)                                               0.0554    0.1042 @   0.7902 r
  mem_cmd_o[10] (net)                           1      16.0131              0.0000     0.7902 r
  mem_cmd_o[10] (out)                                             0.0554    0.0002 @   0.7904 r
  data arrival time                                                                    0.7904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8904


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1609    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0565    0.1976     0.5633 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      11.3294              0.0000     0.5633 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5633 r
  fifo_1__mem_fifo/data_o[109] (net)                   11.3294              0.0000     0.5633 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5633 r
  fifo_lo[149] (net)                                   11.3294              0.0000     0.5633 r
  U1961/IN2 (AND2X1)                                              0.0565    0.0003 &   0.5635 r
  U1961/Q (AND2X1)                                                0.0407    0.0633     0.6268 r
  n2643 (net)                                   1       6.0704              0.0000     0.6268 r
  icc_place1912/INP (NBUFFX2)                                     0.0407    0.0001 &   0.6270 r
  icc_place1912/Z (NBUFFX2)                                       0.3028    0.1319 @   0.7588 r
  mem_cmd_o[109] (net)                          4     170.5490              0.0000     0.7588 r
  mem_cmd_o[109] (out)                                            0.3028    0.0316 @   0.7904 r
  data arrival time                                                                    0.7904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8904


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1672    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0992    0.2428 @   0.6118 f
  fifo_1__mem_fifo/dff/data_o[44] (net)         2      31.2233              0.0000     0.6118 f
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6118 f
  fifo_1__mem_fifo/data_o[44] (net)                    31.2233              0.0000     0.6118 f
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.6118 f
  fifo_lo[91] (net)                                    31.2233              0.0000     0.6118 f
  U1844/IN2 (MUX21X1)                                             0.0994   -0.0073 @   0.6045 f
  U1844/Q (MUX21X1)                                               0.2438    0.1899 @   0.7944 f
  io_cmd_o[44] (net)                            4      73.9261              0.0000     0.7944 f
  io_cmd_o[44] (out)                                              0.2438   -0.0032 @   0.7911 f
  data arrival time                                                                    0.7911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8911


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1470    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0898    0.2139     0.5324 r
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      23.9679              0.0000     0.5324 r
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5324 r
  fifo_0__mem_fifo/data_o[53] (net)                    23.9679              0.0000     0.5324 r
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.5324 r
  fifo_lo[47] (net)                                    23.9679              0.0000     0.5324 r
  U1854/IN1 (MUX21X1)                                             0.0898   -0.0022 &   0.5302 r
  U1854/Q (MUX21X1)                                               0.1129    0.1273     0.6575 r
  n2645 (net)                                   1      30.5232              0.0000     0.6575 r
  icc_place1910/INP (NBUFFX2)                                     0.1129   -0.0101 &   0.6474 r
  icc_place1910/Z (NBUFFX2)                                       0.2504    0.1436 @   0.7909 r
  mem_cmd_o[53] (net)                           4     141.6786              0.0000     0.7909 r
  mem_cmd_o[53] (out)                                             0.2504    0.0006 @   0.7915 r
  data arrival time                                                                    0.7915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8915


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1471    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0717    0.2277     0.5460 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      20.8598              0.0000     0.5460 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5460 f
  fifo_0__mem_fifo/data_o[41] (net)                    20.8598              0.0000     0.5460 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5460 f
  fifo_lo[39] (net)                                    20.8598              0.0000     0.5460 f
  U1838/IN1 (MUX21X1)                                             0.0717   -0.0086 &   0.5373 f
  U1838/Q (MUX21X1)                                               0.2865    0.2030 @   0.7403 f
  io_cmd_o[41] (net)                            5      88.1867              0.0000     0.7403 f
  U1839/INP (NBUFFX2)                                             0.2865   -0.0338 @   0.7065 f
  U1839/Z (NBUFFX2)                                               0.0476    0.0870     0.7935 f
  mem_cmd_o[41] (net)                           1      13.5507              0.0000     0.7935 f
  mem_cmd_o[41] (out)                                             0.0476   -0.0018 &   0.7916 f
  data arrival time                                                                    0.7916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8916


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4009     0.4009
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2303    0.0000     0.4009 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0511    0.2003     0.6012 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.3228              0.0000     0.6012 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6012 r
  fifo_1__mem_fifo/data_o[100] (net)                    9.3228              0.0000     0.6012 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6012 r
  fifo_lo[140] (net)                                    9.3228              0.0000     0.6012 r
  U1943/IN2 (AND2X1)                                              0.0511   -0.0036 &   0.5976 r
  U1943/Q (AND2X1)                                                0.1614    0.1169 @   0.7145 r
  io_cmd_o[100] (net)                           4      46.1920              0.0000     0.7145 r
  U1944/INP (NBUFFX2)                                             0.1620   -0.0124 @   0.7021 r
  U1944/Z (NBUFFX2)                                               0.0529    0.0888 @   0.7909 r
  mem_cmd_o[100] (net)                          1      19.2332              0.0000     0.7909 r
  mem_cmd_o[100] (out)                                            0.0529    0.0008 @   0.7917 r
  data arrival time                                                                    0.7917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8917


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0419    0.1890     0.5547 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       5.8409              0.0000     0.5547 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5547 r
  fifo_1__mem_fifo/data_o[82] (net)                     5.8409              0.0000     0.5547 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5547 r
  fifo_lo[122] (net)                                    5.8409              0.0000     0.5547 r
  U1907/IN2 (AND2X1)                                              0.0419    0.0000 &   0.5548 r
  U1907/Q (AND2X1)                                                0.1796    0.1246 @   0.6794 r
  io_cmd_o[82] (net)                            4      52.8890              0.0000     0.6794 r
  U1908/INP (NBUFFX2)                                             0.1796    0.0087 @   0.6880 r
  U1908/Z (NBUFFX2)                                               0.0744    0.1001 @   0.7882 r
  mem_cmd_o[82] (net)                           1      31.2302              0.0000     0.7882 r
  mem_cmd_o[82] (out)                                             0.0748    0.0036 @   0.7917 r
  data arrival time                                                                    0.7917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8917


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0447    0.2113     0.5771 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2       8.8906              0.0000     0.5771 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5771 f
  fifo_1__mem_fifo/data_o[84] (net)                     8.8906              0.0000     0.5771 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5771 f
  fifo_lo[124] (net)                                    8.8906              0.0000     0.5771 f
  U1911/IN2 (AND2X1)                                              0.0447   -0.0016 &   0.5755 f
  U1911/Q (AND2X1)                                                0.2417    0.1655 @   0.7410 f
  io_cmd_o[84] (net)                            4      71.0462              0.0000     0.7410 f
  U1912/INP (NBUFFX2)                                             0.2417   -0.0226 @   0.7184 f
  U1912/Z (NBUFFX2)                                               0.0385    0.0775     0.7960 f
  mem_cmd_o[84] (net)                           1       7.7183              0.0000     0.7960 f
  mem_cmd_o[84] (out)                                             0.0385   -0.0030 &   0.7929 f
  data arrival time                                                                    0.7929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8929


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1609    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0419    0.2093     0.5749 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       7.6069              0.0000     0.5749 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5749 f
  fifo_1__mem_fifo/data_o[95] (net)                     7.6069              0.0000     0.5749 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5749 f
  fifo_lo[135] (net)                                    7.6069              0.0000     0.5749 f
  U1933/IN2 (AND2X1)                                              0.0419    0.0001 &   0.5751 f
  U1933/Q (AND2X1)                                                0.3656    0.2166 @   0.7916 f
  io_cmd_o[95] (net)                            4     107.4976              0.0000     0.7916 f
  io_cmd_o[95] (out)                                              0.3656    0.0017 @   0.7933 f
  data arrival time                                                                    0.7933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8933


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1672    0.0000     0.3688 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1285    0.2310 @   0.5998 r
  fifo_1__mem_fifo/dff/data_o[51] (net)         2      36.3529              0.0000     0.5998 r
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5998 r
  fifo_1__mem_fifo/data_o[51] (net)                    36.3529              0.0000     0.5998 r
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.5998 r
  fifo_lo[94] (net)                                    36.3529              0.0000     0.5998 r
  U1850/IN2 (MUX21X1)                                             0.1287    0.0015 @   0.6013 r
  U1850/Q (MUX21X1)                                               0.3004    0.2073 @   0.8086 r
  io_cmd_o[51] (net)                            4      89.4905              0.0000     0.8086 r
  io_cmd_o[51] (out)                                              0.3004   -0.0149 @   0.7937 r
  data arrival time                                                                    0.7937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8937


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.1129    0.2510 @   0.6209 f
  fifo_1__mem_fifo/dff/data_o[26] (net)         2      37.4146              0.0000     0.6209 f
  fifo_1__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6209 f
  fifo_1__mem_fifo/data_o[26] (net)                    37.4146              0.0000     0.6209 f
  fifo_1__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_3)                   0.0000     0.6209 f
  fifo_lo[73] (net)                                    37.4146              0.0000     0.6209 f
  U1808/IN2 (MUX21X1)                                             0.1129   -0.0232 @   0.5977 f
  U1808/Q (MUX21X1)                                               0.2452    0.1932 @   0.7908 f
  io_cmd_o[26] (net)                            5      74.6118              0.0000     0.7908 f
  io_cmd_o[26] (out)                                              0.2452    0.0031 @   0.7939 f
  data arrival time                                                                    0.7939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8939


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2303    0.0000     0.4014 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0515    0.2005     0.6019 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       9.4583              0.0000     0.6019 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6019 r
  fifo_1__mem_fifo/data_o[75] (net)                     9.4583              0.0000     0.6019 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6019 r
  fifo_lo[115] (net)                                    9.4583              0.0000     0.6019 r
  U1893/IN2 (AND2X1)                                              0.0515    0.0002 &   0.6021 r
  U1893/Q (AND2X1)                                                0.2204    0.1436 @   0.7457 r
  io_cmd_o[75] (net)                            4      66.3195              0.0000     0.7457 r
  U1894/INP (NBUFFX2)                                             0.2208   -0.0347 @   0.7110 r
  U1894/Z (NBUFFX2)                                               0.0561    0.0980 @   0.8090 r
  mem_cmd_o[75] (net)                           1      19.3358              0.0000     0.8090 r
  mem_cmd_o[75] (out)                                             0.0562   -0.0150 @   0.7940 r
  data arrival time                                                                    0.7940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8940


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1673    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0961    0.2419 @   0.6117 f
  fifo_1__mem_fifo/dff/data_o[10] (net)         2      30.3339              0.0000     0.6117 f
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6117 f
  fifo_1__mem_fifo/data_o[10] (net)                    30.3339              0.0000     0.6117 f
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.6117 f
  fifo_lo[57] (net)                                    30.3339              0.0000     0.6117 f
  U1776/IN2 (MUX21X1)                                             0.0962    0.0021 @   0.6137 f
  U1776/Q (MUX21X1)                                               0.2770    0.2017 @   0.8154 f
  io_cmd_o[10] (net)                            4      84.1819              0.0000     0.8154 f
  io_cmd_o[10] (out)                                              0.2770   -0.0206 @   0.7948 f
  data arrival time                                                                    0.7948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8948


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2303    0.0000     0.4007 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0539    0.2018     0.6024 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      10.3625              0.0000     0.6024 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6024 r
  fifo_1__mem_fifo/data_o[104] (net)                   10.3625              0.0000     0.6024 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6024 r
  fifo_lo[144] (net)                                   10.3625              0.0000     0.6024 r
  U1951/IN2 (AND2X1)                                              0.0539   -0.0040 &   0.5985 r
  U1951/Q (AND2X1)                                                0.2108    0.1390 @   0.7375 r
  io_cmd_o[104] (net)                           4      63.1656              0.0000     0.7375 r
  U1952/INP (NBUFFX2)                                             0.2108   -0.0254 @   0.7121 r
  U1952/Z (NBUFFX2)                                               0.0390    0.0836     0.7957 r
  mem_cmd_o[104] (net)                          1       5.9192              0.0000     0.7957 r
  mem_cmd_o[104] (out)                                            0.0390   -0.0009 &   0.7948 r
  data arrival time                                                                    0.7948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8948


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1672    0.0000     0.3690 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0861    0.2384 @   0.6074 f
  fifo_1__mem_fifo/dff/data_o[37] (net)         2      27.6701              0.0000     0.6074 f
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6074 f
  fifo_1__mem_fifo/data_o[37] (net)                    27.6701              0.0000     0.6074 f
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.6074 f
  fifo_lo[84] (net)                                    27.6701              0.0000     0.6074 f
  U1830/IN2 (MUX21X1)                                             0.0862   -0.0010 @   0.6063 f
  U1830/Q (MUX21X1)                                               0.2933    0.2076 @   0.8139 f
  io_cmd_o[37] (net)                            5      89.6956              0.0000     0.8139 f
  io_cmd_o[37] (out)                                              0.2933   -0.0185 @   0.7954 f
  data arrival time                                                                    0.7954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8954


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1673    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.1126    0.2506 @   0.6206 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2      37.1572              0.0000     0.6206 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6206 f
  fifo_1__mem_fifo/data_o[40] (net)                    37.1572              0.0000     0.6206 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.6206 f
  fifo_lo[87] (net)                                    37.1572              0.0000     0.6206 f
  U1836/IN2 (MUX21X1)                                             0.1126   -0.0228 @   0.5979 f
  U1836/Q (MUX21X1)                                               0.2300    0.1861 @   0.7840 f
  io_cmd_o[40] (net)                            5      69.4533              0.0000     0.7840 f
  io_cmd_o[40] (out)                                              0.2300    0.0127 @   0.7966 f
  data arrival time                                                                    0.7966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8966


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1673    0.0000     0.3703 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.1220    0.2553 @   0.6256 f
  fifo_1__mem_fifo/dff/data_o[39] (net)         2      40.8813              0.0000     0.6256 f
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6256 f
  fifo_1__mem_fifo/data_o[39] (net)                    40.8813              0.0000     0.6256 f
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.6256 f
  fifo_lo[86] (net)                                    40.8813              0.0000     0.6256 f
  U1834/IN2 (MUX21X1)                                             0.1220   -0.0164 @   0.6092 f
  U1834/Q (MUX21X1)                                               0.2372    0.1915 @   0.8007 f
  io_cmd_o[39] (net)                            5      72.0750              0.0000     0.8007 f
  io_cmd_o[39] (out)                                              0.2372   -0.0041 @   0.7966 f
  data arrival time                                                                    0.7966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8966


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3651     0.3651
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1603    0.0000     0.3651 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0521    0.2162     0.5814 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2      12.1383              0.0000     0.5814 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5814 f
  fifo_1__mem_fifo/data_o[102] (net)                   12.1383              0.0000     0.5814 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5814 f
  fifo_lo[142] (net)                                   12.1383              0.0000     0.5814 f
  U1947/IN2 (AND2X1)                                              0.0521   -0.0041 &   0.5773 f
  U1947/Q (AND2X1)                                                0.2472    0.1682 @   0.7455 f
  io_cmd_o[102] (net)                           4      72.1857              0.0000     0.7455 f
  U1948/INP (NBUFFX2)                                             0.2472   -0.0234 @   0.7220 f
  U1948/Z (NBUFFX2)                                               0.0395    0.0787     0.8007 f
  mem_cmd_o[102] (net)                          1       8.3160              0.0000     0.8007 f
  mem_cmd_o[102] (out)                                            0.0395   -0.0040 &   0.7967 f
  data arrival time                                                                    0.7967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8967


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3682     0.3682
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1672    0.0000     0.3682 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0881    0.2395 @   0.6077 f
  fifo_1__mem_fifo/dff/data_o[2] (net)          2      28.5182              0.0000     0.6077 f
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6077 f
  fifo_1__mem_fifo/data_o[2] (net)                     28.5182              0.0000     0.6077 f
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.6077 f
  fifo_lo[50] (net)                                    28.5182              0.0000     0.6077 f
  U1762/IN2 (MUX21X1)                                             0.0882   -0.0202 @   0.5875 f
  U1762/Q (MUX21X1)                                               0.2224    0.1796 @   0.7671 f
  io_cmd_o[2] (net)                             4      67.4942              0.0000     0.7671 f
  U1763/INP (NBUFFX2)                                             0.2224   -0.0360 @   0.7311 f
  U1763/Z (NBUFFX2)                                               0.0316    0.0706     0.8016 f
  mem_cmd_o[2] (net)                            1       2.9092              0.0000     0.8016 f
  mem_cmd_o[2] (out)                                              0.0316   -0.0047 &   0.7970 f
  data arrival time                                                                    0.7970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8970


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1470    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0656    0.2239     0.5425 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      18.1460              0.0000     0.5425 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5425 f
  fifo_0__mem_fifo/data_o[42] (net)                    18.1460              0.0000     0.5425 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5425 f
  fifo_lo[40] (net)                                    18.1460              0.0000     0.5425 f
  U1840/IN1 (MUX21X1)                                             0.0656   -0.0002 &   0.5423 f
  U1840/Q (MUX21X1)                                               0.3479    0.2225 @   0.7648 f
  io_cmd_o[42] (net)                            5     106.4516              0.0000     0.7648 f
  io_cmd_o[42] (out)                                              0.3479    0.0328 @   0.7976 f
  data arrival time                                                                    0.7976

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8976


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3286     0.3286
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1692    0.0000     0.3286 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0352    0.2047     0.5333 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2       4.7458              0.0000     0.5333 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5333 f
  fifo_0__mem_fifo/data_o[29] (net)                     4.7458              0.0000     0.5333 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5333 f
  fifo_lo[27] (net)                                     4.7458              0.0000     0.5333 f
  U1814/IN1 (MUX21X1)                                             0.0352    0.0000 &   0.5333 f
  U1814/Q (MUX21X1)                                               0.1837    0.1530 @   0.6863 f
  n2648 (net)                                   1      54.8095              0.0000     0.6863 f
  icc_place1907/INP (NBUFFX2)                                     0.1837   -0.0476 @   0.6387 f
  icc_place1907/Z (NBUFFX2)                                       0.2875    0.1695 @   0.8082 f
  mem_cmd_o[29] (net)                           4     168.8388              0.0000     0.8082 f
  mem_cmd_o[29] (out)                                             0.2875   -0.0105 @   0.7978 f
  data arrival time                                                                    0.7978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8978


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.2302    0.0000     0.3999 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0396    0.2135     0.6134 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2       6.7203              0.0000     0.6134 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6134 f
  fifo_1__mem_fifo/data_o[68] (net)                     6.7203              0.0000     0.6134 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.6134 f
  fifo_lo[108] (net)                                    6.7203              0.0000     0.6134 f
  U1879/IN2 (AND2X1)                                              0.0396    0.0001 &   0.6135 f
  U1879/Q (AND2X1)                                                0.2548    0.1732 @   0.7867 f
  io_cmd_o[68] (net)                            4      75.9205              0.0000     0.7867 f
  io_cmd_o[68] (out)                                              0.2548    0.0111 @   0.7978 f
  data arrival time                                                                    0.7978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7978
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8978


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1673    0.0000     0.3696 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1377    0.2351 @   0.6048 r
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      39.5315              0.0000     0.6048 r
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6048 r
  fifo_1__mem_fifo/data_o[18] (net)                    39.5315              0.0000     0.6048 r
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.6048 r
  fifo_lo[65] (net)                                    39.5315              0.0000     0.6048 r
  U1792/IN2 (MUX21X1)                                             0.1379    0.0017 @   0.6064 r
  U1792/Q (MUX21X1)                                               0.2145    0.1795 @   0.7860 r
  io_cmd_o[18] (net)                            4      63.2510              0.0000     0.7860 r
  io_cmd_o[18] (out)                                              0.2145    0.0121 @   0.7981 r
  data arrival time                                                                    0.7981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8981


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1673    0.0000     0.3705 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.1261    0.2576 @   0.6281 f
  fifo_1__mem_fifo/dff/data_o[20] (net)         2      42.6474              0.0000     0.6281 f
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6281 f
  fifo_1__mem_fifo/data_o[20] (net)                    42.6474              0.0000     0.6281 f
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6281 f
  fifo_lo[67] (net)                                    42.6474              0.0000     0.6281 f
  U1796/IN2 (MUX21X1)                                             0.1261   -0.0173 @   0.6107 f
  U1796/Q (MUX21X1)                                               0.2051    0.1772 @   0.7879 f
  io_cmd_o[20] (net)                            4      61.3295              0.0000     0.7879 f
  io_cmd_o[20] (out)                                              0.2051    0.0103 @   0.7982 f
  data arrival time                                                                    0.7982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8982


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1673    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0905    0.2409 @   0.6109 f
  fifo_1__mem_fifo/dff/data_o[34] (net)         2      29.5539              0.0000     0.6109 f
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6109 f
  fifo_1__mem_fifo/data_o[34] (net)                    29.5539              0.0000     0.6109 f
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6109 f
  fifo_lo[81] (net)                                    29.5539              0.0000     0.6109 f
  U1824/IN2 (MUX21X1)                                             0.0906   -0.0091 @   0.6019 f
  U1824/Q (MUX21X1)                                               0.2873    0.2047 @   0.8065 f
  io_cmd_o[34] (net)                            4      87.3225              0.0000     0.8065 f
  io_cmd_o[34] (out)                                              0.2873   -0.0083 @   0.7982 f
  data arrival time                                                                    0.7982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8982


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0574    0.2188     0.5370 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2      14.5288              0.0000     0.5370 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5370 f
  fifo_0__mem_fifo/data_o[10] (net)                    14.5288              0.0000     0.5370 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5370 f
  fifo_lo[8] (net)                                     14.5288              0.0000     0.5370 f
  U1776/IN1 (MUX21X1)                                             0.0574   -0.0012 &   0.5359 f
  U1776/Q (MUX21X1)                                               0.2770    0.1934 @   0.7292 f
  io_cmd_o[10] (net)                            4      84.1819              0.0000     0.7292 f
  U1777/INP (NBUFFX2)                                             0.2770   -0.0199 @   0.7093 f
  U1777/Z (NBUFFX2)                                               0.0497    0.0888 @   0.7981 f
  mem_cmd_o[10] (net)                           1      16.0131              0.0000     0.7981 f
  mem_cmd_o[10] (out)                                             0.0498    0.0002 @   0.7983 f
  data arrival time                                                                    0.7983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8983


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1184    0.2265 @   0.5965 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      32.8650              0.0000     0.5965 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[9] (net)                     32.8650              0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.5965 r
  fifo_lo[56] (net)                                    32.8650              0.0000     0.5965 r
  U1774/IN2 (MUX21X1)                                             0.1186   -0.0069 @   0.5896 r
  U1774/Q (MUX21X1)                                               0.2989    0.2048 @   0.7944 r
  io_cmd_o[9] (net)                             4      89.1120              0.0000     0.7944 r
  io_cmd_o[9] (out)                                               0.2989    0.0043 @   0.7987 r
  data arrival time                                                                    0.7987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8987


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1470    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0499    0.1928     0.5110 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       8.7790              0.0000     0.5110 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5110 r
  fifo_0__mem_fifo/data_o[28] (net)                     8.7790              0.0000     0.5110 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5110 r
  fifo_lo[26] (net)                                     8.7790              0.0000     0.5110 r
  U1812/IN1 (MUX21X1)                                             0.0499   -0.0012 &   0.5098 r
  U1812/Q (MUX21X1)                                               0.1962    0.1523 @   0.6622 r
  n4553 (net)                                   1      57.0754              0.0000     0.6622 r
  icc_place1908/INP (NBUFFX2)                                     0.1962   -0.0442 @   0.6180 r
  icc_place1908/Z (NBUFFX2)                                       0.2493    0.1582 @   0.7762 r
  mem_cmd_o[28] (net)                           4     138.7696              0.0000     0.7762 r
  mem_cmd_o[28] (out)                                             0.2493    0.0226 @   0.7987 r
  data arrival time                                                                    0.7987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8987


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3653     0.3653
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.1603    0.0000     0.3653 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0477    0.2133     0.5785 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2      10.2107              0.0000     0.5785 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[73] (net)                    10.2107              0.0000     0.5785 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5785 f
  fifo_lo[113] (net)                                   10.2107              0.0000     0.5785 f
  U1889/IN2 (AND2X1)                                              0.0477    0.0003 &   0.5788 f
  U1889/Q (AND2X1)                                                0.2661    0.1751 @   0.7540 f
  io_cmd_o[73] (net)                            4      77.7616              0.0000     0.7540 f
  U1890/INP (NBUFFX2)                                             0.2661   -0.0374 @   0.7166 f
  U1890/Z (NBUFFX2)                                               0.0490    0.0879 @   0.8045 f
  mem_cmd_o[73] (net)                           1      15.7684              0.0000     0.8045 f
  mem_cmd_o[73] (out)                                             0.0490   -0.0056 @   0.7989 f
  data arrival time                                                                    0.7989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8989


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1469    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0770    0.2074     0.5257 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      19.1279              0.0000     0.5257 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5257 r
  fifo_0__mem_fifo/data_o[51] (net)                    19.1279              0.0000     0.5257 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.5257 r
  fifo_lo[45] (net)                                    19.1279              0.0000     0.5257 r
  U1850/IN1 (MUX21X1)                                             0.0770   -0.0108 &   0.5149 r
  U1850/Q (MUX21X1)                                               0.3004    0.1938 @   0.7087 r
  io_cmd_o[51] (net)                            4      89.4905              0.0000     0.7087 r
  U1851/INP (NBUFFX2)                                             0.3004   -0.0140 @   0.6946 r
  U1851/Z (NBUFFX2)                                               0.0559    0.1057     0.8004 r
  mem_cmd_o[51] (net)                           1      15.5068              0.0000     0.8004 r
  mem_cmd_o[51] (out)                                             0.0559   -0.0012 &   0.7992 r
  data arrival time                                                                    0.7992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8992


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1471    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0803    0.2091     0.5277 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      20.3859              0.0000     0.5277 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5277 r
  fifo_0__mem_fifo/data_o[37] (net)                    20.3859              0.0000     0.5277 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5277 r
  fifo_lo[35] (net)                                    20.3859              0.0000     0.5277 r
  U1830/IN1 (MUX21X1)                                             0.0803   -0.0013 &   0.5264 r
  U1830/Q (MUX21X1)                                               0.3036    0.1966 @   0.7230 r
  io_cmd_o[37] (net)                            5      90.8067              0.0000     0.7230 r
  U1831/INP (NBUFFX2)                                             0.3036   -0.0150 @   0.7080 r
  U1831/Z (NBUFFX2)                                               0.0397    0.0918     0.7997 r
  mem_cmd_o[37] (net)                           1       2.4964              0.0000     0.7997 r
  mem_cmd_o[37] (out)                                             0.0397   -0.0005 &   0.7992 r
  data arrival time                                                                    0.7992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8992


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0732    0.2055     0.5239 r
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      17.7136              0.0000     0.5239 r
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[26] (net)                    17.7136              0.0000     0.5239 r
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5239 r
  fifo_lo[24] (net)                                    17.7136              0.0000     0.5239 r
  U1808/IN1 (MUX21X1)                                             0.0732   -0.0010 &   0.5228 r
  U1808/Q (MUX21X1)                                               0.2526    0.1780 @   0.7008 r
  io_cmd_o[26] (net)                            5      75.4155              0.0000     0.7008 r
  U1809/INP (NBUFFX2)                                             0.2526    0.0036 @   0.7045 r
  U1809/Z (NBUFFX2)                                               0.0497    0.0968     0.8012 r
  mem_cmd_o[26] (net)                           1      12.3698              0.0000     0.8012 r
  mem_cmd_o[26] (out)                                             0.0497   -0.0019 &   0.7994 r
  data arrival time                                                                    0.7994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8994


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2303    0.0000     0.4006 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0502    0.1998     0.6004 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.9853              0.0000     0.6004 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6004 r
  fifo_1__mem_fifo/data_o[105] (net)                    8.9853              0.0000     0.6004 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6004 r
  fifo_lo[145] (net)                                    8.9853              0.0000     0.6004 r
  U1953/IN2 (AND2X1)                                              0.0502    0.0001 &   0.6006 r
  U1953/Q (AND2X1)                                                0.1698    0.1200 @   0.7206 r
  io_cmd_o[105] (net)                           4      48.8451              0.0000     0.7206 r
  U1954/INP (NBUFFX2)                                             0.1705    0.0053 @   0.7259 r
  U1954/Z (NBUFFX2)                                               0.0315    0.0736     0.7995 r
  mem_cmd_o[105] (net)                          1       2.0601              0.0000     0.7995 r
  mem_cmd_o[105] (out)                                            0.0315    0.0000 &   0.7995 r
  data arrival time                                                                    0.7995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8995


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3647     0.3647
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1603    0.0000     0.3647 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0542    0.2177     0.5825 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      13.1141              0.0000     0.5825 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5825 f
  fifo_1__mem_fifo/data_o[88] (net)                    13.1141              0.0000     0.5825 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5825 f
  fifo_lo[128] (net)                                   13.1141              0.0000     0.5825 f
  U1919/IN2 (AND2X1)                                              0.0542   -0.0060 &   0.5764 f
  U1919/Q (AND2X1)                                                0.2371    0.1641 @   0.7406 f
  io_cmd_o[88] (net)                            4      69.1043              0.0000     0.7406 f
  U1920/INP (NBUFFX2)                                             0.2371   -0.0179 @   0.7227 f
  U1920/Z (NBUFFX2)                                               0.0413    0.0798     0.8025 f
  mem_cmd_o[88] (net)                           1      10.1813              0.0000     0.8025 f
  mem_cmd_o[88] (out)                                             0.0413   -0.0021 &   0.8004 f
  data arrival time                                                                    0.8004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9004


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0454    0.2117     0.5776 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2       9.2002              0.0000     0.5776 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5776 f
  fifo_1__mem_fifo/data_o[81] (net)                     9.2002              0.0000     0.5776 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5776 f
  fifo_lo[121] (net)                                    9.2002              0.0000     0.5776 f
  U1905/IN2 (AND2X1)                                              0.0454   -0.0008 &   0.5767 f
  U1905/Q (AND2X1)                                                0.2306    0.1595 @   0.7362 f
  io_cmd_o[81] (net)                            4      67.3438              0.0000     0.7362 f
  U1906/INP (NBUFFX2)                                             0.2306   -0.0101 @   0.7261 f
  U1906/Z (NBUFFX2)                                               0.0363    0.0751     0.8012 f
  mem_cmd_o[81] (net)                           1       6.3734              0.0000     0.8012 f
  mem_cmd_o[81] (out)                                             0.0363   -0.0007 &   0.8005 f
  data arrival time                                                                    0.8005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9005


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0436    0.2105     0.5763 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2       8.3613              0.0000     0.5763 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[93] (net)                     8.3613              0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5763 f
  fifo_lo[133] (net)                                    8.3613              0.0000     0.5763 f
  U1929/IN2 (AND2X1)                                              0.0436    0.0001 &   0.5764 f
  U1929/Q (AND2X1)                                                0.1860    0.1398 @   0.7162 f
  io_cmd_o[93] (net)                            4      53.9693              0.0000     0.7162 f
  U1930/INP (NBUFFX2)                                             0.1860   -0.0097 @   0.7065 f
  U1930/Z (NBUFFX2)                                               0.0660    0.0911 @   0.7976 f
  mem_cmd_o[93] (net)                           1      28.6981              0.0000     0.7976 f
  mem_cmd_o[93] (out)                                             0.0663    0.0031 @   0.8006 f
  data arrival time                                                                    0.8006

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9006


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3655     0.3655
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.1603    0.0000     0.3655 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0542    0.2177     0.5832 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2      13.1032              0.0000     0.5832 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5832 f
  fifo_1__mem_fifo/data_o[108] (net)                   13.1032              0.0000     0.5832 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5832 f
  fifo_lo[148] (net)                                   13.1032              0.0000     0.5832 f
  U1959/IN2 (AND2X1)                                              0.0542   -0.0008 &   0.5824 f
  U1959/Q (AND2X1)                                                0.2386    0.1657 @   0.7480 f
  io_cmd_o[108] (net)                           4      69.9394              0.0000     0.7480 f
  U1960/INP (NBUFFX2)                                             0.2386   -0.0237 @   0.7243 f
  U1960/Z (NBUFFX2)                                               0.0391    0.0779     0.8023 f
  mem_cmd_o[108] (net)                          1       8.3540              0.0000     0.8023 f
  mem_cmd_o[108] (out)                                            0.0391   -0.0010 &   0.8013 f
  data arrival time                                                                    0.8013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9013


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.1603    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0484    0.2137     0.5796 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      10.5083              0.0000     0.5796 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[97] (net)                    10.5083              0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5796 f
  fifo_lo[137] (net)                                   10.5083              0.0000     0.5796 f
  U1937/IN2 (AND2X1)                                              0.0484    0.0002 &   0.5798 f
  U1937/Q (AND2X1)                                                0.2241    0.1577 @   0.7376 f
  io_cmd_o[97] (net)                            4      65.5081              0.0000     0.7376 f
  U1938/INP (NBUFFX2)                                             0.2241   -0.0071 @   0.7305 f
  U1938/Z (NBUFFX2)                                               0.0388    0.0770     0.8074 f
  mem_cmd_o[97] (net)                           1       8.6715              0.0000     0.8074 f
  mem_cmd_o[97] (out)                                             0.0388   -0.0060 &   0.8014 f
  data arrival time                                                                    0.8014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9014


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.2303    0.0000     0.4007 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0419    0.2153     0.6160 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2       7.7113              0.0000     0.6160 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6160 f
  fifo_1__mem_fifo/data_o[107] (net)                    7.7113              0.0000     0.6160 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.6160 f
  fifo_lo[147] (net)                                    7.7113              0.0000     0.6160 f
  U1957/IN2 (AND2X1)                                              0.0419   -0.0011 &   0.6149 f
  U1957/Q (AND2X1)                                                0.2928    0.1856 @   0.8004 f
  io_cmd_o[107] (net)                           4      85.8178              0.0000     0.8004 f
  io_cmd_o[107] (out)                                             0.2928    0.0011 @   0.8016 f
  data arrival time                                                                    0.8016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9016


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1471    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0524    0.1942     0.5127 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2       9.7687              0.0000     0.5127 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5127 r
  fifo_0__mem_fifo/data_o[34] (net)                     9.7687              0.0000     0.5127 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5127 r
  fifo_lo[32] (net)                                     9.7687              0.0000     0.5127 r
  U1824/IN1 (MUX21X1)                                             0.0524   -0.0015 &   0.5113 r
  U1824/Q (MUX21X1)                                               0.2956    0.1867 @   0.6980 r
  io_cmd_o[34] (net)                            4      88.0682              0.0000     0.6980 r
  U1825/INP (NBUFFX2)                                             0.2956   -0.0070 @   0.6910 r
  U1825/Z (NBUFFX2)                                               0.0710    0.1128 @   0.8038 r
  mem_cmd_o[34] (net)                           1      25.4445              0.0000     0.8038 r
  mem_cmd_o[34] (out)                                             0.0711   -0.0022 @   0.8016 r
  data arrival time                                                                    0.8016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9016


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3656     0.3656
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.1608    0.0000     0.3656 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0414    0.2090     0.5746 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       7.4061              0.0000     0.5746 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5746 f
  fifo_1__mem_fifo/data_o[64] (net)                     7.4061              0.0000     0.5746 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5746 f
  fifo_lo[104] (net)                                    7.4061              0.0000     0.5746 f
  U1871/IN2 (AND2X1)                                              0.0414   -0.0006 &   0.5740 f
  U1871/Q (AND2X1)                                                0.2066    0.1483 @   0.7222 f
  io_cmd_o[64] (net)                            4      60.1619              0.0000     0.7222 f
  U1872/INP (NBUFFX2)                                             0.2066    0.0104 @   0.7326 f
  U1872/Z (NBUFFX2)                                               0.0358    0.0734     0.8060 f
  mem_cmd_o[64] (net)                           1       6.8790              0.0000     0.8060 f
  mem_cmd_o[64] (out)                                             0.0358   -0.0027 &   0.8034 f
  data arrival time                                                                    0.8034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9034


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1471    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0692    0.2262     0.5448 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      19.7601              0.0000     0.5448 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5448 f
  fifo_0__mem_fifo/data_o[37] (net)                    19.7601              0.0000     0.5448 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5448 f
  fifo_lo[35] (net)                                    19.7601              0.0000     0.5448 f
  U1830/IN1 (MUX21X1)                                             0.0692   -0.0010 &   0.5438 f
  U1830/Q (MUX21X1)                                               0.2933    0.2031 @   0.7469 f
  io_cmd_o[37] (net)                            5      89.6956              0.0000     0.7469 f
  U1831/INP (NBUFFX2)                                             0.2933   -0.0184 @   0.7285 f
  U1831/Z (NBUFFX2)                                               0.0342    0.0751     0.8036 f
  mem_cmd_o[37] (net)                           1       2.4964              0.0000     0.8036 f
  mem_cmd_o[37] (out)                                             0.0342    0.0000 &   0.8036 f
  data arrival time                                                                    0.8036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9036


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.1609    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0529    0.2169     0.5825 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2      12.5056              0.0000     0.5825 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5825 f
  fifo_1__mem_fifo/data_o[112] (net)                   12.5056              0.0000     0.5825 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5825 f
  fifo_lo[152] (net)                                   12.5056              0.0000     0.5825 f
  U1967/IN2 (AND2X1)                                              0.0529   -0.0011 &   0.5814 f
  U1967/Q (AND2X1)                                                0.2395    0.1662 @   0.7477 f
  io_cmd_o[112] (net)                           4      70.3478              0.0000     0.7477 f
  U1968/INP (NBUFFX2)                                             0.2395   -0.0165 @   0.7312 f
  U1968/Z (NBUFFX2)                                               0.0385    0.0775     0.8086 f
  mem_cmd_o[112] (net)                          1       7.8479              0.0000     0.8086 f
  mem_cmd_o[112] (out)                                            0.0385   -0.0049 &   0.8037 f
  data arrival time                                                                    0.8037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9037


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1673    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1242    0.2293 @   0.5991 r
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      34.9545              0.0000     0.5991 r
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5991 r
  fifo_1__mem_fifo/data_o[5] (net)                     34.9545              0.0000     0.5991 r
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.5991 r
  fifo_lo[52] (net)                                    34.9545              0.0000     0.5991 r
  U1766/IN2 (MUX21X1)                                             0.1243    0.0010 @   0.6001 r
  U1766/Q (MUX21X1)                                               0.3806    0.2361 @   0.8362 r
  io_cmd_o[5] (net)                             4     115.1496              0.0000     0.8362 r
  io_cmd_o[5] (out)                                               0.3806   -0.0321 @   0.8042 r
  data arrival time                                                                    0.8042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9042


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3686     0.3686
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1672    0.0000     0.3686 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0855    0.2381 @   0.6067 f
  fifo_1__mem_fifo/dff/data_o[54] (net)         2      27.4583              0.0000     0.6067 f
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6067 f
  fifo_1__mem_fifo/data_o[54] (net)                    27.4583              0.0000     0.6067 f
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.6067 f
  fifo_lo[97] (net)                                    27.4583              0.0000     0.6067 f
  U1856/IN2 (AND2X1)                                              0.0856    0.0012 @   0.6079 f
  U1856/Q (AND2X1)                                                0.1844    0.1472 @   0.7551 f
  io_cmd_o[54] (net)                            4      53.2522              0.0000     0.7551 f
  U1857/INP (NBUFFX2)                                             0.1844   -0.0130 @   0.7421 f
  U1857/Z (NBUFFX2)                                               0.0304    0.0677     0.8098 f
  mem_cmd_o[54] (net)                           1       3.4060              0.0000     0.8098 f
  mem_cmd_o[54] (out)                                             0.0304   -0.0053 &   0.8045 f
  data arrival time                                                                    0.8045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9045


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1673    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.1404    0.2353 @   0.6059 r
  fifo_1__mem_fifo/dff/data_o[16] (net)         2      39.9542              0.0000     0.6059 r
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6059 r
  fifo_1__mem_fifo/data_o[16] (net)                    39.9542              0.0000     0.6059 r
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.6059 r
  fifo_lo[63] (net)                                    39.9542              0.0000     0.6059 r
  U1788/IN2 (MUX21X1)                                             0.1408   -0.0022 @   0.6037 r
  U1788/Q (MUX21X1)                                               0.2882    0.2068 @   0.8105 r
  io_cmd_o[16] (net)                            4      86.2530              0.0000     0.8105 r
  io_cmd_o[16] (out)                                              0.2882   -0.0052 @   0.8053 r
  data arrival time                                                                    0.8053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9053


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2303    0.0000     0.4007 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0423    0.2156     0.6163 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2       7.9103              0.0000     0.6163 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6163 f
  fifo_1__mem_fifo/data_o[117] (net)                    7.9103              0.0000     0.6163 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.6163 f
  fifo_lo[157] (net)                                    7.9103              0.0000     0.6163 f
  U1977/IN2 (AND2X1)                                              0.0423    0.0002 &   0.6164 f
  U1977/Q (AND2X1)                                                0.1914    0.1430 @   0.7594 f
  io_cmd_o[117] (net)                           4      55.0529              0.0000     0.7594 f
  U1978/INP (NBUFFX2)                                             0.1914   -0.0134 @   0.7461 f
  U1978/Z (NBUFFX2)                                               0.0280    0.0660     0.8120 f
  mem_cmd_o[117] (net)                          1       1.2004              0.0000     0.8120 f
  mem_cmd_o[117] (out)                                            0.0280   -0.0059 &   0.8061 f
  data arrival time                                                                    0.8061

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9061


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.1603    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0497    0.2146     0.5805 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      11.0793              0.0000     0.5805 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5805 f
  fifo_1__mem_fifo/data_o[121] (net)                   11.0793              0.0000     0.5805 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5805 f
  fifo_lo[161] (net)                                   11.0793              0.0000     0.5805 f
  U1985/IN2 (AND2X1)                                              0.0497   -0.0020 &   0.5784 f
  U1985/Q (AND2X1)                                                0.2347    0.1626 @   0.7411 f
  io_cmd_o[121] (net)                           4      68.6908              0.0000     0.7411 f
  U1986/INP (NBUFFX2)                                             0.2347   -0.0080 @   0.7331 f
  U1986/Z (NBUFFX2)                                               0.0394    0.0780     0.8112 f
  mem_cmd_o[121] (net)                          1       8.7759              0.0000     0.8112 f
  mem_cmd_o[121] (out)                                            0.0394   -0.0047 &   0.8064 f
  data arrival time                                                                    0.8064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9064


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1470    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0773    0.2312     0.5497 f
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      23.3421              0.0000     0.5497 f
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5497 f
  fifo_0__mem_fifo/data_o[53] (net)                    23.3421              0.0000     0.5497 f
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.5497 f
  fifo_lo[47] (net)                                    23.3421              0.0000     0.5497 f
  U1854/IN1 (MUX21X1)                                             0.0773   -0.0019 &   0.5478 f
  U1854/Q (MUX21X1)                                               0.1121    0.1239     0.6718 f
  n2645 (net)                                   1      30.4032              0.0000     0.6718 f
  icc_place1910/INP (NBUFFX2)                                     0.1121   -0.0111 &   0.6607 f
  icc_place1910/Z (NBUFFX2)                                       0.2400    0.1458 @   0.8065 f
  mem_cmd_o[53] (net)                           4     140.9328              0.0000     0.8065 f
  mem_cmd_o[53] (out)                                             0.2400    0.0005 @   0.8070 f
  data arrival time                                                                    0.8070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9070


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1603    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0531    0.1957     0.5616 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2      10.0445              0.0000     0.5616 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[103] (net)                   10.0445              0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5616 r
  fifo_lo[143] (net)                                   10.0445              0.0000     0.5616 r
  U1949/IN2 (AND2X1)                                              0.0531    0.0002 &   0.5618 r
  U1949/Q (AND2X1)                                                0.2294    0.1447 @   0.7065 r
  io_cmd_o[103] (net)                           4      68.4427              0.0000     0.7065 r
  U1950/INP (NBUFFX2)                                             0.2294    0.0129 @   0.7194 r
  U1950/Z (NBUFFX2)                                               0.0444    0.0899     0.8093 r
  mem_cmd_o[103] (net)                          1       9.2014              0.0000     0.8093 r
  mem_cmd_o[103] (out)                                            0.0444   -0.0020 &   0.8073 r
  data arrival time                                                                    0.8073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9073


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_26_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_26_/Q (DFFX1)                   0.0632    0.2224     0.5408 f
  fifo_0__mem_fifo/dff/data_o[26] (net)         2      17.0878              0.0000     0.5408 f
  fifo_0__mem_fifo/dff/data_o[26] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5408 f
  fifo_0__mem_fifo/data_o[26] (net)                    17.0878              0.0000     0.5408 f
  fifo_0__mem_fifo/data_o[26] (bsg_one_fifo_width_p570_2)                   0.0000     0.5408 f
  fifo_lo[24] (net)                                    17.0878              0.0000     0.5408 f
  U1808/IN1 (MUX21X1)                                             0.0632   -0.0008 &   0.5400 f
  U1808/Q (MUX21X1)                                               0.2452    0.1832 @   0.7232 f
  io_cmd_o[26] (net)                            5      74.6118              0.0000     0.7232 f
  U1809/INP (NBUFFX2)                                             0.2452    0.0031 @   0.7264 f
  U1809/Z (NBUFFX2)                                               0.0444    0.0829     0.8093 f
  mem_cmd_o[26] (net)                           1      12.3698              0.0000     0.8093 f
  mem_cmd_o[26] (out)                                             0.0444   -0.0017 &   0.8076 f
  data arrival time                                                                    0.8076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9076


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3689     0.3689
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1672    0.0000     0.3689 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.1104    0.2494 @   0.6183 f
  fifo_1__mem_fifo/dff/data_o[13] (net)         2      36.2799              0.0000     0.6183 f
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6183 f
  fifo_1__mem_fifo/data_o[13] (net)                    36.2799              0.0000     0.6183 f
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.6183 f
  fifo_lo[60] (net)                                    36.2799              0.0000     0.6183 f
  U1782/IN2 (MUX21X1)                                             0.1104    0.0023 @   0.6206 f
  U1782/Q (MUX21X1)                                               0.2692    0.2026 @   0.8232 f
  io_cmd_o[13] (net)                            4      82.2308              0.0000     0.8232 f
  io_cmd_o[13] (out)                                              0.2692   -0.0154 @   0.8078 f
  data arrival time                                                                    0.8078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9078


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2302    0.0000     0.4008 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0530    0.2228     0.6236 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      12.6188              0.0000     0.6236 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6236 f
  fifo_1__mem_fifo/data_o[120] (net)                   12.6188              0.0000     0.6236 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.6236 f
  fifo_lo[160] (net)                                   12.6188              0.0000     0.6236 f
  U1983/IN2 (AND2X1)                                              0.0530    0.0003 &   0.6239 f
  U1983/Q (AND2X1)                                                0.2062    0.1518 @   0.7758 f
  io_cmd_o[120] (net)                           4      60.3346              0.0000     0.7758 f
  U1984/INP (NBUFFX2)                                             0.2062   -0.0261 @   0.7497 f
  U1984/Z (NBUFFX2)                                               0.0295    0.0679     0.8176 f
  mem_cmd_o[120] (net)                          1       1.8329              0.0000     0.8176 f
  mem_cmd_o[120] (out)                                            0.0295   -0.0093 &   0.8083 f
  data arrival time                                                                    0.8083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9083


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1471    0.0000     0.3185 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0454    0.2105     0.5291 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2       9.1429              0.0000     0.5291 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5291 f
  fifo_0__mem_fifo/data_o[34] (net)                     9.1429              0.0000     0.5291 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5291 f
  fifo_lo[32] (net)                                     9.1429              0.0000     0.5291 f
  U1824/IN1 (MUX21X1)                                             0.0454   -0.0010 &   0.5280 f
  U1824/Q (MUX21X1)                                               0.2873    0.1949 @   0.7229 f
  io_cmd_o[34] (net)                            4      87.3225              0.0000     0.7229 f
  U1825/INP (NBUFFX2)                                             0.2873   -0.0076 @   0.7154 f
  U1825/Z (NBUFFX2)                                               0.0651    0.0971 @   0.8124 f
  mem_cmd_o[34] (net)                           1      25.4445              0.0000     0.8124 f
  mem_cmd_o[34] (out)                                             0.0652   -0.0026 @   0.8098 f
  data arrival time                                                                    0.8098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9098


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3305     0.3305
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1692    0.0000     0.3305 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0656    0.2258     0.5563 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      18.1762              0.0000     0.5563 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5563 f
  fifo_0__mem_fifo/data_o[24] (net)                    18.1762              0.0000     0.5563 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5563 f
  fifo_lo[22] (net)                                    18.1762              0.0000     0.5563 f
  U1804/IN1 (MUX21X1)                                             0.0656   -0.0107 &   0.5455 f
  U1804/Q (MUX21X1)                                               0.3679    0.2322 @   0.7777 f
  io_cmd_o[24] (net)                            5     113.2871              0.0000     0.7777 f
  io_cmd_o[24] (out)                                              0.3679    0.0323 @   0.8100 f
  data arrival time                                                                    0.8100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9100


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1469    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0664    0.2244     0.5427 f
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      18.5021              0.0000     0.5427 f
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5427 f
  fifo_0__mem_fifo/data_o[51] (net)                    18.5021              0.0000     0.5427 f
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.5427 f
  fifo_lo[45] (net)                                    18.5021              0.0000     0.5427 f
  U1850/IN1 (MUX21X1)                                             0.0664   -0.0075 &   0.5353 f
  U1850/Q (MUX21X1)                                               0.2914    0.2008 @   0.7360 f
  io_cmd_o[51] (net)                            4      88.7447              0.0000     0.7360 f
  U1851/INP (NBUFFX2)                                             0.2914   -0.0143 @   0.7218 f
  U1851/Z (NBUFFX2)                                               0.0502    0.0893     0.8111 f
  mem_cmd_o[51] (net)                           1      15.5068              0.0000     0.8111 f
  mem_cmd_o[51] (out)                                             0.0502   -0.0009 &   0.8102 f
  data arrival time                                                                    0.8102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9102


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1673    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.1127    0.2265 @   0.5965 r
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      32.6700              0.0000     0.5965 r
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[25] (net)                    32.6700              0.0000     0.5965 r
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.5965 r
  fifo_lo[72] (net)                                    32.6700              0.0000     0.5965 r
  U1806/IN2 (MUX21X1)                                             0.1128   -0.0308 @   0.5657 r
  U1806/Q (MUX21X1)                                               0.2595    0.1928 @   0.7585 r
  io_cmd_o[25] (net)                            6      78.2393              0.0000     0.7585 r
  U1807/INP (NBUFFX2)                                             0.2595   -0.0348 @   0.7238 r
  U1807/Z (NBUFFX2)                                               0.0409    0.0898     0.8135 r
  mem_cmd_o[25] (net)                           1       5.1067              0.0000     0.8135 r
  mem_cmd_o[25] (out)                                             0.0409   -0.0027 &   0.8108 r
  data arrival time                                                                    0.8108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9108


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1673    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.1005    0.2209 @   0.5909 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2      28.2567              0.0000     0.5909 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5909 r
  fifo_1__mem_fifo/data_o[33] (net)                    28.2567              0.0000     0.5909 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.5909 r
  fifo_lo[80] (net)                                    28.2567              0.0000     0.5909 r
  U1822/IN2 (MUX21X1)                                             0.1006   -0.0154 @   0.5755 r
  U1822/Q (MUX21X1)                                               0.4063    0.2358 @   0.8113 r
  io_cmd_o[33] (net)                            4     121.6277              0.0000     0.8113 r
  io_cmd_o[33] (out)                                              0.4063   -0.0005 @   0.8109 r
  data arrival time                                                                    0.8109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9109


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0370    0.2054     0.5712 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       5.5232              0.0000     0.5712 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5712 f
  fifo_1__mem_fifo/data_o[82] (net)                     5.5232              0.0000     0.5712 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5712 f
  fifo_lo[122] (net)                                    5.5232              0.0000     0.5712 f
  U1907/IN2 (AND2X1)                                              0.0370    0.0000 &   0.5712 f
  U1907/Q (AND2X1)                                                0.1806    0.1353 @   0.7065 f
  io_cmd_o[82] (net)                            4      52.1432              0.0000     0.7065 f
  U1908/INP (NBUFFX2)                                             0.1806    0.0086 @   0.7151 f
  U1908/Z (NBUFFX2)                                               0.0695    0.0925 @   0.8075 f
  mem_cmd_o[82] (net)                           1      31.2302              0.0000     0.8075 f
  mem_cmd_o[82] (out)                                             0.0699    0.0036 @   0.8111 f
  data arrival time                                                                    0.8111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9111


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4009     0.4009
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2303    0.0000     0.4009 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0448    0.2173     0.6182 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2       9.0051              0.0000     0.6182 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6182 f
  fifo_1__mem_fifo/data_o[100] (net)                    9.0051              0.0000     0.6182 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.6182 f
  fifo_lo[140] (net)                                    9.0051              0.0000     0.6182 f
  U1943/IN2 (AND2X1)                                              0.0448   -0.0033 &   0.6149 f
  U1943/Q (AND2X1)                                                0.1603    0.1285 @   0.7433 f
  io_cmd_o[100] (net)                           4      45.4462              0.0000     0.7433 f
  U1944/INP (NBUFFX2)                                             0.1603   -0.0140 @   0.7294 f
  U1944/Z (NBUFFX2)                                               0.0483    0.0812 @   0.8106 f
  mem_cmd_o[100] (net)                          1      19.2332              0.0000     0.8106 f
  mem_cmd_o[100] (out)                                            0.0483    0.0008 @   0.8114 f
  data arrival time                                                                    0.8114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9114


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1673    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.1109    0.2257 @   0.5956 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      32.0201              0.0000     0.5956 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5956 r
  fifo_1__mem_fifo/data_o[32] (net)                    32.0201              0.0000     0.5956 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.5956 r
  fifo_lo[79] (net)                                    32.0201              0.0000     0.5956 r
  U1820/IN2 (MUX21X1)                                             0.1109   -0.0253 @   0.5703 r
  U1820/Q (MUX21X1)                                               0.2372    0.1827 @   0.7530 r
  io_cmd_o[32] (net)                            4      70.5432              0.0000     0.7530 r
  U1821/INP (NBUFFX2)                                             0.2372   -0.0256 @   0.7274 r
  U1821/Z (NBUFFX2)                                               0.0484    0.0941     0.8214 r
  mem_cmd_o[32] (net)                           1      12.0008              0.0000     0.8214 r
  mem_cmd_o[32] (out)                                             0.0484   -0.0100 &   0.8115 r
  data arrival time                                                                    0.8115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9115


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0452    0.2175     0.6175 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       9.1758              0.0000     0.6175 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6175 f
  fifo_1__mem_fifo/data_o[60] (net)                     9.1758              0.0000     0.6175 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.6175 f
  fifo_lo[100] (net)                                    9.1758              0.0000     0.6175 f
  U1863/IN2 (AND2X1)                                              0.0452   -0.0039 &   0.6136 f
  U1863/Q (AND2X1)                                                0.3243    0.2029 @   0.8165 f
  io_cmd_o[60] (net)                            4      96.1494              0.0000     0.8165 f
  io_cmd_o[60] (out)                                              0.3243   -0.0048 @   0.8118 f
  data arrival time                                                                    0.8118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9118


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1471    0.0000     0.3186 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0436    0.2093     0.5280 f
  fifo_0__mem_fifo/dff/data_o[6] (net)          2       8.3482              0.0000     0.5280 f
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5280 f
  fifo_0__mem_fifo/data_o[6] (net)                      8.3482              0.0000     0.5280 f
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.5280 f
  fifo_lo[4] (net)                                      8.3482              0.0000     0.5280 f
  U1768/IN1 (MUX21X1)                                             0.0436    0.0001 &   0.5281 f
  U1768/Q (MUX21X1)                                               0.4155    0.2449 @   0.7730 f
  io_cmd_o[6] (net)                             4     127.5799              0.0000     0.7730 f
  io_cmd_o[6] (out)                                               0.4155    0.0397 @   0.8127 f
  data arrival time                                                                    0.8127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9127


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1672    0.0000     0.3688 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1090    0.2488 @   0.6176 f
  fifo_1__mem_fifo/dff/data_o[51] (net)         2      35.7643              0.0000     0.6176 f
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6176 f
  fifo_1__mem_fifo/data_o[51] (net)                    35.7643              0.0000     0.6176 f
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.6176 f
  fifo_lo[94] (net)                                    35.7643              0.0000     0.6176 f
  U1850/IN2 (MUX21X1)                                             0.1090    0.0012 @   0.6188 f
  U1850/Q (MUX21X1)                                               0.2914    0.2095 @   0.8284 f
  io_cmd_o[51] (net)                            4      88.7447              0.0000     0.8284 f
  io_cmd_o[51] (out)                                              0.2914   -0.0152 @   0.8132 f
  data arrival time                                                                    0.8132

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9132


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  fifo_1__mem_fifo/dff/data_r_reg_18_/CLK (DFFX1)                 0.1673    0.0000     0.3696 r
  fifo_1__mem_fifo/dff/data_r_reg_18_/Q (DFFX1)                   0.1165    0.2529 @   0.6226 f
  fifo_1__mem_fifo/dff/data_o[18] (net)         2      38.9430              0.0000     0.6226 f
  fifo_1__mem_fifo/dff/data_o[18] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6226 f
  fifo_1__mem_fifo/data_o[18] (net)                    38.9430              0.0000     0.6226 f
  fifo_1__mem_fifo/data_o[18] (bsg_one_fifo_width_p570_3)                   0.0000     0.6226 f
  fifo_lo[65] (net)                                    38.9430              0.0000     0.6226 f
  U1792/IN2 (MUX21X1)                                             0.1165    0.0018 @   0.6244 f
  U1792/Q (MUX21X1)                                               0.2082    0.1771 @   0.8015 f
  io_cmd_o[18] (net)                            4      62.5053              0.0000     0.8015 f
  io_cmd_o[18] (out)                                              0.2082    0.0119 @   0.8134 f
  data arrival time                                                                    0.8134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9134


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.1609    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0495    0.2146     0.5802 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      11.0117              0.0000     0.5802 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5802 f
  fifo_1__mem_fifo/data_o[109] (net)                   11.0117              0.0000     0.5802 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5802 f
  fifo_lo[149] (net)                                   11.0117              0.0000     0.5802 f
  U1961/IN2 (AND2X1)                                              0.0495    0.0003 &   0.5805 f
  U1961/Q (AND2X1)                                                0.0376    0.0649     0.6454 f
  n2643 (net)                                   1       5.9505              0.0000     0.6454 f
  icc_place1912/INP (NBUFFX2)                                     0.0376    0.0001 &   0.6455 f
  icc_place1912/Z (NBUFFX2)                                       0.2916    0.1362 @   0.7818 f
  mem_cmd_o[109] (net)                          4     169.8033              0.0000     0.7818 f
  mem_cmd_o[109] (out)                                            0.2916    0.0317 @   0.8135 f
  data arrival time                                                                    0.8135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9135


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2303    0.0000     0.4007 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0472    0.2189     0.6195 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2      10.0448              0.0000     0.6195 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6195 f
  fifo_1__mem_fifo/data_o[104] (net)                   10.0448              0.0000     0.6195 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.6195 f
  fifo_lo[144] (net)                                   10.0448              0.0000     0.6195 f
  U1951/IN2 (AND2X1)                                              0.0472   -0.0037 &   0.6159 f
  U1951/Q (AND2X1)                                                0.2134    0.1533 @   0.7692 f
  io_cmd_o[104] (net)                           4      62.4198              0.0000     0.7692 f
  U1952/INP (NBUFFX2)                                             0.2134   -0.0279 @   0.7412 f
  U1952/Z (NBUFFX2)                                               0.0349    0.0730     0.8143 f
  mem_cmd_o[104] (net)                          1       5.9192              0.0000     0.8143 f
  mem_cmd_o[104] (out)                                            0.0349   -0.0007 &   0.8135 f
  data arrival time                                                                    0.8135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9135


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0577    0.2039     0.6039 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2      11.8309              0.0000     0.6039 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6039 r
  fifo_1__mem_fifo/data_o[99] (net)                    11.8309              0.0000     0.6039 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.6039 r
  fifo_lo[139] (net)                                   11.8309              0.0000     0.6039 r
  U1941/IN2 (AND2X1)                                              0.0577   -0.0047 &   0.5992 r
  U1941/Q (AND2X1)                                                0.2863    0.1678 @   0.7670 r
  io_cmd_o[99] (net)                            4      86.8040              0.0000     0.7670 r
  U1942/INP (NBUFFX2)                                             0.2863   -0.0394 @   0.7276 r
  U1942/Z (NBUFFX2)                                               0.0460    0.0961     0.8237 r
  mem_cmd_o[99] (net)                           1       8.1381              0.0000     0.8237 r
  mem_cmd_o[99] (out)                                             0.0460   -0.0090 &   0.8146 r
  data arrival time                                                                    0.8146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9146


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0589    0.1989     0.5647 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      12.2358              0.0000     0.5647 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5647 r
  fifo_1__mem_fifo/data_o[96] (net)                    12.2358              0.0000     0.5647 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5647 r
  fifo_lo[136] (net)                                   12.2358              0.0000     0.5647 r
  U1935/IN2 (AND2X1)                                              0.0589    0.0004 &   0.5651 r
  U1935/Q (AND2X1)                                                0.0514    0.0700     0.6351 r
  n2644 (net)                                   1       9.8708              0.0000     0.6351 r
  icc_place1911/INP (NBUFFX2)                                     0.0514    0.0004 &   0.6354 r
  icc_place1911/Z (NBUFFX2)                                       0.2650    0.1307 @   0.7661 r
  mem_cmd_o[96] (net)                           4     149.5994              0.0000     0.7661 r
  icc_place1981/INP (NBUFFX2)                                     0.2650   -0.0372 @   0.7289 r
  icc_place1981/Z (NBUFFX2)                                       0.0365    0.0864     0.8152 r
  io_cmd_o[96] (net)                            1       1.4154              0.0000     0.8152 r
  io_cmd_o[96] (out)                                              0.0365    0.0000 &   0.8152 r
  data arrival time                                                                    0.8152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9152


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1672    0.0000     0.3685 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1193    0.2276 @   0.5961 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      33.5149              0.0000     0.5961 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5961 r
  fifo_1__mem_fifo/data_o[15] (net)                    33.5149              0.0000     0.5961 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.5961 r
  fifo_lo[62] (net)                                    33.5149              0.0000     0.5961 r
  U1786/IN2 (MUX21X1)                                             0.1194    0.0014 @   0.5975 r
  U1786/Q (MUX21X1)                                               0.2297    0.1822 @   0.7796 r
  io_cmd_o[15] (net)                            4      68.3898              0.0000     0.7796 r
  U1787/INP (NBUFFX2)                                             0.2297   -0.0471 @   0.7326 r
  U1787/Z (NBUFFX2)                                               0.0360    0.0830     0.8155 r
  mem_cmd_o[15] (net)                           1       2.7293              0.0000     0.8155 r
  mem_cmd_o[15] (out)                                             0.0360    0.0000 &   0.8155 r
  data arrival time                                                                    0.8155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9155


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2303    0.0000     0.4014 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0451    0.2175     0.6189 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       9.1406              0.0000     0.6189 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6189 f
  fifo_1__mem_fifo/data_o[75] (net)                     9.1406              0.0000     0.6189 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.6189 f
  fifo_lo[115] (net)                                    9.1406              0.0000     0.6189 f
  U1893/IN2 (AND2X1)                                              0.0451    0.0002 &   0.6191 f
  U1893/Q (AND2X1)                                                0.2220    0.1608 @   0.7799 f
  io_cmd_o[75] (net)                            4      65.5737              0.0000     0.7799 f
  U1894/INP (NBUFFX2)                                             0.2220   -0.0376 @   0.7423 f
  U1894/Z (NBUFFX2)                                               0.0512    0.0871 @   0.8294 f
  mem_cmd_o[75] (net)                           1      19.3358              0.0000     0.8294 f
  mem_cmd_o[75] (out)                                             0.0513   -0.0137 @   0.8157 f
  data arrival time                                                                    0.8157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9157


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1470    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0431    0.2090     0.5273 f
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       8.1532              0.0000     0.5273 f
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5273 f
  fifo_0__mem_fifo/data_o[28] (net)                     8.1532              0.0000     0.5273 f
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5273 f
  fifo_lo[26] (net)                                     8.1532              0.0000     0.5273 f
  U1812/IN1 (MUX21X1)                                             0.0431   -0.0011 &   0.5262 f
  U1812/Q (MUX21X1)                                               0.1926    0.1572 @   0.6834 f
  n4553 (net)                                   1      56.9555              0.0000     0.6834 f
  icc_place1908/INP (NBUFFX2)                                     0.1926   -0.0448 @   0.6387 f
  icc_place1908/Z (NBUFFX2)                                       0.2390    0.1553 @   0.7940 f
  mem_cmd_o[28] (net)                           4     138.0239              0.0000     0.7940 f
  mem_cmd_o[28] (out)                                             0.2390    0.0224 @   0.8164 f
  data arrival time                                                                    0.8164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9164


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1672    0.0000     0.3688 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1203    0.2275 @   0.5963 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      33.5855              0.0000     0.5963 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5963 r
  fifo_1__mem_fifo/data_o[45] (net)                    33.5855              0.0000     0.5963 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5963 r
  fifo_lo[92] (net)                                    33.5855              0.0000     0.5963 r
  U1846/IN2 (MUX21X1)                                             0.1205   -0.0343 @   0.5620 r
  U1846/Q (MUX21X1)                                               0.2271    0.1815 @   0.7435 r
  io_cmd_o[45] (net)                            4      67.5699              0.0000     0.7435 r
  U1847/INP (NBUFFX2)                                             0.2271   -0.0096 @   0.7339 r
  U1847/Z (NBUFFX2)                                               0.0420    0.0876     0.8215 r
  mem_cmd_o[45] (net)                           1       7.4513              0.0000     0.8215 r
  mem_cmd_o[45] (out)                                             0.0420   -0.0049 &   0.8167 r
  data arrival time                                                                    0.8167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9167


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.1300    0.2314 @   0.6013 r
  fifo_1__mem_fifo/dff/data_o[38] (net)         2      36.6968              0.0000     0.6013 r
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6013 r
  fifo_1__mem_fifo/data_o[38] (net)                    36.6968              0.0000     0.6013 r
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.6013 r
  fifo_lo[85] (net)                                    36.6968              0.0000     0.6013 r
  U1832/IN2 (MUX21X1)                                             0.1302    0.0025 @   0.6038 r
  U1832/Q (MUX21X1)                                               0.3875    0.2402 @   0.8440 r
  io_cmd_o[38] (net)                            5     117.4100              0.0000     0.8440 r
  io_cmd_o[38] (out)                                              0.3875   -0.0268 @   0.8172 r
  data arrival time                                                                    0.8172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9172


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0547    0.2023     0.6022 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      10.6997              0.0000     0.6022 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6022 r
  fifo_1__mem_fifo/data_o[114] (net)                   10.6997              0.0000     0.6022 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.6022 r
  fifo_lo[154] (net)                                   10.6997              0.0000     0.6022 r
  U1971/IN2 (AND2X1)                                              0.0547   -0.0027 &   0.5996 r
  U1971/Q (AND2X1)                                                0.2653    0.1630 @   0.7625 r
  io_cmd_o[114] (net)                           4      81.5617              0.0000     0.7625 r
  U1972/INP (NBUFFX2)                                             0.2653   -0.0360 @   0.7265 r
  U1972/Z (NBUFFX2)                                               0.0467    0.0952     0.8217 r
  mem_cmd_o[114] (net)                          1       9.4820              0.0000     0.8217 r
  mem_cmd_o[114] (out)                                            0.0467   -0.0044 &   0.8174 r
  data arrival time                                                                    0.8174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9174


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1673    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0962    0.2441 @   0.6141 f
  fifo_1__mem_fifo/dff/data_o[25] (net)         2      32.0814              0.0000     0.6141 f
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6141 f
  fifo_1__mem_fifo/data_o[25] (net)                    32.0814              0.0000     0.6141 f
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.6141 f
  fifo_lo[72] (net)                                    32.0814              0.0000     0.6141 f
  U1806/IN2 (MUX21X1)                                             0.0963   -0.0278 @   0.5863 f
  U1806/Q (MUX21X1)                                               0.2501    0.1942 @   0.7805 f
  io_cmd_o[25] (net)                            6      76.9660              0.0000     0.7805 f
  U1807/INP (NBUFFX2)                                             0.2501   -0.0353 @   0.7452 f
  U1807/Z (NBUFFX2)                                               0.0356    0.0754     0.8206 f
  mem_cmd_o[25] (net)                           1       5.1067              0.0000     0.8206 f
  mem_cmd_o[25] (out)                                             0.0356   -0.0024 &   0.8182 f
  data arrival time                                                                    0.8182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9182


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.1672    0.0000     0.3687 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0855    0.2381 @   0.6068 f
  fifo_1__mem_fifo/dff/data_o[0] (net)          2      27.4501              0.0000     0.6068 f
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6068 f
  fifo_1__mem_fifo/data_o[0] (net)                     27.4501              0.0000     0.6068 f
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.6068 f
  fifo_lo[48] (net)                                    27.4501              0.0000     0.6068 f
  U5077/IN2 (AND2X1)                                              0.0856    0.0012 @   0.6080 f
  U5077/Q (AND2X1)                                                0.3548    0.2163 @   0.8243 f
  io_cmd_o[0] (net)                             4     102.9266              0.0000     0.8243 f
  io_cmd_o[0] (out)                                               0.3548   -0.0055 @   0.8188 f
  data arrival time                                                                    0.8188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9188


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3685     0.3685
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1672    0.0000     0.3685 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.1025    0.2452 @   0.6137 f
  fifo_1__mem_fifo/dff/data_o[15] (net)         2      32.9263              0.0000     0.6137 f
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6137 f
  fifo_1__mem_fifo/data_o[15] (net)                    32.9263              0.0000     0.6137 f
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.6137 f
  fifo_lo[62] (net)                                    32.9263              0.0000     0.6137 f
  U1786/IN2 (MUX21X1)                                             0.1026    0.0015 @   0.6152 f
  U1786/Q (MUX21X1)                                               0.2234    0.1820 @   0.7973 f
  io_cmd_o[15] (net)                            4      67.6441              0.0000     0.7973 f
  U1787/INP (NBUFFX2)                                             0.2234   -0.0480 @   0.7493 f
  U1787/Z (NBUFFX2)                                               0.0314    0.0704     0.8197 f
  mem_cmd_o[15] (net)                           1       2.7293              0.0000     0.8197 f
  mem_cmd_o[15] (out)                                             0.0314    0.0000 &   0.8198 f
  data arrival time                                                                    0.8198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9198


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2303    0.0000     0.4006 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0440    0.2168     0.6174 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2       8.6676              0.0000     0.6174 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6174 f
  fifo_1__mem_fifo/data_o[105] (net)                    8.6676              0.0000     0.6174 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.6174 f
  fifo_lo[145] (net)                                    8.6676              0.0000     0.6174 f
  U1953/IN2 (AND2X1)                                              0.0440    0.0001 &   0.6176 f
  U1953/Q (AND2X1)                                                0.1690    0.1324 @   0.7500 f
  io_cmd_o[105] (net)                           4      48.0994              0.0000     0.7500 f
  U1954/INP (NBUFFX2)                                             0.1690    0.0049 @   0.7549 f
  U1954/Z (NBUFFX2)                                               0.0280    0.0649     0.8198 f
  mem_cmd_o[105] (net)                          1       2.0601              0.0000     0.8198 f
  mem_cmd_o[105] (out)                                            0.0280    0.0000 &   0.8198 f
  data arrival time                                                                    0.8198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9198


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1673    0.0000     0.3700 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0947    0.2432 @   0.6132 f
  fifo_1__mem_fifo/dff/data_o[32] (net)         2      31.4315              0.0000     0.6132 f
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[32] (net)                    31.4315              0.0000     0.6132 f
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.6132 f
  fifo_lo[79] (net)                                    31.4315              0.0000     0.6132 f
  U1820/IN2 (MUX21X1)                                             0.0948   -0.0218 @   0.5914 f
  U1820/Q (MUX21X1)                                               0.2305    0.1836 @   0.7750 f
  io_cmd_o[32] (net)                            4      69.7975              0.0000     0.7750 f
  U1821/INP (NBUFFX2)                                             0.2305   -0.0265 @   0.7484 f
  U1821/Z (NBUFFX2)                                               0.0433    0.0812     0.8296 f
  mem_cmd_o[32] (net)                           1      12.0008              0.0000     0.8296 f
  mem_cmd_o[32] (out)                                             0.0433   -0.0089 &   0.8207 f
  data arrival time                                                                    0.8207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9207


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1090    0.2248 @   0.5947 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2      31.3468              0.0000     0.5947 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5947 r
  fifo_1__mem_fifo/data_o[17] (net)                    31.3468              0.0000     0.5947 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.5947 r
  fifo_lo[64] (net)                                    31.3468              0.0000     0.5947 r
  U1790/IN2 (MUX21X1)                                             0.1091   -0.0101 @   0.5846 r
  U1790/Q (MUX21X1)                                               0.4048    0.2380 @   0.8226 r
  io_cmd_o[17] (net)                            4     121.4065              0.0000     0.8226 r
  io_cmd_o[17] (out)                                              0.4048   -0.0018 @   0.8208 r
  data arrival time                                                                    0.8208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9208


  Startpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1468    0.0000     0.3183 r
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.0400    0.1866     0.5049 r
  fifo_0__mem_fifo/dff_full/data_o[0] (net)     2       5.1378              0.0000     0.5049 r
  fifo_0__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_11)           0.0000     0.5049 r
  fifo_0__mem_fifo/v_o (net)                            5.1378              0.0000     0.5049 r
  fifo_0__mem_fifo/v_o (bsg_one_fifo_width_p570_2)                          0.0000     0.5049 r
  fifo_v_lo[0] (net)                                    5.1378              0.0000     0.5049 r
  mem_arbiter/reqs_i[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     0.5049 r
  mem_arbiter/reqs_i[0] (net)                           5.1378              0.0000     0.5049 r
  mem_arbiter/enc/i[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   0.5049 r
  mem_arbiter/enc/i[0] (net)                            5.1378              0.0000     0.5049 r
  mem_arbiter/enc/genblk1_scan/i[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   0.5049 r
  mem_arbiter/enc/genblk1_scan/i[0] (net)               5.1378              0.0000     0.5049 r
  mem_arbiter/enc/genblk1_scan/U3/IN1 (OR2X1)                     0.0400    0.0000 &   0.5049 r
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0256    0.0483     0.5532 r
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1       2.2449              0.0000     0.5532 r
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   0.5532 r
  mem_arbiter/enc/scan_lo_0_ (net)                      2.2449              0.0000     0.5532 r
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0256    0.0000 &   0.5532 r
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.0256    0.0202     0.5734 f
  mem_arbiter/enc/n1 (net)                      1       2.4072              0.0000     0.5734 f
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.0256    0.0000 &   0.5734 f
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.0510    0.0281     0.6015 r
  mem_arbiter/enc/o[0] (net)                    1       2.7153              0.0000     0.6015 r
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   0.6015 r
  mem_arbiter/grants_unmasked_lo[0] (net)               2.7153              0.0000     0.6015 r
  mem_arbiter/U2/IN2 (AND2X1)                                     0.0510   -0.0011 &   0.6004 r
  mem_arbiter/U2/Q (AND2X1)                                       0.0421    0.0636     0.6640 r
  mem_arbiter/grants_o[0] (net)                 2       6.6113              0.0000     0.6640 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     0.6640 r
  fifo_yumi_li[0] (net)                                 6.6113              0.0000     0.6640 r
  U1993/IN2 (NOR2X0)                                              0.0421    0.0000 &   0.6640 r
  U1993/QN (NOR2X0)                                               0.3462    0.2018     0.8658 f
  n237 (net)                                    2      55.6280              0.0000     0.8658 f
  U3123/IN2 (NOR2X0)                                              0.3462   -0.1014 &   0.7644 f
  U3123/QN (NOR2X0)                                               0.0968    0.0565     0.8209 r
  mem_cmd_v_o (net)                             1       5.3788              0.0000     0.8209 r
  mem_cmd_v_o (out)                                               0.0968    0.0001 &   0.8210 r
  data arrival time                                                                    0.8210

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9210


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3688     0.3688
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1672    0.0000     0.3688 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.1034    0.2451 @   0.6139 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2      32.9970              0.0000     0.6139 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6139 f
  fifo_1__mem_fifo/data_o[45] (net)                    32.9970              0.0000     0.6139 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.6139 f
  fifo_lo[92] (net)                                    32.9970              0.0000     0.6139 f
  U1846/IN2 (MUX21X1)                                             0.1036   -0.0322 @   0.5817 f
  U1846/Q (MUX21X1)                                               0.2207    0.1812 @   0.7629 f
  io_cmd_o[45] (net)                            4      66.8242              0.0000     0.7629 f
  U1847/INP (NBUFFX2)                                             0.2207   -0.0124 @   0.7505 f
  U1847/Z (NBUFFX2)                                               0.0372    0.0753     0.8259 f
  mem_cmd_o[45] (net)                           1       7.4513              0.0000     0.8259 f
  mem_cmd_o[45] (out)                                             0.0372   -0.0045 &   0.8214 f
  data arrival time                                                                    0.8214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9214


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2302    0.0000     0.4008 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0575    0.2038     0.6046 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      11.7534              0.0000     0.6046 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.6046 r
  fifo_1__mem_fifo/data_o[111] (net)                   11.7534              0.0000     0.6046 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.6046 r
  fifo_lo[151] (net)                                   11.7534              0.0000     0.6046 r
  U1965/IN2 (AND2X1)                                              0.0575   -0.0067 &   0.5979 r
  U1965/Q (AND2X1)                                                0.1985    0.1336 @   0.7315 r
  io_cmd_o[111] (net)                           4      58.4756              0.0000     0.7315 r
  U1966/INP (NBUFFX2)                                             0.1992   -0.0103 @   0.7212 r
  U1966/Z (NBUFFX2)                                               0.0715    0.1016 @   0.8228 r
  mem_cmd_o[111] (net)                          1      28.7668              0.0000     0.8228 r
  mem_cmd_o[111] (out)                                            0.0717   -0.0010 @   0.8219 r
  data arrival time                                                                    0.8219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9219


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1673    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1412    0.2361 @   0.6062 r
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      40.4544              0.0000     0.6062 r
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6062 r
  fifo_1__mem_fifo/data_o[35] (net)                    40.4544              0.0000     0.6062 r
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.6062 r
  fifo_lo[82] (net)                                    40.4544              0.0000     0.6062 r
  U1826/IN2 (MUX21X1)                                             0.1414   -0.0317 @   0.5745 r
  U1826/Q (MUX21X1)                                               0.2405    0.1909 @   0.7654 r
  io_cmd_o[35] (net)                            5      71.9638              0.0000     0.7654 r
  U1827/INP (NBUFFX2)                                             0.2405   -0.0267 @   0.7387 r
  U1827/Z (NBUFFX2)                                               0.0394    0.0868     0.8255 r
  mem_cmd_o[35] (net)                           1       4.8075              0.0000     0.8255 r
  mem_cmd_o[35] (out)                                             0.0394   -0.0035 &   0.8220 r
  data arrival time                                                                    0.8220

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9220


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0516    0.2159     0.5817 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      11.9181              0.0000     0.5817 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[96] (net)                    11.9181              0.0000     0.5817 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5817 f
  fifo_lo[136] (net)                                   11.9181              0.0000     0.5817 f
  U1935/IN2 (AND2X1)                                              0.0516    0.0004 &   0.5821 f
  U1935/Q (AND2X1)                                                0.0484    0.0725     0.6546 f
  n2644 (net)                                   1       9.7508              0.0000     0.6546 f
  icc_place1911/INP (NBUFFX2)                                     0.0484    0.0004 &   0.6549 f
  icc_place1911/Z (NBUFFX2)                                       0.2551    0.1348 @   0.7897 f
  mem_cmd_o[96] (net)                           4     148.8537              0.0000     0.7897 f
  icc_place1981/INP (NBUFFX2)                                     0.2551   -0.0391 @   0.7506 f
  icc_place1981/Z (NBUFFX2)                                       0.0313    0.0718     0.8224 f
  io_cmd_o[96] (net)                            1       1.4154              0.0000     0.8224 f
  io_cmd_o[96] (out)                                              0.0313    0.0000 &   0.8224 f
  data arrival time                                                                    0.8224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9224


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1469    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0724    0.2050     0.5234 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      17.3989              0.0000     0.5234 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5234 r
  fifo_0__mem_fifo/data_o[9] (net)                     17.3989              0.0000     0.5234 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5234 r
  fifo_lo[7] (net)                                     17.3989              0.0000     0.5234 r
  U1774/IN1 (MUX21X1)                                             0.0724   -0.0037 &   0.5197 r
  U1774/Q (MUX21X1)                                               0.2989    0.1925 @   0.7122 r
  io_cmd_o[9] (net)                             4      89.1120              0.0000     0.7122 r
  U1775/INP (NBUFFX2)                                             0.2989    0.0050 @   0.7172 r
  U1775/Z (NBUFFX2)                                               0.0656    0.1123 @   0.8295 r
  mem_cmd_o[9] (net)                            1      24.1432              0.0000     0.8295 r
  mem_cmd_o[9] (out)                                              0.0657   -0.0069 @   0.8226 r
  data arrival time                                                                    0.8226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9226


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1019    0.2442 @   0.6141 f
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      32.2765              0.0000     0.6141 f
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6141 f
  fifo_1__mem_fifo/data_o[9] (net)                     32.2765              0.0000     0.6141 f
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6141 f
  fifo_lo[56] (net)                                    32.2765              0.0000     0.6141 f
  U1774/IN2 (MUX21X1)                                             0.1020   -0.0026 @   0.6115 f
  U1774/Q (MUX21X1)                                               0.2900    0.2080 @   0.8195 f
  io_cmd_o[9] (net)                             4      88.3662              0.0000     0.8195 f
  io_cmd_o[9] (out)                                               0.2900    0.0048 @   0.8244 f
  data arrival time                                                                    0.8244

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9244


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2302    0.0000     0.4000 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0437    0.1958     0.5958 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       6.5258              0.0000     0.5958 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5958 r
  fifo_1__mem_fifo/data_o[59] (net)                     6.5258              0.0000     0.5958 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5958 r
  fifo_lo[99] (net)                                     6.5258              0.0000     0.5958 r
  U1861/IN2 (AND2X1)                                              0.0437   -0.0033 &   0.5925 r
  U1861/Q (AND2X1)                                                0.1856    0.1278 @   0.7203 r
  io_cmd_o[59] (net)                            4      55.0714              0.0000     0.7203 r
  U1862/INP (NBUFFX2)                                             0.1856    0.0056 @   0.7258 r
  U1862/Z (NBUFFX2)                                               0.1194    0.1191 @   0.8449 r
  mem_cmd_o[59] (net)                           1      60.9291              0.0000     0.8449 r
  mem_cmd_o[59] (out)                                             0.1194   -0.0198 @   0.8251 r
  data arrival time                                                                    0.8251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9251


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1672    0.0000     0.3694 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3233    0.3114 @   0.6808 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      99.6327              0.0000     0.6808 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6808 r
  fifo_1__mem_fifo/v_o (net)                           99.6327              0.0000     0.6808 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6808 r
  n2395 (net)                                          99.6327              0.0000     0.6808 r
  U1921/IN1 (AND2X1)                                              0.3245    0.0107 @   0.6916 r
  U1921/Q (AND2X1)                                                0.1885    0.1722 @   0.8637 r
  io_cmd_o[89] (net)                            4      55.7928              0.0000     0.8637 r
  io_cmd_o[89] (out)                                              0.1885   -0.0382 @   0.8255 r
  data arrival time                                                                    0.8255

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9255


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3691     0.3691
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1672    0.0000     0.3691 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1401    0.2363 @   0.6054 r
  fifo_1__mem_fifo/dff/data_o[27] (net)         2      40.4136              0.0000     0.6054 r
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6054 r
  fifo_1__mem_fifo/data_o[27] (net)                    40.4136              0.0000     0.6054 r
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.6054 r
  fifo_lo[74] (net)                                    40.4136              0.0000     0.6054 r
  U1810/IN2 (MUX21X1)                                             0.1403   -0.0337 @   0.5716 r
  U1810/Q (MUX21X1)                                               0.2422    0.1917 @   0.7634 r
  io_cmd_o[27] (net)                            5      72.6197              0.0000     0.7634 r
  U1811/INP (NBUFFX2)                                             0.2422   -0.0206 @   0.7428 r
  U1811/Z (NBUFFX2)                                               0.0356    0.0837     0.8265 r
  mem_cmd_o[27] (net)                           1       1.7708              0.0000     0.8265 r
  mem_cmd_o[27] (out)                                             0.0356    0.0000 &   0.8265 r
  data arrival time                                                                    0.8265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9265


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3659     0.3659
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.1603    0.0000     0.3659 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0466    0.2125     0.5784 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       9.7267              0.0000     0.5784 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[103] (net)                    9.7267              0.0000     0.5784 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5784 f
  fifo_lo[143] (net)                                    9.7267              0.0000     0.5784 f
  U1949/IN2 (AND2X1)                                              0.0466    0.0002 &   0.5786 f
  U1949/Q (AND2X1)                                                0.2317    0.1603 @   0.7389 f
  io_cmd_o[103] (net)                           4      67.6970              0.0000     0.7389 f
  U1950/INP (NBUFFX2)                                             0.2317    0.0128 @   0.7516 f
  U1950/Z (NBUFFX2)                                               0.0398    0.0782     0.8299 f
  mem_cmd_o[103] (net)                          1       9.2014              0.0000     0.8299 f
  mem_cmd_o[103] (out)                                            0.0398   -0.0019 &   0.8280 f
  data arrival time                                                                    0.8280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9280


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3706     0.3706
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1673    0.0000     0.3706 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.1188    0.2533 @   0.6239 f
  fifo_1__mem_fifo/dff/data_o[16] (net)         2      39.3656              0.0000     0.6239 f
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6239 f
  fifo_1__mem_fifo/data_o[16] (net)                    39.3656              0.0000     0.6239 f
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.6239 f
  fifo_lo[63] (net)                                    39.3656              0.0000     0.6239 f
  U1788/IN2 (MUX21X1)                                             0.1188    0.0019 @   0.6257 f
  U1788/Q (MUX21X1)                                               0.2802    0.2081 @   0.8338 f
  io_cmd_o[16] (net)                            4      85.5073              0.0000     0.8338 f
  io_cmd_o[16] (out)                                              0.2802   -0.0058 @   0.8281 f
  data arrival time                                                                    0.8281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9281


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1673    0.0000     0.3698 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1054    0.2470 @   0.6169 f
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      34.3659              0.0000     0.6169 f
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6169 f
  fifo_1__mem_fifo/data_o[5] (net)                     34.3659              0.0000     0.6169 f
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.6169 f
  fifo_lo[52] (net)                                    34.3659              0.0000     0.6169 f
  U1766/IN2 (MUX21X1)                                             0.1054    0.0011 @   0.6180 f
  U1766/Q (MUX21X1)                                               0.3701    0.2429 @   0.8609 f
  io_cmd_o[5] (net)                             4     114.4039              0.0000     0.8609 f
  io_cmd_o[5] (out)                                               0.3701   -0.0326 @   0.8283 f
  data arrival time                                                                    0.8283

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8283
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9283


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1673    0.0000     0.3701 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1194    0.2540 @   0.6241 f
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      39.8659              0.0000     0.6241 f
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6241 f
  fifo_1__mem_fifo/data_o[35] (net)                    39.8659              0.0000     0.6241 f
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.6241 f
  fifo_lo[82] (net)                                    39.8659              0.0000     0.6241 f
  U1826/IN2 (MUX21X1)                                             0.1194   -0.0278 @   0.5963 f
  U1826/Q (MUX21X1)                                               0.2335    0.1899 @   0.7862 f
  io_cmd_o[35] (net)                            5      71.1600              0.0000     0.7862 f
  U1827/INP (NBUFFX2)                                             0.2335   -0.0276 @   0.7585 f
  U1827/Z (NBUFFX2)                                               0.0345    0.0736     0.8321 f
  mem_cmd_o[35] (net)                           1       4.8075              0.0000     0.8321 f
  mem_cmd_o[35] (out)                                             0.0345   -0.0031 &   0.8290 f
  data arrival time                                                                    0.8290

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9290


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1468    0.0000     0.3184 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0759    0.2068     0.5252 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      18.7228              0.0000     0.5252 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5252 r
  fifo_0__mem_fifo/data_o[38] (net)                    18.7228              0.0000     0.5252 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5252 r
  fifo_lo[36] (net)                                    18.7228              0.0000     0.5252 r
  U1832/IN1 (MUX21X1)                                             0.0759   -0.0012 &   0.5240 r
  U1832/Q (MUX21X1)                                               0.3875    0.2263 @   0.7502 r
  io_cmd_o[38] (net)                            5     117.4100              0.0000     0.7502 r
  U1833/INP (NBUFFX2)                                             0.3875   -0.0255 @   0.7247 r
  U1833/Z (NBUFFX2)                                               0.0666    0.1206 @   0.8453 r
  mem_cmd_o[38] (net)                           1      21.5489              0.0000     0.8453 r
  mem_cmd_o[38] (out)                                             0.0667   -0.0160 @   0.8294 r
  data arrival time                                                                    0.8294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9294


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1673    0.0000     0.3707 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.1148    0.2253 @   0.5959 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2      31.7931              0.0000     0.5959 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5959 r
  fifo_1__mem_fifo/data_o[19] (net)                    31.7931              0.0000     0.5959 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.5959 r
  fifo_lo[66] (net)                                    31.7931              0.0000     0.5959 r
  U1794/IN2 (MUX21X1)                                             0.1149    0.0010 @   0.5970 r
  U1794/Q (MUX21X1)                                               0.3063    0.2100 @   0.8069 r
  io_cmd_o[19] (net)                            4      92.6696              0.0000     0.8069 r
  U1795/INP (NBUFFX2)                                             0.3063   -0.0699 @   0.7370 r
  U1795/Z (NBUFFX2)                                               0.0440    0.0958     0.8328 r
  mem_cmd_o[19] (net)                           1       5.8321              0.0000     0.8328 r
  mem_cmd_o[19] (out)                                             0.0440   -0.0034 &   0.8294 r
  data arrival time                                                                    0.8294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9294


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1673    0.0000     0.3699 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.1162    0.2257 @   0.5956 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2      32.1631              0.0000     0.5956 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5956 r
  fifo_1__mem_fifo/data_o[21] (net)                    32.1631              0.0000     0.5956 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5956 r
  fifo_lo[68] (net)                                    32.1631              0.0000     0.5956 r
  U1798/IN2 (MUX21X1)                                             0.1163   -0.0215 @   0.5741 r
  U1798/Q (MUX21X1)                                               0.2635    0.1934 @   0.7675 r
  io_cmd_o[21] (net)                            4      78.7370              0.0000     0.7675 r
  U1799/INP (NBUFFX2)                                             0.2635   -0.0178 @   0.7497 r
  U1799/Z (NBUFFX2)                                               0.0393    0.0887     0.8384 r
  mem_cmd_o[21] (net)                           1       3.6800              0.0000     0.8384 r
  mem_cmd_o[21] (out)                                             0.0393   -0.0081 &   0.8303 r
  data arrival time                                                                    0.8303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9303


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3658     0.3658
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1603    0.0000     0.3658 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0418    0.2093     0.5750 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       7.5954              0.0000     0.5750 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5750 f
  fifo_1__mem_fifo/data_o[79] (net)                     7.5954              0.0000     0.5750 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5750 f
  fifo_lo[119] (net)                                    7.5954              0.0000     0.5750 f
  U1901/IN2 (AND2X1)                                              0.0418   -0.0010 &   0.5741 f
  U1901/Q (AND2X1)                                                0.3906    0.2246 @   0.7987 f
  io_cmd_o[79] (net)                            4     114.2355              0.0000     0.7987 f
  io_cmd_o[79] (out)                                              0.3906    0.0322 @   0.8309 f
  data arrival time                                                                    0.8309

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8309
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9309


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3657     0.3657
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.1609    0.0000     0.3657 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0632    0.2014     0.5671 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      13.9062              0.0000     0.5671 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5671 r
  fifo_1__mem_fifo/data_o[118] (net)                   13.9062              0.0000     0.5671 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5671 r
  fifo_lo[158] (net)                                   13.9062              0.0000     0.5671 r
  U1979/IN2 (AND2X1)                                              0.0632   -0.0047 &   0.5624 r
  U1979/Q (AND2X1)                                                0.2662    0.1636 @   0.7260 r
  io_cmd_o[118] (net)                           4      81.5893              0.0000     0.7260 r
  U1980/INP (NBUFFX2)                                             0.2662    0.0141 @   0.7401 r
  U1980/Z (NBUFFX2)                                               0.0519    0.0998     0.8399 r
  mem_cmd_o[118] (net)                          1      13.5742              0.0000     0.8399 r
  mem_cmd_o[118] (out)                                            0.0519   -0.0088 &   0.8311 r
  data arrival time                                                                    0.8311

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9311


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1672    0.0000     0.3694 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2634    0.3256 @   0.6950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      96.6275              0.0000     0.6950 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6950 f
  fifo_1__mem_fifo/v_o (net)                           96.6275              0.0000     0.6950 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6950 f
  n2395 (net)                                          96.6275              0.0000     0.6950 f
  U1921/IN1 (AND2X1)                                              0.2634    0.0099 @   0.7049 f
  U1921/Q (AND2X1)                                                0.1897    0.1667 @   0.8717 f
  io_cmd_o[89] (net)                            4      55.0471              0.0000     0.8717 f
  io_cmd_o[89] (out)                                              0.1897   -0.0401 @   0.8316 f
  data arrival time                                                                    0.8316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9316


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3183     0.3183
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1469    0.0000     0.3183 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0625    0.2220     0.5403 f
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      16.7732              0.0000     0.5403 f
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5403 f
  fifo_0__mem_fifo/data_o[9] (net)                     16.7732              0.0000     0.5403 f
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.5403 f
  fifo_lo[7] (net)                                     16.7732              0.0000     0.5403 f
  U1774/IN1 (MUX21X1)                                             0.0625   -0.0031 &   0.5372 f
  U1774/Q (MUX21X1)                                               0.2900    0.1997 @   0.7370 f
  io_cmd_o[9] (net)                             4      88.3662              0.0000     0.7370 f
  U1775/INP (NBUFFX2)                                             0.2900    0.0056 @   0.7426 f
  U1775/Z (NBUFFX2)                                               0.0597    0.0963 @   0.8388 f
  mem_cmd_o[9] (net)                            1      24.1432              0.0000     0.8388 f
  mem_cmd_o[9] (out)                                              0.0598   -0.0070 @   0.8318 f
  data arrival time                                                                    0.8318

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9318


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1672    0.0000     0.3694 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3233    0.3114 @   0.6808 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34      99.6327              0.0000     0.6808 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6808 r
  fifo_1__mem_fifo/v_o (net)                           99.6327              0.0000     0.6808 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6808 r
  n2395 (net)                                          99.6327              0.0000     0.6808 r
  U1881/IN1 (AND2X1)                                              0.3245    0.0109 @   0.6917 r
  U1881/Q (AND2X1)                                                0.1763    0.1640 @   0.8557 r
  io_cmd_o[69] (net)                            4      50.8894              0.0000     0.8557 r
  io_cmd_o[69] (out)                                              0.1770   -0.0235 @   0.8322 r
  data arrival time                                                                    0.8322

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9322


1
