#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbf7745a4b0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x7fbf7743ebd0 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x7fbf7743ec10 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x7fbf776015a0 .functor BUFZ 8, L_0x7fbf77601350, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fbf776018b0 .functor BUFZ 8, L_0x7fbf77601670, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fbf7742e6d0_0 .net *"_s0", 7 0, L_0x7fbf77601350;  1 drivers
v0x7fbf7747bd90_0 .net *"_s10", 7 0, L_0x7fbf77601750;  1 drivers
L_0x10a633050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbf7747be30_0 .net *"_s13", 1 0, L_0x10a633050;  1 drivers
v0x7fbf7747bee0_0 .net *"_s2", 7 0, L_0x7fbf77601430;  1 drivers
L_0x10a633008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbf7747bf90_0 .net *"_s5", 1 0, L_0x10a633008;  1 drivers
v0x7fbf7747c080_0 .net *"_s8", 7 0, L_0x7fbf77601670;  1 drivers
o0x10a602128 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fbf7747c130_0 .net "addr_a", 5 0, o0x10a602128;  0 drivers
o0x10a602158 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fbf7747c1e0_0 .net "addr_b", 5 0, o0x10a602158;  0 drivers
o0x10a602188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbf7747c290_0 .net "clk", 0 0, o0x10a602188;  0 drivers
o0x10a6021b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fbf7747c3a0_0 .net "din_a", 7 0, o0x10a6021b8;  0 drivers
v0x7fbf7747c440_0 .net "dout_a", 7 0, L_0x7fbf776015a0;  1 drivers
v0x7fbf7747c4f0_0 .net "dout_b", 7 0, L_0x7fbf776018b0;  1 drivers
v0x7fbf7747c5a0_0 .var "q_addr_a", 5 0;
v0x7fbf7747c650_0 .var "q_addr_b", 5 0;
v0x7fbf7747c700 .array "ram", 0 63, 7 0;
o0x10a6022a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbf7747c7a0_0 .net "we", 0 0, o0x10a6022a8;  0 drivers
E_0x7fbf77466970 .event posedge, v0x7fbf7747c290_0;
L_0x7fbf77601350 .array/port v0x7fbf7747c700, L_0x7fbf77601430;
L_0x7fbf77601430 .concat [ 6 2 0 0], v0x7fbf7747c5a0_0, L_0x10a633008;
L_0x7fbf77601670 .array/port v0x7fbf7747c700, L_0x7fbf77601750;
L_0x7fbf77601750 .concat [ 6 2 0 0], v0x7fbf7747c650_0, L_0x10a633050;
S_0x7fbf77458d70 .scope module, "testbench" "testbench" 3 8;
 .timescale 0 0;
v0x7fbf776011d0_0 .var "clk", 0 0;
v0x7fbf77601290_0 .var "rst", 0 0;
S_0x7fbf7747c8b0 .scope module, "top" "riscv_top" 3 13, 4 7 0, S_0x7fbf77458d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x7fbf7747ca70 .param/l "RAM_ADDR_WIDTH" 1 4 21, +C4<00000000000000000000000000010001>;
P_0x7fbf7747cab0 .param/l "SIM" 0 4 9, +C4<00000000000000000000000000000001>;
P_0x7fbf7747caf0 .param/l "SYS_CLK_FREQ" 1 4 19, +C4<00000101111101011110000100000000>;
P_0x7fbf7747cb30 .param/l "UART_BAUD_RATE" 1 4 20, +C4<00000000000000011100001000000000>;
L_0x7fbf77601960 .functor BUFZ 1, v0x7fbf776011d0_0, C4<0>, C4<0>, C4<0>;
o0x10a6050c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbf77602130 .functor NOT 1, o0x10a6050c8, C4<0>, C4<0>, C4<0>;
v0x7fbf77488f40_0 .net "EXCLK", 0 0, v0x7fbf776011d0_0;  1 drivers
o0x10a604f18 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbf77488fd0_0 .net "Rx", 0 0, o0x10a604f18;  0 drivers
o0x10a604f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbf77489060_0 .net "Tx", 0 0, o0x10a604f48;  0 drivers
L_0x10a6331b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf774890f0_0 .net/2u *"_s10", 0 0, L_0x10a6331b8;  1 drivers
L_0x10a633200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fbf77489180_0 .net/2u *"_s12", 0 0, L_0x10a633200;  1 drivers
v0x7fbf77489250_0 .net *"_s5", 1 0, L_0x7fbf776021e0;  1 drivers
L_0x10a633170 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fbf774892e0_0 .net/2u *"_s6", 1 0, L_0x10a633170;  1 drivers
v0x7fbf77489370_0 .net *"_s8", 0 0, L_0x7fbf77602280;  1 drivers
v0x7fbf77489410_0 .net "btnC", 0 0, v0x7fbf77601290_0;  1 drivers
v0x7fbf77489520_0 .net "clk", 0 0, L_0x7fbf77601960;  1 drivers
v0x7fbf774895b0_0 .net "cpu_ram_a", 31 0, v0x7fbf77483cb0_0;  1 drivers
o0x10a603f28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fbf77489640_0 .net "cpu_ram_din", 7 0, o0x10a603f28;  0 drivers
v0x7fbf77489720_0 .net "cpu_ram_dout", 7 0, v0x7fbf77484040_0;  1 drivers
v0x7fbf774897f0_0 .net "cpu_ram_wr", 0 0, v0x7fbf774844b0_0;  1 drivers
o0x10a605098 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbf77600a50_0 .net "cpumc_a", 31 0, o0x10a605098;  0 drivers
o0x10a602518 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fbf77600ae0_0 .net "cpumc_din", 7 0, o0x10a602518;  0 drivers
v0x7fbf77600bb0_0 .net "cpumc_wr", 0 0, o0x10a6050c8;  0 drivers
o0x10a6050f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbf77600d40_0 .net "led", 0 0, o0x10a6050f8;  0 drivers
v0x7fbf77600dd0_0 .net "ram_a", 16 0, L_0x7fbf77602560;  1 drivers
v0x7fbf77600eb0_0 .net "ram_dout", 7 0, L_0x7fbf77602010;  1 drivers
v0x7fbf77600f70_0 .net "ram_en", 0 0, L_0x7fbf776023a0;  1 drivers
v0x7fbf77601020_0 .var "rst", 0 0;
v0x7fbf776010b0_0 .var "rst_delay", 0 0;
E_0x7fbf7747cd60 .event posedge, v0x7fbf77489410_0, v0x7fbf7747d7b0_0;
L_0x7fbf776021e0 .part o0x10a605098, 16, 2;
L_0x7fbf77602280 .cmp/eq 2, L_0x7fbf776021e0, L_0x10a633170;
L_0x7fbf776023a0 .functor MUXZ 1, L_0x10a633200, L_0x10a6331b8, L_0x7fbf77602280, C4<>;
L_0x7fbf77602560 .part o0x10a605098, 0, 17;
S_0x7fbf7747cdb0 .scope module, "ram0" "ram" 4 59, 5 5 0, S_0x7fbf7747c8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x7fbf7747cf70 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000010001>;
L_0x7fbf77601d40 .functor NOT 1, L_0x7fbf77602130, C4<0>, C4<0>, C4<0>;
v0x7fbf7747dd70_0 .net *"_s0", 0 0, L_0x7fbf77601d40;  1 drivers
L_0x10a6330e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fbf7747de00_0 .net/2u *"_s2", 0 0, L_0x10a6330e0;  1 drivers
L_0x10a633128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fbf7747de90_0 .net/2u *"_s6", 7 0, L_0x10a633128;  1 drivers
v0x7fbf7747df30_0 .net "a_in", 16 0, L_0x7fbf77602560;  alias, 1 drivers
v0x7fbf7747dff0_0 .net "clk_in", 0 0, L_0x7fbf77601960;  alias, 1 drivers
v0x7fbf7747e0c0_0 .net "d_in", 7 0, o0x10a602518;  alias, 0 drivers
v0x7fbf7747e170_0 .net "d_out", 7 0, L_0x7fbf77602010;  alias, 1 drivers
v0x7fbf7747e200_0 .net "en_in", 0 0, L_0x7fbf776023a0;  alias, 1 drivers
v0x7fbf7747e2a0_0 .net "r_nw_in", 0 0, L_0x7fbf77602130;  1 drivers
v0x7fbf7747e3c0_0 .net "ram_bram_dout", 7 0, L_0x7fbf77601c40;  1 drivers
v0x7fbf7747e480_0 .net "ram_bram_we", 0 0, L_0x7fbf77601e10;  1 drivers
L_0x7fbf77601e10 .functor MUXZ 1, L_0x10a6330e0, L_0x7fbf77601d40, L_0x7fbf776023a0, C4<>;
L_0x7fbf77602010 .functor MUXZ 8, L_0x10a633128, L_0x7fbf77601c40, L_0x7fbf776023a0, C4<>;
S_0x7fbf7747d150 .scope module, "ram_bram" "single_port_ram_sync" 5 22, 2 62 0, S_0x7fbf7747cdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x7fbf7747cff0 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x7fbf7747d030 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x7fbf77601c40 .functor BUFZ 8, L_0x7fbf77601a20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fbf7747d4d0_0 .net *"_s0", 7 0, L_0x7fbf77601a20;  1 drivers
v0x7fbf7747d590_0 .net *"_s2", 18 0, L_0x7fbf77601ae0;  1 drivers
L_0x10a633098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbf7747d640_0 .net *"_s5", 1 0, L_0x10a633098;  1 drivers
v0x7fbf7747d700_0 .net "addr_a", 16 0, L_0x7fbf77602560;  alias, 1 drivers
v0x7fbf7747d7b0_0 .net "clk", 0 0, L_0x7fbf77601960;  alias, 1 drivers
v0x7fbf7747d890_0 .net "din_a", 7 0, o0x10a602518;  alias, 0 drivers
v0x7fbf7747d940_0 .net "dout_a", 7 0, L_0x7fbf77601c40;  alias, 1 drivers
v0x7fbf7747d9f0_0 .var/i "i", 31 0;
v0x7fbf7747daa0_0 .var "q_addr_a", 16 0;
v0x7fbf7747dbb0 .array "ram", 0 131071, 7 0;
v0x7fbf7747dc50_0 .net "we", 0 0, L_0x7fbf77601e10;  alias, 1 drivers
E_0x7fbf7747d480 .event posedge, v0x7fbf7747d7b0_0;
L_0x7fbf77601a20 .array/port v0x7fbf7747dbb0, L_0x7fbf77601ae0;
L_0x7fbf77601ae0 .concat [ 17 2 0 0], v0x7fbf7747daa0_0, L_0x10a633098;
S_0x7fbf7747e560 .scope module, "risc0" "risc" 4 96, 6 13 0, S_0x7fbf7747c8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 8 "rom_rn"
    .port_info 3 /OUTPUT 8 "rom_wn"
    .port_info 4 /OUTPUT 32 "rom_a"
    .port_info 5 /OUTPUT 1 "rom_wr"
v0x7fbf77486af0_0 .net "clk", 0 0, L_0x7fbf77601960;  alias, 1 drivers
v0x7fbf77486b90_0 .net "ex_n1", 31 0, v0x7fbf77480050_0;  1 drivers
v0x7fbf77486c30_0 .net "ex_n2", 31 0, v0x7fbf77481e60_0;  1 drivers
v0x7fbf77486d00_0 .net "ex_sst", 0 0, v0x7fbf77481ef0_0;  1 drivers
v0x7fbf77486dd0_0 .net "ex_st", 2 0, v0x7fbf77481fa0_0;  1 drivers
v0x7fbf77486ee0_0 .net "ex_t", 6 0, v0x7fbf77482070_0;  1 drivers
v0x7fbf77486fb0_0 .net "ex_wa", 4 0, v0x7fbf77482100_0;  1 drivers
v0x7fbf77487040_0 .net "ex_wa_o", 4 0, v0x7fbf7747f280_0;  1 drivers
v0x7fbf774870d0_0 .net "ex_we", 0 0, v0x7fbf774821b0_0;  1 drivers
v0x7fbf774871e0_0 .net "ex_we_o", 0 0, v0x7fbf7747f3d0_0;  1 drivers
v0x7fbf77487270_0 .net "ex_wn_o", 31 0, v0x7fbf7747f470_0;  1 drivers
v0x7fbf77487300_0 .net "id_if_pc", 31 0, v0x7fbf77480750_0;  1 drivers
v0x7fbf774873d0_0 .net "id_if_pce", 0 0, v0x7fbf774807e0_0;  1 drivers
v0x7fbf774874a0_0 .net "id_is", 31 0, v0x7fbf774835a0_0;  1 drivers
v0x7fbf77487570_0 .net "id_n1", 31 0, v0x7fbf77480cf0_0;  1 drivers
v0x7fbf77487640_0 .net "id_n2", 31 0, v0x7fbf77480da0_0;  1 drivers
v0x7fbf77487710_0 .net "id_pc", 31 0, v0x7fbf77483640_0;  1 drivers
v0x7fbf774878e0_0 .net "id_sst", 0 0, v0x7fbf77481490_0;  1 drivers
v0x7fbf77487970_0 .net "id_st", 2 0, v0x7fbf77481520_0;  1 drivers
v0x7fbf77487a00_0 .net "id_t", 6 0, v0x7fbf774815b0_0;  1 drivers
v0x7fbf77487a90_0 .net "id_wa", 4 0, v0x7fbf77481640_0;  1 drivers
v0x7fbf77487b60_0 .net "id_we", 0 0, v0x7fbf774816d0_0;  1 drivers
v0x7fbf77487c30_0 .net "if_is", 31 0, v0x7fbf77482f10_0;  1 drivers
v0x7fbf77487d00_0 .net "if_pc", 31 0, v0x7fbf77483070_0;  1 drivers
v0x7fbf77487d90_0 .net "mct_ok", 0 0, v0x7fbf77483f70_0;  1 drivers
v0x7fbf77487e60_0 .net "mct_rn", 31 0, v0x7fbf774841c0_0;  1 drivers
o0x10a603f88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbf77487f30_0 .net "mct_wn", 31 0, o0x10a603f88;  0 drivers
o0x10a603fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbf77487fc0_0 .net "mct_wr", 0 0, o0x10a603fb8;  0 drivers
v0x7fbf77488050_0 .net "mm_wa", 4 0, v0x7fbf7747fb30_0;  1 drivers
v0x7fbf77488120_0 .net "mm_wa_o", 4 0, v0x7fbf77484bf0_0;  1 drivers
v0x7fbf774881b0_0 .net "mm_we", 0 0, v0x7fbf7747fc00_0;  1 drivers
v0x7fbf77488280_0 .net "mm_we_o", 0 0, v0x7fbf77484d10_0;  1 drivers
v0x7fbf77488310_0 .net "mm_wn", 31 0, v0x7fbf7747fc90_0;  1 drivers
v0x7fbf774877e0_0 .net "mm_wn_o", 31 0, v0x7fbf77484e50_0;  1 drivers
v0x7fbf774885a0_0 .net "ra1", 4 0, v0x7fbf77480f00_0;  1 drivers
v0x7fbf77488630_0 .net "ra2", 4 0, v0x7fbf77480fb0_0;  1 drivers
v0x7fbf77488700_0 .net "re1", 0 0, v0x7fbf77481060_0;  1 drivers
v0x7fbf774887d0_0 .net "re2", 0 0, v0x7fbf774811f0_0;  1 drivers
v0x7fbf774888a0_0 .net "rn1", 31 0, v0x7fbf774865e0_0;  1 drivers
v0x7fbf77488930_0 .net "rn2", 31 0, v0x7fbf77486690_0;  1 drivers
v0x7fbf77488a00_0 .net "rom_a", 31 0, v0x7fbf77483cb0_0;  alias, 1 drivers
v0x7fbf77488a90_0 .net "rom_rn", 7 0, o0x10a603f28;  alias, 0 drivers
v0x7fbf77488b20_0 .net "rom_wn", 7 0, v0x7fbf77484040_0;  alias, 1 drivers
v0x7fbf77488bb0_0 .net "rom_wr", 0 0, v0x7fbf774844b0_0;  alias, 1 drivers
v0x7fbf77488c40_0 .net "rst", 0 0, v0x7fbf77601020_0;  1 drivers
v0x7fbf77488cd0_0 .net "wb_wa", 4 0, v0x7fbf77485730_0;  1 drivers
v0x7fbf77488da0_0 .net "wb_we", 0 0, v0x7fbf774857c0_0;  1 drivers
v0x7fbf77488e70_0 .net "wb_wn", 31 0, v0x7fbf77485850_0;  1 drivers
S_0x7fbf7747e7b0 .scope module, "ex0" "ex" 6 144, 7 1 0, S_0x7fbf7747e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 7 "t"
    .port_info 3 /INPUT 3 "st"
    .port_info 4 /INPUT 1 "sst"
    .port_info 5 /INPUT 32 "n1"
    .port_info 6 /INPUT 32 "n2"
    .port_info 7 /INPUT 5 "wa"
    .port_info 8 /INPUT 1 "we"
    .port_info 9 /OUTPUT 5 "wa_o"
    .port_info 10 /OUTPUT 1 "we_o"
    .port_info 11 /OUTPUT 32 "wn_o"
v0x7fbf7747eba0_0 .net "clk", 0 0, L_0x7fbf77601960;  alias, 1 drivers
v0x7fbf7747ec80_0 .net "n1", 31 0, v0x7fbf77480050_0;  alias, 1 drivers
v0x7fbf7747ed20_0 .net "n2", 31 0, v0x7fbf77481e60_0;  alias, 1 drivers
v0x7fbf7747edd0_0 .var "res", 31 0;
v0x7fbf7747ee80_0 .net "rst", 0 0, v0x7fbf77601020_0;  alias, 1 drivers
v0x7fbf7747ef60_0 .net "sst", 0 0, v0x7fbf77481ef0_0;  alias, 1 drivers
v0x7fbf7747f010_0 .net "st", 2 0, v0x7fbf77481fa0_0;  alias, 1 drivers
v0x7fbf7747f0c0_0 .net "t", 6 0, v0x7fbf77482070_0;  alias, 1 drivers
v0x7fbf7747f170_0 .net "wa", 4 0, v0x7fbf77482100_0;  alias, 1 drivers
v0x7fbf7747f280_0 .var "wa_o", 4 0;
v0x7fbf7747f330_0 .net "we", 0 0, v0x7fbf774821b0_0;  alias, 1 drivers
v0x7fbf7747f3d0_0 .var "we_o", 0 0;
v0x7fbf7747f470_0 .var "wn_o", 31 0;
E_0x7fbf7747eae0 .event edge, v0x7fbf7747f170_0, v0x7fbf7747f330_0, v0x7fbf7747f0c0_0, v0x7fbf7747edd0_0;
E_0x7fbf7747eb40/0 .event edge, v0x7fbf7747ee80_0, v0x7fbf7747f0c0_0, v0x7fbf7747f010_0, v0x7fbf7747ef60_0;
E_0x7fbf7747eb40/1 .event edge, v0x7fbf7747ec80_0, v0x7fbf7747ed20_0;
E_0x7fbf7747eb40 .event/or E_0x7fbf7747eb40/0, E_0x7fbf7747eb40/1;
S_0x7fbf7747f640 .scope module, "ex_mm0" "ex_mm" 6 153, 8 1 0, S_0x7fbf7747e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "ex_wa"
    .port_info 3 /INPUT 1 "ex_we"
    .port_info 4 /INPUT 32 "ex_wn"
    .port_info 5 /OUTPUT 5 "mm_wa"
    .port_info 6 /OUTPUT 1 "mm_we"
    .port_info 7 /OUTPUT 32 "mm_wn"
v0x7fbf7747f8b0_0 .net "clk", 0 0, L_0x7fbf77601960;  alias, 1 drivers
v0x7fbf7747f940_0 .net "ex_wa", 4 0, v0x7fbf7747f280_0;  alias, 1 drivers
v0x7fbf7747f9d0_0 .net "ex_we", 0 0, v0x7fbf7747f3d0_0;  alias, 1 drivers
v0x7fbf7747faa0_0 .net "ex_wn", 31 0, v0x7fbf7747f470_0;  alias, 1 drivers
v0x7fbf7747fb30_0 .var "mm_wa", 4 0;
v0x7fbf7747fc00_0 .var "mm_we", 0 0;
v0x7fbf7747fc90_0 .var "mm_wn", 31 0;
v0x7fbf7747fd40_0 .net "rst", 0 0, v0x7fbf77601020_0;  alias, 1 drivers
S_0x7fbf7747fe80 .scope module, "id0" "id" 6 107, 9 1 0, S_0x7fbf7747e560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 32 "is"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "rn1"
    .port_info 4 /INPUT 32 "rn2"
    .port_info 5 /OUTPUT 1 "re1"
    .port_info 6 /OUTPUT 1 "re2"
    .port_info 7 /OUTPUT 5 "ra1"
    .port_info 8 /OUTPUT 5 "ra2"
    .port_info 9 /OUTPUT 7 "t"
    .port_info 10 /OUTPUT 3 "st"
    .port_info 11 /OUTPUT 1 "sst"
    .port_info 12 /OUTPUT 32 "out1"
    .port_info 13 /OUTPUT 32 "out2"
    .port_info 14 /OUTPUT 5 "wa"
    .port_info 15 /OUTPUT 1 "we"
    .port_info 16 /INPUT 5 "ex_wa"
    .port_info 17 /INPUT 32 "ex_wn"
    .port_info 18 /INPUT 1 "ex_we"
    .port_info 19 /INPUT 5 "mm_wa"
    .port_info 20 /INPUT 32 "mm_wn"
    .port_info 21 /INPUT 1 "mm_we"
    .port_info 22 /OUTPUT 32 "id_if_pc"
    .port_info 23 /OUTPUT 1 "id_if_pce"
v0x7fbf774804d0_0 .net "ex_wa", 4 0, v0x7fbf7747f280_0;  alias, 1 drivers
v0x7fbf774805a0_0 .net "ex_we", 0 0, v0x7fbf7747f3d0_0;  alias, 1 drivers
v0x7fbf77480680_0 .net "ex_wn", 31 0, v0x7fbf7747f470_0;  alias, 1 drivers
v0x7fbf77480750_0 .var "id_if_pc", 31 0;
v0x7fbf774807e0_0 .var "id_if_pce", 0 0;
v0x7fbf774808b0_0 .var "imm", 31 0;
v0x7fbf77480940_0 .net "is", 31 0, v0x7fbf774835a0_0;  alias, 1 drivers
v0x7fbf774809f0_0 .net "mm_wa", 4 0, v0x7fbf77484bf0_0;  alias, 1 drivers
v0x7fbf77480aa0_0 .net "mm_we", 0 0, v0x7fbf77484d10_0;  alias, 1 drivers
v0x7fbf77480bb0_0 .net "mm_wn", 31 0, v0x7fbf77484e50_0;  alias, 1 drivers
v0x7fbf77480c50_0 .var "next_invalid", 0 0;
v0x7fbf77480cf0_0 .var "out1", 31 0;
v0x7fbf77480da0_0 .var "out2", 31 0;
v0x7fbf77480e50_0 .net "pc", 31 0, v0x7fbf77483640_0;  alias, 1 drivers
v0x7fbf77480f00_0 .var "ra1", 4 0;
v0x7fbf77480fb0_0 .var "ra2", 4 0;
v0x7fbf77481060_0 .var "re1", 0 0;
v0x7fbf774811f0_0 .var "re2", 0 0;
v0x7fbf77481280_0 .net "rn1", 31 0, v0x7fbf774865e0_0;  alias, 1 drivers
v0x7fbf77481310_0 .net "rn2", 31 0, v0x7fbf77486690_0;  alias, 1 drivers
v0x7fbf774813c0_0 .net "rst", 0 0, v0x7fbf77601020_0;  alias, 1 drivers
v0x7fbf77481490_0 .var "sst", 0 0;
v0x7fbf77481520_0 .var "st", 2 0;
v0x7fbf774815b0_0 .var "t", 6 0;
v0x7fbf77481640_0 .var "wa", 4 0;
v0x7fbf774816d0_0 .var "we", 0 0;
E_0x7fbf7747e960/0 .event edge, v0x7fbf7747ee80_0, v0x7fbf77480940_0, v0x7fbf774811f0_0, v0x7fbf7747f280_0;
E_0x7fbf7747e960/1 .event edge, v0x7fbf77480fb0_0, v0x7fbf7747f3d0_0, v0x7fbf7747f470_0, v0x7fbf774809f0_0;
E_0x7fbf7747e960/2 .event edge, v0x7fbf77480aa0_0, v0x7fbf77480bb0_0, v0x7fbf77481280_0, v0x7fbf774808b0_0;
E_0x7fbf7747e960 .event/or E_0x7fbf7747e960/0, E_0x7fbf7747e960/1, E_0x7fbf7747e960/2;
E_0x7fbf774803b0/0 .event edge, v0x7fbf7747ee80_0, v0x7fbf77480940_0, v0x7fbf77481060_0, v0x7fbf7747f280_0;
E_0x7fbf774803b0/1 .event edge, v0x7fbf77480f00_0, v0x7fbf7747f470_0, v0x7fbf774809f0_0, v0x7fbf77480aa0_0;
E_0x7fbf774803b0/2 .event edge, v0x7fbf77480bb0_0, v0x7fbf77481280_0, v0x7fbf774808b0_0;
E_0x7fbf774803b0 .event/or E_0x7fbf774803b0/0, E_0x7fbf774803b0/1, E_0x7fbf774803b0/2;
E_0x7fbf77480440/0 .event edge, v0x7fbf7747ee80_0, v0x7fbf77480940_0, v0x7fbf77480c50_0, v0x7fbf774815b0_0;
E_0x7fbf77480440/1 .event edge, v0x7fbf77481520_0, v0x7fbf77480e50_0, v0x7fbf77480750_0;
E_0x7fbf77480440 .event/or E_0x7fbf77480440/0, E_0x7fbf77480440/1;
S_0x7fbf774819a0 .scope module, "id_ex0" "id_ex" 6 134, 10 1 0, S_0x7fbf7747e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 7 "id_t"
    .port_info 3 /INPUT 3 "id_st"
    .port_info 4 /INPUT 1 "id_sst"
    .port_info 5 /INPUT 32 "id_n1"
    .port_info 6 /INPUT 32 "id_n2"
    .port_info 7 /INPUT 5 "id_wa"
    .port_info 8 /INPUT 1 "id_we"
    .port_info 9 /OUTPUT 7 "ex_t"
    .port_info 10 /OUTPUT 3 "ex_st"
    .port_info 11 /OUTPUT 1 "ex_sst"
    .port_info 12 /OUTPUT 32 "ex_n1"
    .port_info 13 /OUTPUT 32 "ex_n2"
    .port_info 14 /OUTPUT 5 "ex_wa"
    .port_info 15 /OUTPUT 1 "ex_we"
v0x7fbf77481d50_0 .net "clk", 0 0, L_0x7fbf77601960;  alias, 1 drivers
v0x7fbf77480050_0 .var "ex_n1", 31 0;
v0x7fbf77481e60_0 .var "ex_n2", 31 0;
v0x7fbf77481ef0_0 .var "ex_sst", 0 0;
v0x7fbf77481fa0_0 .var "ex_st", 2 0;
v0x7fbf77482070_0 .var "ex_t", 6 0;
v0x7fbf77482100_0 .var "ex_wa", 4 0;
v0x7fbf774821b0_0 .var "ex_we", 0 0;
v0x7fbf77482260_0 .net "id_n1", 31 0, v0x7fbf77480cf0_0;  alias, 1 drivers
v0x7fbf77482390_0 .net "id_n2", 31 0, v0x7fbf77480da0_0;  alias, 1 drivers
v0x7fbf77482420_0 .net "id_sst", 0 0, v0x7fbf77481490_0;  alias, 1 drivers
v0x7fbf774824b0_0 .net "id_st", 2 0, v0x7fbf77481520_0;  alias, 1 drivers
v0x7fbf77482560_0 .net "id_t", 6 0, v0x7fbf774815b0_0;  alias, 1 drivers
v0x7fbf77482610_0 .net "id_wa", 4 0, v0x7fbf77481640_0;  alias, 1 drivers
v0x7fbf774826c0_0 .net "id_we", 0 0, v0x7fbf774816d0_0;  alias, 1 drivers
v0x7fbf77482770_0 .net "rst", 0 0, v0x7fbf77601020_0;  alias, 1 drivers
S_0x7fbf77482930 .scope module, "if0" "inf" 6 89, 11 1 0, S_0x7fbf7747e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "ok"
    .port_info 3 /INPUT 32 "dt"
    .port_info 4 /OUTPUT 32 "pc"
    .port_info 5 /OUTPUT 32 "is"
    .port_info 6 /INPUT 32 "id_if_pc"
    .port_info 7 /INPUT 1 "id_if_pce"
v0x7fbf77482c50_0 .net "clk", 0 0, L_0x7fbf77601960;  alias, 1 drivers
v0x7fbf77482cf0_0 .net "dt", 31 0, v0x7fbf774841c0_0;  alias, 1 drivers
v0x7fbf77482d90_0 .net "id_if_pc", 31 0, v0x7fbf77480750_0;  alias, 1 drivers
v0x7fbf77482e60_0 .net "id_if_pce", 0 0, v0x7fbf774807e0_0;  alias, 1 drivers
v0x7fbf77482f10_0 .var "is", 31 0;
v0x7fbf77482fe0_0 .net "ok", 0 0, v0x7fbf77483f70_0;  alias, 1 drivers
v0x7fbf77483070_0 .var "pc", 31 0;
v0x7fbf77483120_0 .net "rst", 0 0, v0x7fbf77601020_0;  alias, 1 drivers
E_0x7fbf77481b90/0 .event edge, v0x7fbf7747ee80_0, v0x7fbf77483070_0, v0x7fbf77480750_0, v0x7fbf77482fe0_0;
E_0x7fbf77481b90/1 .event edge, v0x7fbf774807e0_0, v0x7fbf77482cf0_0;
E_0x7fbf77481b90 .event/or E_0x7fbf77481b90/0, E_0x7fbf77481b90/1;
E_0x7fbf77482c10 .event edge, v0x7fbf7747ee80_0;
S_0x7fbf77483290 .scope module, "if_id0" "if_id" 6 99, 12 1 0, S_0x7fbf7747e560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_pc"
    .port_info 1 /INPUT 32 "if_is"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 32 "id_pc"
    .port_info 5 /OUTPUT 32 "id_is"
v0x7fbf77483500_0 .net "clk", 0 0, L_0x7fbf77601960;  alias, 1 drivers
v0x7fbf774835a0_0 .var "id_is", 31 0;
v0x7fbf77483640_0 .var "id_pc", 31 0;
v0x7fbf774836f0_0 .net "if_is", 31 0, v0x7fbf77482f10_0;  alias, 1 drivers
v0x7fbf774837a0_0 .net "if_pc", 31 0, v0x7fbf77483070_0;  alias, 1 drivers
v0x7fbf77483870_0 .net "rst", 0 0, v0x7fbf77601020_0;  alias, 1 drivers
S_0x7fbf77483970 .scope module, "mct0" "mct" 6 78, 13 1 0, S_0x7fbf7747e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr"
    .port_info 3 /INPUT 32 "wn_i"
    .port_info 4 /INPUT 32 "ra_i"
    .port_info 5 /INPUT 8 "in"
    .port_info 6 /OUTPUT 1 "ok"
    .port_info 7 /OUTPUT 8 "out"
    .port_info 8 /OUTPUT 32 "rn_o"
    .port_info 9 /OUTPUT 32 "ad_o"
    .port_info 10 /OUTPUT 1 "wr_o"
v0x7fbf77483cb0_0 .var "ad_o", 31 0;
v0x7fbf77483d70_0 .net "clk", 0 0, L_0x7fbf77601960;  alias, 1 drivers
v0x7fbf77483e10_0 .var "cu", 1 0;
v0x7fbf77483ec0_0 .net "in", 7 0, o0x10a603f28;  alias, 0 drivers
v0x7fbf77483f70_0 .var "ok", 0 0;
v0x7fbf77484040_0 .var "out", 7 0;
v0x7fbf774840e0_0 .net "ra_i", 31 0, v0x7fbf77483070_0;  alias, 1 drivers
v0x7fbf774841c0_0 .var "rn_o", 31 0;
v0x7fbf77484260_0 .net "rst", 0 0, v0x7fbf77601020_0;  alias, 1 drivers
v0x7fbf77484370_0 .net "wn_i", 31 0, o0x10a603f88;  alias, 0 drivers
v0x7fbf77484410_0 .net "wr", 0 0, o0x10a603fb8;  alias, 0 drivers
v0x7fbf774844b0_0 .var "wr_o", 0 0;
E_0x7fbf77483440 .event negedge, v0x7fbf7747d7b0_0;
S_0x7fbf77484660 .scope module, "mm0" "mm" 6 160, 14 1 0, S_0x7fbf7747e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "wa"
    .port_info 4 /INPUT 32 "wn"
    .port_info 5 /OUTPUT 1 "we_o"
    .port_info 6 /OUTPUT 5 "wa_o"
    .port_info 7 /OUTPUT 32 "wn_o"
v0x7fbf77484930_0 .net "clk", 0 0, L_0x7fbf77601960;  alias, 1 drivers
v0x7fbf77484ad0_0 .net "rst", 0 0, v0x7fbf77601020_0;  alias, 1 drivers
v0x7fbf77484b60_0 .net "wa", 4 0, v0x7fbf7747fb30_0;  alias, 1 drivers
v0x7fbf77484bf0_0 .var "wa_o", 4 0;
v0x7fbf77484c80_0 .net "we", 0 0, v0x7fbf7747fc00_0;  alias, 1 drivers
v0x7fbf77484d10_0 .var "we_o", 0 0;
v0x7fbf77484da0_0 .net "wn", 31 0, v0x7fbf7747fc90_0;  alias, 1 drivers
v0x7fbf77484e50_0 .var "wn_o", 31 0;
E_0x7fbf774848d0 .event edge, v0x7fbf7747ee80_0, v0x7fbf7747fc00_0, v0x7fbf7747fb30_0, v0x7fbf7747fc90_0;
S_0x7fbf77484f70 .scope module, "mm_wb0" "mm_wb" 6 167, 15 1 0, S_0x7fbf7747e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "mm_we"
    .port_info 3 /INPUT 5 "mm_wa"
    .port_info 4 /INPUT 32 "mm_wn"
    .port_info 5 /OUTPUT 1 "wb_we"
    .port_info 6 /OUTPUT 5 "wb_wa"
    .port_info 7 /OUTPUT 32 "wb_wn"
v0x7fbf77485260_0 .net "clk", 0 0, L_0x7fbf77601960;  alias, 1 drivers
v0x7fbf774852f0_0 .net "mm_wa", 4 0, v0x7fbf77484bf0_0;  alias, 1 drivers
v0x7fbf774853c0_0 .net "mm_we", 0 0, v0x7fbf77484d10_0;  alias, 1 drivers
v0x7fbf77485490_0 .net "mm_wn", 31 0, v0x7fbf77484e50_0;  alias, 1 drivers
v0x7fbf77485560_0 .net "rst", 0 0, v0x7fbf77601020_0;  alias, 1 drivers
v0x7fbf77485730_0 .var "wb_wa", 4 0;
v0x7fbf774857c0_0 .var "wb_we", 0 0;
v0x7fbf77485850_0 .var "wb_wn", 31 0;
S_0x7fbf77485970 .scope module, "regfile0" "regfile" 6 126, 16 1 0, S_0x7fbf7747e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "wa"
    .port_info 3 /INPUT 32 "wn"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 5 "ra1"
    .port_info 6 /INPUT 1 "re1"
    .port_info 7 /OUTPUT 32 "rn1"
    .port_info 8 /INPUT 5 "ra2"
    .port_info 9 /INPUT 1 "re2"
    .port_info 10 /OUTPUT 32 "rn2"
v0x7fbf77485ee0_0 .net "clk", 0 0, L_0x7fbf77601960;  alias, 1 drivers
v0x7fbf77485f80 .array "r", 0 31, 31 0;
v0x7fbf774862e0_0 .net "ra1", 4 0, v0x7fbf77480f00_0;  alias, 1 drivers
v0x7fbf774863b0_0 .net "ra2", 4 0, v0x7fbf77480fb0_0;  alias, 1 drivers
v0x7fbf77486460_0 .net "re1", 0 0, v0x7fbf77481060_0;  alias, 1 drivers
v0x7fbf77486530_0 .net "re2", 0 0, v0x7fbf774811f0_0;  alias, 1 drivers
v0x7fbf774865e0_0 .var "rn1", 31 0;
v0x7fbf77486690_0 .var "rn2", 31 0;
v0x7fbf77486740_0 .net "rst", 0 0, v0x7fbf77601020_0;  alias, 1 drivers
v0x7fbf77486850_0 .net "wa", 4 0, v0x7fbf77485730_0;  alias, 1 drivers
v0x7fbf77486900_0 .net "we", 0 0, v0x7fbf774857c0_0;  alias, 1 drivers
v0x7fbf77486990_0 .net "wn", 31 0, v0x7fbf77485850_0;  alias, 1 drivers
E_0x7fbf77483200/0 .event edge, v0x7fbf7747ee80_0, v0x7fbf774811f0_0, v0x7fbf77480fb0_0, v0x7fbf77485730_0;
v0x7fbf77485f80_0 .array/port v0x7fbf77485f80, 0;
v0x7fbf77485f80_1 .array/port v0x7fbf77485f80, 1;
v0x7fbf77485f80_2 .array/port v0x7fbf77485f80, 2;
E_0x7fbf77483200/1 .event edge, v0x7fbf77485850_0, v0x7fbf77485f80_0, v0x7fbf77485f80_1, v0x7fbf77485f80_2;
v0x7fbf77485f80_3 .array/port v0x7fbf77485f80, 3;
v0x7fbf77485f80_4 .array/port v0x7fbf77485f80, 4;
v0x7fbf77485f80_5 .array/port v0x7fbf77485f80, 5;
v0x7fbf77485f80_6 .array/port v0x7fbf77485f80, 6;
E_0x7fbf77483200/2 .event edge, v0x7fbf77485f80_3, v0x7fbf77485f80_4, v0x7fbf77485f80_5, v0x7fbf77485f80_6;
v0x7fbf77485f80_7 .array/port v0x7fbf77485f80, 7;
v0x7fbf77485f80_8 .array/port v0x7fbf77485f80, 8;
v0x7fbf77485f80_9 .array/port v0x7fbf77485f80, 9;
v0x7fbf77485f80_10 .array/port v0x7fbf77485f80, 10;
E_0x7fbf77483200/3 .event edge, v0x7fbf77485f80_7, v0x7fbf77485f80_8, v0x7fbf77485f80_9, v0x7fbf77485f80_10;
v0x7fbf77485f80_11 .array/port v0x7fbf77485f80, 11;
v0x7fbf77485f80_12 .array/port v0x7fbf77485f80, 12;
v0x7fbf77485f80_13 .array/port v0x7fbf77485f80, 13;
v0x7fbf77485f80_14 .array/port v0x7fbf77485f80, 14;
E_0x7fbf77483200/4 .event edge, v0x7fbf77485f80_11, v0x7fbf77485f80_12, v0x7fbf77485f80_13, v0x7fbf77485f80_14;
v0x7fbf77485f80_15 .array/port v0x7fbf77485f80, 15;
v0x7fbf77485f80_16 .array/port v0x7fbf77485f80, 16;
v0x7fbf77485f80_17 .array/port v0x7fbf77485f80, 17;
v0x7fbf77485f80_18 .array/port v0x7fbf77485f80, 18;
E_0x7fbf77483200/5 .event edge, v0x7fbf77485f80_15, v0x7fbf77485f80_16, v0x7fbf77485f80_17, v0x7fbf77485f80_18;
v0x7fbf77485f80_19 .array/port v0x7fbf77485f80, 19;
v0x7fbf77485f80_20 .array/port v0x7fbf77485f80, 20;
v0x7fbf77485f80_21 .array/port v0x7fbf77485f80, 21;
v0x7fbf77485f80_22 .array/port v0x7fbf77485f80, 22;
E_0x7fbf77483200/6 .event edge, v0x7fbf77485f80_19, v0x7fbf77485f80_20, v0x7fbf77485f80_21, v0x7fbf77485f80_22;
v0x7fbf77485f80_23 .array/port v0x7fbf77485f80, 23;
v0x7fbf77485f80_24 .array/port v0x7fbf77485f80, 24;
v0x7fbf77485f80_25 .array/port v0x7fbf77485f80, 25;
v0x7fbf77485f80_26 .array/port v0x7fbf77485f80, 26;
E_0x7fbf77483200/7 .event edge, v0x7fbf77485f80_23, v0x7fbf77485f80_24, v0x7fbf77485f80_25, v0x7fbf77485f80_26;
v0x7fbf77485f80_27 .array/port v0x7fbf77485f80, 27;
v0x7fbf77485f80_28 .array/port v0x7fbf77485f80, 28;
v0x7fbf77485f80_29 .array/port v0x7fbf77485f80, 29;
v0x7fbf77485f80_30 .array/port v0x7fbf77485f80, 30;
E_0x7fbf77483200/8 .event edge, v0x7fbf77485f80_27, v0x7fbf77485f80_28, v0x7fbf77485f80_29, v0x7fbf77485f80_30;
v0x7fbf77485f80_31 .array/port v0x7fbf77485f80, 31;
E_0x7fbf77483200/9 .event edge, v0x7fbf77485f80_31;
E_0x7fbf77483200 .event/or E_0x7fbf77483200/0, E_0x7fbf77483200/1, E_0x7fbf77483200/2, E_0x7fbf77483200/3, E_0x7fbf77483200/4, E_0x7fbf77483200/5, E_0x7fbf77483200/6, E_0x7fbf77483200/7, E_0x7fbf77483200/8, E_0x7fbf77483200/9;
E_0x7fbf77485d80/0 .event edge, v0x7fbf7747ee80_0, v0x7fbf77481060_0, v0x7fbf77480f00_0, v0x7fbf77485730_0;
E_0x7fbf77485d80/1 .event edge, v0x7fbf77485850_0, v0x7fbf77485f80_0, v0x7fbf77485f80_1, v0x7fbf77485f80_2;
E_0x7fbf77485d80/2 .event edge, v0x7fbf77485f80_3, v0x7fbf77485f80_4, v0x7fbf77485f80_5, v0x7fbf77485f80_6;
E_0x7fbf77485d80/3 .event edge, v0x7fbf77485f80_7, v0x7fbf77485f80_8, v0x7fbf77485f80_9, v0x7fbf77485f80_10;
E_0x7fbf77485d80/4 .event edge, v0x7fbf77485f80_11, v0x7fbf77485f80_12, v0x7fbf77485f80_13, v0x7fbf77485f80_14;
E_0x7fbf77485d80/5 .event edge, v0x7fbf77485f80_15, v0x7fbf77485f80_16, v0x7fbf77485f80_17, v0x7fbf77485f80_18;
E_0x7fbf77485d80/6 .event edge, v0x7fbf77485f80_19, v0x7fbf77485f80_20, v0x7fbf77485f80_21, v0x7fbf77485f80_22;
E_0x7fbf77485d80/7 .event edge, v0x7fbf77485f80_23, v0x7fbf77485f80_24, v0x7fbf77485f80_25, v0x7fbf77485f80_26;
E_0x7fbf77485d80/8 .event edge, v0x7fbf77485f80_27, v0x7fbf77485f80_28, v0x7fbf77485f80_29, v0x7fbf77485f80_30;
E_0x7fbf77485d80/9 .event edge, v0x7fbf77485f80_31;
E_0x7fbf77485d80 .event/or E_0x7fbf77485d80/0, E_0x7fbf77485d80/1, E_0x7fbf77485d80/2, E_0x7fbf77485d80/3, E_0x7fbf77485d80/4, E_0x7fbf77485d80/5, E_0x7fbf77485d80/6, E_0x7fbf77485d80/7, E_0x7fbf77485d80/8, E_0x7fbf77485d80/9;
    .scope S_0x7fbf7745a4b0;
T_0 ;
    %wait E_0x7fbf77466970;
    %load/vec4 v0x7fbf7747c7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fbf7747c3a0_0;
    %load/vec4 v0x7fbf7747c130_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbf7747c700, 0, 4;
T_0.0 ;
    %load/vec4 v0x7fbf7747c130_0;
    %assign/vec4 v0x7fbf7747c5a0_0, 0;
    %load/vec4 v0x7fbf7747c1e0_0;
    %assign/vec4 v0x7fbf7747c650_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fbf7747d150;
T_1 ;
    %wait E_0x7fbf7747d480;
    %load/vec4 v0x7fbf7747dc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fbf7747d890_0;
    %load/vec4 v0x7fbf7747d700_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbf7747dbb0, 0, 4;
T_1.0 ;
    %load/vec4 v0x7fbf7747d700_0;
    %assign/vec4 v0x7fbf7747daa0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbf7747d150;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf7747d9f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fbf7747d9f0_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fbf7747d9f0_0;
    %store/vec4a v0x7fbf7747dbb0, 4, 0;
    %load/vec4 v0x7fbf7747d9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbf7747d9f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 94 "$readmemb", "test.data", v0x7fbf7747dbb0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fbf77483970;
T_3 ;
    %wait E_0x7fbf77483440;
    %load/vec4 v0x7fbf77484260_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fbf77483e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbf774841c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf774844b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbf77483cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf77483f70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fbf77483e10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fbf774840e0_0;
    %assign/vec4 v0x7fbf77483cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf77483f70_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fbf77483970;
T_4 ;
    %wait E_0x7fbf77483440;
    %load/vec4 v0x7fbf77484260_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 13 34 "// $display", "\011\011\011AD_O %h IN %h cu %d", v0x7fbf77483cb0_0, v0x7fbf77483ec0_0, v0x7fbf77483e10_0 {0 0 0};
    %load/vec4 v0x7fbf77483cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbf774841c0_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 12583151, 0, 32;
    %assign/vec4 v0x7fbf774841c0_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 3236371, 0, 32;
    %assign/vec4 v0x7fbf774841c0_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 12583151, 0, 32;
    %assign/vec4 v0x7fbf774841c0_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 1106195, 0, 32;
    %assign/vec4 v0x7fbf774841c0_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 4284477935, 0, 32;
    %assign/vec4 v0x7fbf774841c0_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 16933011, 0, 32;
    %assign/vec4 v0x7fbf774841c0_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf77483f70_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fbf77482930;
T_5 ;
    %wait E_0x7fbf77482c10;
    %load/vec4 v0x7fbf77483120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf77483070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf77482f10_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fbf77482930;
T_6 ;
    %wait E_0x7fbf77481b90;
    %load/vec4 v0x7fbf77483120_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 11 30 "// $display", "======== PC %h %h", v0x7fbf77483070_0, v0x7fbf77482d90_0 {0 0 0};
    %load/vec4 v0x7fbf77482fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7fbf77482e60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x7fbf77482d90_0;
    %store/vec4 v0x7fbf77483070_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7fbf77483070_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fbf77483070_0, 0, 32;
T_6.5 ;
    %load/vec4 v0x7fbf77482cf0_0;
    %store/vec4 v0x7fbf77482f10_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf77482f10_0, 0, 32;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fbf77483290;
T_7 ;
    %wait E_0x7fbf7747d480;
    %load/vec4 v0x7fbf77483870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbf77483640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbf774835a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fbf774837a0_0;
    %assign/vec4 v0x7fbf77483640_0, 0;
    %load/vec4 v0x7fbf774836f0_0;
    %assign/vec4 v0x7fbf774835a0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fbf7747fe80;
T_8 ;
    %wait E_0x7fbf77480440;
    %load/vec4 v0x7fbf774813c0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbf77480940_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf77481060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf774811f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbf77480f00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbf77480fb0_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fbf774815b0_0, 0, 7;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fbf77481520_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf77481490_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf77480cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf77480da0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbf77481640_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf774816d0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7fbf774815b0_0, 0, 7;
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7fbf77481520_0, 0, 3;
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x7fbf77481490_0, 0, 1;
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7fbf77480f00_0, 0, 5;
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7fbf77480fb0_0, 0, 5;
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7fbf77481640_0, 0, 5;
    %load/vec4 v0x7fbf77480c50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fbf774815b0_0, 0, 7;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf77480c50_0, 0, 1;
    %vpi_call 9 66 "// $display", "id %h", v0x7fbf77480940_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf774808b0_0, 0, 32;
    %load/vec4 v0x7fbf774815b0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf774816d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf77481060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf774811f0_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbf774816d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbf77481060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf774811f0_0, 0, 1;
    %load/vec4 v0x7fbf77481520_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf774808b0_0, 0, 32;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 4, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf774808b0_0, 0, 32;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 4, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fbf774808b0_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbf774816d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf77481060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf774811f0_0, 0, 1;
    %load/vec4 v0x7fbf77480e50_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fbf774808b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbf774807e0_0, 0, 1;
    %load/vec4 v0x7fbf77480e50_0;
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fbf77480940_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %add;
    %store/vec4 v0x7fbf77480750_0, 0, 32;
    %vpi_call 9 94 "// $display", "JAL!!", v0x7fbf77480750_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbf77480c50_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fbf7747fe80;
T_9 ;
    %wait E_0x7fbf774803b0;
    %load/vec4 v0x7fbf774813c0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbf77480940_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf77480cf0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fbf77481060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf774804d0_0;
    %load/vec4 v0x7fbf77480f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbf774804d0_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fbf77480680_0;
    %store/vec4 v0x7fbf77480cf0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fbf77481060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf774809f0_0;
    %load/vec4 v0x7fbf77480f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbf77480aa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fbf77480bb0_0;
    %store/vec4 v0x7fbf77480cf0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fbf77481060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x7fbf77481280_0;
    %store/vec4 v0x7fbf77480cf0_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x7fbf77481060_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x7fbf774808b0_0;
    %store/vec4 v0x7fbf77480cf0_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf77480cf0_0, 0, 32;
T_9.9 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fbf7747fe80;
T_10 ;
    %wait E_0x7fbf7747e960;
    %load/vec4 v0x7fbf774813c0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbf77480940_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf77480da0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fbf774811f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf774804d0_0;
    %load/vec4 v0x7fbf77480fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbf774805a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fbf77480680_0;
    %store/vec4 v0x7fbf77480da0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fbf774811f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf774809f0_0;
    %load/vec4 v0x7fbf77480fb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbf77480aa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x7fbf77480bb0_0;
    %store/vec4 v0x7fbf77480da0_0, 0, 32;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7fbf774811f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x7fbf77481280_0;
    %store/vec4 v0x7fbf77480da0_0, 0, 32;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x7fbf774811f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x7fbf774808b0_0;
    %store/vec4 v0x7fbf77480da0_0, 0, 32;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf77480da0_0, 0, 32;
T_10.9 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fbf77485970;
T_11 ;
    %wait E_0x7fbf7747d480;
    %load/vec4 v0x7fbf77486740_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbf77485f80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbf77485f80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbf77485f80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbf77485f80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbf77485f80, 4, 0;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fbf77485f80, 4, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fbf77485970;
T_12 ;
    %wait E_0x7fbf7747d480;
    %load/vec4 v0x7fbf77486740_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf77486900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fbf77486850_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fbf77486990_0;
    %load/vec4 v0x7fbf77486850_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbf77485f80, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fbf77485970;
T_13 ;
    %wait E_0x7fbf77485d80;
    %load/vec4 v0x7fbf77486740_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf77486460_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fbf774862e0_0;
    %load/vec4 v0x7fbf77486850_0;
    %cmp/e;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7fbf77486990_0;
    %store/vec4 v0x7fbf774865e0_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fbf774862e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fbf77485f80, 4;
    %store/vec4 v0x7fbf774865e0_0, 0, 32;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf774865e0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fbf77485970;
T_14 ;
    %wait E_0x7fbf77483200;
    %load/vec4 v0x7fbf77486740_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fbf77486530_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fbf774863b0_0;
    %load/vec4 v0x7fbf77486850_0;
    %cmp/e;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7fbf77486990_0;
    %store/vec4 v0x7fbf77486690_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7fbf774863b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fbf77485f80, 4;
    %store/vec4 v0x7fbf77486690_0, 0, 32;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf77486690_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fbf774819a0;
T_15 ;
    %wait E_0x7fbf7747d480;
    %load/vec4 v0x7fbf77482770_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbf77482560_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fbf77482070_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbf77481fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf77481ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbf77480050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbf77481e60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fbf77482100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf774821b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %vpi_call 10 34 "// $display", "[%d] - id %d %d", $time, v0x7fbf77482260_0, v0x7fbf77482390_0 {0 0 0};
    %load/vec4 v0x7fbf77482560_0;
    %assign/vec4 v0x7fbf77482070_0, 0;
    %load/vec4 v0x7fbf774824b0_0;
    %assign/vec4 v0x7fbf77481fa0_0, 0;
    %load/vec4 v0x7fbf77482420_0;
    %assign/vec4 v0x7fbf77481ef0_0, 0;
    %load/vec4 v0x7fbf77482260_0;
    %assign/vec4 v0x7fbf77480050_0, 0;
    %load/vec4 v0x7fbf77482390_0;
    %assign/vec4 v0x7fbf77481e60_0, 0;
    %load/vec4 v0x7fbf77482610_0;
    %assign/vec4 v0x7fbf77482100_0, 0;
    %load/vec4 v0x7fbf774826c0_0;
    %assign/vec4 v0x7fbf774821b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fbf7747e7b0;
T_16 ;
    %wait E_0x7fbf7747eb40;
    %load/vec4 v0x7fbf7747ee80_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7fbf7747f0c0_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf7747edd0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %vpi_call 7 23 "// $display", "t %b st %b sst %b", v0x7fbf7747f0c0_0, v0x7fbf7747f010_0, v0x7fbf7747ef60_0 {0 0 0};
    %load/vec4 v0x7fbf7747f0c0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf7747edd0_0, 0, 32;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x7fbf7747f010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %jmp T_16.14;
T_16.6 ;
    %load/vec4 v0x7fbf7747ec80_0;
    %load/vec4 v0x7fbf7747ed20_0;
    %add;
    %store/vec4 v0x7fbf7747edd0_0, 0, 32;
    %jmp T_16.14;
T_16.7 ;
    %load/vec4 v0x7fbf7747ec80_0;
    %ix/getv 4, v0x7fbf7747ed20_0;
    %shiftr 4;
    %store/vec4 v0x7fbf7747edd0_0, 0, 32;
    %jmp T_16.14;
T_16.8 ;
    %load/vec4 v0x7fbf7747ec80_0;
    %load/vec4 v0x7fbf7747ed20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.16, 8;
T_16.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.16, 8;
 ; End of false expr.
    %blend;
T_16.16;
    %store/vec4 v0x7fbf7747edd0_0, 0, 32;
    %jmp T_16.14;
T_16.9 ;
    %load/vec4 v0x7fbf7747ec80_0;
    %load/vec4 v0x7fbf7747ed20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_16.18, 8;
T_16.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_16.18, 8;
 ; End of false expr.
    %blend;
T_16.18;
    %store/vec4 v0x7fbf7747edd0_0, 0, 32;
    %jmp T_16.14;
T_16.10 ;
    %load/vec4 v0x7fbf7747ec80_0;
    %load/vec4 v0x7fbf7747ed20_0;
    %xor;
    %store/vec4 v0x7fbf7747edd0_0, 0, 32;
    %jmp T_16.14;
T_16.11 ;
    %load/vec4 v0x7fbf7747ec80_0;
    %load/vec4 v0x7fbf7747ed20_0;
    %or;
    %store/vec4 v0x7fbf7747edd0_0, 0, 32;
    %jmp T_16.14;
T_16.12 ;
    %load/vec4 v0x7fbf7747ec80_0;
    %load/vec4 v0x7fbf7747ed20_0;
    %and;
    %store/vec4 v0x7fbf7747edd0_0, 0, 32;
    %jmp T_16.14;
T_16.13 ;
    %load/vec4 v0x7fbf7747ef60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.19, 4;
    %load/vec4 v0x7fbf7747ec80_0;
    %ix/getv 4, v0x7fbf7747ed20_0;
    %shiftl 4;
    %store/vec4 v0x7fbf7747edd0_0, 0, 32;
    %jmp T_16.20;
T_16.19 ;
    %load/vec4 v0x7fbf7747ec80_0;
    %ix/getv 4, v0x7fbf7747ed20_0;
    %shiftl 4;
    %store/vec4 v0x7fbf7747edd0_0, 0, 32;
T_16.20 ;
    %jmp T_16.14;
T_16.14 ;
    %pop/vec4 1;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0x7fbf7747ec80_0;
    %store/vec4 v0x7fbf7747edd0_0, 0, 32;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fbf7747e7b0;
T_17 ;
    %wait E_0x7fbf7747eae0;
    %load/vec4 v0x7fbf7747f170_0;
    %store/vec4 v0x7fbf7747f280_0, 0, 5;
    %load/vec4 v0x7fbf7747f330_0;
    %store/vec4 v0x7fbf7747f3d0_0, 0, 1;
    %load/vec4 v0x7fbf7747f0c0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf7747f470_0, 0, 32;
    %jmp T_17.2;
T_17.0 ;
    %load/vec4 v0x7fbf7747edd0_0;
    %store/vec4 v0x7fbf7747f470_0, 0, 32;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fbf7747f640;
T_18 ;
    %wait E_0x7fbf7747d480;
    %load/vec4 v0x7fbf7747fd40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fbf7747fb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf7747fc00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbf7747fc90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %vpi_call 8 18 "// $display", "ex_wn %d", v0x7fbf7747faa0_0 {0 0 0};
    %load/vec4 v0x7fbf7747f940_0;
    %assign/vec4 v0x7fbf7747fb30_0, 0;
    %load/vec4 v0x7fbf7747f9d0_0;
    %assign/vec4 v0x7fbf7747fc00_0, 0;
    %load/vec4 v0x7fbf7747faa0_0;
    %assign/vec4 v0x7fbf7747fc90_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fbf77484660;
T_19 ;
    %wait E_0x7fbf774848d0;
    %load/vec4 v0x7fbf77484ad0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf77484d10_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbf77484bf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf77484e50_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fbf77484c80_0;
    %store/vec4 v0x7fbf77484d10_0, 0, 1;
    %load/vec4 v0x7fbf77484b60_0;
    %store/vec4 v0x7fbf77484bf0_0, 0, 5;
    %load/vec4 v0x7fbf77484da0_0;
    %store/vec4 v0x7fbf77484e50_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fbf77484f70;
T_20 ;
    %wait E_0x7fbf7747d480;
    %load/vec4 v0x7fbf77485560_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf774857c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fbf77485730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbf77485850_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fbf774853c0_0;
    %assign/vec4 v0x7fbf774857c0_0, 0;
    %load/vec4 v0x7fbf774852f0_0;
    %assign/vec4 v0x7fbf77485730_0, 0;
    %load/vec4 v0x7fbf77485490_0;
    %assign/vec4 v0x7fbf77485850_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fbf7747c8b0;
T_21 ;
    %wait E_0x7fbf7747cd60;
    %load/vec4 v0x7fbf77489410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf77601020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbf776010b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbf776010b0_0, 0;
    %load/vec4 v0x7fbf776010b0_0;
    %assign/vec4 v0x7fbf77601020_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fbf77458d70;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf776011d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbf77601290_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x7fbf776011d0_0;
    %nor/r;
    %store/vec4 v0x7fbf776011d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf77601290_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_22.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.1, 5;
    %jmp/1 T_22.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0x7fbf776011d0_0;
    %nor/r;
    %store/vec4 v0x7fbf776011d0_0, 0, 1;
    %jmp T_22.0;
T_22.1 ;
    %pop/vec4 1;
    %vpi_call 3 29 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "./block_ram.v";
    "testbench.v";
    "./riscv_top.v";
    "./ram.v";
    "./risc.v";
    "./ex.v";
    "./ex_mm.v";
    "./id.v";
    "./id_ex.v";
    "./if.v";
    "./if_id.v";
    "./mct.v";
    "./mm.v";
    "./mm_wb.v";
    "./regfile.v";
