Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 16 01:34:29 2021
| Host         : WINDOWS-K4KGMCR running 64-bit major release  (build 9200)
| Command      : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 305
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 2          |
| DPIP-1    | Warning  | Input pipelining           | 173        |
| DPOP-2    | Warning  | MREG Output pipelining     | 88         |
| REQP-1839 | Warning  | RAMB36 async control check | 20         |
| REQP-1840 | Warning  | RAMB18 async control check | 20         |
| RTSTAT-10 | Warning  | No routable loads          | 1          |
| REQP-165  | Advisory | writefirst                 | 1          |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

CHECK-3#2 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_1 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_1 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_10 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_10 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_11 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_11 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_12 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_12 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_13 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_13 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_14 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_14 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_15 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_15 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_16 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_16 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_17 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_17 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_18 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_18 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_19 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_19 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_2 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_2 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_20 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_20 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_21 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_21 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_22 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_22 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_23 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_23 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_24 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_24 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_25 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_25/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_25 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_25/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_26 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_26/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_26 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_26/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_27 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_27/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_27 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_27/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_28 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_28/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_28 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_28/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_29 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_29/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_29 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_29/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_3 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_3 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_30 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_30/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_30 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_30/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_31 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_31/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_31 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_31/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_32 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_32/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_32 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_32/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_33 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_33/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_33 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_33/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_34 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_34/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_34 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_34/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_35 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_35/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_35 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_35/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_36 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_36/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_36 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_36/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_37 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_37/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_37 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_37/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_38 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_38/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_38 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_38/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_39 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_39/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_39 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_39/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_4 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_4 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_40 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_40/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_40 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_40/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_41 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_41/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_41 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_41/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_42 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_42/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_42 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_42/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_43 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_43/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_43 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_43/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_44 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_44/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_44 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_44/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_45 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_45/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_45 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_45/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_46 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_46/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_46 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_46/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_47 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_47/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_47 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_47/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_48 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_48/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_48 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_48/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_49 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_49/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_49 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_49/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_5 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_5 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_50 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_50/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_50 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_50/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_51 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_51/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_51 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_51/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_52 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_52/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_52 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_52/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_53 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_53/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_53 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_53/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_54 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_54/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_54 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_54/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_55 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_55/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_55 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_55/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_56 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_56/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_56 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_56/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_57 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_57/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_57 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_57/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_58 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_58/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_58 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_58/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_59 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_59/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_59 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_59/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_6 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_6 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_60 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_60/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_60 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_60/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_61 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_61/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_61 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_61/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_62 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_62/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_62 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_62/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_63 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_63/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_63 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_63/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_64 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_64/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_64 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_64/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_65 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_65/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_65 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_65/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_66 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_66/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_66 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_66/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_67 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_67/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_67 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_67/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_68 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_68/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_68 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_68/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_69 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_69/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_69 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_69/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_7 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_7 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_70 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_70/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_70 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_70/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_71 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_71/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_71 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_71/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_72 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_72/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_72 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_72/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_73 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_73/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_73 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_73/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_74 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_74/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_74 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_74/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_75 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_75/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_75 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_75/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_76 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_76/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_76 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_76/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_77 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_77/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_77 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_77/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_78 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_78/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_78 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_78/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_79 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_79/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_79 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_79/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_8 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_8 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_80 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_80/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_80 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_80/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__0 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__0 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#165 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__1 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#166 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__1 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#167 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__2 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#168 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__2 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#169 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_9 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#170 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_9 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#171 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut1 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#172 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut2 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#173 Warning
Input pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut3 input system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_1 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_10 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_11 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_12 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_13 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_14 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_15 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_16 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_17 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_18 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_19 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_2 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_20 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_21 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_22 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_23 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_24 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_25 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_26 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_27 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_28 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_28/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_29 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_29/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_3 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_30 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_31 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_31/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_32 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_32/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_33 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_33/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_34 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_34/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_35 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_35/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_36 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_36/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_37 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_37/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_38 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_38/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_39 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_39/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_4 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_40 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_41 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_41/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_42 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_42/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_43 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_43/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_44 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_44/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_45 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_45/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_46 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_46/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_47 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_47/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_48 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_48/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_49 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_49/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_5 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_50 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_51 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_51/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_52 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_52/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_53 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_53/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_54 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_54/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_55 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_55/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_56 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_56/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_57 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_57/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_58 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_58/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_59 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_59/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_6 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_60 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_61 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_61/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_62 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_62/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_63 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_63/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_64 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_64/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_65 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_65/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_66 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_66/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_67 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_67/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_68 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_68/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_69 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_69/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_7 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_70 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_70/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_71 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_71/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_72 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_72/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_73 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_73/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_74 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_74/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_75 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_75/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_76 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_76/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_77 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_77/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_78 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_78/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_79 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_79/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_8 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_80 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_80/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__0 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__1 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__2 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_81__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_9 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/multiplier_mul_temp_9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut1 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut2 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut3 multiplier stage system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Color_Space_Converter/u_rgb2intensityNet_inst/multiOut3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ADDRARDADDR[10] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[6]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ADDRARDADDR[11] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[7]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ADDRARDADDR[12] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[8]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ADDRARDADDR[13] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[9]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ADDRARDADDR[14] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[10]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ADDRARDADDR[4] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[0]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ADDRARDADDR[5] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[1]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ADDRARDADDR[6] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[2]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ADDRARDADDR[7] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[3]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ADDRARDADDR[8] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[4]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ADDRARDADDR[9] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[5]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ENARDEN (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/E[0]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi4_stream_video_slave_inst/adapter_in_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_0/ENARDEN (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/E[0]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_axi_lite_inst/u_Bilateral_ip_addr_decoder_inst/data_reg_axi_enable_1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1/ADDRARDADDR[10] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[6]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1/ADDRARDADDR[11] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[7]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1/ADDRARDADDR[12] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[8]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1/ADDRARDADDR[13] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[9]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1/ADDRARDADDR[14] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[10]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1/ADDRARDADDR[8] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[4]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1 has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/recipOutReg_reg_1/ADDRARDADDR[9] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/sel0[5]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_imagekernel_inst/normadd_final_reg_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRARDADDR[10] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/Q[6]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/writeAddrREG1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRARDADDR[11] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/Q[7]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/writeAddrREG1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRARDADDR[12] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/Q[8]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/writeAddrREG1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRARDADDR[13] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/Q[9]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/writeAddrREG1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRARDADDR[4] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/Q[0]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/writeAddrREG1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRARDADDR[5] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/Q[1]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/writeAddrREG1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRARDADDR[6] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/Q[2]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/writeAddrREG1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRARDADDR[7] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/Q[3]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/writeAddrREG1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRARDADDR[8] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/Q[4]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/writeAddrREG1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRARDADDR[9] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/Q[5]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/writeAddrREG1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRBWRADDR[10] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg_1[6]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_PushPopCounterOne/readCount_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRBWRADDR[11] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg_1[7]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_PushPopCounterOne/readCount_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRBWRADDR[12] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg_1[8]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_PushPopCounterOne/readCount_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRBWRADDR[13] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg_1[9]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_PushPopCounterOne/readCount_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRBWRADDR[4] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg_1[0]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_PushPopCounterOne/readCount_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRBWRADDR[5] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg_1[1]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_PushPopCounterOne/readCount_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRBWRADDR[6] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg_1[2]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_PushPopCounterOne/readCount_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRBWRADDR[7] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg_1[3]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_PushPopCounterOne/readCount_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRBWRADDR[8] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg_1[4]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_PushPopCounterOne/readCount_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg has an input control pin system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg/ADDRBWRADDR[9] (net: system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_SimpleDualPortRAM_Generic1_generic/ram_reg_1[5]) which is driven by a register (system_i/Bilateral_ip_0/inst/u_Bilateral_ip_dut_inst/u_Bilateral_ip_src_BilateralFilter_HW/u_Bilateral_Filter1/u_LineBuffer/u_DATA_MEMORY/u_PushPopCounterOne/readCount_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
33 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0],
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0],
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]
 (the first 15 of 21 listed).
Related violations: <none>

REQP-165#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


