
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000755c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08007734  08007734  00008734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077a4  080077a4  00009184  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080077a4  080077a4  000087a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077ac  080077ac  00009184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077ac  080077ac  000087ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080077b0  080077b0  000087b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000184  20000000  080077b4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a74  20000184  08007938  00009184  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001bf8  08007938  00009bf8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009184  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef74  00000000  00000000  000091b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030e3  00000000  00000000  00018128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d18  00000000  00000000  0001b210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000999  00000000  00000000  0001bf28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002704a  00000000  00000000  0001c8c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011714  00000000  00000000  0004390b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7bde  00000000  00000000  0005501f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013cbfd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000323c  00000000  00000000  0013cc40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0013fe7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000184 	.word	0x20000184
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800771c 	.word	0x0800771c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000188 	.word	0x20000188
 8000214:	0800771c 	.word	0x0800771c

08000218 <strlen>:
 8000218:	4603      	mov	r3, r0
 800021a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021e:	2a00      	cmp	r2, #0
 8000220:	d1fb      	bne.n	800021a <strlen+0x2>
 8000222:	1a18      	subs	r0, r3, r0
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr

08000228 <io_add_channel>:
// Allocates storage for all the IO channels.
IO_Channel io_channel[MAX_IO_CHANNELS]; // Array of type IO_Channel (struct created in header)
int io_channel_count = 0;


void io_add_channel(GPIO_TypeDef* port, uint16_t pin, IO_Direction dir) {
 8000228:	b480      	push	{r7}
 800022a:	b083      	sub	sp, #12
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	460b      	mov	r3, r1
 8000232:	807b      	strh	r3, [r7, #2]
 8000234:	4613      	mov	r3, r2
 8000236:	707b      	strb	r3, [r7, #1]
	if (io_channel_count >= MAX_IO_CHANNELS) return; // Cannot add another channel if all channels taken
 8000238:	4b11      	ldr	r3, [pc, #68]	@ (8000280 <io_add_channel+0x58>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	2b0f      	cmp	r3, #15
 800023e:	dc19      	bgt.n	8000274 <io_add_channel+0x4c>

	io_channel[io_channel_count].port = port;
 8000240:	4b0f      	ldr	r3, [pc, #60]	@ (8000280 <io_add_channel+0x58>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	490f      	ldr	r1, [pc, #60]	@ (8000284 <io_add_channel+0x5c>)
 8000246:	687a      	ldr	r2, [r7, #4]
 8000248:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	io_channel[io_channel_count].pin = pin;
 800024c:	4b0c      	ldr	r3, [pc, #48]	@ (8000280 <io_add_channel+0x58>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a0c      	ldr	r2, [pc, #48]	@ (8000284 <io_add_channel+0x5c>)
 8000252:	00db      	lsls	r3, r3, #3
 8000254:	4413      	add	r3, r2
 8000256:	887a      	ldrh	r2, [r7, #2]
 8000258:	809a      	strh	r2, [r3, #4]
	io_channel[io_channel_count].direction = dir;
 800025a:	4b09      	ldr	r3, [pc, #36]	@ (8000280 <io_add_channel+0x58>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	4a09      	ldr	r2, [pc, #36]	@ (8000284 <io_add_channel+0x5c>)
 8000260:	00db      	lsls	r3, r3, #3
 8000262:	4413      	add	r3, r2
 8000264:	787a      	ldrb	r2, [r7, #1]
 8000266:	719a      	strb	r2, [r3, #6]
	io_channel_count++;
 8000268:	4b05      	ldr	r3, [pc, #20]	@ (8000280 <io_add_channel+0x58>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	3301      	adds	r3, #1
 800026e:	4a04      	ldr	r2, [pc, #16]	@ (8000280 <io_add_channel+0x58>)
 8000270:	6013      	str	r3, [r2, #0]
 8000272:	e000      	b.n	8000276 <io_add_channel+0x4e>
	if (io_channel_count >= MAX_IO_CHANNELS) return; // Cannot add another channel if all channels taken
 8000274:	bf00      	nop
}
 8000276:	370c      	adds	r7, #12
 8000278:	46bd      	mov	sp, r7
 800027a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027e:	4770      	bx	lr
 8000280:	20000220 	.word	0x20000220
 8000284:	200001a0 	.word	0x200001a0

08000288 <io_read>:

GPIO_PinState io_read(int index) {
 8000288:	b580      	push	{r7, lr}
 800028a:	b082      	sub	sp, #8
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
	if (index >= 0 && index < io_channel_count && io_channel[index].direction == IO_INPUT) {
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	2b00      	cmp	r3, #0
 8000294:	db1a      	blt.n	80002cc <io_read+0x44>
 8000296:	4b10      	ldr	r3, [pc, #64]	@ (80002d8 <io_read+0x50>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	687a      	ldr	r2, [r7, #4]
 800029c:	429a      	cmp	r2, r3
 800029e:	da15      	bge.n	80002cc <io_read+0x44>
 80002a0:	4a0e      	ldr	r2, [pc, #56]	@ (80002dc <io_read+0x54>)
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	00db      	lsls	r3, r3, #3
 80002a6:	4413      	add	r3, r2
 80002a8:	799b      	ldrb	r3, [r3, #6]
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d10e      	bne.n	80002cc <io_read+0x44>
		return HAL_GPIO_ReadPin(io_channel[index].port, io_channel[index].pin);
 80002ae:	4a0b      	ldr	r2, [pc, #44]	@ (80002dc <io_read+0x54>)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80002b6:	4909      	ldr	r1, [pc, #36]	@ (80002dc <io_read+0x54>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	00db      	lsls	r3, r3, #3
 80002bc:	440b      	add	r3, r1
 80002be:	889b      	ldrh	r3, [r3, #4]
 80002c0:	4619      	mov	r1, r3
 80002c2:	4610      	mov	r0, r2
 80002c4:	f000 fcec 	bl	8000ca0 <HAL_GPIO_ReadPin>
 80002c8:	4603      	mov	r3, r0
 80002ca:	e000      	b.n	80002ce <io_read+0x46>
	}
	return GPIO_PIN_RESET;
 80002cc:	2300      	movs	r3, #0
}
 80002ce:	4618      	mov	r0, r3
 80002d0:	3708      	adds	r7, #8
 80002d2:	46bd      	mov	sp, r7
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	20000220 	.word	0x20000220
 80002dc:	200001a0 	.word	0x200001a0

080002e0 <io_write>:

void io_write(int index, GPIO_PinState value) {
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
 80002e8:	460b      	mov	r3, r1
 80002ea:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_channel_count && io_channel[index].direction == IO_OUTPUT) {
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	db18      	blt.n	8000324 <io_write+0x44>
 80002f2:	4b0e      	ldr	r3, [pc, #56]	@ (800032c <io_write+0x4c>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	687a      	ldr	r2, [r7, #4]
 80002f8:	429a      	cmp	r2, r3
 80002fa:	da13      	bge.n	8000324 <io_write+0x44>
 80002fc:	4a0c      	ldr	r2, [pc, #48]	@ (8000330 <io_write+0x50>)
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	00db      	lsls	r3, r3, #3
 8000302:	4413      	add	r3, r2
 8000304:	799b      	ldrb	r3, [r3, #6]
 8000306:	2b01      	cmp	r3, #1
 8000308:	d10c      	bne.n	8000324 <io_write+0x44>
		HAL_GPIO_WritePin(io_channel[index].port, io_channel[index].pin, value);
 800030a:	4a09      	ldr	r2, [pc, #36]	@ (8000330 <io_write+0x50>)
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000312:	4a07      	ldr	r2, [pc, #28]	@ (8000330 <io_write+0x50>)
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	00db      	lsls	r3, r3, #3
 8000318:	4413      	add	r3, r2
 800031a:	889b      	ldrh	r3, [r3, #4]
 800031c:	78fa      	ldrb	r2, [r7, #3]
 800031e:	4619      	mov	r1, r3
 8000320:	f000 fcd6 	bl	8000cd0 <HAL_GPIO_WritePin>
	}
}
 8000324:	bf00      	nop
 8000326:	3708      	adds	r7, #8
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}
 800032c:	20000220 	.word	0x20000220
 8000330:	200001a0 	.word	0x200001a0

08000334 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b082      	sub	sp, #8
 8000338:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800033a:	f000 f98c 	bl	8000656 <HAL_Init>

  /* USER CODE BEGIN Init */
  io_add_channel(GPIOC, GPIO_PIN_13, IO_INPUT); // On-board button input
 800033e:	2200      	movs	r2, #0
 8000340:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000344:	481c      	ldr	r0, [pc, #112]	@ (80003b8 <main+0x84>)
 8000346:	f7ff ff6f 	bl	8000228 <io_add_channel>
  io_add_channel(GPIOC, GPIO_PIN_6, IO_OUTPUT); // On-board LED output
 800034a:	2201      	movs	r2, #1
 800034c:	2140      	movs	r1, #64	@ 0x40
 800034e:	481a      	ldr	r0, [pc, #104]	@ (80003b8 <main+0x84>)
 8000350:	f7ff ff6a 	bl	8000228 <io_add_channel>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000354:	f000 f836 	bl	80003c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000358:	f000 f880 	bl	800045c <MX_GPIO_Init>
  MX_USB_Device_Init();
 800035c:	f006 fca8 	bl	8006cb0 <MX_USB_Device_Init>
  /* USER CODE BEGIN 2 */

  // Initialise channel 1 to RESET (LED)
  io_write(1, GPIO_PIN_RESET);
 8000360:	2100      	movs	r1, #0
 8000362:	2001      	movs	r0, #1
 8000364:	f7ff ffbc 	bl	80002e0 <io_write>

  // Store previous button state
  GPIO_PinState prevButtonState = GPIO_PIN_RESET;
 8000368:	2300      	movs	r3, #0
 800036a:	71fb      	strb	r3, [r7, #7]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Read the button
	  GPIO_PinState buttonState = io_read(0); // Channel 0 is PC13 = on-board button
 800036c:	2000      	movs	r0, #0
 800036e:	f7ff ff8b 	bl	8000288 <io_read>
 8000372:	4603      	mov	r3, r0
 8000374:	71bb      	strb	r3, [r7, #6]

	  // Turn on LED conditioned on button input, output over serial
	  if (buttonState) {
 8000376:	79bb      	ldrb	r3, [r7, #6]
 8000378:	2b00      	cmp	r3, #0
 800037a:	d00b      	beq.n	8000394 <main+0x60>
		  // Button down, turn on LED
		  io_write(1, GPIO_PIN_SET); // Turn on
 800037c:	2101      	movs	r1, #1
 800037e:	2001      	movs	r0, #1
 8000380:	f7ff ffae 	bl	80002e0 <io_write>
		  if (prevButtonState != buttonState) {
 8000384:	79fa      	ldrb	r2, [r7, #7]
 8000386:	79bb      	ldrb	r3, [r7, #6]
 8000388:	429a      	cmp	r2, r3
 800038a:	d00e      	beq.n	80003aa <main+0x76>
			  usb_serial_print("LED ON\r\n");
 800038c:	480b      	ldr	r0, [pc, #44]	@ (80003bc <main+0x88>)
 800038e:	f000 f927 	bl	80005e0 <usb_serial_print>
 8000392:	e00a      	b.n	80003aa <main+0x76>
		  }
	  } else {
		  // Button up, turn off ELD
		  io_write(1, GPIO_PIN_RESET);
 8000394:	2100      	movs	r1, #0
 8000396:	2001      	movs	r0, #1
 8000398:	f7ff ffa2 	bl	80002e0 <io_write>
		  if (prevButtonState != buttonState) {
 800039c:	79fa      	ldrb	r2, [r7, #7]
 800039e:	79bb      	ldrb	r3, [r7, #6]
 80003a0:	429a      	cmp	r2, r3
 80003a2:	d002      	beq.n	80003aa <main+0x76>
			  usb_serial_print("LED OFF\r\n");
 80003a4:	4806      	ldr	r0, [pc, #24]	@ (80003c0 <main+0x8c>)
 80003a6:	f000 f91b 	bl	80005e0 <usb_serial_print>
		  }
	  }

	  prevButtonState = buttonState;
 80003aa:	79bb      	ldrb	r3, [r7, #6]
 80003ac:	71fb      	strb	r3, [r7, #7]

	  HAL_Delay(10); // Reduce button bounce
 80003ae:	200a      	movs	r0, #10
 80003b0:	f000 f9c2 	bl	8000738 <HAL_Delay>
  {
 80003b4:	e7da      	b.n	800036c <main+0x38>
 80003b6:	bf00      	nop
 80003b8:	48000800 	.word	0x48000800
 80003bc:	08007734 	.word	0x08007734
 80003c0:	08007740 	.word	0x08007740

080003c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b094      	sub	sp, #80	@ 0x50
 80003c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ca:	f107 0318 	add.w	r3, r7, #24
 80003ce:	2238      	movs	r2, #56	@ 0x38
 80003d0:	2100      	movs	r1, #0
 80003d2:	4618      	mov	r0, r3
 80003d4:	f007 f976 	bl	80076c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003d8:	1d3b      	adds	r3, r7, #4
 80003da:	2200      	movs	r2, #0
 80003dc:	601a      	str	r2, [r3, #0]
 80003de:	605a      	str	r2, [r3, #4]
 80003e0:	609a      	str	r2, [r3, #8]
 80003e2:	60da      	str	r2, [r3, #12]
 80003e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003e6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80003ea:	f002 f98b 	bl	8002704 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003ee:	2302      	movs	r3, #2
 80003f0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80003f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003f8:	2340      	movs	r3, #64	@ 0x40
 80003fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003fc:	2302      	movs	r3, #2
 80003fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000400:	2302      	movs	r3, #2
 8000402:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000404:	2301      	movs	r3, #1
 8000406:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000408:	230c      	movs	r3, #12
 800040a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800040c:	2302      	movs	r3, #2
 800040e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000410:	2304      	movs	r3, #4
 8000412:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000414:	2302      	movs	r3, #2
 8000416:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000418:	f107 0318 	add.w	r3, r7, #24
 800041c:	4618      	mov	r0, r3
 800041e:	f002 fa25 	bl	800286c <HAL_RCC_OscConfig>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000428:	f000 f864 	bl	80004f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800042c:	230f      	movs	r3, #15
 800042e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000430:	2301      	movs	r3, #1
 8000432:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000434:	2300      	movs	r3, #0
 8000436:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000438:	2300      	movs	r3, #0
 800043a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800043c:	2300      	movs	r3, #0
 800043e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000440:	1d3b      	adds	r3, r7, #4
 8000442:	2100      	movs	r1, #0
 8000444:	4618      	mov	r0, r3
 8000446:	f002 fd23 	bl	8002e90 <HAL_RCC_ClockConfig>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d001      	beq.n	8000454 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000450:	f000 f850 	bl	80004f4 <Error_Handler>
  }
}
 8000454:	bf00      	nop
 8000456:	3750      	adds	r7, #80	@ 0x50
 8000458:	46bd      	mov	sp, r7
 800045a:	bd80      	pop	{r7, pc}

0800045c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	b088      	sub	sp, #32
 8000460:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000462:	f107 030c 	add.w	r3, r7, #12
 8000466:	2200      	movs	r2, #0
 8000468:	601a      	str	r2, [r3, #0]
 800046a:	605a      	str	r2, [r3, #4]
 800046c:	609a      	str	r2, [r3, #8]
 800046e:	60da      	str	r2, [r3, #12]
 8000470:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000472:	4b1e      	ldr	r3, [pc, #120]	@ (80004ec <MX_GPIO_Init+0x90>)
 8000474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000476:	4a1d      	ldr	r2, [pc, #116]	@ (80004ec <MX_GPIO_Init+0x90>)
 8000478:	f043 0304 	orr.w	r3, r3, #4
 800047c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800047e:	4b1b      	ldr	r3, [pc, #108]	@ (80004ec <MX_GPIO_Init+0x90>)
 8000480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000482:	f003 0304 	and.w	r3, r3, #4
 8000486:	60bb      	str	r3, [r7, #8]
 8000488:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800048a:	4b18      	ldr	r3, [pc, #96]	@ (80004ec <MX_GPIO_Init+0x90>)
 800048c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800048e:	4a17      	ldr	r2, [pc, #92]	@ (80004ec <MX_GPIO_Init+0x90>)
 8000490:	f043 0301 	orr.w	r3, r3, #1
 8000494:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000496:	4b15      	ldr	r3, [pc, #84]	@ (80004ec <MX_GPIO_Init+0x90>)
 8000498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800049a:	f003 0301 	and.w	r3, r3, #1
 800049e:	607b      	str	r3, [r7, #4]
 80004a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80004a2:	2200      	movs	r2, #0
 80004a4:	2140      	movs	r1, #64	@ 0x40
 80004a6:	4812      	ldr	r0, [pc, #72]	@ (80004f0 <MX_GPIO_Init+0x94>)
 80004a8:	f000 fc12 	bl	8000cd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 80004ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004b2:	2300      	movs	r3, #0
 80004b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80004b6:	2302      	movs	r3, #2
 80004b8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 80004ba:	f107 030c 	add.w	r3, r7, #12
 80004be:	4619      	mov	r1, r3
 80004c0:	480b      	ldr	r0, [pc, #44]	@ (80004f0 <MX_GPIO_Init+0x94>)
 80004c2:	f000 fa6b 	bl	800099c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80004c6:	2340      	movs	r3, #64	@ 0x40
 80004c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ca:	2301      	movs	r3, #1
 80004cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ce:	2300      	movs	r3, #0
 80004d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d2:	2300      	movs	r3, #0
 80004d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80004d6:	f107 030c 	add.w	r3, r7, #12
 80004da:	4619      	mov	r1, r3
 80004dc:	4804      	ldr	r0, [pc, #16]	@ (80004f0 <MX_GPIO_Init+0x94>)
 80004de:	f000 fa5d 	bl	800099c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004e2:	bf00      	nop
 80004e4:	3720      	adds	r7, #32
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	40021000 	.word	0x40021000
 80004f0:	48000800 	.word	0x48000800

080004f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f8:	b672      	cpsid	i
}
 80004fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004fc:	bf00      	nop
 80004fe:	e7fd      	b.n	80004fc <Error_Handler+0x8>

08000500 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000506:	4b0f      	ldr	r3, [pc, #60]	@ (8000544 <HAL_MspInit+0x44>)
 8000508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800050a:	4a0e      	ldr	r2, [pc, #56]	@ (8000544 <HAL_MspInit+0x44>)
 800050c:	f043 0301 	orr.w	r3, r3, #1
 8000510:	6613      	str	r3, [r2, #96]	@ 0x60
 8000512:	4b0c      	ldr	r3, [pc, #48]	@ (8000544 <HAL_MspInit+0x44>)
 8000514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000516:	f003 0301 	and.w	r3, r3, #1
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800051e:	4b09      	ldr	r3, [pc, #36]	@ (8000544 <HAL_MspInit+0x44>)
 8000520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000522:	4a08      	ldr	r2, [pc, #32]	@ (8000544 <HAL_MspInit+0x44>)
 8000524:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000528:	6593      	str	r3, [r2, #88]	@ 0x58
 800052a:	4b06      	ldr	r3, [pc, #24]	@ (8000544 <HAL_MspInit+0x44>)
 800052c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800052e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000532:	603b      	str	r3, [r7, #0]
 8000534:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000536:	f002 f989 	bl	800284c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800053a:	bf00      	nop
 800053c:	3708      	adds	r7, #8
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	40021000 	.word	0x40021000

08000548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800054c:	bf00      	nop
 800054e:	e7fd      	b.n	800054c <NMI_Handler+0x4>

08000550 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000554:	bf00      	nop
 8000556:	e7fd      	b.n	8000554 <HardFault_Handler+0x4>

08000558 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800055c:	bf00      	nop
 800055e:	e7fd      	b.n	800055c <MemManage_Handler+0x4>

08000560 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000564:	bf00      	nop
 8000566:	e7fd      	b.n	8000564 <BusFault_Handler+0x4>

08000568 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800056c:	bf00      	nop
 800056e:	e7fd      	b.n	800056c <UsageFault_Handler+0x4>

08000570 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000574:	bf00      	nop
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr

0800057e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800057e:	b480      	push	{r7}
 8000580:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000582:	bf00      	nop
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr

0800058c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr

0800059a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800059a:	b580      	push	{r7, lr}
 800059c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800059e:	f000 f8ad 	bl	80006fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005a2:	bf00      	nop
 80005a4:	bd80      	pop	{r7, pc}
	...

080005a8 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80005ac:	4802      	ldr	r0, [pc, #8]	@ (80005b8 <USB_LP_IRQHandler+0x10>)
 80005ae:	f000 fc97 	bl	8000ee0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80005b2:	bf00      	nop
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	200016fc 	.word	0x200016fc

080005bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005c0:	4b06      	ldr	r3, [pc, #24]	@ (80005dc <SystemInit+0x20>)
 80005c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005c6:	4a05      	ldr	r2, [pc, #20]	@ (80005dc <SystemInit+0x20>)
 80005c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	e000ed00 	.word	0xe000ed00

080005e0 <usb_serial_print>:
//	First source file
//		Defines how the functions work (i.e., the actual implementation).

#include "usb_serial.h" // Includes the header file so this source file knows about the function declared

void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b084      	sub	sp, #16
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f7ff fe15 	bl	8000218 <strlen>
 80005ee:	4603      	mov	r3, r0
 80005f0:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 80005f2:	89fb      	ldrh	r3, [r7, #14]
 80005f4:	4619      	mov	r1, r3
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f006 fc18 	bl	8006e2c <CDC_Transmit_FS>
}
 80005fc:	bf00      	nop
 80005fe:	3710      	adds	r7, #16
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000604:	480d      	ldr	r0, [pc, #52]	@ (800063c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000606:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000608:	f7ff ffd8 	bl	80005bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800060c:	480c      	ldr	r0, [pc, #48]	@ (8000640 <LoopForever+0x6>)
  ldr r1, =_edata
 800060e:	490d      	ldr	r1, [pc, #52]	@ (8000644 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000610:	4a0d      	ldr	r2, [pc, #52]	@ (8000648 <LoopForever+0xe>)
  movs r3, #0
 8000612:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000614:	e002      	b.n	800061c <LoopCopyDataInit>

08000616 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000616:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000618:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800061a:	3304      	adds	r3, #4

0800061c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800061c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800061e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000620:	d3f9      	bcc.n	8000616 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000622:	4a0a      	ldr	r2, [pc, #40]	@ (800064c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000624:	4c0a      	ldr	r4, [pc, #40]	@ (8000650 <LoopForever+0x16>)
  movs r3, #0
 8000626:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000628:	e001      	b.n	800062e <LoopFillZerobss>

0800062a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800062a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800062c:	3204      	adds	r2, #4

0800062e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800062e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000630:	d3fb      	bcc.n	800062a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000632:	f007 f84f 	bl	80076d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000636:	f7ff fe7d 	bl	8000334 <main>

0800063a <LoopForever>:

LoopForever:
    b LoopForever
 800063a:	e7fe      	b.n	800063a <LoopForever>
  ldr   r0, =_estack
 800063c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000640:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000644:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 8000648:	080077b4 	.word	0x080077b4
  ldr r2, =_sbss
 800064c:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 8000650:	20001bf8 	.word	0x20001bf8

08000654 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000654:	e7fe      	b.n	8000654 <ADC1_2_IRQHandler>

08000656 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000656:	b580      	push	{r7, lr}
 8000658:	b082      	sub	sp, #8
 800065a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800065c:	2300      	movs	r3, #0
 800065e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000660:	2003      	movs	r0, #3
 8000662:	f000 f95b 	bl	800091c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000666:	200f      	movs	r0, #15
 8000668:	f000 f80e 	bl	8000688 <HAL_InitTick>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d002      	beq.n	8000678 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000672:	2301      	movs	r3, #1
 8000674:	71fb      	strb	r3, [r7, #7]
 8000676:	e001      	b.n	800067c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000678:	f7ff ff42 	bl	8000500 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800067c:	79fb      	ldrb	r3, [r7, #7]

}
 800067e:	4618      	mov	r0, r3
 8000680:	3708      	adds	r7, #8
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
	...

08000688 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000690:	2300      	movs	r3, #0
 8000692:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000694:	4b16      	ldr	r3, [pc, #88]	@ (80006f0 <HAL_InitTick+0x68>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d022      	beq.n	80006e2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800069c:	4b15      	ldr	r3, [pc, #84]	@ (80006f4 <HAL_InitTick+0x6c>)
 800069e:	681a      	ldr	r2, [r3, #0]
 80006a0:	4b13      	ldr	r3, [pc, #76]	@ (80006f0 <HAL_InitTick+0x68>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80006a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80006ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80006b0:	4618      	mov	r0, r3
 80006b2:	f000 f966 	bl	8000982 <HAL_SYSTICK_Config>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d10f      	bne.n	80006dc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	2b0f      	cmp	r3, #15
 80006c0:	d809      	bhi.n	80006d6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006c2:	2200      	movs	r2, #0
 80006c4:	6879      	ldr	r1, [r7, #4]
 80006c6:	f04f 30ff 	mov.w	r0, #4294967295
 80006ca:	f000 f932 	bl	8000932 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006ce:	4a0a      	ldr	r2, [pc, #40]	@ (80006f8 <HAL_InitTick+0x70>)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	6013      	str	r3, [r2, #0]
 80006d4:	e007      	b.n	80006e6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80006d6:	2301      	movs	r3, #1
 80006d8:	73fb      	strb	r3, [r7, #15]
 80006da:	e004      	b.n	80006e6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80006dc:	2301      	movs	r3, #1
 80006de:	73fb      	strb	r3, [r7, #15]
 80006e0:	e001      	b.n	80006e6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80006e2:	2301      	movs	r3, #1
 80006e4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3710      	adds	r7, #16
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	20000008 	.word	0x20000008
 80006f4:	20000000 	.word	0x20000000
 80006f8:	20000004 	.word	0x20000004

080006fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000700:	4b05      	ldr	r3, [pc, #20]	@ (8000718 <HAL_IncTick+0x1c>)
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	4b05      	ldr	r3, [pc, #20]	@ (800071c <HAL_IncTick+0x20>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4413      	add	r3, r2
 800070a:	4a03      	ldr	r2, [pc, #12]	@ (8000718 <HAL_IncTick+0x1c>)
 800070c:	6013      	str	r3, [r2, #0]
}
 800070e:	bf00      	nop
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr
 8000718:	20000224 	.word	0x20000224
 800071c:	20000008 	.word	0x20000008

08000720 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  return uwTick;
 8000724:	4b03      	ldr	r3, [pc, #12]	@ (8000734 <HAL_GetTick+0x14>)
 8000726:	681b      	ldr	r3, [r3, #0]
}
 8000728:	4618      	mov	r0, r3
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	20000224 	.word	0x20000224

08000738 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000740:	f7ff ffee 	bl	8000720 <HAL_GetTick>
 8000744:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000750:	d004      	beq.n	800075c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000752:	4b09      	ldr	r3, [pc, #36]	@ (8000778 <HAL_Delay+0x40>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	68fa      	ldr	r2, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800075c:	bf00      	nop
 800075e:	f7ff ffdf 	bl	8000720 <HAL_GetTick>
 8000762:	4602      	mov	r2, r0
 8000764:	68bb      	ldr	r3, [r7, #8]
 8000766:	1ad3      	subs	r3, r2, r3
 8000768:	68fa      	ldr	r2, [r7, #12]
 800076a:	429a      	cmp	r2, r3
 800076c:	d8f7      	bhi.n	800075e <HAL_Delay+0x26>
  {
  }
}
 800076e:	bf00      	nop
 8000770:	bf00      	nop
 8000772:	3710      	adds	r7, #16
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20000008 	.word	0x20000008

0800077c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800077c:	b480      	push	{r7}
 800077e:	b085      	sub	sp, #20
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	f003 0307 	and.w	r3, r3, #7
 800078a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800078c:	4b0c      	ldr	r3, [pc, #48]	@ (80007c0 <__NVIC_SetPriorityGrouping+0x44>)
 800078e:	68db      	ldr	r3, [r3, #12]
 8000790:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000792:	68ba      	ldr	r2, [r7, #8]
 8000794:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000798:	4013      	ands	r3, r2
 800079a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007ae:	4a04      	ldr	r2, [pc, #16]	@ (80007c0 <__NVIC_SetPriorityGrouping+0x44>)
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	60d3      	str	r3, [r2, #12]
}
 80007b4:	bf00      	nop
 80007b6:	3714      	adds	r7, #20
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr
 80007c0:	e000ed00 	.word	0xe000ed00

080007c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007c8:	4b04      	ldr	r3, [pc, #16]	@ (80007dc <__NVIC_GetPriorityGrouping+0x18>)
 80007ca:	68db      	ldr	r3, [r3, #12]
 80007cc:	0a1b      	lsrs	r3, r3, #8
 80007ce:	f003 0307 	and.w	r3, r3, #7
}
 80007d2:	4618      	mov	r0, r3
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	e000ed00 	.word	0xe000ed00

080007e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	db0b      	blt.n	800080a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007f2:	79fb      	ldrb	r3, [r7, #7]
 80007f4:	f003 021f 	and.w	r2, r3, #31
 80007f8:	4907      	ldr	r1, [pc, #28]	@ (8000818 <__NVIC_EnableIRQ+0x38>)
 80007fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fe:	095b      	lsrs	r3, r3, #5
 8000800:	2001      	movs	r0, #1
 8000802:	fa00 f202 	lsl.w	r2, r0, r2
 8000806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800080a:	bf00      	nop
 800080c:	370c      	adds	r7, #12
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	e000e100 	.word	0xe000e100

0800081c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	6039      	str	r1, [r7, #0]
 8000826:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082c:	2b00      	cmp	r3, #0
 800082e:	db0a      	blt.n	8000846 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	b2da      	uxtb	r2, r3
 8000834:	490c      	ldr	r1, [pc, #48]	@ (8000868 <__NVIC_SetPriority+0x4c>)
 8000836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800083a:	0112      	lsls	r2, r2, #4
 800083c:	b2d2      	uxtb	r2, r2
 800083e:	440b      	add	r3, r1
 8000840:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000844:	e00a      	b.n	800085c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	b2da      	uxtb	r2, r3
 800084a:	4908      	ldr	r1, [pc, #32]	@ (800086c <__NVIC_SetPriority+0x50>)
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	f003 030f 	and.w	r3, r3, #15
 8000852:	3b04      	subs	r3, #4
 8000854:	0112      	lsls	r2, r2, #4
 8000856:	b2d2      	uxtb	r2, r2
 8000858:	440b      	add	r3, r1
 800085a:	761a      	strb	r2, [r3, #24]
}
 800085c:	bf00      	nop
 800085e:	370c      	adds	r7, #12
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr
 8000868:	e000e100 	.word	0xe000e100
 800086c:	e000ed00 	.word	0xe000ed00

08000870 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000870:	b480      	push	{r7}
 8000872:	b089      	sub	sp, #36	@ 0x24
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	60b9      	str	r1, [r7, #8]
 800087a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	f003 0307 	and.w	r3, r3, #7
 8000882:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000884:	69fb      	ldr	r3, [r7, #28]
 8000886:	f1c3 0307 	rsb	r3, r3, #7
 800088a:	2b04      	cmp	r3, #4
 800088c:	bf28      	it	cs
 800088e:	2304      	movcs	r3, #4
 8000890:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000892:	69fb      	ldr	r3, [r7, #28]
 8000894:	3304      	adds	r3, #4
 8000896:	2b06      	cmp	r3, #6
 8000898:	d902      	bls.n	80008a0 <NVIC_EncodePriority+0x30>
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	3b03      	subs	r3, #3
 800089e:	e000      	b.n	80008a2 <NVIC_EncodePriority+0x32>
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008a4:	f04f 32ff 	mov.w	r2, #4294967295
 80008a8:	69bb      	ldr	r3, [r7, #24]
 80008aa:	fa02 f303 	lsl.w	r3, r2, r3
 80008ae:	43da      	mvns	r2, r3
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	401a      	ands	r2, r3
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008b8:	f04f 31ff 	mov.w	r1, #4294967295
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	fa01 f303 	lsl.w	r3, r1, r3
 80008c2:	43d9      	mvns	r1, r3
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c8:	4313      	orrs	r3, r2
         );
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3724      	adds	r7, #36	@ 0x24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr
	...

080008d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	3b01      	subs	r3, #1
 80008e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008e8:	d301      	bcc.n	80008ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008ea:	2301      	movs	r3, #1
 80008ec:	e00f      	b.n	800090e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000918 <SysTick_Config+0x40>)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	3b01      	subs	r3, #1
 80008f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008f6:	210f      	movs	r1, #15
 80008f8:	f04f 30ff 	mov.w	r0, #4294967295
 80008fc:	f7ff ff8e 	bl	800081c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000900:	4b05      	ldr	r3, [pc, #20]	@ (8000918 <SysTick_Config+0x40>)
 8000902:	2200      	movs	r2, #0
 8000904:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000906:	4b04      	ldr	r3, [pc, #16]	@ (8000918 <SysTick_Config+0x40>)
 8000908:	2207      	movs	r2, #7
 800090a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800090c:	2300      	movs	r3, #0
}
 800090e:	4618      	mov	r0, r3
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	e000e010 	.word	0xe000e010

0800091c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000924:	6878      	ldr	r0, [r7, #4]
 8000926:	f7ff ff29 	bl	800077c <__NVIC_SetPriorityGrouping>
}
 800092a:	bf00      	nop
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}

08000932 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000932:	b580      	push	{r7, lr}
 8000934:	b086      	sub	sp, #24
 8000936:	af00      	add	r7, sp, #0
 8000938:	4603      	mov	r3, r0
 800093a:	60b9      	str	r1, [r7, #8]
 800093c:	607a      	str	r2, [r7, #4]
 800093e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000940:	f7ff ff40 	bl	80007c4 <__NVIC_GetPriorityGrouping>
 8000944:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000946:	687a      	ldr	r2, [r7, #4]
 8000948:	68b9      	ldr	r1, [r7, #8]
 800094a:	6978      	ldr	r0, [r7, #20]
 800094c:	f7ff ff90 	bl	8000870 <NVIC_EncodePriority>
 8000950:	4602      	mov	r2, r0
 8000952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000956:	4611      	mov	r1, r2
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff ff5f 	bl	800081c <__NVIC_SetPriority>
}
 800095e:	bf00      	nop
 8000960:	3718      	adds	r7, #24
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	b082      	sub	sp, #8
 800096a:	af00      	add	r7, sp, #0
 800096c:	4603      	mov	r3, r0
 800096e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000974:	4618      	mov	r0, r3
 8000976:	f7ff ff33 	bl	80007e0 <__NVIC_EnableIRQ>
}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}

08000982 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	b082      	sub	sp, #8
 8000986:	af00      	add	r7, sp, #0
 8000988:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800098a:	6878      	ldr	r0, [r7, #4]
 800098c:	f7ff ffa4 	bl	80008d8 <SysTick_Config>
 8000990:	4603      	mov	r3, r0
}
 8000992:	4618      	mov	r0, r3
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
	...

0800099c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800099c:	b480      	push	{r7}
 800099e:	b087      	sub	sp, #28
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80009a6:	2300      	movs	r3, #0
 80009a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80009aa:	e15a      	b.n	8000c62 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	2101      	movs	r1, #1
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	fa01 f303 	lsl.w	r3, r1, r3
 80009b8:	4013      	ands	r3, r2
 80009ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	f000 814c 	beq.w	8000c5c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	f003 0303 	and.w	r3, r3, #3
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d005      	beq.n	80009dc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009d8:	2b02      	cmp	r3, #2
 80009da:	d130      	bne.n	8000a3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	689b      	ldr	r3, [r3, #8]
 80009e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80009e2:	697b      	ldr	r3, [r7, #20]
 80009e4:	005b      	lsls	r3, r3, #1
 80009e6:	2203      	movs	r2, #3
 80009e8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ec:	43db      	mvns	r3, r3
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	4013      	ands	r3, r2
 80009f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	68da      	ldr	r2, [r3, #12]
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	005b      	lsls	r3, r3, #1
 80009fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000a00:	693a      	ldr	r2, [r7, #16]
 8000a02:	4313      	orrs	r3, r2
 8000a04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	693a      	ldr	r2, [r7, #16]
 8000a0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a12:	2201      	movs	r2, #1
 8000a14:	697b      	ldr	r3, [r7, #20]
 8000a16:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1a:	43db      	mvns	r3, r3
 8000a1c:	693a      	ldr	r2, [r7, #16]
 8000a1e:	4013      	ands	r3, r2
 8000a20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	091b      	lsrs	r3, r3, #4
 8000a28:	f003 0201 	and.w	r2, r3, #1
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a32:	693a      	ldr	r2, [r7, #16]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a3e:	683b      	ldr	r3, [r7, #0]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	f003 0303 	and.w	r3, r3, #3
 8000a46:	2b03      	cmp	r3, #3
 8000a48:	d017      	beq.n	8000a7a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	68db      	ldr	r3, [r3, #12]
 8000a4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	2203      	movs	r2, #3
 8000a56:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5a:	43db      	mvns	r3, r3
 8000a5c:	693a      	ldr	r2, [r7, #16]
 8000a5e:	4013      	ands	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	689a      	ldr	r2, [r3, #8]
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f003 0303 	and.w	r3, r3, #3
 8000a82:	2b02      	cmp	r3, #2
 8000a84:	d123      	bne.n	8000ace <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	08da      	lsrs	r2, r3, #3
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	3208      	adds	r2, #8
 8000a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	f003 0307 	and.w	r3, r3, #7
 8000a9a:	009b      	lsls	r3, r3, #2
 8000a9c:	220f      	movs	r2, #15
 8000a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa2:	43db      	mvns	r3, r3
 8000aa4:	693a      	ldr	r2, [r7, #16]
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	691a      	ldr	r2, [r3, #16]
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	f003 0307 	and.w	r3, r3, #7
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aba:	693a      	ldr	r2, [r7, #16]
 8000abc:	4313      	orrs	r3, r2
 8000abe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	08da      	lsrs	r2, r3, #3
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	3208      	adds	r2, #8
 8000ac8:	6939      	ldr	r1, [r7, #16]
 8000aca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	2203      	movs	r2, #3
 8000ada:	fa02 f303 	lsl.w	r3, r2, r3
 8000ade:	43db      	mvns	r3, r3
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	f003 0203 	and.w	r2, r3, #3
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	fa02 f303 	lsl.w	r3, r2, r3
 8000af6:	693a      	ldr	r2, [r7, #16]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	f000 80a6 	beq.w	8000c5c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b10:	4b5b      	ldr	r3, [pc, #364]	@ (8000c80 <HAL_GPIO_Init+0x2e4>)
 8000b12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b14:	4a5a      	ldr	r2, [pc, #360]	@ (8000c80 <HAL_GPIO_Init+0x2e4>)
 8000b16:	f043 0301 	orr.w	r3, r3, #1
 8000b1a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b1c:	4b58      	ldr	r3, [pc, #352]	@ (8000c80 <HAL_GPIO_Init+0x2e4>)
 8000b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	60bb      	str	r3, [r7, #8]
 8000b26:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b28:	4a56      	ldr	r2, [pc, #344]	@ (8000c84 <HAL_GPIO_Init+0x2e8>)
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	089b      	lsrs	r3, r3, #2
 8000b2e:	3302      	adds	r3, #2
 8000b30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	f003 0303 	and.w	r3, r3, #3
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	220f      	movs	r2, #15
 8000b40:	fa02 f303 	lsl.w	r3, r2, r3
 8000b44:	43db      	mvns	r3, r3
 8000b46:	693a      	ldr	r2, [r7, #16]
 8000b48:	4013      	ands	r3, r2
 8000b4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b52:	d01f      	beq.n	8000b94 <HAL_GPIO_Init+0x1f8>
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	4a4c      	ldr	r2, [pc, #304]	@ (8000c88 <HAL_GPIO_Init+0x2ec>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d019      	beq.n	8000b90 <HAL_GPIO_Init+0x1f4>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	4a4b      	ldr	r2, [pc, #300]	@ (8000c8c <HAL_GPIO_Init+0x2f0>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d013      	beq.n	8000b8c <HAL_GPIO_Init+0x1f0>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	4a4a      	ldr	r2, [pc, #296]	@ (8000c90 <HAL_GPIO_Init+0x2f4>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d00d      	beq.n	8000b88 <HAL_GPIO_Init+0x1ec>
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4a49      	ldr	r2, [pc, #292]	@ (8000c94 <HAL_GPIO_Init+0x2f8>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d007      	beq.n	8000b84 <HAL_GPIO_Init+0x1e8>
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	4a48      	ldr	r2, [pc, #288]	@ (8000c98 <HAL_GPIO_Init+0x2fc>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d101      	bne.n	8000b80 <HAL_GPIO_Init+0x1e4>
 8000b7c:	2305      	movs	r3, #5
 8000b7e:	e00a      	b.n	8000b96 <HAL_GPIO_Init+0x1fa>
 8000b80:	2306      	movs	r3, #6
 8000b82:	e008      	b.n	8000b96 <HAL_GPIO_Init+0x1fa>
 8000b84:	2304      	movs	r3, #4
 8000b86:	e006      	b.n	8000b96 <HAL_GPIO_Init+0x1fa>
 8000b88:	2303      	movs	r3, #3
 8000b8a:	e004      	b.n	8000b96 <HAL_GPIO_Init+0x1fa>
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	e002      	b.n	8000b96 <HAL_GPIO_Init+0x1fa>
 8000b90:	2301      	movs	r3, #1
 8000b92:	e000      	b.n	8000b96 <HAL_GPIO_Init+0x1fa>
 8000b94:	2300      	movs	r3, #0
 8000b96:	697a      	ldr	r2, [r7, #20]
 8000b98:	f002 0203 	and.w	r2, r2, #3
 8000b9c:	0092      	lsls	r2, r2, #2
 8000b9e:	4093      	lsls	r3, r2
 8000ba0:	693a      	ldr	r2, [r7, #16]
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ba6:	4937      	ldr	r1, [pc, #220]	@ (8000c84 <HAL_GPIO_Init+0x2e8>)
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	089b      	lsrs	r3, r3, #2
 8000bac:	3302      	adds	r3, #2
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000bb4:	4b39      	ldr	r3, [pc, #228]	@ (8000c9c <HAL_GPIO_Init+0x300>)
 8000bb6:	689b      	ldr	r3, [r3, #8]
 8000bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	43db      	mvns	r3, r3
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d003      	beq.n	8000bd8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000bd0:	693a      	ldr	r2, [r7, #16]
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000bd8:	4a30      	ldr	r2, [pc, #192]	@ (8000c9c <HAL_GPIO_Init+0x300>)
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000bde:	4b2f      	ldr	r3, [pc, #188]	@ (8000c9c <HAL_GPIO_Init+0x300>)
 8000be0:	68db      	ldr	r3, [r3, #12]
 8000be2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	43db      	mvns	r3, r3
 8000be8:	693a      	ldr	r2, [r7, #16]
 8000bea:	4013      	ands	r3, r2
 8000bec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d003      	beq.n	8000c02 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c02:	4a26      	ldr	r2, [pc, #152]	@ (8000c9c <HAL_GPIO_Init+0x300>)
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000c08:	4b24      	ldr	r3, [pc, #144]	@ (8000c9c <HAL_GPIO_Init+0x300>)
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	43db      	mvns	r3, r3
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	4013      	ands	r3, r2
 8000c16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d003      	beq.n	8000c2c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000c24:	693a      	ldr	r2, [r7, #16]
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8000c9c <HAL_GPIO_Init+0x300>)
 8000c2e:	693b      	ldr	r3, [r7, #16]
 8000c30:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000c32:	4b1a      	ldr	r3, [pc, #104]	@ (8000c9c <HAL_GPIO_Init+0x300>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	43db      	mvns	r3, r3
 8000c3c:	693a      	ldr	r2, [r7, #16]
 8000c3e:	4013      	ands	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d003      	beq.n	8000c56 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000c4e:	693a      	ldr	r2, [r7, #16]
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	4313      	orrs	r3, r2
 8000c54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000c56:	4a11      	ldr	r2, [pc, #68]	@ (8000c9c <HAL_GPIO_Init+0x300>)
 8000c58:	693b      	ldr	r3, [r7, #16]
 8000c5a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	3301      	adds	r3, #1
 8000c60:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	fa22 f303 	lsr.w	r3, r2, r3
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	f47f ae9d 	bne.w	80009ac <HAL_GPIO_Init+0x10>
  }
}
 8000c72:	bf00      	nop
 8000c74:	bf00      	nop
 8000c76:	371c      	adds	r7, #28
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	40021000 	.word	0x40021000
 8000c84:	40010000 	.word	0x40010000
 8000c88:	48000400 	.word	0x48000400
 8000c8c:	48000800 	.word	0x48000800
 8000c90:	48000c00 	.word	0x48000c00
 8000c94:	48001000 	.word	0x48001000
 8000c98:	48001400 	.word	0x48001400
 8000c9c:	40010400 	.word	0x40010400

08000ca0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	460b      	mov	r3, r1
 8000caa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	691a      	ldr	r2, [r3, #16]
 8000cb0:	887b      	ldrh	r3, [r7, #2]
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d002      	beq.n	8000cbe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	73fb      	strb	r3, [r7, #15]
 8000cbc:	e001      	b.n	8000cc2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3714      	adds	r7, #20
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	460b      	mov	r3, r1
 8000cda:	807b      	strh	r3, [r7, #2]
 8000cdc:	4613      	mov	r3, r2
 8000cde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ce0:	787b      	ldrb	r3, [r7, #1]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d003      	beq.n	8000cee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ce6:	887a      	ldrh	r2, [r7, #2]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000cec:	e002      	b.n	8000cf4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cee:	887a      	ldrh	r2, [r7, #2]
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000cf4:	bf00      	nop
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b084      	sub	sp, #16
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d101      	bne.n	8000d12 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	e0c0      	b.n	8000e94 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d106      	bne.n	8000d2c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2200      	movs	r2, #0
 8000d22:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000d26:	6878      	ldr	r0, [r7, #4]
 8000d28:	f006 f9c8 	bl	80070bc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2203      	movs	r2, #3
 8000d30:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f002 fcf2 	bl	8003722 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000d3e:	2300      	movs	r3, #0
 8000d40:	73fb      	strb	r3, [r7, #15]
 8000d42:	e03e      	b.n	8000dc2 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000d44:	7bfa      	ldrb	r2, [r7, #15]
 8000d46:	6879      	ldr	r1, [r7, #4]
 8000d48:	4613      	mov	r3, r2
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	4413      	add	r3, r2
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	440b      	add	r3, r1
 8000d52:	3311      	adds	r3, #17
 8000d54:	2201      	movs	r2, #1
 8000d56:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000d58:	7bfa      	ldrb	r2, [r7, #15]
 8000d5a:	6879      	ldr	r1, [r7, #4]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	009b      	lsls	r3, r3, #2
 8000d60:	4413      	add	r3, r2
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	440b      	add	r3, r1
 8000d66:	3310      	adds	r3, #16
 8000d68:	7bfa      	ldrb	r2, [r7, #15]
 8000d6a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000d6c:	7bfa      	ldrb	r2, [r7, #15]
 8000d6e:	6879      	ldr	r1, [r7, #4]
 8000d70:	4613      	mov	r3, r2
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	4413      	add	r3, r2
 8000d76:	00db      	lsls	r3, r3, #3
 8000d78:	440b      	add	r3, r1
 8000d7a:	3313      	adds	r3, #19
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000d80:	7bfa      	ldrb	r2, [r7, #15]
 8000d82:	6879      	ldr	r1, [r7, #4]
 8000d84:	4613      	mov	r3, r2
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	4413      	add	r3, r2
 8000d8a:	00db      	lsls	r3, r3, #3
 8000d8c:	440b      	add	r3, r1
 8000d8e:	3320      	adds	r3, #32
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000d94:	7bfa      	ldrb	r2, [r7, #15]
 8000d96:	6879      	ldr	r1, [r7, #4]
 8000d98:	4613      	mov	r3, r2
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	4413      	add	r3, r2
 8000d9e:	00db      	lsls	r3, r3, #3
 8000da0:	440b      	add	r3, r1
 8000da2:	3324      	adds	r3, #36	@ 0x24
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000da8:	7bfb      	ldrb	r3, [r7, #15]
 8000daa:	6879      	ldr	r1, [r7, #4]
 8000dac:	1c5a      	adds	r2, r3, #1
 8000dae:	4613      	mov	r3, r2
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	4413      	add	r3, r2
 8000db4:	00db      	lsls	r3, r3, #3
 8000db6:	440b      	add	r3, r1
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000dbc:	7bfb      	ldrb	r3, [r7, #15]
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	73fb      	strb	r3, [r7, #15]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	791b      	ldrb	r3, [r3, #4]
 8000dc6:	7bfa      	ldrb	r2, [r7, #15]
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	d3bb      	bcc.n	8000d44 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000dcc:	2300      	movs	r3, #0
 8000dce:	73fb      	strb	r3, [r7, #15]
 8000dd0:	e044      	b.n	8000e5c <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000dd2:	7bfa      	ldrb	r2, [r7, #15]
 8000dd4:	6879      	ldr	r1, [r7, #4]
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	4413      	add	r3, r2
 8000ddc:	00db      	lsls	r3, r3, #3
 8000dde:	440b      	add	r3, r1
 8000de0:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8000de4:	2200      	movs	r2, #0
 8000de6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000de8:	7bfa      	ldrb	r2, [r7, #15]
 8000dea:	6879      	ldr	r1, [r7, #4]
 8000dec:	4613      	mov	r3, r2
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	4413      	add	r3, r2
 8000df2:	00db      	lsls	r3, r3, #3
 8000df4:	440b      	add	r3, r1
 8000df6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8000dfa:	7bfa      	ldrb	r2, [r7, #15]
 8000dfc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000dfe:	7bfa      	ldrb	r2, [r7, #15]
 8000e00:	6879      	ldr	r1, [r7, #4]
 8000e02:	4613      	mov	r3, r2
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	4413      	add	r3, r2
 8000e08:	00db      	lsls	r3, r3, #3
 8000e0a:	440b      	add	r3, r1
 8000e0c:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8000e10:	2200      	movs	r2, #0
 8000e12:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000e14:	7bfa      	ldrb	r2, [r7, #15]
 8000e16:	6879      	ldr	r1, [r7, #4]
 8000e18:	4613      	mov	r3, r2
 8000e1a:	009b      	lsls	r3, r3, #2
 8000e1c:	4413      	add	r3, r2
 8000e1e:	00db      	lsls	r3, r3, #3
 8000e20:	440b      	add	r3, r1
 8000e22:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000e2a:	7bfa      	ldrb	r2, [r7, #15]
 8000e2c:	6879      	ldr	r1, [r7, #4]
 8000e2e:	4613      	mov	r3, r2
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	4413      	add	r3, r2
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	440b      	add	r3, r1
 8000e38:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000e40:	7bfa      	ldrb	r2, [r7, #15]
 8000e42:	6879      	ldr	r1, [r7, #4]
 8000e44:	4613      	mov	r3, r2
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	4413      	add	r3, r2
 8000e4a:	00db      	lsls	r3, r3, #3
 8000e4c:	440b      	add	r3, r1
 8000e4e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000e56:	7bfb      	ldrb	r3, [r7, #15]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	73fb      	strb	r3, [r7, #15]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	791b      	ldrb	r3, [r3, #4]
 8000e60:	7bfa      	ldrb	r2, [r7, #15]
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d3b5      	bcc.n	8000dd2 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6818      	ldr	r0, [r3, #0]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	3304      	adds	r3, #4
 8000e6e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000e72:	f002 fc71 	bl	8003758 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2200      	movs	r2, #0
 8000e7a:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2201      	movs	r2, #1
 8000e80:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	7a9b      	ldrb	r3, [r3, #10]
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d102      	bne.n	8000e92 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f001 fc0e 	bl	80026ae <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8000e92:	2300      	movs	r3, #0
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3710      	adds	r7, #16
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d101      	bne.n	8000eb2 <HAL_PCD_Start+0x16>
 8000eae:	2302      	movs	r3, #2
 8000eb0:	e012      	b.n	8000ed8 <HAL_PCD_Start+0x3c>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f002 fc18 	bl	80036f4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f004 f9f5 	bl	80052b8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8000ed6:	2300      	movs	r3, #0
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f004 f9fa 	bl	80052e6 <USB_ReadInterrupts>
 8000ef2:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d003      	beq.n	8000f06 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f000 fb06 	bl	8001510 <PCD_EP_ISR_Handler>

    return;
 8000f04:	e110      	b.n	8001128 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d013      	beq.n	8000f38 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8000f18:	b29a      	uxth	r2, r3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000f22:	b292      	uxth	r2, r2
 8000f24:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8000f28:	6878      	ldr	r0, [r7, #4]
 8000f2a:	f006 f958 	bl	80071de <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8000f2e:	2100      	movs	r1, #0
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f000 f8fc 	bl	800112e <HAL_PCD_SetAddress>

    return;
 8000f36:	e0f7      	b.n	8001128 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d00c      	beq.n	8000f5c <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8000f54:	b292      	uxth	r2, r2
 8000f56:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8000f5a:	e0e5      	b.n	8001128 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d00c      	beq.n	8000f80 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000f78:	b292      	uxth	r2, r2
 8000f7a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8000f7e:	e0d3      	b.n	8001128 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d034      	beq.n	8000ff4 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000f92:	b29a      	uxth	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	f022 0204 	bic.w	r2, r2, #4
 8000f9c:	b292      	uxth	r2, r2
 8000f9e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000faa:	b29a      	uxth	r2, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f022 0208 	bic.w	r2, r2, #8
 8000fb4:	b292      	uxth	r2, r2
 8000fb6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d107      	bne.n	8000fd4 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8000fcc:	2100      	movs	r1, #0
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f006 faf8 	bl	80075c4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f006 f93b 	bl	8007250 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000fec:	b292      	uxth	r2, r2
 8000fee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8000ff2:	e099      	b.n	8001128 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d027      	beq.n	800104e <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001006:	b29a      	uxth	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f042 0208 	orr.w	r2, r2, #8
 8001010:	b292      	uxth	r2, r2
 8001012:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800101e:	b29a      	uxth	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001028:	b292      	uxth	r2, r2
 800102a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001036:	b29a      	uxth	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f042 0204 	orr.w	r2, r2, #4
 8001040:	b292      	uxth	r2, r2
 8001042:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f006 f8e8 	bl	800721c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800104c:	e06c      	b.n	8001128 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001054:	2b00      	cmp	r3, #0
 8001056:	d040      	beq.n	80010da <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001060:	b29a      	uxth	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800106a:	b292      	uxth	r2, r2
 800106c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001076:	2b00      	cmp	r3, #0
 8001078:	d12b      	bne.n	80010d2 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001082:	b29a      	uxth	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f042 0204 	orr.w	r2, r2, #4
 800108c:	b292      	uxth	r2, r2
 800108e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800109a:	b29a      	uxth	r2, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f042 0208 	orr.w	r2, r2, #8
 80010a4:	b292      	uxth	r2, r2
 80010a6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	2201      	movs	r2, #1
 80010ae:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	089b      	lsrs	r3, r3, #2
 80010be:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80010c8:	2101      	movs	r1, #1
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f006 fa7a 	bl	80075c4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80010d0:	e02a      	b.n	8001128 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f006 f8a2 	bl	800721c <HAL_PCD_SuspendCallback>
    return;
 80010d8:	e026      	b.n	8001128 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d00f      	beq.n	8001104 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80010f6:	b292      	uxth	r2, r2
 80010f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f006 f860 	bl	80071c2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001102:	e011      	b.n	8001128 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800110a:	2b00      	cmp	r3, #0
 800110c:	d00c      	beq.n	8001128 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001116:	b29a      	uxth	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001120:	b292      	uxth	r2, r2
 8001122:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001126:	bf00      	nop
  }
}
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	b082      	sub	sp, #8
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
 8001136:	460b      	mov	r3, r1
 8001138:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001140:	2b01      	cmp	r3, #1
 8001142:	d101      	bne.n	8001148 <HAL_PCD_SetAddress+0x1a>
 8001144:	2302      	movs	r3, #2
 8001146:	e012      	b.n	800116e <HAL_PCD_SetAddress+0x40>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2201      	movs	r2, #1
 800114c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	78fa      	ldrb	r2, [r7, #3]
 8001154:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	78fa      	ldrb	r2, [r7, #3]
 800115c:	4611      	mov	r1, r2
 800115e:	4618      	mov	r0, r3
 8001160:	f004 f896 	bl	8005290 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2200      	movs	r2, #0
 8001168:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b084      	sub	sp, #16
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
 800117e:	4608      	mov	r0, r1
 8001180:	4611      	mov	r1, r2
 8001182:	461a      	mov	r2, r3
 8001184:	4603      	mov	r3, r0
 8001186:	70fb      	strb	r3, [r7, #3]
 8001188:	460b      	mov	r3, r1
 800118a:	803b      	strh	r3, [r7, #0]
 800118c:	4613      	mov	r3, r2
 800118e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001190:	2300      	movs	r3, #0
 8001192:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001194:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001198:	2b00      	cmp	r3, #0
 800119a:	da0e      	bge.n	80011ba <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800119c:	78fb      	ldrb	r3, [r7, #3]
 800119e:	f003 0207 	and.w	r2, r3, #7
 80011a2:	4613      	mov	r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	4413      	add	r3, r2
 80011a8:	00db      	lsls	r3, r3, #3
 80011aa:	3310      	adds	r3, #16
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	4413      	add	r3, r2
 80011b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2201      	movs	r2, #1
 80011b6:	705a      	strb	r2, [r3, #1]
 80011b8:	e00e      	b.n	80011d8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80011ba:	78fb      	ldrb	r3, [r7, #3]
 80011bc:	f003 0207 	and.w	r2, r3, #7
 80011c0:	4613      	mov	r3, r2
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	4413      	add	r3, r2
 80011c6:	00db      	lsls	r3, r3, #3
 80011c8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	4413      	add	r3, r2
 80011d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	2200      	movs	r2, #0
 80011d6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80011d8:	78fb      	ldrb	r3, [r7, #3]
 80011da:	f003 0307 	and.w	r3, r3, #7
 80011de:	b2da      	uxtb	r2, r3
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80011e4:	883b      	ldrh	r3, [r7, #0]
 80011e6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	78ba      	ldrb	r2, [r7, #2]
 80011f2:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80011f4:	78bb      	ldrb	r3, [r7, #2]
 80011f6:	2b02      	cmp	r3, #2
 80011f8:	d102      	bne.n	8001200 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	2200      	movs	r2, #0
 80011fe:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001206:	2b01      	cmp	r3, #1
 8001208:	d101      	bne.n	800120e <HAL_PCD_EP_Open+0x98>
 800120a:	2302      	movs	r3, #2
 800120c:	e00e      	b.n	800122c <HAL_PCD_EP_Open+0xb6>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2201      	movs	r2, #1
 8001212:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	68f9      	ldr	r1, [r7, #12]
 800121c:	4618      	mov	r0, r3
 800121e:	f002 fab9 	bl	8003794 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800122a:	7afb      	ldrb	r3, [r7, #11]
}
 800122c:	4618      	mov	r0, r3
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001240:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001244:	2b00      	cmp	r3, #0
 8001246:	da0e      	bge.n	8001266 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001248:	78fb      	ldrb	r3, [r7, #3]
 800124a:	f003 0207 	and.w	r2, r3, #7
 800124e:	4613      	mov	r3, r2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	4413      	add	r3, r2
 8001254:	00db      	lsls	r3, r3, #3
 8001256:	3310      	adds	r3, #16
 8001258:	687a      	ldr	r2, [r7, #4]
 800125a:	4413      	add	r3, r2
 800125c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	2201      	movs	r2, #1
 8001262:	705a      	strb	r2, [r3, #1]
 8001264:	e00e      	b.n	8001284 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001266:	78fb      	ldrb	r3, [r7, #3]
 8001268:	f003 0207 	and.w	r2, r3, #7
 800126c:	4613      	mov	r3, r2
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	4413      	add	r3, r2
 8001272:	00db      	lsls	r3, r3, #3
 8001274:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	4413      	add	r3, r2
 800127c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	2200      	movs	r2, #0
 8001282:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001284:	78fb      	ldrb	r3, [r7, #3]
 8001286:	f003 0307 	and.w	r3, r3, #7
 800128a:	b2da      	uxtb	r2, r3
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001296:	2b01      	cmp	r3, #1
 8001298:	d101      	bne.n	800129e <HAL_PCD_EP_Close+0x6a>
 800129a:	2302      	movs	r3, #2
 800129c:	e00e      	b.n	80012bc <HAL_PCD_EP_Close+0x88>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2201      	movs	r2, #1
 80012a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	68f9      	ldr	r1, [r7, #12]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f002 ff59 	bl	8004164 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2200      	movs	r2, #0
 80012b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80012ba:	2300      	movs	r3, #0
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	607a      	str	r2, [r7, #4]
 80012ce:	603b      	str	r3, [r7, #0]
 80012d0:	460b      	mov	r3, r1
 80012d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80012d4:	7afb      	ldrb	r3, [r7, #11]
 80012d6:	f003 0207 	and.w	r2, r3, #7
 80012da:	4613      	mov	r3, r2
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80012e6:	68fa      	ldr	r2, [r7, #12]
 80012e8:	4413      	add	r3, r2
 80012ea:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	683a      	ldr	r2, [r7, #0]
 80012f6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	2200      	movs	r2, #0
 80012fc:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	2200      	movs	r2, #0
 8001302:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001304:	7afb      	ldrb	r3, [r7, #11]
 8001306:	f003 0307 	and.w	r3, r3, #7
 800130a:	b2da      	uxtb	r2, r3
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	6979      	ldr	r1, [r7, #20]
 8001316:	4618      	mov	r0, r3
 8001318:	f003 f911 	bl	800453e <USB_EPStartXfer>

  return HAL_OK;
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3718      	adds	r7, #24
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001326:	b480      	push	{r7}
 8001328:	b083      	sub	sp, #12
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
 800132e:	460b      	mov	r3, r1
 8001330:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001332:	78fb      	ldrb	r3, [r7, #3]
 8001334:	f003 0207 	and.w	r2, r3, #7
 8001338:	6879      	ldr	r1, [r7, #4]
 800133a:	4613      	mov	r3, r2
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	4413      	add	r3, r2
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	440b      	add	r3, r1
 8001344:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8001348:	681b      	ldr	r3, [r3, #0]
}
 800134a:	4618      	mov	r0, r3
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b086      	sub	sp, #24
 800135a:	af00      	add	r7, sp, #0
 800135c:	60f8      	str	r0, [r7, #12]
 800135e:	607a      	str	r2, [r7, #4]
 8001360:	603b      	str	r3, [r7, #0]
 8001362:	460b      	mov	r3, r1
 8001364:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001366:	7afb      	ldrb	r3, [r7, #11]
 8001368:	f003 0207 	and.w	r2, r3, #7
 800136c:	4613      	mov	r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	4413      	add	r3, r2
 8001372:	00db      	lsls	r3, r3, #3
 8001374:	3310      	adds	r3, #16
 8001376:	68fa      	ldr	r2, [r7, #12]
 8001378:	4413      	add	r3, r2
 800137a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	683a      	ldr	r2, [r7, #0]
 8001386:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	2201      	movs	r2, #1
 800138c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	683a      	ldr	r2, [r7, #0]
 8001394:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	2200      	movs	r2, #0
 800139a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	2201      	movs	r2, #1
 80013a0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80013a2:	7afb      	ldrb	r3, [r7, #11]
 80013a4:	f003 0307 	and.w	r3, r3, #7
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	697b      	ldr	r3, [r7, #20]
 80013ac:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	6979      	ldr	r1, [r7, #20]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f003 f8c2 	bl	800453e <USB_EPStartXfer>

  return HAL_OK;
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	460b      	mov	r3, r1
 80013ce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80013d0:	78fb      	ldrb	r3, [r7, #3]
 80013d2:	f003 0307 	and.w	r3, r3, #7
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	7912      	ldrb	r2, [r2, #4]
 80013da:	4293      	cmp	r3, r2
 80013dc:	d901      	bls.n	80013e2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e03e      	b.n	8001460 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80013e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	da0e      	bge.n	8001408 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80013ea:	78fb      	ldrb	r3, [r7, #3]
 80013ec:	f003 0207 	and.w	r2, r3, #7
 80013f0:	4613      	mov	r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	3310      	adds	r3, #16
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	4413      	add	r3, r2
 80013fe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	2201      	movs	r2, #1
 8001404:	705a      	strb	r2, [r3, #1]
 8001406:	e00c      	b.n	8001422 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001408:	78fa      	ldrb	r2, [r7, #3]
 800140a:	4613      	mov	r3, r2
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	4413      	add	r3, r2
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	2200      	movs	r2, #0
 8001420:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	2201      	movs	r2, #1
 8001426:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001428:	78fb      	ldrb	r3, [r7, #3]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	b2da      	uxtb	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800143a:	2b01      	cmp	r3, #1
 800143c:	d101      	bne.n	8001442 <HAL_PCD_EP_SetStall+0x7e>
 800143e:	2302      	movs	r3, #2
 8001440:	e00e      	b.n	8001460 <HAL_PCD_EP_SetStall+0x9c>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2201      	movs	r2, #1
 8001446:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	68f9      	ldr	r1, [r7, #12]
 8001450:	4618      	mov	r0, r3
 8001452:	f003 fe23 	bl	800509c <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2200      	movs	r2, #0
 800145a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800145e:	2300      	movs	r3, #0
}
 8001460:	4618      	mov	r0, r3
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	460b      	mov	r3, r1
 8001472:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001474:	78fb      	ldrb	r3, [r7, #3]
 8001476:	f003 030f 	and.w	r3, r3, #15
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	7912      	ldrb	r2, [r2, #4]
 800147e:	4293      	cmp	r3, r2
 8001480:	d901      	bls.n	8001486 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e040      	b.n	8001508 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001486:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800148a:	2b00      	cmp	r3, #0
 800148c:	da0e      	bge.n	80014ac <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800148e:	78fb      	ldrb	r3, [r7, #3]
 8001490:	f003 0207 	and.w	r2, r3, #7
 8001494:	4613      	mov	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	4413      	add	r3, r2
 800149a:	00db      	lsls	r3, r3, #3
 800149c:	3310      	adds	r3, #16
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	4413      	add	r3, r2
 80014a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	2201      	movs	r2, #1
 80014a8:	705a      	strb	r2, [r3, #1]
 80014aa:	e00e      	b.n	80014ca <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80014ac:	78fb      	ldrb	r3, [r7, #3]
 80014ae:	f003 0207 	and.w	r2, r3, #7
 80014b2:	4613      	mov	r3, r2
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	4413      	add	r3, r2
 80014b8:	00db      	lsls	r3, r3, #3
 80014ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	4413      	add	r3, r2
 80014c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2200      	movs	r2, #0
 80014c8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	2200      	movs	r2, #0
 80014ce:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80014d0:	78fb      	ldrb	r3, [r7, #3]
 80014d2:	f003 0307 	and.w	r3, r3, #7
 80014d6:	b2da      	uxtb	r2, r3
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d101      	bne.n	80014ea <HAL_PCD_EP_ClrStall+0x82>
 80014e6:	2302      	movs	r3, #2
 80014e8:	e00e      	b.n	8001508 <HAL_PCD_EP_ClrStall+0xa0>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2201      	movs	r2, #1
 80014ee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	68f9      	ldr	r1, [r7, #12]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f003 fe20 	bl	800513e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2200      	movs	r2, #0
 8001502:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b092      	sub	sp, #72	@ 0x48
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001518:	e333      	b.n	8001b82 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001522:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001524:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001526:	b2db      	uxtb	r3, r3
 8001528:	f003 030f 	and.w	r3, r3, #15
 800152c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8001530:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001534:	2b00      	cmp	r3, #0
 8001536:	f040 8108 	bne.w	800174a <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800153a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800153c:	f003 0310 	and.w	r3, r3, #16
 8001540:	2b00      	cmp	r3, #0
 8001542:	d14c      	bne.n	80015de <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	881b      	ldrh	r3, [r3, #0]
 800154a:	b29b      	uxth	r3, r3
 800154c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001550:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001554:	813b      	strh	r3, [r7, #8]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	893b      	ldrh	r3, [r7, #8]
 800155c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001560:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001564:	b29b      	uxth	r3, r3
 8001566:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	3310      	adds	r3, #16
 800156c:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001576:	b29b      	uxth	r3, r3
 8001578:	461a      	mov	r2, r3
 800157a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	4413      	add	r3, r2
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	6812      	ldr	r2, [r2, #0]
 8001586:	4413      	add	r3, r2
 8001588:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800158c:	881b      	ldrh	r3, [r3, #0]
 800158e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001592:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001594:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001596:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001598:	695a      	ldr	r2, [r3, #20]
 800159a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800159c:	69db      	ldr	r3, [r3, #28]
 800159e:	441a      	add	r2, r3
 80015a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015a2:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80015a4:	2100      	movs	r1, #0
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f005 fdf1 	bl	800718e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	7b1b      	ldrb	r3, [r3, #12]
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	f000 82e5 	beq.w	8001b82 <PCD_EP_ISR_Handler+0x672>
 80015b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	f040 82e0 	bne.w	8001b82 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	7b1b      	ldrb	r3, [r3, #12]
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	731a      	strb	r2, [r3, #12]
 80015dc:	e2d1      	b.n	8001b82 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80015e4:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	881b      	ldrh	r3, [r3, #0]
 80015ec:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80015ee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80015f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d032      	beq.n	800165e <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001600:	b29b      	uxth	r3, r3
 8001602:	461a      	mov	r2, r3
 8001604:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	00db      	lsls	r3, r3, #3
 800160a:	4413      	add	r3, r2
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	6812      	ldr	r2, [r2, #0]
 8001610:	4413      	add	r3, r2
 8001612:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001616:	881b      	ldrh	r3, [r3, #0]
 8001618:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800161c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800161e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6818      	ldr	r0, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800162a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800162c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800162e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001630:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001632:	b29b      	uxth	r3, r3
 8001634:	f003 feaa 	bl	800538c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	b29a      	uxth	r2, r3
 8001640:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001644:	4013      	ands	r3, r2
 8001646:	817b      	strh	r3, [r7, #10]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	897a      	ldrh	r2, [r7, #10]
 800164e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001652:	b292      	uxth	r2, r2
 8001654:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f005 fd6c 	bl	8007134 <HAL_PCD_SetupStageCallback>
 800165c:	e291      	b.n	8001b82 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800165e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001662:	2b00      	cmp	r3, #0
 8001664:	f280 828d 	bge.w	8001b82 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	881b      	ldrh	r3, [r3, #0]
 800166e:	b29a      	uxth	r2, r3
 8001670:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001674:	4013      	ands	r3, r2
 8001676:	81fb      	strh	r3, [r7, #14]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	89fa      	ldrh	r2, [r7, #14]
 800167e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001682:	b292      	uxth	r2, r2
 8001684:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800168e:	b29b      	uxth	r3, r3
 8001690:	461a      	mov	r2, r3
 8001692:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	4413      	add	r3, r2
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	6812      	ldr	r2, [r2, #0]
 800169e:	4413      	add	r3, r2
 80016a0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80016a4:	881b      	ldrh	r3, [r3, #0]
 80016a6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80016aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016ac:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80016ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016b0:	69db      	ldr	r3, [r3, #28]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d019      	beq.n	80016ea <PCD_EP_ISR_Handler+0x1da>
 80016b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016b8:	695b      	ldr	r3, [r3, #20]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d015      	beq.n	80016ea <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6818      	ldr	r0, [r3, #0]
 80016c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016c4:	6959      	ldr	r1, [r3, #20]
 80016c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016c8:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80016ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016cc:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	f003 fe5c 	bl	800538c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80016d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016d6:	695a      	ldr	r2, [r3, #20]
 80016d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016da:	69db      	ldr	r3, [r3, #28]
 80016dc:	441a      	add	r2, r3
 80016de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016e0:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80016e2:	2100      	movs	r1, #0
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f005 fd37 	bl	8007158 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	881b      	ldrh	r3, [r3, #0]
 80016f0:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80016f2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80016f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	f040 8242 	bne.w	8001b82 <PCD_EP_ISR_Handler+0x672>
 80016fe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001700:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001704:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001708:	f000 823b 	beq.w	8001b82 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	881b      	ldrh	r3, [r3, #0]
 8001712:	b29b      	uxth	r3, r3
 8001714:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001718:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800171c:	81bb      	strh	r3, [r7, #12]
 800171e:	89bb      	ldrh	r3, [r7, #12]
 8001720:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001724:	81bb      	strh	r3, [r7, #12]
 8001726:	89bb      	ldrh	r3, [r7, #12]
 8001728:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800172c:	81bb      	strh	r3, [r7, #12]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	89bb      	ldrh	r3, [r7, #12]
 8001734:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001738:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800173c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001744:	b29b      	uxth	r3, r3
 8001746:	8013      	strh	r3, [r2, #0]
 8001748:	e21b      	b.n	8001b82 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	461a      	mov	r2, r3
 8001750:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	4413      	add	r3, r2
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800175c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001760:	2b00      	cmp	r3, #0
 8001762:	f280 80f1 	bge.w	8001948 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	461a      	mov	r2, r3
 800176c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	4413      	add	r3, r2
 8001774:	881b      	ldrh	r3, [r3, #0]
 8001776:	b29a      	uxth	r2, r3
 8001778:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800177c:	4013      	ands	r3, r2
 800177e:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	461a      	mov	r2, r3
 8001786:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	4413      	add	r3, r2
 800178e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001790:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001794:	b292      	uxth	r2, r2
 8001796:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001798:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800179c:	4613      	mov	r3, r2
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	4413      	add	r3, r2
 80017a2:	00db      	lsls	r3, r3, #3
 80017a4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	4413      	add	r3, r2
 80017ac:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80017ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017b0:	7b1b      	ldrb	r3, [r3, #12]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d123      	bne.n	80017fe <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80017be:	b29b      	uxth	r3, r3
 80017c0:	461a      	mov	r2, r3
 80017c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	4413      	add	r3, r2
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	6812      	ldr	r2, [r2, #0]
 80017ce:	4413      	add	r3, r2
 80017d0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80017d4:	881b      	ldrh	r3, [r3, #0]
 80017d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017da:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80017de:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	f000 808b 	beq.w	80018fe <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6818      	ldr	r0, [r3, #0]
 80017ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017ee:	6959      	ldr	r1, [r3, #20]
 80017f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017f2:	88da      	ldrh	r2, [r3, #6]
 80017f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80017f8:	f003 fdc8 	bl	800538c <USB_ReadPMA>
 80017fc:	e07f      	b.n	80018fe <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80017fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001800:	78db      	ldrb	r3, [r3, #3]
 8001802:	2b02      	cmp	r3, #2
 8001804:	d109      	bne.n	800181a <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8001806:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001808:	461a      	mov	r2, r3
 800180a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f000 f9c6 	bl	8001b9e <HAL_PCD_EP_DB_Receive>
 8001812:	4603      	mov	r3, r0
 8001814:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001818:	e071      	b.n	80018fe <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	461a      	mov	r2, r3
 8001820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	4413      	add	r3, r2
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	b29b      	uxth	r3, r3
 800182c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001830:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001834:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	461a      	mov	r2, r3
 800183c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	441a      	add	r2, r3
 8001844:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001846:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800184a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800184e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001852:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001856:	b29b      	uxth	r3, r3
 8001858:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	461a      	mov	r2, r3
 8001860:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	4413      	add	r3, r2
 8001868:	881b      	ldrh	r3, [r3, #0]
 800186a:	b29b      	uxth	r3, r3
 800186c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d022      	beq.n	80018ba <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800187c:	b29b      	uxth	r3, r3
 800187e:	461a      	mov	r2, r3
 8001880:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	00db      	lsls	r3, r3, #3
 8001886:	4413      	add	r3, r2
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	4413      	add	r3, r2
 800188e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001892:	881b      	ldrh	r3, [r3, #0]
 8001894:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001898:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800189c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d02c      	beq.n	80018fe <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6818      	ldr	r0, [r3, #0]
 80018a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018aa:	6959      	ldr	r1, [r3, #20]
 80018ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018ae:	891a      	ldrh	r2, [r3, #8]
 80018b0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80018b4:	f003 fd6a 	bl	800538c <USB_ReadPMA>
 80018b8:	e021      	b.n	80018fe <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	461a      	mov	r2, r3
 80018c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	00db      	lsls	r3, r3, #3
 80018cc:	4413      	add	r3, r2
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	6812      	ldr	r2, [r2, #0]
 80018d2:	4413      	add	r3, r2
 80018d4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80018d8:	881b      	ldrh	r3, [r3, #0]
 80018da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80018de:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80018e2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d009      	beq.n	80018fe <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6818      	ldr	r0, [r3, #0]
 80018ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018f0:	6959      	ldr	r1, [r3, #20]
 80018f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018f4:	895a      	ldrh	r2, [r3, #10]
 80018f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80018fa:	f003 fd47 	bl	800538c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80018fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001900:	69da      	ldr	r2, [r3, #28]
 8001902:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001906:	441a      	add	r2, r3
 8001908:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800190a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800190c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800190e:	695a      	ldr	r2, [r3, #20]
 8001910:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001914:	441a      	add	r2, r3
 8001916:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001918:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800191a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800191c:	699b      	ldr	r3, [r3, #24]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d005      	beq.n	800192e <PCD_EP_ISR_Handler+0x41e>
 8001922:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	429a      	cmp	r2, r3
 800192c:	d206      	bcs.n	800193c <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800192e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	4619      	mov	r1, r3
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f005 fc0f 	bl	8007158 <HAL_PCD_DataOutStageCallback>
 800193a:	e005      	b.n	8001948 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001942:	4618      	mov	r0, r3
 8001944:	f002 fdfb 	bl	800453e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001948:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800194a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800194e:	2b00      	cmp	r3, #0
 8001950:	f000 8117 	beq.w	8001b82 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8001954:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001958:	4613      	mov	r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	4413      	add	r3, r2
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	3310      	adds	r3, #16
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	461a      	mov	r2, r3
 800196e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	4413      	add	r3, r2
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	b29b      	uxth	r3, r3
 800197a:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800197e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001982:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	461a      	mov	r2, r3
 800198a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	441a      	add	r2, r3
 8001992:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001994:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001998:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800199c:	b29b      	uxth	r3, r3
 800199e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80019a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019a2:	78db      	ldrb	r3, [r3, #3]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	f040 80a1 	bne.w	8001aec <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80019aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019ac:	2200      	movs	r2, #0
 80019ae:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80019b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019b2:	7b1b      	ldrb	r3, [r3, #12]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	f000 8092 	beq.w	8001ade <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80019ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80019bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d046      	beq.n	8001a52 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80019c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019c6:	785b      	ldrb	r3, [r3, #1]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d126      	bne.n	8001a1a <PCD_EP_ISR_Handler+0x50a>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80019da:	b29b      	uxth	r3, r3
 80019dc:	461a      	mov	r2, r3
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	4413      	add	r3, r2
 80019e2:	617b      	str	r3, [r7, #20]
 80019e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	00da      	lsls	r2, r3, #3
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	4413      	add	r3, r2
 80019ee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	881b      	ldrh	r3, [r3, #0]
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	801a      	strh	r2, [r3, #0]
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001a0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	801a      	strh	r2, [r3, #0]
 8001a18:	e061      	b.n	8001ade <PCD_EP_ISR_Handler+0x5ce>
 8001a1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a1c:	785b      	ldrb	r3, [r3, #1]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d15d      	bne.n	8001ade <PCD_EP_ISR_Handler+0x5ce>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	61fb      	str	r3, [r7, #28]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	461a      	mov	r2, r3
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	4413      	add	r3, r2
 8001a38:	61fb      	str	r3, [r7, #28]
 8001a3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	00da      	lsls	r2, r3, #3
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	4413      	add	r3, r2
 8001a44:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001a48:	61bb      	str	r3, [r7, #24]
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	801a      	strh	r2, [r3, #0]
 8001a50:	e045      	b.n	8001ade <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a5a:	785b      	ldrb	r3, [r3, #1]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d126      	bne.n	8001aae <PCD_EP_ISR_Handler+0x59e>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	461a      	mov	r2, r3
 8001a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a74:	4413      	add	r3, r2
 8001a76:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	00da      	lsls	r2, r3, #3
 8001a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a80:	4413      	add	r3, r2
 8001a82:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001a86:	623b      	str	r3, [r7, #32]
 8001a88:	6a3b      	ldr	r3, [r7, #32]
 8001a8a:	881b      	ldrh	r3, [r3, #0]
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a92:	b29a      	uxth	r2, r3
 8001a94:	6a3b      	ldr	r3, [r7, #32]
 8001a96:	801a      	strh	r2, [r3, #0]
 8001a98:	6a3b      	ldr	r3, [r7, #32]
 8001a9a:	881b      	ldrh	r3, [r3, #0]
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001aa2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	6a3b      	ldr	r3, [r7, #32]
 8001aaa:	801a      	strh	r2, [r3, #0]
 8001aac:	e017      	b.n	8001ade <PCD_EP_ISR_Handler+0x5ce>
 8001aae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ab0:	785b      	ldrb	r3, [r3, #1]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d113      	bne.n	8001ade <PCD_EP_ISR_Handler+0x5ce>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ac4:	4413      	add	r3, r2
 8001ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ac8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	00da      	lsls	r2, r3, #3
 8001ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ad0:	4413      	add	r3, r2
 8001ad2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ada:	2200      	movs	r2, #0
 8001adc:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001ade:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f005 fb52 	bl	800718e <HAL_PCD_DataInStageCallback>
 8001aea:	e04a      	b.n	8001b82 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8001aec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001aee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d13f      	bne.n	8001b76 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	461a      	mov	r2, r3
 8001b02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	00db      	lsls	r3, r3, #3
 8001b08:	4413      	add	r3, r2
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	6812      	ldr	r2, [r2, #0]
 8001b0e:	4413      	add	r3, r2
 8001b10:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001b14:	881b      	ldrh	r3, [r3, #0]
 8001b16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b1a:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8001b1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b1e:	699a      	ldr	r2, [r3, #24]
 8001b20:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d906      	bls.n	8001b34 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8001b26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b28:	699a      	ldr	r2, [r3, #24]
 8001b2a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001b2c:	1ad2      	subs	r2, r2, r3
 8001b2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b30:	619a      	str	r2, [r3, #24]
 8001b32:	e002      	b.n	8001b3a <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8001b34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b36:	2200      	movs	r2, #0
 8001b38:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8001b3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d106      	bne.n	8001b50 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001b42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	4619      	mov	r1, r3
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f005 fb20 	bl	800718e <HAL_PCD_DataInStageCallback>
 8001b4e:	e018      	b.n	8001b82 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8001b50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b52:	695a      	ldr	r2, [r3, #20]
 8001b54:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001b56:	441a      	add	r2, r3
 8001b58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b5a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8001b5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b5e:	69da      	ldr	r2, [r3, #28]
 8001b60:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001b62:	441a      	add	r2, r3
 8001b64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b66:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f002 fce5 	bl	800453e <USB_EPStartXfer>
 8001b74:	e005      	b.n	8001b82 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8001b76:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001b78:	461a      	mov	r2, r3
 8001b7a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f000 f917 	bl	8001db0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	b21b      	sxth	r3, r3
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	f6ff acc3 	blt.w	800151a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3748      	adds	r7, #72	@ 0x48
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b088      	sub	sp, #32
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	60f8      	str	r0, [r7, #12]
 8001ba6:	60b9      	str	r1, [r7, #8]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001bac:	88fb      	ldrh	r3, [r7, #6]
 8001bae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d07c      	beq.n	8001cb0 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	00db      	lsls	r3, r3, #3
 8001bc8:	4413      	add	r3, r2
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	6812      	ldr	r2, [r2, #0]
 8001bce:	4413      	add	r3, r2
 8001bd0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001bda:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	699a      	ldr	r2, [r3, #24]
 8001be0:	8b7b      	ldrh	r3, [r7, #26]
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d306      	bcc.n	8001bf4 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	699a      	ldr	r2, [r3, #24]
 8001bea:	8b7b      	ldrh	r3, [r7, #26]
 8001bec:	1ad2      	subs	r2, r2, r3
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	619a      	str	r2, [r3, #24]
 8001bf2:	e002      	b.n	8001bfa <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d123      	bne.n	8001c4a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	461a      	mov	r2, r3
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	4413      	add	r3, r2
 8001c10:	881b      	ldrh	r3, [r3, #0]
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001c18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c1c:	833b      	strh	r3, [r7, #24]
 8001c1e:	8b3b      	ldrh	r3, [r7, #24]
 8001c20:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001c24:	833b      	strh	r3, [r7, #24]
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	441a      	add	r2, r3
 8001c34:	8b3b      	ldrh	r3, [r7, #24]
 8001c36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001c3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001c3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001c4a:	88fb      	ldrh	r3, [r7, #6]
 8001c4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d01f      	beq.n	8001c94 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	461a      	mov	r2, r3
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4413      	add	r3, r2
 8001c62:	881b      	ldrh	r3, [r3, #0]
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c6e:	82fb      	strh	r3, [r7, #22]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	461a      	mov	r2, r3
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	441a      	add	r2, r3
 8001c7e:	8afb      	ldrh	r3, [r7, #22]
 8001c80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001c84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001c88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c8c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001c94:	8b7b      	ldrh	r3, [r7, #26]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 8085 	beq.w	8001da6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6818      	ldr	r0, [r3, #0]
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	6959      	ldr	r1, [r3, #20]
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	891a      	ldrh	r2, [r3, #8]
 8001ca8:	8b7b      	ldrh	r3, [r7, #26]
 8001caa:	f003 fb6f 	bl	800538c <USB_ReadPMA>
 8001cae:	e07a      	b.n	8001da6 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	461a      	mov	r2, r3
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	4413      	add	r3, r2
 8001cc4:	68fa      	ldr	r2, [r7, #12]
 8001cc6:	6812      	ldr	r2, [r2, #0]
 8001cc8:	4413      	add	r3, r2
 8001cca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001cd4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	699a      	ldr	r2, [r3, #24]
 8001cda:	8b7b      	ldrh	r3, [r7, #26]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d306      	bcc.n	8001cee <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	699a      	ldr	r2, [r3, #24]
 8001ce4:	8b7b      	ldrh	r3, [r7, #26]
 8001ce6:	1ad2      	subs	r2, r2, r3
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	619a      	str	r2, [r3, #24]
 8001cec:	e002      	b.n	8001cf4 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d123      	bne.n	8001d44 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	461a      	mov	r2, r3
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	4413      	add	r3, r2
 8001d0a:	881b      	ldrh	r3, [r3, #0]
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d16:	83fb      	strh	r3, [r7, #30]
 8001d18:	8bfb      	ldrh	r3, [r7, #30]
 8001d1a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001d1e:	83fb      	strh	r3, [r7, #30]
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	461a      	mov	r2, r3
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	441a      	add	r2, r3
 8001d2e:	8bfb      	ldrh	r3, [r7, #30]
 8001d30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001d34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001d38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8001d44:	88fb      	ldrh	r3, [r7, #6]
 8001d46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d11f      	bne.n	8001d8e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	461a      	mov	r2, r3
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	4413      	add	r3, r2
 8001d5c:	881b      	ldrh	r3, [r3, #0]
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001d64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d68:	83bb      	strh	r3, [r7, #28]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	461a      	mov	r2, r3
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	441a      	add	r2, r3
 8001d78:	8bbb      	ldrh	r3, [r7, #28]
 8001d7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001d7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001d82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d86:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001d8e:	8b7b      	ldrh	r3, [r7, #26]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d008      	beq.n	8001da6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	6818      	ldr	r0, [r3, #0]
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	6959      	ldr	r1, [r3, #20]
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	895a      	ldrh	r2, [r3, #10]
 8001da0:	8b7b      	ldrh	r3, [r7, #26]
 8001da2:	f003 faf3 	bl	800538c <USB_ReadPMA>
    }
  }

  return count;
 8001da6:	8b7b      	ldrh	r3, [r7, #26]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3720      	adds	r7, #32
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b0a6      	sub	sp, #152	@ 0x98
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	60b9      	str	r1, [r7, #8]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
 8001dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f000 81f7 	beq.w	80021b8 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	4413      	add	r3, r2
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	6812      	ldr	r2, [r2, #0]
 8001de2:	4413      	add	r3, r2
 8001de4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001de8:	881b      	ldrh	r3, [r3, #0]
 8001dea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001dee:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	699a      	ldr	r2, [r3, #24]
 8001df6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d907      	bls.n	8001e0e <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	699a      	ldr	r2, [r3, #24]
 8001e02:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8001e06:	1ad2      	subs	r2, r2, r3
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	619a      	str	r2, [r3, #24]
 8001e0c:	e002      	b.n	8001e14 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	2200      	movs	r2, #0
 8001e12:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	f040 80e1 	bne.w	8001fe0 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	785b      	ldrb	r3, [r3, #1]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d126      	bne.n	8001e74 <HAL_PCD_EP_DB_Transmit+0xc4>
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	461a      	mov	r2, r3
 8001e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e3a:	4413      	add	r3, r2
 8001e3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	00da      	lsls	r2, r3, #3
 8001e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e46:	4413      	add	r3, r2
 8001e48:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e58:	b29a      	uxth	r2, r3
 8001e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e5c:	801a      	strh	r2, [r3, #0]
 8001e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e60:	881b      	ldrh	r3, [r3, #0]
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001e68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e6c:	b29a      	uxth	r2, r3
 8001e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e70:	801a      	strh	r2, [r3, #0]
 8001e72:	e01a      	b.n	8001eaa <HAL_PCD_EP_DB_Transmit+0xfa>
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	785b      	ldrb	r3, [r3, #1]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d116      	bne.n	8001eaa <HAL_PCD_EP_DB_Transmit+0xfa>
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e90:	4413      	add	r3, r2
 8001e92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	00da      	lsls	r2, r3, #3
 8001e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e9c:	4413      	add	r3, r2
 8001e9e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001ea2:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	785b      	ldrb	r3, [r3, #1]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d126      	bne.n	8001f06 <HAL_PCD_EP_DB_Transmit+0x156>
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	623b      	str	r3, [r7, #32]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	461a      	mov	r2, r3
 8001eca:	6a3b      	ldr	r3, [r7, #32]
 8001ecc:	4413      	add	r3, r2
 8001ece:	623b      	str	r3, [r7, #32]
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	00da      	lsls	r2, r3, #3
 8001ed6:	6a3b      	ldr	r3, [r7, #32]
 8001ed8:	4413      	add	r3, r2
 8001eda:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001ede:	61fb      	str	r3, [r7, #28]
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	881b      	ldrh	r3, [r3, #0]
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001eea:	b29a      	uxth	r2, r3
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	801a      	strh	r2, [r3, #0]
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	881b      	ldrh	r3, [r3, #0]
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001efa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	801a      	strh	r2, [r3, #0]
 8001f04:	e017      	b.n	8001f36 <HAL_PCD_EP_DB_Transmit+0x186>
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	785b      	ldrb	r3, [r3, #1]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d113      	bne.n	8001f36 <HAL_PCD_EP_DB_Transmit+0x186>
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	461a      	mov	r2, r3
 8001f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f1c:	4413      	add	r3, r2
 8001f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	00da      	lsls	r2, r3, #3
 8001f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f28:	4413      	add	r3, r2
 8001f2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001f2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f32:	2200      	movs	r2, #0
 8001f34:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	78db      	ldrb	r3, [r3, #3]
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d123      	bne.n	8001f86 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	461a      	mov	r2, r3
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	4413      	add	r3, r2
 8001f4c:	881b      	ldrh	r3, [r3, #0]
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001f54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001f58:	837b      	strh	r3, [r7, #26]
 8001f5a:	8b7b      	ldrh	r3, [r7, #26]
 8001f5c:	f083 0320 	eor.w	r3, r3, #32
 8001f60:	837b      	strh	r3, [r7, #26]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	461a      	mov	r2, r3
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	441a      	add	r2, r3
 8001f70:	8b7b      	ldrh	r3, [r7, #26]
 8001f72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001f76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001f7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	68f8      	ldr	r0, [r7, #12]
 8001f8e:	f005 f8fe 	bl	800718e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001f92:	88fb      	ldrh	r3, [r7, #6]
 8001f94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d01f      	beq.n	8001fdc <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4413      	add	r3, r2
 8001faa:	881b      	ldrh	r3, [r3, #0]
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001fb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001fb6:	833b      	strh	r3, [r7, #24]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	441a      	add	r2, r3
 8001fc6:	8b3b      	ldrh	r3, [r7, #24]
 8001fc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001fcc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001fd0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001fd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	e31f      	b.n	8002620 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001fe0:	88fb      	ldrh	r3, [r7, #6]
 8001fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d021      	beq.n	800202e <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	461a      	mov	r2, r3
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	4413      	add	r3, r2
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002000:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002004:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	461a      	mov	r2, r3
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	441a      	add	r2, r3
 8002016:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800201a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800201e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002022:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800202a:	b29b      	uxth	r3, r3
 800202c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002034:	2b01      	cmp	r3, #1
 8002036:	f040 82ca 	bne.w	80025ce <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	695a      	ldr	r2, [r3, #20]
 800203e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002042:	441a      	add	r2, r3
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	69da      	ldr	r2, [r3, #28]
 800204c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002050:	441a      	add	r2, r3
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	6a1a      	ldr	r2, [r3, #32]
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	691b      	ldr	r3, [r3, #16]
 800205e:	429a      	cmp	r2, r3
 8002060:	d309      	bcc.n	8002076 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	691b      	ldr	r3, [r3, #16]
 8002066:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	6a1a      	ldr	r2, [r3, #32]
 800206c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800206e:	1ad2      	subs	r2, r2, r3
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	621a      	str	r2, [r3, #32]
 8002074:	e015      	b.n	80020a2 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	6a1b      	ldr	r3, [r3, #32]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d107      	bne.n	800208e <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800207e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002082:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800208c:	e009      	b.n	80020a2 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	2200      	movs	r2, #0
 8002092:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	6a1b      	ldr	r3, [r3, #32]
 800209a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	2200      	movs	r2, #0
 80020a0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	785b      	ldrb	r3, [r3, #1]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d15f      	bne.n	800216a <HAL_PCD_EP_DB_Transmit+0x3ba>
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	643b      	str	r3, [r7, #64]	@ 0x40
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	461a      	mov	r2, r3
 80020bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020be:	4413      	add	r3, r2
 80020c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	00da      	lsls	r2, r3, #3
 80020c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020ca:	4413      	add	r3, r2
 80020cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80020d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80020d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020d4:	881b      	ldrh	r3, [r3, #0]
 80020d6:	b29b      	uxth	r3, r3
 80020d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020dc:	b29a      	uxth	r2, r3
 80020de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020e0:	801a      	strh	r2, [r3, #0]
 80020e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d10a      	bne.n	80020fe <HAL_PCD_EP_DB_Transmit+0x34e>
 80020e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020ea:	881b      	ldrh	r3, [r3, #0]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80020f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80020f6:	b29a      	uxth	r2, r3
 80020f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020fa:	801a      	strh	r2, [r3, #0]
 80020fc:	e051      	b.n	80021a2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80020fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002100:	2b3e      	cmp	r3, #62	@ 0x3e
 8002102:	d816      	bhi.n	8002132 <HAL_PCD_EP_DB_Transmit+0x382>
 8002104:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002106:	085b      	lsrs	r3, r3, #1
 8002108:	653b      	str	r3, [r7, #80]	@ 0x50
 800210a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	2b00      	cmp	r3, #0
 8002112:	d002      	beq.n	800211a <HAL_PCD_EP_DB_Transmit+0x36a>
 8002114:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002116:	3301      	adds	r3, #1
 8002118:	653b      	str	r3, [r7, #80]	@ 0x50
 800211a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800211c:	881b      	ldrh	r3, [r3, #0]
 800211e:	b29a      	uxth	r2, r3
 8002120:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002122:	b29b      	uxth	r3, r3
 8002124:	029b      	lsls	r3, r3, #10
 8002126:	b29b      	uxth	r3, r3
 8002128:	4313      	orrs	r3, r2
 800212a:	b29a      	uxth	r2, r3
 800212c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800212e:	801a      	strh	r2, [r3, #0]
 8002130:	e037      	b.n	80021a2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002132:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002134:	095b      	lsrs	r3, r3, #5
 8002136:	653b      	str	r3, [r7, #80]	@ 0x50
 8002138:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800213a:	f003 031f 	and.w	r3, r3, #31
 800213e:	2b00      	cmp	r3, #0
 8002140:	d102      	bne.n	8002148 <HAL_PCD_EP_DB_Transmit+0x398>
 8002142:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002144:	3b01      	subs	r3, #1
 8002146:	653b      	str	r3, [r7, #80]	@ 0x50
 8002148:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800214a:	881b      	ldrh	r3, [r3, #0]
 800214c:	b29a      	uxth	r2, r3
 800214e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002150:	b29b      	uxth	r3, r3
 8002152:	029b      	lsls	r3, r3, #10
 8002154:	b29b      	uxth	r3, r3
 8002156:	4313      	orrs	r3, r2
 8002158:	b29b      	uxth	r3, r3
 800215a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800215e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002162:	b29a      	uxth	r2, r3
 8002164:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002166:	801a      	strh	r2, [r3, #0]
 8002168:	e01b      	b.n	80021a2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	785b      	ldrb	r3, [r3, #1]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d117      	bne.n	80021a2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002180:	b29b      	uxth	r3, r3
 8002182:	461a      	mov	r2, r3
 8002184:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002186:	4413      	add	r3, r2
 8002188:	64bb      	str	r3, [r7, #72]	@ 0x48
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	00da      	lsls	r2, r3, #3
 8002190:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002192:	4413      	add	r3, r2
 8002194:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002198:	647b      	str	r3, [r7, #68]	@ 0x44
 800219a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800219c:	b29a      	uxth	r2, r3
 800219e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021a0:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	6818      	ldr	r0, [r3, #0]
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	6959      	ldr	r1, [r3, #20]
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	891a      	ldrh	r2, [r3, #8]
 80021ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	f003 f8a8 	bl	8005306 <USB_WritePMA>
 80021b6:	e20a      	b.n	80025ce <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	461a      	mov	r2, r3
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	00db      	lsls	r3, r3, #3
 80021ca:	4413      	add	r3, r2
 80021cc:	68fa      	ldr	r2, [r7, #12]
 80021ce:	6812      	ldr	r2, [r2, #0]
 80021d0:	4413      	add	r3, r2
 80021d2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80021d6:	881b      	ldrh	r3, [r3, #0]
 80021d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021dc:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	699a      	ldr	r2, [r3, #24]
 80021e4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d307      	bcc.n	80021fc <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	699a      	ldr	r2, [r3, #24]
 80021f0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80021f4:	1ad2      	subs	r2, r2, r3
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	619a      	str	r2, [r3, #24]
 80021fa:	e002      	b.n	8002202 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	2200      	movs	r2, #0
 8002200:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	2b00      	cmp	r3, #0
 8002208:	f040 80f6 	bne.w	80023f8 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	785b      	ldrb	r3, [r3, #1]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d126      	bne.n	8002262 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	677b      	str	r3, [r7, #116]	@ 0x74
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002222:	b29b      	uxth	r3, r3
 8002224:	461a      	mov	r2, r3
 8002226:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002228:	4413      	add	r3, r2
 800222a:	677b      	str	r3, [r7, #116]	@ 0x74
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	00da      	lsls	r2, r3, #3
 8002232:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002234:	4413      	add	r3, r2
 8002236:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800223a:	673b      	str	r3, [r7, #112]	@ 0x70
 800223c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800223e:	881b      	ldrh	r3, [r3, #0]
 8002240:	b29b      	uxth	r3, r3
 8002242:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002246:	b29a      	uxth	r2, r3
 8002248:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800224a:	801a      	strh	r2, [r3, #0]
 800224c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800224e:	881b      	ldrh	r3, [r3, #0]
 8002250:	b29b      	uxth	r3, r3
 8002252:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002256:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800225a:	b29a      	uxth	r2, r3
 800225c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800225e:	801a      	strh	r2, [r3, #0]
 8002260:	e01a      	b.n	8002298 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	785b      	ldrb	r3, [r3, #1]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d116      	bne.n	8002298 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002278:	b29b      	uxth	r3, r3
 800227a:	461a      	mov	r2, r3
 800227c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800227e:	4413      	add	r3, r2
 8002280:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	00da      	lsls	r2, r3, #3
 8002288:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800228a:	4413      	add	r3, r2
 800228c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002290:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002292:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002294:	2200      	movs	r2, #0
 8002296:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	785b      	ldrb	r3, [r3, #1]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d12f      	bne.n	8002308 <HAL_PCD_EP_DB_Transmit+0x558>
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	461a      	mov	r2, r3
 80022bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022c0:	4413      	add	r3, r2
 80022c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	00da      	lsls	r2, r3, #3
 80022cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022d0:	4413      	add	r3, r2
 80022d2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80022d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80022da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80022de:	881b      	ldrh	r3, [r3, #0]
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80022ec:	801a      	strh	r2, [r3, #0]
 80022ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80022f2:	881b      	ldrh	r3, [r3, #0]
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80022fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022fe:	b29a      	uxth	r2, r3
 8002300:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002304:	801a      	strh	r2, [r3, #0]
 8002306:	e01c      	b.n	8002342 <HAL_PCD_EP_DB_Transmit+0x592>
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	785b      	ldrb	r3, [r3, #1]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d118      	bne.n	8002342 <HAL_PCD_EP_DB_Transmit+0x592>
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002318:	b29b      	uxth	r3, r3
 800231a:	461a      	mov	r2, r3
 800231c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002320:	4413      	add	r3, r2
 8002322:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	00da      	lsls	r2, r3, #3
 800232c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002330:	4413      	add	r3, r2
 8002332:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002336:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800233a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800233e:	2200      	movs	r2, #0
 8002340:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	78db      	ldrb	r3, [r3, #3]
 8002346:	2b02      	cmp	r3, #2
 8002348:	d127      	bne.n	800239a <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	461a      	mov	r2, r3
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	4413      	add	r3, r2
 8002358:	881b      	ldrh	r3, [r3, #0]
 800235a:	b29b      	uxth	r3, r3
 800235c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002360:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002364:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8002368:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800236c:	f083 0320 	eor.w	r3, r3, #32
 8002370:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	461a      	mov	r2, r3
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	441a      	add	r2, r3
 8002382:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8002386:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800238a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800238e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002392:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002396:	b29b      	uxth	r3, r3
 8002398:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	4619      	mov	r1, r3
 80023a0:	68f8      	ldr	r0, [r7, #12]
 80023a2:	f004 fef4 	bl	800718e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80023a6:	88fb      	ldrh	r3, [r7, #6]
 80023a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d121      	bne.n	80023f4 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	461a      	mov	r2, r3
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	4413      	add	r3, r2
 80023be:	881b      	ldrh	r3, [r3, #0]
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80023c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023ca:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	461a      	mov	r2, r3
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	441a      	add	r2, r3
 80023dc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80023e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80023e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80023e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80023f4:	2300      	movs	r3, #0
 80023f6:	e113      	b.n	8002620 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80023f8:	88fb      	ldrh	r3, [r7, #6]
 80023fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d121      	bne.n	8002446 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	461a      	mov	r2, r3
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	4413      	add	r3, r2
 8002410:	881b      	ldrh	r3, [r3, #0]
 8002412:	b29b      	uxth	r3, r3
 8002414:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002418:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800241c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	461a      	mov	r2, r3
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	441a      	add	r2, r3
 800242e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8002432:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002436:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800243a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800243e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002442:	b29b      	uxth	r3, r3
 8002444:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800244c:	2b01      	cmp	r3, #1
 800244e:	f040 80be 	bne.w	80025ce <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	695a      	ldr	r2, [r3, #20]
 8002456:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800245a:	441a      	add	r2, r3
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	69da      	ldr	r2, [r3, #28]
 8002464:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002468:	441a      	add	r2, r3
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	6a1a      	ldr	r2, [r3, #32]
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	429a      	cmp	r2, r3
 8002478:	d309      	bcc.n	800248e <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	691b      	ldr	r3, [r3, #16]
 800247e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	6a1a      	ldr	r2, [r3, #32]
 8002484:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002486:	1ad2      	subs	r2, r2, r3
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	621a      	str	r2, [r3, #32]
 800248c:	e015      	b.n	80024ba <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	6a1b      	ldr	r3, [r3, #32]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d107      	bne.n	80024a6 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8002496:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800249a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80024a4:	e009      	b.n	80024ba <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	2200      	movs	r2, #0
 80024b0:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	785b      	ldrb	r3, [r3, #1]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d15f      	bne.n	8002588 <HAL_PCD_EP_DB_Transmit+0x7d8>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	461a      	mov	r2, r3
 80024da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80024dc:	4413      	add	r3, r2
 80024de:	66bb      	str	r3, [r7, #104]	@ 0x68
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	00da      	lsls	r2, r3, #3
 80024e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80024e8:	4413      	add	r3, r2
 80024ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80024ee:	667b      	str	r3, [r7, #100]	@ 0x64
 80024f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80024f2:	881b      	ldrh	r3, [r3, #0]
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80024fe:	801a      	strh	r2, [r3, #0]
 8002500:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002502:	2b00      	cmp	r3, #0
 8002504:	d10a      	bne.n	800251c <HAL_PCD_EP_DB_Transmit+0x76c>
 8002506:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002508:	881b      	ldrh	r3, [r3, #0]
 800250a:	b29b      	uxth	r3, r3
 800250c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002510:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002514:	b29a      	uxth	r2, r3
 8002516:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002518:	801a      	strh	r2, [r3, #0]
 800251a:	e04e      	b.n	80025ba <HAL_PCD_EP_DB_Transmit+0x80a>
 800251c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800251e:	2b3e      	cmp	r3, #62	@ 0x3e
 8002520:	d816      	bhi.n	8002550 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8002522:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002524:	085b      	lsrs	r3, r3, #1
 8002526:	663b      	str	r3, [r7, #96]	@ 0x60
 8002528:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b00      	cmp	r3, #0
 8002530:	d002      	beq.n	8002538 <HAL_PCD_EP_DB_Transmit+0x788>
 8002532:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002534:	3301      	adds	r3, #1
 8002536:	663b      	str	r3, [r7, #96]	@ 0x60
 8002538:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	b29a      	uxth	r2, r3
 800253e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002540:	b29b      	uxth	r3, r3
 8002542:	029b      	lsls	r3, r3, #10
 8002544:	b29b      	uxth	r3, r3
 8002546:	4313      	orrs	r3, r2
 8002548:	b29a      	uxth	r2, r3
 800254a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800254c:	801a      	strh	r2, [r3, #0]
 800254e:	e034      	b.n	80025ba <HAL_PCD_EP_DB_Transmit+0x80a>
 8002550:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002552:	095b      	lsrs	r3, r3, #5
 8002554:	663b      	str	r3, [r7, #96]	@ 0x60
 8002556:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002558:	f003 031f 	and.w	r3, r3, #31
 800255c:	2b00      	cmp	r3, #0
 800255e:	d102      	bne.n	8002566 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8002560:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002562:	3b01      	subs	r3, #1
 8002564:	663b      	str	r3, [r7, #96]	@ 0x60
 8002566:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	b29a      	uxth	r2, r3
 800256c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800256e:	b29b      	uxth	r3, r3
 8002570:	029b      	lsls	r3, r3, #10
 8002572:	b29b      	uxth	r3, r3
 8002574:	4313      	orrs	r3, r2
 8002576:	b29b      	uxth	r3, r3
 8002578:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800257c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002580:	b29a      	uxth	r2, r3
 8002582:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002584:	801a      	strh	r2, [r3, #0]
 8002586:	e018      	b.n	80025ba <HAL_PCD_EP_DB_Transmit+0x80a>
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	785b      	ldrb	r3, [r3, #1]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d114      	bne.n	80025ba <HAL_PCD_EP_DB_Transmit+0x80a>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002598:	b29b      	uxth	r3, r3
 800259a:	461a      	mov	r2, r3
 800259c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800259e:	4413      	add	r3, r2
 80025a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	00da      	lsls	r2, r3, #3
 80025a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025aa:	4413      	add	r3, r2
 80025ac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80025b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80025b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025b4:	b29a      	uxth	r2, r3
 80025b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80025b8:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6818      	ldr	r0, [r3, #0]
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	6959      	ldr	r1, [r3, #20]
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	895a      	ldrh	r2, [r3, #10]
 80025c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	f002 fe9c 	bl	8005306 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	461a      	mov	r2, r3
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	4413      	add	r3, r2
 80025dc:	881b      	ldrh	r3, [r3, #0]
 80025de:	b29b      	uxth	r3, r3
 80025e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80025e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80025e8:	82fb      	strh	r3, [r7, #22]
 80025ea:	8afb      	ldrh	r3, [r7, #22]
 80025ec:	f083 0310 	eor.w	r3, r3, #16
 80025f0:	82fb      	strh	r3, [r7, #22]
 80025f2:	8afb      	ldrh	r3, [r7, #22]
 80025f4:	f083 0320 	eor.w	r3, r3, #32
 80025f8:	82fb      	strh	r3, [r7, #22]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	461a      	mov	r2, r3
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	441a      	add	r2, r3
 8002608:	8afb      	ldrh	r3, [r7, #22]
 800260a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800260e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002612:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002616:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800261a:	b29b      	uxth	r3, r3
 800261c:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800261e:	2300      	movs	r3, #0
}
 8002620:	4618      	mov	r0, r3
 8002622:	3798      	adds	r7, #152	@ 0x98
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002628:	b480      	push	{r7}
 800262a:	b087      	sub	sp, #28
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	607b      	str	r3, [r7, #4]
 8002632:	460b      	mov	r3, r1
 8002634:	817b      	strh	r3, [r7, #10]
 8002636:	4613      	mov	r3, r2
 8002638:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800263a:	897b      	ldrh	r3, [r7, #10]
 800263c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002640:	b29b      	uxth	r3, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d00b      	beq.n	800265e <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002646:	897b      	ldrh	r3, [r7, #10]
 8002648:	f003 0207 	and.w	r2, r3, #7
 800264c:	4613      	mov	r3, r2
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	4413      	add	r3, r2
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	3310      	adds	r3, #16
 8002656:	68fa      	ldr	r2, [r7, #12]
 8002658:	4413      	add	r3, r2
 800265a:	617b      	str	r3, [r7, #20]
 800265c:	e009      	b.n	8002672 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800265e:	897a      	ldrh	r2, [r7, #10]
 8002660:	4613      	mov	r3, r2
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	4413      	add	r3, r2
 8002666:	00db      	lsls	r3, r3, #3
 8002668:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800266c:	68fa      	ldr	r2, [r7, #12]
 800266e:	4413      	add	r3, r2
 8002670:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002672:	893b      	ldrh	r3, [r7, #8]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d107      	bne.n	8002688 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	2200      	movs	r2, #0
 800267c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	b29a      	uxth	r2, r3
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	80da      	strh	r2, [r3, #6]
 8002686:	e00b      	b.n	80026a0 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	2201      	movs	r2, #1
 800268c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	b29a      	uxth	r2, r3
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	0c1b      	lsrs	r3, r3, #16
 800269a:	b29a      	uxth	r2, r3
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	371c      	adds	r7, #28
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80026ae:	b480      	push	{r7}
 80026b0:	b085      	sub	sp, #20
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	f043 0301 	orr.w	r3, r3, #1
 80026d8:	b29a      	uxth	r2, r3
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	f043 0302 	orr.w	r3, r3, #2
 80026ec:	b29a      	uxth	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3714      	adds	r7, #20
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
	...

08002704 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002704:	b480      	push	{r7}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d141      	bne.n	8002796 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002712:	4b4b      	ldr	r3, [pc, #300]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800271a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800271e:	d131      	bne.n	8002784 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002720:	4b47      	ldr	r3, [pc, #284]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002722:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002726:	4a46      	ldr	r2, [pc, #280]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002728:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800272c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002730:	4b43      	ldr	r3, [pc, #268]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002738:	4a41      	ldr	r2, [pc, #260]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800273a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800273e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002740:	4b40      	ldr	r3, [pc, #256]	@ (8002844 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2232      	movs	r2, #50	@ 0x32
 8002746:	fb02 f303 	mul.w	r3, r2, r3
 800274a:	4a3f      	ldr	r2, [pc, #252]	@ (8002848 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800274c:	fba2 2303 	umull	r2, r3, r2, r3
 8002750:	0c9b      	lsrs	r3, r3, #18
 8002752:	3301      	adds	r3, #1
 8002754:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002756:	e002      	b.n	800275e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	3b01      	subs	r3, #1
 800275c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800275e:	4b38      	ldr	r3, [pc, #224]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002760:	695b      	ldr	r3, [r3, #20]
 8002762:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002766:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800276a:	d102      	bne.n	8002772 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1f2      	bne.n	8002758 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002772:	4b33      	ldr	r3, [pc, #204]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002774:	695b      	ldr	r3, [r3, #20]
 8002776:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800277a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800277e:	d158      	bne.n	8002832 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e057      	b.n	8002834 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002784:	4b2e      	ldr	r3, [pc, #184]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002786:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800278a:	4a2d      	ldr	r2, [pc, #180]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800278c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002790:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002794:	e04d      	b.n	8002832 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800279c:	d141      	bne.n	8002822 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800279e:	4b28      	ldr	r3, [pc, #160]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027aa:	d131      	bne.n	8002810 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027ac:	4b24      	ldr	r3, [pc, #144]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027b2:	4a23      	ldr	r2, [pc, #140]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027bc:	4b20      	ldr	r3, [pc, #128]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002844 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2232      	movs	r2, #50	@ 0x32
 80027d2:	fb02 f303 	mul.w	r3, r2, r3
 80027d6:	4a1c      	ldr	r2, [pc, #112]	@ (8002848 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80027d8:	fba2 2303 	umull	r2, r3, r2, r3
 80027dc:	0c9b      	lsrs	r3, r3, #18
 80027de:	3301      	adds	r3, #1
 80027e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027e2:	e002      	b.n	80027ea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027ea:	4b15      	ldr	r3, [pc, #84]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027f6:	d102      	bne.n	80027fe <HAL_PWREx_ControlVoltageScaling+0xfa>
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1f2      	bne.n	80027e4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027fe:	4b10      	ldr	r3, [pc, #64]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002806:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800280a:	d112      	bne.n	8002832 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e011      	b.n	8002834 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002810:	4b0b      	ldr	r3, [pc, #44]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002812:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002816:	4a0a      	ldr	r2, [pc, #40]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002818:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800281c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002820:	e007      	b.n	8002832 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002822:	4b07      	ldr	r3, [pc, #28]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800282a:	4a05      	ldr	r2, [pc, #20]	@ (8002840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800282c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002830:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002832:	2300      	movs	r3, #0
}
 8002834:	4618      	mov	r0, r3
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr
 8002840:	40007000 	.word	0x40007000
 8002844:	20000000 	.word	0x20000000
 8002848:	431bde83 	.word	0x431bde83

0800284c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002850:	4b05      	ldr	r3, [pc, #20]	@ (8002868 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	4a04      	ldr	r2, [pc, #16]	@ (8002868 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002856:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800285a:	6093      	str	r3, [r2, #8]
}
 800285c:	bf00      	nop
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40007000 	.word	0x40007000

0800286c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b088      	sub	sp, #32
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d101      	bne.n	800287e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e2fe      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	2b00      	cmp	r3, #0
 8002888:	d075      	beq.n	8002976 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800288a:	4b97      	ldr	r3, [pc, #604]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f003 030c 	and.w	r3, r3, #12
 8002892:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002894:	4b94      	ldr	r3, [pc, #592]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	f003 0303 	and.w	r3, r3, #3
 800289c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	2b0c      	cmp	r3, #12
 80028a2:	d102      	bne.n	80028aa <HAL_RCC_OscConfig+0x3e>
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	2b03      	cmp	r3, #3
 80028a8:	d002      	beq.n	80028b0 <HAL_RCC_OscConfig+0x44>
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	2b08      	cmp	r3, #8
 80028ae:	d10b      	bne.n	80028c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028b0:	4b8d      	ldr	r3, [pc, #564]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d05b      	beq.n	8002974 <HAL_RCC_OscConfig+0x108>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d157      	bne.n	8002974 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e2d9      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028d0:	d106      	bne.n	80028e0 <HAL_RCC_OscConfig+0x74>
 80028d2:	4b85      	ldr	r3, [pc, #532]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a84      	ldr	r2, [pc, #528]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 80028d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028dc:	6013      	str	r3, [r2, #0]
 80028de:	e01d      	b.n	800291c <HAL_RCC_OscConfig+0xb0>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80028e8:	d10c      	bne.n	8002904 <HAL_RCC_OscConfig+0x98>
 80028ea:	4b7f      	ldr	r3, [pc, #508]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a7e      	ldr	r2, [pc, #504]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 80028f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028f4:	6013      	str	r3, [r2, #0]
 80028f6:	4b7c      	ldr	r3, [pc, #496]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a7b      	ldr	r2, [pc, #492]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 80028fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002900:	6013      	str	r3, [r2, #0]
 8002902:	e00b      	b.n	800291c <HAL_RCC_OscConfig+0xb0>
 8002904:	4b78      	ldr	r3, [pc, #480]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a77      	ldr	r2, [pc, #476]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 800290a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800290e:	6013      	str	r3, [r2, #0]
 8002910:	4b75      	ldr	r3, [pc, #468]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a74      	ldr	r2, [pc, #464]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002916:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800291a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d013      	beq.n	800294c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002924:	f7fd fefc 	bl	8000720 <HAL_GetTick>
 8002928:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800292a:	e008      	b.n	800293e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800292c:	f7fd fef8 	bl	8000720 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b64      	cmp	r3, #100	@ 0x64
 8002938:	d901      	bls.n	800293e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e29e      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800293e:	4b6a      	ldr	r3, [pc, #424]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d0f0      	beq.n	800292c <HAL_RCC_OscConfig+0xc0>
 800294a:	e014      	b.n	8002976 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294c:	f7fd fee8 	bl	8000720 <HAL_GetTick>
 8002950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002952:	e008      	b.n	8002966 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002954:	f7fd fee4 	bl	8000720 <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b64      	cmp	r3, #100	@ 0x64
 8002960:	d901      	bls.n	8002966 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e28a      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002966:	4b60      	ldr	r3, [pc, #384]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1f0      	bne.n	8002954 <HAL_RCC_OscConfig+0xe8>
 8002972:	e000      	b.n	8002976 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002974:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0302 	and.w	r3, r3, #2
 800297e:	2b00      	cmp	r3, #0
 8002980:	d075      	beq.n	8002a6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002982:	4b59      	ldr	r3, [pc, #356]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f003 030c 	and.w	r3, r3, #12
 800298a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800298c:	4b56      	ldr	r3, [pc, #344]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	2b0c      	cmp	r3, #12
 800299a:	d102      	bne.n	80029a2 <HAL_RCC_OscConfig+0x136>
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d002      	beq.n	80029a8 <HAL_RCC_OscConfig+0x13c>
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	2b04      	cmp	r3, #4
 80029a6:	d11f      	bne.n	80029e8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029a8:	4b4f      	ldr	r3, [pc, #316]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d005      	beq.n	80029c0 <HAL_RCC_OscConfig+0x154>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d101      	bne.n	80029c0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e25d      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029c0:	4b49      	ldr	r3, [pc, #292]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	061b      	lsls	r3, r3, #24
 80029ce:	4946      	ldr	r1, [pc, #280]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 80029d0:	4313      	orrs	r3, r2
 80029d2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80029d4:	4b45      	ldr	r3, [pc, #276]	@ (8002aec <HAL_RCC_OscConfig+0x280>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7fd fe55 	bl	8000688 <HAL_InitTick>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d043      	beq.n	8002a6c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e249      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d023      	beq.n	8002a38 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029f0:	4b3d      	ldr	r3, [pc, #244]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a3c      	ldr	r2, [pc, #240]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 80029f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029fc:	f7fd fe90 	bl	8000720 <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a04:	f7fd fe8c 	bl	8000720 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e232      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a16:	4b34      	ldr	r3, [pc, #208]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0f0      	beq.n	8002a04 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a22:	4b31      	ldr	r3, [pc, #196]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	691b      	ldr	r3, [r3, #16]
 8002a2e:	061b      	lsls	r3, r3, #24
 8002a30:	492d      	ldr	r1, [pc, #180]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002a32:	4313      	orrs	r3, r2
 8002a34:	604b      	str	r3, [r1, #4]
 8002a36:	e01a      	b.n	8002a6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a38:	4b2b      	ldr	r3, [pc, #172]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a2a      	ldr	r2, [pc, #168]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002a3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a44:	f7fd fe6c 	bl	8000720 <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a4a:	e008      	b.n	8002a5e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a4c:	f7fd fe68 	bl	8000720 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d901      	bls.n	8002a5e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e20e      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a5e:	4b22      	ldr	r3, [pc, #136]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f0      	bne.n	8002a4c <HAL_RCC_OscConfig+0x1e0>
 8002a6a:	e000      	b.n	8002a6e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0308 	and.w	r3, r3, #8
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d041      	beq.n	8002afe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d01c      	beq.n	8002abc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a82:	4b19      	ldr	r3, [pc, #100]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002a84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a88:	4a17      	ldr	r2, [pc, #92]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002a8a:	f043 0301 	orr.w	r3, r3, #1
 8002a8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a92:	f7fd fe45 	bl	8000720 <HAL_GetTick>
 8002a96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a9a:	f7fd fe41 	bl	8000720 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e1e7      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002aac:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d0ef      	beq.n	8002a9a <HAL_RCC_OscConfig+0x22e>
 8002aba:	e020      	b.n	8002afe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002abc:	4b0a      	ldr	r3, [pc, #40]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002abe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ac2:	4a09      	ldr	r2, [pc, #36]	@ (8002ae8 <HAL_RCC_OscConfig+0x27c>)
 8002ac4:	f023 0301 	bic.w	r3, r3, #1
 8002ac8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002acc:	f7fd fe28 	bl	8000720 <HAL_GetTick>
 8002ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ad2:	e00d      	b.n	8002af0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ad4:	f7fd fe24 	bl	8000720 <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d906      	bls.n	8002af0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e1ca      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
 8002ae6:	bf00      	nop
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002af0:	4b8c      	ldr	r3, [pc, #560]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002af2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d1ea      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0304 	and.w	r3, r3, #4
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f000 80a6 	beq.w	8002c58 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b10:	4b84      	ldr	r3, [pc, #528]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_RCC_OscConfig+0x2b4>
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <HAL_RCC_OscConfig+0x2b6>
 8002b20:	2300      	movs	r3, #0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d00d      	beq.n	8002b42 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b26:	4b7f      	ldr	r3, [pc, #508]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b2a:	4a7e      	ldr	r2, [pc, #504]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b30:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b32:	4b7c      	ldr	r3, [pc, #496]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b42:	4b79      	ldr	r3, [pc, #484]	@ (8002d28 <HAL_RCC_OscConfig+0x4bc>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d118      	bne.n	8002b80 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b4e:	4b76      	ldr	r3, [pc, #472]	@ (8002d28 <HAL_RCC_OscConfig+0x4bc>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a75      	ldr	r2, [pc, #468]	@ (8002d28 <HAL_RCC_OscConfig+0x4bc>)
 8002b54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b5a:	f7fd fde1 	bl	8000720 <HAL_GetTick>
 8002b5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b62:	f7fd fddd 	bl	8000720 <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e183      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b74:	4b6c      	ldr	r3, [pc, #432]	@ (8002d28 <HAL_RCC_OscConfig+0x4bc>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0f0      	beq.n	8002b62 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d108      	bne.n	8002b9a <HAL_RCC_OscConfig+0x32e>
 8002b88:	4b66      	ldr	r3, [pc, #408]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b8e:	4a65      	ldr	r2, [pc, #404]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002b90:	f043 0301 	orr.w	r3, r3, #1
 8002b94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b98:	e024      	b.n	8002be4 <HAL_RCC_OscConfig+0x378>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	2b05      	cmp	r3, #5
 8002ba0:	d110      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x358>
 8002ba2:	4b60      	ldr	r3, [pc, #384]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ba8:	4a5e      	ldr	r2, [pc, #376]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002baa:	f043 0304 	orr.w	r3, r3, #4
 8002bae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bb2:	4b5c      	ldr	r3, [pc, #368]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb8:	4a5a      	ldr	r2, [pc, #360]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002bba:	f043 0301 	orr.w	r3, r3, #1
 8002bbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bc2:	e00f      	b.n	8002be4 <HAL_RCC_OscConfig+0x378>
 8002bc4:	4b57      	ldr	r3, [pc, #348]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bca:	4a56      	ldr	r2, [pc, #344]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002bcc:	f023 0301 	bic.w	r3, r3, #1
 8002bd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002bd4:	4b53      	ldr	r3, [pc, #332]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bda:	4a52      	ldr	r2, [pc, #328]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002bdc:	f023 0304 	bic.w	r3, r3, #4
 8002be0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d016      	beq.n	8002c1a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bec:	f7fd fd98 	bl	8000720 <HAL_GetTick>
 8002bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bf2:	e00a      	b.n	8002c0a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bf4:	f7fd fd94 	bl	8000720 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e138      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c0a:	4b46      	ldr	r3, [pc, #280]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d0ed      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x388>
 8002c18:	e015      	b.n	8002c46 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c1a:	f7fd fd81 	bl	8000720 <HAL_GetTick>
 8002c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c20:	e00a      	b.n	8002c38 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c22:	f7fd fd7d 	bl	8000720 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d901      	bls.n	8002c38 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e121      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c38:	4b3a      	ldr	r3, [pc, #232]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1ed      	bne.n	8002c22 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c46:	7ffb      	ldrb	r3, [r7, #31]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d105      	bne.n	8002c58 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c4c:	4b35      	ldr	r3, [pc, #212]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c50:	4a34      	ldr	r2, [pc, #208]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002c52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c56:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0320 	and.w	r3, r3, #32
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d03c      	beq.n	8002cde <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d01c      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c6c:	4b2d      	ldr	r3, [pc, #180]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002c6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c72:	4a2c      	ldr	r2, [pc, #176]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002c74:	f043 0301 	orr.w	r3, r3, #1
 8002c78:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c7c:	f7fd fd50 	bl	8000720 <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c84:	f7fd fd4c 	bl	8000720 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e0f2      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c96:	4b23      	ldr	r3, [pc, #140]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002c98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0ef      	beq.n	8002c84 <HAL_RCC_OscConfig+0x418>
 8002ca4:	e01b      	b.n	8002cde <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ca6:	4b1f      	ldr	r3, [pc, #124]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002ca8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002cac:	4a1d      	ldr	r2, [pc, #116]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002cae:	f023 0301 	bic.w	r3, r3, #1
 8002cb2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb6:	f7fd fd33 	bl	8000720 <HAL_GetTick>
 8002cba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002cbc:	e008      	b.n	8002cd0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cbe:	f7fd fd2f 	bl	8000720 <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d901      	bls.n	8002cd0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002ccc:	2303      	movs	r3, #3
 8002cce:	e0d5      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002cd0:	4b14      	ldr	r3, [pc, #80]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002cd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d1ef      	bne.n	8002cbe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	69db      	ldr	r3, [r3, #28]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	f000 80c9 	beq.w	8002e7a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ce8:	4b0e      	ldr	r3, [pc, #56]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f003 030c 	and.w	r3, r3, #12
 8002cf0:	2b0c      	cmp	r3, #12
 8002cf2:	f000 8083 	beq.w	8002dfc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	69db      	ldr	r3, [r3, #28]
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d15e      	bne.n	8002dbc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cfe:	4b09      	ldr	r3, [pc, #36]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a08      	ldr	r2, [pc, #32]	@ (8002d24 <HAL_RCC_OscConfig+0x4b8>)
 8002d04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0a:	f7fd fd09 	bl	8000720 <HAL_GetTick>
 8002d0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d10:	e00c      	b.n	8002d2c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d12:	f7fd fd05 	bl	8000720 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	d905      	bls.n	8002d2c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e0ab      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
 8002d24:	40021000 	.word	0x40021000
 8002d28:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d2c:	4b55      	ldr	r3, [pc, #340]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1ec      	bne.n	8002d12 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d38:	4b52      	ldr	r3, [pc, #328]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002d3a:	68da      	ldr	r2, [r3, #12]
 8002d3c:	4b52      	ldr	r3, [pc, #328]	@ (8002e88 <HAL_RCC_OscConfig+0x61c>)
 8002d3e:	4013      	ands	r3, r2
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	6a11      	ldr	r1, [r2, #32]
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d48:	3a01      	subs	r2, #1
 8002d4a:	0112      	lsls	r2, r2, #4
 8002d4c:	4311      	orrs	r1, r2
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002d52:	0212      	lsls	r2, r2, #8
 8002d54:	4311      	orrs	r1, r2
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002d5a:	0852      	lsrs	r2, r2, #1
 8002d5c:	3a01      	subs	r2, #1
 8002d5e:	0552      	lsls	r2, r2, #21
 8002d60:	4311      	orrs	r1, r2
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002d66:	0852      	lsrs	r2, r2, #1
 8002d68:	3a01      	subs	r2, #1
 8002d6a:	0652      	lsls	r2, r2, #25
 8002d6c:	4311      	orrs	r1, r2
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002d72:	06d2      	lsls	r2, r2, #27
 8002d74:	430a      	orrs	r2, r1
 8002d76:	4943      	ldr	r1, [pc, #268]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d7c:	4b41      	ldr	r3, [pc, #260]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a40      	ldr	r2, [pc, #256]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002d82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d86:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d88:	4b3e      	ldr	r3, [pc, #248]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	4a3d      	ldr	r2, [pc, #244]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002d8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d92:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d94:	f7fd fcc4 	bl	8000720 <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d9c:	f7fd fcc0 	bl	8000720 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e066      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dae:	4b35      	ldr	r3, [pc, #212]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d0f0      	beq.n	8002d9c <HAL_RCC_OscConfig+0x530>
 8002dba:	e05e      	b.n	8002e7a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dbc:	4b31      	ldr	r3, [pc, #196]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a30      	ldr	r2, [pc, #192]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002dc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc8:	f7fd fcaa 	bl	8000720 <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dce:	e008      	b.n	8002de2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dd0:	f7fd fca6 	bl	8000720 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e04c      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002de2:	4b28      	ldr	r3, [pc, #160]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1f0      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002dee:	4b25      	ldr	r3, [pc, #148]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002df0:	68da      	ldr	r2, [r3, #12]
 8002df2:	4924      	ldr	r1, [pc, #144]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002df4:	4b25      	ldr	r3, [pc, #148]	@ (8002e8c <HAL_RCC_OscConfig+0x620>)
 8002df6:	4013      	ands	r3, r2
 8002df8:	60cb      	str	r3, [r1, #12]
 8002dfa:	e03e      	b.n	8002e7a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	69db      	ldr	r3, [r3, #28]
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d101      	bne.n	8002e08 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e039      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002e08:	4b1e      	ldr	r3, [pc, #120]	@ (8002e84 <HAL_RCC_OscConfig+0x618>)
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	f003 0203 	and.w	r2, r3, #3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d12c      	bne.n	8002e76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e26:	3b01      	subs	r3, #1
 8002e28:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d123      	bne.n	8002e76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e38:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d11b      	bne.n	8002e76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e48:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d113      	bne.n	8002e76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e58:	085b      	lsrs	r3, r3, #1
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d109      	bne.n	8002e76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e6c:	085b      	lsrs	r3, r3, #1
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d001      	beq.n	8002e7a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e000      	b.n	8002e7c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3720      	adds	r7, #32
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	40021000 	.word	0x40021000
 8002e88:	019f800c 	.word	0x019f800c
 8002e8c:	feeefffc 	.word	0xfeeefffc

08002e90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d101      	bne.n	8002ea8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e11e      	b.n	80030e6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ea8:	4b91      	ldr	r3, [pc, #580]	@ (80030f0 <HAL_RCC_ClockConfig+0x260>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 030f 	and.w	r3, r3, #15
 8002eb0:	683a      	ldr	r2, [r7, #0]
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d910      	bls.n	8002ed8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eb6:	4b8e      	ldr	r3, [pc, #568]	@ (80030f0 <HAL_RCC_ClockConfig+0x260>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f023 020f 	bic.w	r2, r3, #15
 8002ebe:	498c      	ldr	r1, [pc, #560]	@ (80030f0 <HAL_RCC_ClockConfig+0x260>)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec6:	4b8a      	ldr	r3, [pc, #552]	@ (80030f0 <HAL_RCC_ClockConfig+0x260>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 030f 	and.w	r3, r3, #15
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d001      	beq.n	8002ed8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e106      	b.n	80030e6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0301 	and.w	r3, r3, #1
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d073      	beq.n	8002fcc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	2b03      	cmp	r3, #3
 8002eea:	d129      	bne.n	8002f40 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eec:	4b81      	ldr	r3, [pc, #516]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d101      	bne.n	8002efc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e0f4      	b.n	80030e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002efc:	f000 f966 	bl	80031cc <RCC_GetSysClockFreqFromPLLSource>
 8002f00:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	4a7c      	ldr	r2, [pc, #496]	@ (80030f8 <HAL_RCC_ClockConfig+0x268>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d93f      	bls.n	8002f8a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002f0a:	4b7a      	ldr	r3, [pc, #488]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d009      	beq.n	8002f2a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d033      	beq.n	8002f8a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d12f      	bne.n	8002f8a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f2a:	4b72      	ldr	r3, [pc, #456]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f32:	4a70      	ldr	r2, [pc, #448]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002f34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f38:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002f3a:	2380      	movs	r3, #128	@ 0x80
 8002f3c:	617b      	str	r3, [r7, #20]
 8002f3e:	e024      	b.n	8002f8a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d107      	bne.n	8002f58 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f48:	4b6a      	ldr	r3, [pc, #424]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d109      	bne.n	8002f68 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e0c6      	b.n	80030e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f58:	4b66      	ldr	r3, [pc, #408]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d101      	bne.n	8002f68 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e0be      	b.n	80030e6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002f68:	f000 f8ce 	bl	8003108 <HAL_RCC_GetSysClockFreq>
 8002f6c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	4a61      	ldr	r2, [pc, #388]	@ (80030f8 <HAL_RCC_ClockConfig+0x268>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d909      	bls.n	8002f8a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f76:	4b5f      	ldr	r3, [pc, #380]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f7e:	4a5d      	ldr	r2, [pc, #372]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002f80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f84:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002f86:	2380      	movs	r3, #128	@ 0x80
 8002f88:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f8a:	4b5a      	ldr	r3, [pc, #360]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f023 0203 	bic.w	r2, r3, #3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	4957      	ldr	r1, [pc, #348]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f9c:	f7fd fbc0 	bl	8000720 <HAL_GetTick>
 8002fa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa2:	e00a      	b.n	8002fba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa4:	f7fd fbbc 	bl	8000720 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e095      	b.n	80030e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fba:	4b4e      	ldr	r3, [pc, #312]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 020c 	and.w	r2, r3, #12
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d1eb      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0302 	and.w	r3, r3, #2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d023      	beq.n	8003020 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0304 	and.w	r3, r3, #4
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d005      	beq.n	8002ff0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fe4:	4b43      	ldr	r3, [pc, #268]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	4a42      	ldr	r2, [pc, #264]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002fea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002fee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0308 	and.w	r3, r3, #8
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d007      	beq.n	800300c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002ffc:	4b3d      	ldr	r3, [pc, #244]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003004:	4a3b      	ldr	r2, [pc, #236]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8003006:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800300a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800300c:	4b39      	ldr	r3, [pc, #228]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	4936      	ldr	r1, [pc, #216]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 800301a:	4313      	orrs	r3, r2
 800301c:	608b      	str	r3, [r1, #8]
 800301e:	e008      	b.n	8003032 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	2b80      	cmp	r3, #128	@ 0x80
 8003024:	d105      	bne.n	8003032 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003026:	4b33      	ldr	r3, [pc, #204]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	4a32      	ldr	r2, [pc, #200]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 800302c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003030:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003032:	4b2f      	ldr	r3, [pc, #188]	@ (80030f0 <HAL_RCC_ClockConfig+0x260>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	429a      	cmp	r2, r3
 800303e:	d21d      	bcs.n	800307c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003040:	4b2b      	ldr	r3, [pc, #172]	@ (80030f0 <HAL_RCC_ClockConfig+0x260>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f023 020f 	bic.w	r2, r3, #15
 8003048:	4929      	ldr	r1, [pc, #164]	@ (80030f0 <HAL_RCC_ClockConfig+0x260>)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	4313      	orrs	r3, r2
 800304e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003050:	f7fd fb66 	bl	8000720 <HAL_GetTick>
 8003054:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003056:	e00a      	b.n	800306e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003058:	f7fd fb62 	bl	8000720 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003066:	4293      	cmp	r3, r2
 8003068:	d901      	bls.n	800306e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e03b      	b.n	80030e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800306e:	4b20      	ldr	r3, [pc, #128]	@ (80030f0 <HAL_RCC_ClockConfig+0x260>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	683a      	ldr	r2, [r7, #0]
 8003078:	429a      	cmp	r2, r3
 800307a:	d1ed      	bne.n	8003058 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0304 	and.w	r3, r3, #4
 8003084:	2b00      	cmp	r3, #0
 8003086:	d008      	beq.n	800309a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003088:	4b1a      	ldr	r3, [pc, #104]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	4917      	ldr	r1, [pc, #92]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 8003096:	4313      	orrs	r3, r2
 8003098:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0308 	and.w	r3, r3, #8
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d009      	beq.n	80030ba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030a6:	4b13      	ldr	r3, [pc, #76]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	00db      	lsls	r3, r3, #3
 80030b4:	490f      	ldr	r1, [pc, #60]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 80030b6:	4313      	orrs	r3, r2
 80030b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030ba:	f000 f825 	bl	8003108 <HAL_RCC_GetSysClockFreq>
 80030be:	4602      	mov	r2, r0
 80030c0:	4b0c      	ldr	r3, [pc, #48]	@ (80030f4 <HAL_RCC_ClockConfig+0x264>)
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	091b      	lsrs	r3, r3, #4
 80030c6:	f003 030f 	and.w	r3, r3, #15
 80030ca:	490c      	ldr	r1, [pc, #48]	@ (80030fc <HAL_RCC_ClockConfig+0x26c>)
 80030cc:	5ccb      	ldrb	r3, [r1, r3]
 80030ce:	f003 031f 	and.w	r3, r3, #31
 80030d2:	fa22 f303 	lsr.w	r3, r2, r3
 80030d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003100 <HAL_RCC_ClockConfig+0x270>)
 80030d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80030da:	4b0a      	ldr	r3, [pc, #40]	@ (8003104 <HAL_RCC_ClockConfig+0x274>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7fd fad2 	bl	8000688 <HAL_InitTick>
 80030e4:	4603      	mov	r3, r0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3718      	adds	r7, #24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40022000 	.word	0x40022000
 80030f4:	40021000 	.word	0x40021000
 80030f8:	04c4b400 	.word	0x04c4b400
 80030fc:	08007794 	.word	0x08007794
 8003100:	20000000 	.word	0x20000000
 8003104:	20000004 	.word	0x20000004

08003108 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003108:	b480      	push	{r7}
 800310a:	b087      	sub	sp, #28
 800310c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800310e:	4b2c      	ldr	r3, [pc, #176]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 030c 	and.w	r3, r3, #12
 8003116:	2b04      	cmp	r3, #4
 8003118:	d102      	bne.n	8003120 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800311a:	4b2a      	ldr	r3, [pc, #168]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800311c:	613b      	str	r3, [r7, #16]
 800311e:	e047      	b.n	80031b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003120:	4b27      	ldr	r3, [pc, #156]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f003 030c 	and.w	r3, r3, #12
 8003128:	2b08      	cmp	r3, #8
 800312a:	d102      	bne.n	8003132 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800312c:	4b26      	ldr	r3, [pc, #152]	@ (80031c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800312e:	613b      	str	r3, [r7, #16]
 8003130:	e03e      	b.n	80031b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003132:	4b23      	ldr	r3, [pc, #140]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f003 030c 	and.w	r3, r3, #12
 800313a:	2b0c      	cmp	r3, #12
 800313c:	d136      	bne.n	80031ac <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800313e:	4b20      	ldr	r3, [pc, #128]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	f003 0303 	and.w	r3, r3, #3
 8003146:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003148:	4b1d      	ldr	r3, [pc, #116]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	091b      	lsrs	r3, r3, #4
 800314e:	f003 030f 	and.w	r3, r3, #15
 8003152:	3301      	adds	r3, #1
 8003154:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2b03      	cmp	r3, #3
 800315a:	d10c      	bne.n	8003176 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800315c:	4a1a      	ldr	r2, [pc, #104]	@ (80031c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	fbb2 f3f3 	udiv	r3, r2, r3
 8003164:	4a16      	ldr	r2, [pc, #88]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003166:	68d2      	ldr	r2, [r2, #12]
 8003168:	0a12      	lsrs	r2, r2, #8
 800316a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800316e:	fb02 f303 	mul.w	r3, r2, r3
 8003172:	617b      	str	r3, [r7, #20]
      break;
 8003174:	e00c      	b.n	8003190 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003176:	4a13      	ldr	r2, [pc, #76]	@ (80031c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	fbb2 f3f3 	udiv	r3, r2, r3
 800317e:	4a10      	ldr	r2, [pc, #64]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003180:	68d2      	ldr	r2, [r2, #12]
 8003182:	0a12      	lsrs	r2, r2, #8
 8003184:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003188:	fb02 f303 	mul.w	r3, r2, r3
 800318c:	617b      	str	r3, [r7, #20]
      break;
 800318e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003190:	4b0b      	ldr	r3, [pc, #44]	@ (80031c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	0e5b      	lsrs	r3, r3, #25
 8003196:	f003 0303 	and.w	r3, r3, #3
 800319a:	3301      	adds	r3, #1
 800319c:	005b      	lsls	r3, r3, #1
 800319e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80031a0:	697a      	ldr	r2, [r7, #20]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031a8:	613b      	str	r3, [r7, #16]
 80031aa:	e001      	b.n	80031b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80031ac:	2300      	movs	r3, #0
 80031ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80031b0:	693b      	ldr	r3, [r7, #16]
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	371c      	adds	r7, #28
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	40021000 	.word	0x40021000
 80031c4:	00f42400 	.word	0x00f42400
 80031c8:	007a1200 	.word	0x007a1200

080031cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b087      	sub	sp, #28
 80031d0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031d2:	4b1e      	ldr	r3, [pc, #120]	@ (800324c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	f003 0303 	and.w	r3, r3, #3
 80031da:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031dc:	4b1b      	ldr	r3, [pc, #108]	@ (800324c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	091b      	lsrs	r3, r3, #4
 80031e2:	f003 030f 	and.w	r3, r3, #15
 80031e6:	3301      	adds	r3, #1
 80031e8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	2b03      	cmp	r3, #3
 80031ee:	d10c      	bne.n	800320a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031f0:	4a17      	ldr	r2, [pc, #92]	@ (8003250 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f8:	4a14      	ldr	r2, [pc, #80]	@ (800324c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031fa:	68d2      	ldr	r2, [r2, #12]
 80031fc:	0a12      	lsrs	r2, r2, #8
 80031fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003202:	fb02 f303 	mul.w	r3, r2, r3
 8003206:	617b      	str	r3, [r7, #20]
    break;
 8003208:	e00c      	b.n	8003224 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800320a:	4a12      	ldr	r2, [pc, #72]	@ (8003254 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003212:	4a0e      	ldr	r2, [pc, #56]	@ (800324c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003214:	68d2      	ldr	r2, [r2, #12]
 8003216:	0a12      	lsrs	r2, r2, #8
 8003218:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800321c:	fb02 f303 	mul.w	r3, r2, r3
 8003220:	617b      	str	r3, [r7, #20]
    break;
 8003222:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003224:	4b09      	ldr	r3, [pc, #36]	@ (800324c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	0e5b      	lsrs	r3, r3, #25
 800322a:	f003 0303 	and.w	r3, r3, #3
 800322e:	3301      	adds	r3, #1
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	fbb2 f3f3 	udiv	r3, r2, r3
 800323c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800323e:	687b      	ldr	r3, [r7, #4]
}
 8003240:	4618      	mov	r0, r3
 8003242:	371c      	adds	r7, #28
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	40021000 	.word	0x40021000
 8003250:	007a1200 	.word	0x007a1200
 8003254:	00f42400 	.word	0x00f42400

08003258 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003260:	2300      	movs	r3, #0
 8003262:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003264:	2300      	movs	r3, #0
 8003266:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003270:	2b00      	cmp	r3, #0
 8003272:	f000 8098 	beq.w	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003276:	2300      	movs	r3, #0
 8003278:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800327a:	4b43      	ldr	r3, [pc, #268]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800327c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800327e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d10d      	bne.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003286:	4b40      	ldr	r3, [pc, #256]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800328a:	4a3f      	ldr	r2, [pc, #252]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800328c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003290:	6593      	str	r3, [r2, #88]	@ 0x58
 8003292:	4b3d      	ldr	r3, [pc, #244]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003294:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003296:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800329a:	60bb      	str	r3, [r7, #8]
 800329c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800329e:	2301      	movs	r3, #1
 80032a0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032a2:	4b3a      	ldr	r3, [pc, #232]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a39      	ldr	r2, [pc, #228]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80032a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032ae:	f7fd fa37 	bl	8000720 <HAL_GetTick>
 80032b2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032b4:	e009      	b.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032b6:	f7fd fa33 	bl	8000720 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d902      	bls.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	74fb      	strb	r3, [r7, #19]
        break;
 80032c8:	e005      	b.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032ca:	4b30      	ldr	r3, [pc, #192]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d0ef      	beq.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80032d6:	7cfb      	ldrb	r3, [r7, #19]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d159      	bne.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80032dc:	4b2a      	ldr	r3, [pc, #168]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032e6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d01e      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d019      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80032f8:	4b23      	ldr	r3, [pc, #140]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003302:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003304:	4b20      	ldr	r3, [pc, #128]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800330a:	4a1f      	ldr	r2, [pc, #124]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800330c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003310:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003314:	4b1c      	ldr	r3, [pc, #112]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003316:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800331a:	4a1b      	ldr	r2, [pc, #108]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800331c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003320:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003324:	4a18      	ldr	r2, [pc, #96]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	d016      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003336:	f7fd f9f3 	bl	8000720 <HAL_GetTick>
 800333a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800333c:	e00b      	b.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800333e:	f7fd f9ef 	bl	8000720 <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	f241 3288 	movw	r2, #5000	@ 0x1388
 800334c:	4293      	cmp	r3, r2
 800334e:	d902      	bls.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	74fb      	strb	r3, [r7, #19]
            break;
 8003354:	e006      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003356:	4b0c      	ldr	r3, [pc, #48]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003358:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800335c:	f003 0302 	and.w	r3, r3, #2
 8003360:	2b00      	cmp	r3, #0
 8003362:	d0ec      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003364:	7cfb      	ldrb	r3, [r7, #19]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d10b      	bne.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800336a:	4b07      	ldr	r3, [pc, #28]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800336c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003370:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003378:	4903      	ldr	r1, [pc, #12]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800337a:	4313      	orrs	r3, r2
 800337c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003380:	e008      	b.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003382:	7cfb      	ldrb	r3, [r7, #19]
 8003384:	74bb      	strb	r3, [r7, #18]
 8003386:	e005      	b.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003388:	40021000 	.word	0x40021000
 800338c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003390:	7cfb      	ldrb	r3, [r7, #19]
 8003392:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003394:	7c7b      	ldrb	r3, [r7, #17]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d105      	bne.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800339a:	4ba7      	ldr	r3, [pc, #668]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800339c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339e:	4aa6      	ldr	r2, [pc, #664]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033a4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00a      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033b2:	4ba1      	ldr	r3, [pc, #644]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033b8:	f023 0203 	bic.w	r2, r3, #3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	499d      	ldr	r1, [pc, #628]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00a      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033d4:	4b98      	ldr	r3, [pc, #608]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033da:	f023 020c 	bic.w	r2, r3, #12
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	4995      	ldr	r1, [pc, #596]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0304 	and.w	r3, r3, #4
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00a      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80033f6:	4b90      	ldr	r3, [pc, #576]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033fc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	498c      	ldr	r1, [pc, #560]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003406:	4313      	orrs	r3, r2
 8003408:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0308 	and.w	r3, r3, #8
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00a      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003418:	4b87      	ldr	r3, [pc, #540]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800341a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800341e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	4984      	ldr	r1, [pc, #528]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003428:	4313      	orrs	r3, r2
 800342a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0310 	and.w	r3, r3, #16
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00a      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800343a:	4b7f      	ldr	r3, [pc, #508]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800343c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003440:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	695b      	ldr	r3, [r3, #20]
 8003448:	497b      	ldr	r1, [pc, #492]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800344a:	4313      	orrs	r3, r2
 800344c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0320 	and.w	r3, r3, #32
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00a      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800345c:	4b76      	ldr	r3, [pc, #472]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800345e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003462:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	4973      	ldr	r1, [pc, #460]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800346c:	4313      	orrs	r3, r2
 800346e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800347a:	2b00      	cmp	r3, #0
 800347c:	d00a      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800347e:	4b6e      	ldr	r3, [pc, #440]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003484:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	69db      	ldr	r3, [r3, #28]
 800348c:	496a      	ldr	r1, [pc, #424]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800348e:	4313      	orrs	r3, r2
 8003490:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00a      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034a0:	4b65      	ldr	r3, [pc, #404]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a1b      	ldr	r3, [r3, #32]
 80034ae:	4962      	ldr	r1, [pc, #392]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d00a      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80034c2:	4b5d      	ldr	r3, [pc, #372]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d0:	4959      	ldr	r1, [pc, #356]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034d2:	4313      	orrs	r3, r2
 80034d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00a      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80034e4:	4b54      	ldr	r3, [pc, #336]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034ea:	f023 0203 	bic.w	r2, r3, #3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f2:	4951      	ldr	r1, [pc, #324]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00a      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003506:	4b4c      	ldr	r3, [pc, #304]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003514:	4948      	ldr	r1, [pc, #288]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003516:	4313      	orrs	r3, r2
 8003518:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003524:	2b00      	cmp	r3, #0
 8003526:	d015      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003528:	4b43      	ldr	r3, [pc, #268]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800352a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800352e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003536:	4940      	ldr	r1, [pc, #256]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003538:	4313      	orrs	r3, r2
 800353a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003542:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003546:	d105      	bne.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003548:	4b3b      	ldr	r3, [pc, #236]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	4a3a      	ldr	r2, [pc, #232]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800354e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003552:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800355c:	2b00      	cmp	r3, #0
 800355e:	d015      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003560:	4b35      	ldr	r3, [pc, #212]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003566:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800356e:	4932      	ldr	r1, [pc, #200]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003570:	4313      	orrs	r3, r2
 8003572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800357a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800357e:	d105      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003580:	4b2d      	ldr	r3, [pc, #180]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	4a2c      	ldr	r2, [pc, #176]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003586:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800358a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d015      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003598:	4b27      	ldr	r3, [pc, #156]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800359a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800359e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a6:	4924      	ldr	r1, [pc, #144]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035b6:	d105      	bne.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	4a1e      	ldr	r2, [pc, #120]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035c2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d015      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035d0:	4b19      	ldr	r3, [pc, #100]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035de:	4916      	ldr	r1, [pc, #88]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035ee:	d105      	bne.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035f0:	4b11      	ldr	r3, [pc, #68]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	4a10      	ldr	r2, [pc, #64]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035fa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d019      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003608:	4b0b      	ldr	r3, [pc, #44]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800360a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800360e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003616:	4908      	ldr	r1, [pc, #32]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003618:	4313      	orrs	r3, r2
 800361a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003622:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003626:	d109      	bne.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003628:	4b03      	ldr	r3, [pc, #12]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	4a02      	ldr	r2, [pc, #8]	@ (8003638 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800362e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003632:	60d3      	str	r3, [r2, #12]
 8003634:	e002      	b.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003636:	bf00      	nop
 8003638:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d015      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003648:	4b29      	ldr	r3, [pc, #164]	@ (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800364a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800364e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003656:	4926      	ldr	r1, [pc, #152]	@ (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003658:	4313      	orrs	r3, r2
 800365a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003662:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003666:	d105      	bne.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003668:	4b21      	ldr	r3, [pc, #132]	@ (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	4a20      	ldr	r2, [pc, #128]	@ (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800366e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003672:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800367c:	2b00      	cmp	r3, #0
 800367e:	d015      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003680:	4b1b      	ldr	r3, [pc, #108]	@ (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003686:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800368e:	4918      	ldr	r1, [pc, #96]	@ (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003690:	4313      	orrs	r3, r2
 8003692:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800369a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800369e:	d105      	bne.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80036a0:	4b13      	ldr	r3, [pc, #76]	@ (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	4a12      	ldr	r2, [pc, #72]	@ (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80036a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036aa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d015      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80036b8:	4b0d      	ldr	r3, [pc, #52]	@ (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80036ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80036be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036c6:	490a      	ldr	r1, [pc, #40]	@ (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80036d6:	d105      	bne.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036d8:	4b05      	ldr	r3, [pc, #20]	@ (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	4a04      	ldr	r2, [pc, #16]	@ (80036f0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80036de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036e2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80036e4:	7cbb      	ldrb	r3, [r7, #18]
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3718      	adds	r7, #24
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	40021000 	.word	0x40021000

080036f4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003704:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8003708:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	b29a      	uxth	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003714:	2300      	movs	r3, #0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3714      	adds	r7, #20
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr

08003722 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003722:	b480      	push	{r7}
 8003724:	b085      	sub	sp, #20
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800372a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800372e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003736:	b29a      	uxth	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	b29b      	uxth	r3, r3
 800373c:	43db      	mvns	r3, r3
 800373e:	b29b      	uxth	r3, r3
 8003740:	4013      	ands	r3, r2
 8003742:	b29a      	uxth	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800374a:	2300      	movs	r3, #0
}
 800374c:	4618      	mov	r0, r3
 800374e:	3714      	adds	r7, #20
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003758:	b480      	push	{r7}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	1d3b      	adds	r3, r7, #4
 8003762:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2201      	movs	r2, #1
 800376a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003794:	b480      	push	{r7}
 8003796:	b0a7      	sub	sp, #156	@ 0x9c
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800379e:	2300      	movs	r3, #0
 80037a0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	4413      	add	r3, r2
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80037b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037ba:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	78db      	ldrb	r3, [r3, #3]
 80037c2:	2b03      	cmp	r3, #3
 80037c4:	d81f      	bhi.n	8003806 <USB_ActivateEndpoint+0x72>
 80037c6:	a201      	add	r2, pc, #4	@ (adr r2, 80037cc <USB_ActivateEndpoint+0x38>)
 80037c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037cc:	080037dd 	.word	0x080037dd
 80037d0:	080037f9 	.word	0x080037f9
 80037d4:	0800380f 	.word	0x0800380f
 80037d8:	080037eb 	.word	0x080037eb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80037dc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80037e0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037e4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80037e8:	e012      	b.n	8003810 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80037ea:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80037ee:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80037f2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80037f6:	e00b      	b.n	8003810 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80037f8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80037fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003800:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003804:	e004      	b.n	8003810 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800380c:	e000      	b.n	8003810 <USB_ActivateEndpoint+0x7c>
      break;
 800380e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	441a      	add	r2, r3
 800381a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800381e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003822:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003826:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800382a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800382e:	b29b      	uxth	r3, r3
 8003830:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	4413      	add	r3, r2
 800383c:	881b      	ldrh	r3, [r3, #0]
 800383e:	b29b      	uxth	r3, r3
 8003840:	b21b      	sxth	r3, r3
 8003842:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800384a:	b21a      	sxth	r2, r3
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	b21b      	sxth	r3, r3
 8003852:	4313      	orrs	r3, r2
 8003854:	b21b      	sxth	r3, r3
 8003856:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	441a      	add	r2, r3
 8003864:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003868:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800386c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003870:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003874:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003878:	b29b      	uxth	r3, r3
 800387a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	7b1b      	ldrb	r3, [r3, #12]
 8003880:	2b00      	cmp	r3, #0
 8003882:	f040 8180 	bne.w	8003b86 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	785b      	ldrb	r3, [r3, #1]
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 8084 	beq.w	8003998 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	61bb      	str	r3, [r7, #24]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800389a:	b29b      	uxth	r3, r3
 800389c:	461a      	mov	r2, r3
 800389e:	69bb      	ldr	r3, [r7, #24]
 80038a0:	4413      	add	r3, r2
 80038a2:	61bb      	str	r3, [r7, #24]
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	00da      	lsls	r2, r3, #3
 80038aa:	69bb      	ldr	r3, [r7, #24]
 80038ac:	4413      	add	r3, r2
 80038ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80038b2:	617b      	str	r3, [r7, #20]
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	88db      	ldrh	r3, [r3, #6]
 80038b8:	085b      	lsrs	r3, r3, #1
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	b29a      	uxth	r2, r3
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	4413      	add	r3, r2
 80038ce:	881b      	ldrh	r3, [r3, #0]
 80038d0:	827b      	strh	r3, [r7, #18]
 80038d2:	8a7b      	ldrh	r3, [r7, #18]
 80038d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d01b      	beq.n	8003914 <USB_ActivateEndpoint+0x180>
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4413      	add	r3, r2
 80038e6:	881b      	ldrh	r3, [r3, #0]
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80038ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038f2:	823b      	strh	r3, [r7, #16]
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	441a      	add	r2, r3
 80038fe:	8a3b      	ldrh	r3, [r7, #16]
 8003900:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003904:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003908:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800390c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003910:	b29b      	uxth	r3, r3
 8003912:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	78db      	ldrb	r3, [r3, #3]
 8003918:	2b01      	cmp	r3, #1
 800391a:	d020      	beq.n	800395e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	881b      	ldrh	r3, [r3, #0]
 8003928:	b29b      	uxth	r3, r3
 800392a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800392e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003932:	81bb      	strh	r3, [r7, #12]
 8003934:	89bb      	ldrh	r3, [r7, #12]
 8003936:	f083 0320 	eor.w	r3, r3, #32
 800393a:	81bb      	strh	r3, [r7, #12]
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	441a      	add	r2, r3
 8003946:	89bb      	ldrh	r3, [r7, #12]
 8003948:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800394c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003950:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003954:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003958:	b29b      	uxth	r3, r3
 800395a:	8013      	strh	r3, [r2, #0]
 800395c:	e3f9      	b.n	8004152 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	881b      	ldrh	r3, [r3, #0]
 800396a:	b29b      	uxth	r3, r3
 800396c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003970:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003974:	81fb      	strh	r3, [r7, #14]
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	441a      	add	r2, r3
 8003980:	89fb      	ldrh	r3, [r7, #14]
 8003982:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003986:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800398a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800398e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003992:	b29b      	uxth	r3, r3
 8003994:	8013      	strh	r3, [r2, #0]
 8003996:	e3dc      	b.n	8004152 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	633b      	str	r3, [r7, #48]	@ 0x30
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	461a      	mov	r2, r3
 80039a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039a8:	4413      	add	r3, r2
 80039aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	00da      	lsls	r2, r3, #3
 80039b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b4:	4413      	add	r3, r2
 80039b6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80039ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	88db      	ldrh	r3, [r3, #6]
 80039c0:	085b      	lsrs	r3, r3, #1
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	b29a      	uxth	r2, r3
 80039c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ca:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	461a      	mov	r2, r3
 80039da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039dc:	4413      	add	r3, r2
 80039de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	00da      	lsls	r2, r3, #3
 80039e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039e8:	4413      	add	r3, r2
 80039ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80039ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80039f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f2:	881b      	ldrh	r3, [r3, #0]
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039fa:	b29a      	uxth	r2, r3
 80039fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039fe:	801a      	strh	r2, [r3, #0]
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d10a      	bne.n	8003a1e <USB_ActivateEndpoint+0x28a>
 8003a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0a:	881b      	ldrh	r3, [r3, #0]
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a1a:	801a      	strh	r2, [r3, #0]
 8003a1c:	e041      	b.n	8003aa2 <USB_ActivateEndpoint+0x30e>
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	2b3e      	cmp	r3, #62	@ 0x3e
 8003a24:	d81c      	bhi.n	8003a60 <USB_ActivateEndpoint+0x2cc>
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	085b      	lsrs	r3, r3, #1
 8003a2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	691b      	ldr	r3, [r3, #16]
 8003a34:	f003 0301 	and.w	r3, r3, #1
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d004      	beq.n	8003a46 <USB_ActivateEndpoint+0x2b2>
 8003a3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003a40:	3301      	adds	r3, #1
 8003a42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a48:	881b      	ldrh	r3, [r3, #0]
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	029b      	lsls	r3, r3, #10
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	4313      	orrs	r3, r2
 8003a58:	b29a      	uxth	r2, r3
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5c:	801a      	strh	r2, [r3, #0]
 8003a5e:	e020      	b.n	8003aa2 <USB_ActivateEndpoint+0x30e>
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	691b      	ldr	r3, [r3, #16]
 8003a64:	095b      	lsrs	r3, r3, #5
 8003a66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	f003 031f 	and.w	r3, r3, #31
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d104      	bne.n	8003a80 <USB_ActivateEndpoint+0x2ec>
 8003a76:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a82:	881b      	ldrh	r3, [r3, #0]
 8003a84:	b29a      	uxth	r2, r3
 8003a86:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	029b      	lsls	r3, r3, #10
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	4313      	orrs	r3, r2
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	4413      	add	r3, r2
 8003aac:	881b      	ldrh	r3, [r3, #0]
 8003aae:	847b      	strh	r3, [r7, #34]	@ 0x22
 8003ab0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003ab2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d01b      	beq.n	8003af2 <USB_ActivateEndpoint+0x35e>
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	4413      	add	r3, r2
 8003ac4:	881b      	ldrh	r3, [r3, #0]
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003acc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ad0:	843b      	strh	r3, [r7, #32]
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	441a      	add	r2, r3
 8003adc:	8c3b      	ldrh	r3, [r7, #32]
 8003ade:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003ae2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ae6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003aea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	781b      	ldrb	r3, [r3, #0]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d124      	bne.n	8003b44 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	4413      	add	r3, r2
 8003b04:	881b      	ldrh	r3, [r3, #0]
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b10:	83bb      	strh	r3, [r7, #28]
 8003b12:	8bbb      	ldrh	r3, [r7, #28]
 8003b14:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003b18:	83bb      	strh	r3, [r7, #28]
 8003b1a:	8bbb      	ldrh	r3, [r7, #28]
 8003b1c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003b20:	83bb      	strh	r3, [r7, #28]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	441a      	add	r2, r3
 8003b2c:	8bbb      	ldrh	r3, [r7, #28]
 8003b2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	8013      	strh	r3, [r2, #0]
 8003b42:	e306      	b.n	8004152 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	781b      	ldrb	r3, [r3, #0]
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	4413      	add	r3, r2
 8003b4e:	881b      	ldrh	r3, [r3, #0]
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b5a:	83fb      	strh	r3, [r7, #30]
 8003b5c:	8bfb      	ldrh	r3, [r7, #30]
 8003b5e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003b62:	83fb      	strh	r3, [r7, #30]
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	441a      	add	r2, r3
 8003b6e:	8bfb      	ldrh	r3, [r7, #30]
 8003b70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003b78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	8013      	strh	r3, [r2, #0]
 8003b84:	e2e5      	b.n	8004152 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	78db      	ldrb	r3, [r3, #3]
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d11e      	bne.n	8003bcc <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	4413      	add	r3, r2
 8003b98:	881b      	ldrh	r3, [r3, #0]
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ba0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ba4:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	441a      	add	r2, r3
 8003bb2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8003bb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003bba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003bbe:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8003bc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	8013      	strh	r3, [r2, #0]
 8003bca:	e01d      	b.n	8003c08 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8003bcc:	687a      	ldr	r2, [r7, #4]
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	4413      	add	r3, r2
 8003bd6:	881b      	ldrh	r3, [r3, #0]
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8003bde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003be2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	441a      	add	r2, r3
 8003bf0:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8003bf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003bf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003bfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	461a      	mov	r2, r3
 8003c16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c18:	4413      	add	r3, r2
 8003c1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	00da      	lsls	r2, r3, #3
 8003c22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003c24:	4413      	add	r3, r2
 8003c26:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003c2a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	891b      	ldrh	r3, [r3, #8]
 8003c30:	085b      	lsrs	r3, r3, #1
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	b29a      	uxth	r2, r3
 8003c38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c3a:	801a      	strh	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	461a      	mov	r2, r3
 8003c4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c4c:	4413      	add	r3, r2
 8003c4e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	00da      	lsls	r2, r3, #3
 8003c56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c58:	4413      	add	r3, r2
 8003c5a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003c5e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	895b      	ldrh	r3, [r3, #10]
 8003c64:	085b      	lsrs	r3, r3, #1
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	005b      	lsls	r3, r3, #1
 8003c6a:	b29a      	uxth	r2, r3
 8003c6c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c6e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	785b      	ldrb	r3, [r3, #1]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f040 81af 	bne.w	8003fd8 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	4413      	add	r3, r2
 8003c84:	881b      	ldrh	r3, [r3, #0]
 8003c86:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8003c8a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8003c8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d01d      	beq.n	8003cd2 <USB_ActivateEndpoint+0x53e>
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	4413      	add	r3, r2
 8003ca0:	881b      	ldrh	r3, [r3, #0]
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ca8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cac:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	441a      	add	r2, r3
 8003cba:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8003cbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003cc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003cc6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003cca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	4413      	add	r3, r2
 8003cdc:	881b      	ldrh	r3, [r3, #0]
 8003cde:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8003ce2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8003ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d01d      	beq.n	8003d2a <USB_ActivateEndpoint+0x596>
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	4413      	add	r3, r2
 8003cf8:	881b      	ldrh	r3, [r3, #0]
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d04:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	441a      	add	r2, r3
 8003d12:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8003d16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d22:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	785b      	ldrb	r3, [r3, #1]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d16b      	bne.n	8003e0a <USB_ActivateEndpoint+0x676>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	461a      	mov	r2, r3
 8003d40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d42:	4413      	add	r3, r2
 8003d44:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	00da      	lsls	r2, r3, #3
 8003d4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d4e:	4413      	add	r3, r2
 8003d50:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003d54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d58:	881b      	ldrh	r3, [r3, #0]
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d64:	801a      	strh	r2, [r3, #0]
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	691b      	ldr	r3, [r3, #16]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d10a      	bne.n	8003d84 <USB_ActivateEndpoint+0x5f0>
 8003d6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d70:	881b      	ldrh	r3, [r3, #0]
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d80:	801a      	strh	r2, [r3, #0]
 8003d82:	e05d      	b.n	8003e40 <USB_ActivateEndpoint+0x6ac>
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	2b3e      	cmp	r3, #62	@ 0x3e
 8003d8a:	d81c      	bhi.n	8003dc6 <USB_ActivateEndpoint+0x632>
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	085b      	lsrs	r3, r3, #1
 8003d92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	f003 0301 	and.w	r3, r3, #1
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d004      	beq.n	8003dac <USB_ActivateEndpoint+0x618>
 8003da2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003da6:	3301      	adds	r3, #1
 8003da8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003dac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003dae:	881b      	ldrh	r3, [r3, #0]
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	029b      	lsls	r3, r3, #10
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003dc2:	801a      	strh	r2, [r3, #0]
 8003dc4:	e03c      	b.n	8003e40 <USB_ActivateEndpoint+0x6ac>
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	095b      	lsrs	r3, r3, #5
 8003dcc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	f003 031f 	and.w	r3, r3, #31
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d104      	bne.n	8003de6 <USB_ActivateEndpoint+0x652>
 8003ddc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003de0:	3b01      	subs	r3, #1
 8003de2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003de6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003de8:	881b      	ldrh	r3, [r3, #0]
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	029b      	lsls	r3, r3, #10
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	4313      	orrs	r3, r2
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003dfe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e06:	801a      	strh	r2, [r3, #0]
 8003e08:	e01a      	b.n	8003e40 <USB_ActivateEndpoint+0x6ac>
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	785b      	ldrb	r3, [r3, #1]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d116      	bne.n	8003e40 <USB_ActivateEndpoint+0x6ac>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	461a      	mov	r2, r3
 8003e20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e22:	4413      	add	r3, r2
 8003e24:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	00da      	lsls	r2, r3, #3
 8003e2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e2e:	4413      	add	r3, r2
 8003e30:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003e34:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e3e:	801a      	strh	r2, [r3, #0]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	785b      	ldrb	r3, [r3, #1]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d16b      	bne.n	8003f24 <USB_ActivateEndpoint+0x790>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	461a      	mov	r2, r3
 8003e5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e5c:	4413      	add	r3, r2
 8003e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	00da      	lsls	r2, r3, #3
 8003e66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e68:	4413      	add	r3, r2
 8003e6a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e72:	881b      	ldrh	r3, [r3, #0]
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e7a:	b29a      	uxth	r2, r3
 8003e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e7e:	801a      	strh	r2, [r3, #0]
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d10a      	bne.n	8003e9e <USB_ActivateEndpoint+0x70a>
 8003e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e8a:	881b      	ldrh	r3, [r3, #0]
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e9a:	801a      	strh	r2, [r3, #0]
 8003e9c:	e05b      	b.n	8003f56 <USB_ActivateEndpoint+0x7c2>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ea4:	d81c      	bhi.n	8003ee0 <USB_ActivateEndpoint+0x74c>
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	085b      	lsrs	r3, r3, #1
 8003eac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d004      	beq.n	8003ec6 <USB_ActivateEndpoint+0x732>
 8003ebc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	b29a      	uxth	r2, r3
 8003ecc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	029b      	lsls	r3, r3, #10
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003edc:	801a      	strh	r2, [r3, #0]
 8003ede:	e03a      	b.n	8003f56 <USB_ActivateEndpoint+0x7c2>
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	095b      	lsrs	r3, r3, #5
 8003ee6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	f003 031f 	and.w	r3, r3, #31
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d104      	bne.n	8003f00 <USB_ActivateEndpoint+0x76c>
 8003ef6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003efa:	3b01      	subs	r3, #1
 8003efc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f02:	881b      	ldrh	r3, [r3, #0]
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	029b      	lsls	r3, r3, #10
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	4313      	orrs	r3, r2
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f1c:	b29a      	uxth	r2, r3
 8003f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f20:	801a      	strh	r2, [r3, #0]
 8003f22:	e018      	b.n	8003f56 <USB_ActivateEndpoint+0x7c2>
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	785b      	ldrb	r3, [r3, #1]
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d114      	bne.n	8003f56 <USB_ActivateEndpoint+0x7c2>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	461a      	mov	r2, r3
 8003f36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f38:	4413      	add	r3, r2
 8003f3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	00da      	lsls	r2, r3, #3
 8003f42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f44:	4413      	add	r3, r2
 8003f46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003f4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	b29a      	uxth	r2, r3
 8003f52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f54:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	4413      	add	r3, r2
 8003f60:	881b      	ldrh	r3, [r3, #0]
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003f68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f6c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8003f6e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003f70:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003f74:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8003f76:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003f78:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003f7c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	441a      	add	r2, r3
 8003f88:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003f8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	4413      	add	r3, r2
 8003fa8:	881b      	ldrh	r3, [r3, #0]
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fb4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	441a      	add	r2, r3
 8003fc0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003fc2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	8013      	strh	r3, [r2, #0]
 8003fd6:	e0bc      	b.n	8004152 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	4413      	add	r3, r2
 8003fe2:	881b      	ldrh	r3, [r3, #0]
 8003fe4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8003fe8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8003fec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d01d      	beq.n	8004030 <USB_ActivateEndpoint+0x89c>
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	4413      	add	r3, r2
 8003ffe:	881b      	ldrh	r3, [r3, #0]
 8004000:	b29b      	uxth	r3, r3
 8004002:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004006:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800400a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	441a      	add	r2, r3
 8004018:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800401c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004020:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004024:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004028:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800402c:	b29b      	uxth	r3, r3
 800402e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	4413      	add	r3, r2
 800403a:	881b      	ldrh	r3, [r3, #0]
 800403c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8004040:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8004044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004048:	2b00      	cmp	r3, #0
 800404a:	d01d      	beq.n	8004088 <USB_ActivateEndpoint+0x8f4>
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	4413      	add	r3, r2
 8004056:	881b      	ldrh	r3, [r3, #0]
 8004058:	b29b      	uxth	r3, r3
 800405a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800405e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004062:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	441a      	add	r2, r3
 8004070:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8004074:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004078:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800407c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004080:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004084:	b29b      	uxth	r3, r3
 8004086:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	78db      	ldrb	r3, [r3, #3]
 800408c:	2b01      	cmp	r3, #1
 800408e:	d024      	beq.n	80040da <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	4413      	add	r3, r2
 800409a:	881b      	ldrh	r3, [r3, #0]
 800409c:	b29b      	uxth	r3, r3
 800409e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040a6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80040aa:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80040ae:	f083 0320 	eor.w	r3, r3, #32
 80040b2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	441a      	add	r2, r3
 80040c0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80040c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	8013      	strh	r3, [r2, #0]
 80040d8:	e01d      	b.n	8004116 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	781b      	ldrb	r3, [r3, #0]
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4413      	add	r3, r2
 80040e4:	881b      	ldrh	r3, [r3, #0]
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040f0:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	441a      	add	r2, r3
 80040fe:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004102:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004106:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800410a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800410e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004112:	b29b      	uxth	r3, r3
 8004114:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	4413      	add	r3, r2
 8004120:	881b      	ldrh	r3, [r3, #0]
 8004122:	b29b      	uxth	r3, r3
 8004124:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004128:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800412c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	441a      	add	r2, r3
 800413a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800413e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004142:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004146:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800414a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800414e:	b29b      	uxth	r3, r3
 8004150:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004152:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8004156:	4618      	mov	r0, r3
 8004158:	379c      	adds	r7, #156	@ 0x9c
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop

08004164 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004164:	b480      	push	{r7}
 8004166:	b08d      	sub	sp, #52	@ 0x34
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	7b1b      	ldrb	r3, [r3, #12]
 8004172:	2b00      	cmp	r3, #0
 8004174:	f040 808e 	bne.w	8004294 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	785b      	ldrb	r3, [r3, #1]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d044      	beq.n	800420a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	781b      	ldrb	r3, [r3, #0]
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	4413      	add	r3, r2
 800418a:	881b      	ldrh	r3, [r3, #0]
 800418c:	81bb      	strh	r3, [r7, #12]
 800418e:	89bb      	ldrh	r3, [r7, #12]
 8004190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004194:	2b00      	cmp	r3, #0
 8004196:	d01b      	beq.n	80041d0 <USB_DeactivateEndpoint+0x6c>
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	4413      	add	r3, r2
 80041a2:	881b      	ldrh	r3, [r3, #0]
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041ae:	817b      	strh	r3, [r7, #10]
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	441a      	add	r2, r3
 80041ba:	897b      	ldrh	r3, [r7, #10]
 80041bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80041c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80041c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80041c8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	4413      	add	r3, r2
 80041da:	881b      	ldrh	r3, [r3, #0]
 80041dc:	b29b      	uxth	r3, r3
 80041de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041e6:	813b      	strh	r3, [r7, #8]
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	441a      	add	r2, r3
 80041f2:	893b      	ldrh	r3, [r7, #8]
 80041f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80041f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80041fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004200:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004204:	b29b      	uxth	r3, r3
 8004206:	8013      	strh	r3, [r2, #0]
 8004208:	e192      	b.n	8004530 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	4413      	add	r3, r2
 8004214:	881b      	ldrh	r3, [r3, #0]
 8004216:	827b      	strh	r3, [r7, #18]
 8004218:	8a7b      	ldrh	r3, [r7, #18]
 800421a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d01b      	beq.n	800425a <USB_DeactivateEndpoint+0xf6>
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	781b      	ldrb	r3, [r3, #0]
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	4413      	add	r3, r2
 800422c:	881b      	ldrh	r3, [r3, #0]
 800422e:	b29b      	uxth	r3, r3
 8004230:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004234:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004238:	823b      	strh	r3, [r7, #16]
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	441a      	add	r2, r3
 8004244:	8a3b      	ldrh	r3, [r7, #16]
 8004246:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800424a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800424e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004252:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004256:	b29b      	uxth	r3, r3
 8004258:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	4413      	add	r3, r2
 8004264:	881b      	ldrh	r3, [r3, #0]
 8004266:	b29b      	uxth	r3, r3
 8004268:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800426c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004270:	81fb      	strh	r3, [r7, #14]
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	781b      	ldrb	r3, [r3, #0]
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	441a      	add	r2, r3
 800427c:	89fb      	ldrh	r3, [r7, #14]
 800427e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004282:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004286:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800428a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800428e:	b29b      	uxth	r3, r3
 8004290:	8013      	strh	r3, [r2, #0]
 8004292:	e14d      	b.n	8004530 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	785b      	ldrb	r3, [r3, #1]
 8004298:	2b00      	cmp	r3, #0
 800429a:	f040 80a5 	bne.w	80043e8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	4413      	add	r3, r2
 80042a8:	881b      	ldrh	r3, [r3, #0]
 80042aa:	843b      	strh	r3, [r7, #32]
 80042ac:	8c3b      	ldrh	r3, [r7, #32]
 80042ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d01b      	beq.n	80042ee <USB_DeactivateEndpoint+0x18a>
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	4413      	add	r3, r2
 80042c0:	881b      	ldrh	r3, [r3, #0]
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042cc:	83fb      	strh	r3, [r7, #30]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	441a      	add	r2, r3
 80042d8:	8bfb      	ldrh	r3, [r7, #30]
 80042da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80042e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	4413      	add	r3, r2
 80042f8:	881b      	ldrh	r3, [r3, #0]
 80042fa:	83bb      	strh	r3, [r7, #28]
 80042fc:	8bbb      	ldrh	r3, [r7, #28]
 80042fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004302:	2b00      	cmp	r3, #0
 8004304:	d01b      	beq.n	800433e <USB_DeactivateEndpoint+0x1da>
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	4413      	add	r3, r2
 8004310:	881b      	ldrh	r3, [r3, #0]
 8004312:	b29b      	uxth	r3, r3
 8004314:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004318:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800431c:	837b      	strh	r3, [r7, #26]
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	441a      	add	r2, r3
 8004328:	8b7b      	ldrh	r3, [r7, #26]
 800432a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800432e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004332:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004336:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800433a:	b29b      	uxth	r3, r3
 800433c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	4413      	add	r3, r2
 8004348:	881b      	ldrh	r3, [r3, #0]
 800434a:	b29b      	uxth	r3, r3
 800434c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004350:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004354:	833b      	strh	r3, [r7, #24]
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	781b      	ldrb	r3, [r3, #0]
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	441a      	add	r2, r3
 8004360:	8b3b      	ldrh	r3, [r7, #24]
 8004362:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004366:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800436a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800436e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004372:	b29b      	uxth	r3, r3
 8004374:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	4413      	add	r3, r2
 8004380:	881b      	ldrh	r3, [r3, #0]
 8004382:	b29b      	uxth	r3, r3
 8004384:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004388:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800438c:	82fb      	strh	r3, [r7, #22]
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	441a      	add	r2, r3
 8004398:	8afb      	ldrh	r3, [r7, #22]
 800439a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800439e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	4413      	add	r3, r2
 80043b8:	881b      	ldrh	r3, [r3, #0]
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043c4:	82bb      	strh	r3, [r7, #20]
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	441a      	add	r2, r3
 80043d0:	8abb      	ldrh	r3, [r7, #20]
 80043d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	8013      	strh	r3, [r2, #0]
 80043e6:	e0a3      	b.n	8004530 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	4413      	add	r3, r2
 80043f2:	881b      	ldrh	r3, [r3, #0]
 80043f4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80043f6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80043f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d01b      	beq.n	8004438 <USB_DeactivateEndpoint+0x2d4>
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4413      	add	r3, r2
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	b29b      	uxth	r3, r3
 800440e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004412:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004416:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	441a      	add	r2, r3
 8004422:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004424:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004428:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800442c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004430:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004434:	b29b      	uxth	r3, r3
 8004436:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	4413      	add	r3, r2
 8004442:	881b      	ldrh	r3, [r3, #0]
 8004444:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8004446:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8004448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800444c:	2b00      	cmp	r3, #0
 800444e:	d01b      	beq.n	8004488 <USB_DeactivateEndpoint+0x324>
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	4413      	add	r3, r2
 800445a:	881b      	ldrh	r3, [r3, #0]
 800445c:	b29b      	uxth	r3, r3
 800445e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004466:	853b      	strh	r3, [r7, #40]	@ 0x28
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	441a      	add	r2, r3
 8004472:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004474:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004478:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800447c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004480:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004484:	b29b      	uxth	r3, r3
 8004486:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	4413      	add	r3, r2
 8004492:	881b      	ldrh	r3, [r3, #0]
 8004494:	b29b      	uxth	r3, r3
 8004496:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800449a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800449e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	441a      	add	r2, r3
 80044aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80044ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80044b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044bc:	b29b      	uxth	r3, r3
 80044be:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4413      	add	r3, r2
 80044ca:	881b      	ldrh	r3, [r3, #0]
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044d6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	441a      	add	r2, r3
 80044e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80044e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	4413      	add	r3, r2
 8004502:	881b      	ldrh	r3, [r3, #0]
 8004504:	b29b      	uxth	r3, r3
 8004506:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800450a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800450e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	441a      	add	r2, r3
 800451a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800451c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004520:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004524:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004528:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800452c:	b29b      	uxth	r3, r3
 800452e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3734      	adds	r7, #52	@ 0x34
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800453e:	b580      	push	{r7, lr}
 8004540:	b0ac      	sub	sp, #176	@ 0xb0
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
 8004546:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	785b      	ldrb	r3, [r3, #1]
 800454c:	2b01      	cmp	r3, #1
 800454e:	f040 84ca 	bne.w	8004ee6 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	699a      	ldr	r2, [r3, #24]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	429a      	cmp	r2, r3
 800455c:	d904      	bls.n	8004568 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004566:	e003      	b.n	8004570 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	7b1b      	ldrb	r3, [r3, #12]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d122      	bne.n	80045be <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	6959      	ldr	r1, [r3, #20]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	88da      	ldrh	r2, [r3, #6]
 8004580:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004584:	b29b      	uxth	r3, r3
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 febd 	bl	8005306 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	613b      	str	r3, [r7, #16]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004596:	b29b      	uxth	r3, r3
 8004598:	461a      	mov	r2, r3
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	4413      	add	r3, r2
 800459e:	613b      	str	r3, [r7, #16]
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	00da      	lsls	r2, r3, #3
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	4413      	add	r3, r2
 80045aa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80045ae:	60fb      	str	r3, [r7, #12]
 80045b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	801a      	strh	r2, [r3, #0]
 80045ba:	f000 bc6f 	b.w	8004e9c <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	78db      	ldrb	r3, [r3, #3]
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	f040 831e 	bne.w	8004c04 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	6a1a      	ldr	r2, [r3, #32]
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	691b      	ldr	r3, [r3, #16]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	f240 82cf 	bls.w	8004b74 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	4413      	add	r3, r2
 80045e0:	881b      	ldrh	r3, [r3, #0]
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ec:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	441a      	add	r2, r3
 80045fa:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80045fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004602:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004606:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800460a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800460e:	b29b      	uxth	r3, r3
 8004610:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	6a1a      	ldr	r2, [r3, #32]
 8004616:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800461a:	1ad2      	subs	r2, r2, r3
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	4413      	add	r3, r2
 800462a:	881b      	ldrh	r3, [r3, #0]
 800462c:	b29b      	uxth	r3, r3
 800462e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004632:	2b00      	cmp	r3, #0
 8004634:	f000 814f 	beq.w	80048d6 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	633b      	str	r3, [r7, #48]	@ 0x30
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	785b      	ldrb	r3, [r3, #1]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d16b      	bne.n	800471c <USB_EPStartXfer+0x1de>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800464e:	b29b      	uxth	r3, r3
 8004650:	461a      	mov	r2, r3
 8004652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004654:	4413      	add	r3, r2
 8004656:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	00da      	lsls	r2, r3, #3
 800465e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004660:	4413      	add	r3, r2
 8004662:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004666:	627b      	str	r3, [r7, #36]	@ 0x24
 8004668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466a:	881b      	ldrh	r3, [r3, #0]
 800466c:	b29b      	uxth	r3, r3
 800466e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004672:	b29a      	uxth	r2, r3
 8004674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004676:	801a      	strh	r2, [r3, #0]
 8004678:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10a      	bne.n	8004696 <USB_EPStartXfer+0x158>
 8004680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004682:	881b      	ldrh	r3, [r3, #0]
 8004684:	b29b      	uxth	r3, r3
 8004686:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800468a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800468e:	b29a      	uxth	r2, r3
 8004690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004692:	801a      	strh	r2, [r3, #0]
 8004694:	e05b      	b.n	800474e <USB_EPStartXfer+0x210>
 8004696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800469a:	2b3e      	cmp	r3, #62	@ 0x3e
 800469c:	d81c      	bhi.n	80046d8 <USB_EPStartXfer+0x19a>
 800469e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046a2:	085b      	lsrs	r3, r3, #1
 80046a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80046a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046ac:	f003 0301 	and.w	r3, r3, #1
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d004      	beq.n	80046be <USB_EPStartXfer+0x180>
 80046b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80046b8:	3301      	adds	r3, #1
 80046ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80046be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c0:	881b      	ldrh	r3, [r3, #0]
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80046c8:	b29b      	uxth	r3, r3
 80046ca:	029b      	lsls	r3, r3, #10
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	4313      	orrs	r3, r2
 80046d0:	b29a      	uxth	r2, r3
 80046d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d4:	801a      	strh	r2, [r3, #0]
 80046d6:	e03a      	b.n	800474e <USB_EPStartXfer+0x210>
 80046d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046dc:	095b      	lsrs	r3, r3, #5
 80046de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80046e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80046e6:	f003 031f 	and.w	r3, r3, #31
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d104      	bne.n	80046f8 <USB_EPStartXfer+0x1ba>
 80046ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80046f2:	3b01      	subs	r3, #1
 80046f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80046f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fa:	881b      	ldrh	r3, [r3, #0]
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004702:	b29b      	uxth	r3, r3
 8004704:	029b      	lsls	r3, r3, #10
 8004706:	b29b      	uxth	r3, r3
 8004708:	4313      	orrs	r3, r2
 800470a:	b29b      	uxth	r3, r3
 800470c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004710:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004714:	b29a      	uxth	r2, r3
 8004716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004718:	801a      	strh	r2, [r3, #0]
 800471a:	e018      	b.n	800474e <USB_EPStartXfer+0x210>
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	785b      	ldrb	r3, [r3, #1]
 8004720:	2b01      	cmp	r3, #1
 8004722:	d114      	bne.n	800474e <USB_EPStartXfer+0x210>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800472a:	b29b      	uxth	r3, r3
 800472c:	461a      	mov	r2, r3
 800472e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004730:	4413      	add	r3, r2
 8004732:	633b      	str	r3, [r7, #48]	@ 0x30
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	00da      	lsls	r2, r3, #3
 800473a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800473c:	4413      	add	r3, r2
 800473e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004742:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004744:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004748:	b29a      	uxth	r2, r3
 800474a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800474c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	895b      	ldrh	r3, [r3, #10]
 8004752:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	6959      	ldr	r1, [r3, #20]
 800475a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800475e:	b29b      	uxth	r3, r3
 8004760:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 fdce 	bl	8005306 <USB_WritePMA>
            ep->xfer_buff += len;
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	695a      	ldr	r2, [r3, #20]
 800476e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004772:	441a      	add	r2, r3
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	6a1a      	ldr	r2, [r3, #32]
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	691b      	ldr	r3, [r3, #16]
 8004780:	429a      	cmp	r2, r3
 8004782:	d907      	bls.n	8004794 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	6a1a      	ldr	r2, [r3, #32]
 8004788:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800478c:	1ad2      	subs	r2, r2, r3
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	621a      	str	r2, [r3, #32]
 8004792:	e006      	b.n	80047a2 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	6a1b      	ldr	r3, [r3, #32]
 8004798:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	2200      	movs	r2, #0
 80047a0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	785b      	ldrb	r3, [r3, #1]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d16b      	bne.n	8004882 <USB_EPStartXfer+0x344>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	61bb      	str	r3, [r7, #24]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	461a      	mov	r2, r3
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	4413      	add	r3, r2
 80047bc:	61bb      	str	r3, [r7, #24]
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	781b      	ldrb	r3, [r3, #0]
 80047c2:	00da      	lsls	r2, r3, #3
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	4413      	add	r3, r2
 80047c8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80047cc:	617b      	str	r3, [r7, #20]
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	881b      	ldrh	r3, [r3, #0]
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047d8:	b29a      	uxth	r2, r3
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	801a      	strh	r2, [r3, #0]
 80047de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d10a      	bne.n	80047fc <USB_EPStartXfer+0x2be>
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	881b      	ldrh	r3, [r3, #0]
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047f4:	b29a      	uxth	r2, r3
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	801a      	strh	r2, [r3, #0]
 80047fa:	e05d      	b.n	80048b8 <USB_EPStartXfer+0x37a>
 80047fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004800:	2b3e      	cmp	r3, #62	@ 0x3e
 8004802:	d81c      	bhi.n	800483e <USB_EPStartXfer+0x300>
 8004804:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004808:	085b      	lsrs	r3, r3, #1
 800480a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800480e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004812:	f003 0301 	and.w	r3, r3, #1
 8004816:	2b00      	cmp	r3, #0
 8004818:	d004      	beq.n	8004824 <USB_EPStartXfer+0x2e6>
 800481a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800481e:	3301      	adds	r3, #1
 8004820:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	881b      	ldrh	r3, [r3, #0]
 8004828:	b29a      	uxth	r2, r3
 800482a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800482e:	b29b      	uxth	r3, r3
 8004830:	029b      	lsls	r3, r3, #10
 8004832:	b29b      	uxth	r3, r3
 8004834:	4313      	orrs	r3, r2
 8004836:	b29a      	uxth	r2, r3
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	801a      	strh	r2, [r3, #0]
 800483c:	e03c      	b.n	80048b8 <USB_EPStartXfer+0x37a>
 800483e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004842:	095b      	lsrs	r3, r3, #5
 8004844:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004848:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800484c:	f003 031f 	and.w	r3, r3, #31
 8004850:	2b00      	cmp	r3, #0
 8004852:	d104      	bne.n	800485e <USB_EPStartXfer+0x320>
 8004854:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004858:	3b01      	subs	r3, #1
 800485a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	881b      	ldrh	r3, [r3, #0]
 8004862:	b29a      	uxth	r2, r3
 8004864:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004868:	b29b      	uxth	r3, r3
 800486a:	029b      	lsls	r3, r3, #10
 800486c:	b29b      	uxth	r3, r3
 800486e:	4313      	orrs	r3, r2
 8004870:	b29b      	uxth	r3, r3
 8004872:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004876:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800487a:	b29a      	uxth	r2, r3
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	801a      	strh	r2, [r3, #0]
 8004880:	e01a      	b.n	80048b8 <USB_EPStartXfer+0x37a>
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	785b      	ldrb	r3, [r3, #1]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d116      	bne.n	80048b8 <USB_EPStartXfer+0x37a>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	623b      	str	r3, [r7, #32]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004894:	b29b      	uxth	r3, r3
 8004896:	461a      	mov	r2, r3
 8004898:	6a3b      	ldr	r3, [r7, #32]
 800489a:	4413      	add	r3, r2
 800489c:	623b      	str	r3, [r7, #32]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	00da      	lsls	r2, r3, #3
 80048a4:	6a3b      	ldr	r3, [r7, #32]
 80048a6:	4413      	add	r3, r2
 80048a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80048ac:	61fb      	str	r3, [r7, #28]
 80048ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80048b2:	b29a      	uxth	r2, r3
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	891b      	ldrh	r3, [r3, #8]
 80048bc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	6959      	ldr	r1, [r3, #20]
 80048c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 fd19 	bl	8005306 <USB_WritePMA>
 80048d4:	e2e2      	b.n	8004e9c <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	785b      	ldrb	r3, [r3, #1]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d16b      	bne.n	80049b6 <USB_EPStartXfer+0x478>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	461a      	mov	r2, r3
 80048ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048ee:	4413      	add	r3, r2
 80048f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	00da      	lsls	r2, r3, #3
 80048f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048fa:	4413      	add	r3, r2
 80048fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004900:	647b      	str	r3, [r7, #68]	@ 0x44
 8004902:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004904:	881b      	ldrh	r3, [r3, #0]
 8004906:	b29b      	uxth	r3, r3
 8004908:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800490c:	b29a      	uxth	r2, r3
 800490e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004910:	801a      	strh	r2, [r3, #0]
 8004912:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004916:	2b00      	cmp	r3, #0
 8004918:	d10a      	bne.n	8004930 <USB_EPStartXfer+0x3f2>
 800491a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800491c:	881b      	ldrh	r3, [r3, #0]
 800491e:	b29b      	uxth	r3, r3
 8004920:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004924:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004928:	b29a      	uxth	r2, r3
 800492a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800492c:	801a      	strh	r2, [r3, #0]
 800492e:	e05d      	b.n	80049ec <USB_EPStartXfer+0x4ae>
 8004930:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004934:	2b3e      	cmp	r3, #62	@ 0x3e
 8004936:	d81c      	bhi.n	8004972 <USB_EPStartXfer+0x434>
 8004938:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800493c:	085b      	lsrs	r3, r3, #1
 800493e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004942:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d004      	beq.n	8004958 <USB_EPStartXfer+0x41a>
 800494e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004952:	3301      	adds	r3, #1
 8004954:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004958:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800495a:	881b      	ldrh	r3, [r3, #0]
 800495c:	b29a      	uxth	r2, r3
 800495e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004962:	b29b      	uxth	r3, r3
 8004964:	029b      	lsls	r3, r3, #10
 8004966:	b29b      	uxth	r3, r3
 8004968:	4313      	orrs	r3, r2
 800496a:	b29a      	uxth	r2, r3
 800496c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800496e:	801a      	strh	r2, [r3, #0]
 8004970:	e03c      	b.n	80049ec <USB_EPStartXfer+0x4ae>
 8004972:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004976:	095b      	lsrs	r3, r3, #5
 8004978:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800497c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004980:	f003 031f 	and.w	r3, r3, #31
 8004984:	2b00      	cmp	r3, #0
 8004986:	d104      	bne.n	8004992 <USB_EPStartXfer+0x454>
 8004988:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800498c:	3b01      	subs	r3, #1
 800498e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004992:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004994:	881b      	ldrh	r3, [r3, #0]
 8004996:	b29a      	uxth	r2, r3
 8004998:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800499c:	b29b      	uxth	r3, r3
 800499e:	029b      	lsls	r3, r3, #10
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	4313      	orrs	r3, r2
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049ae:	b29a      	uxth	r2, r3
 80049b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049b2:	801a      	strh	r2, [r3, #0]
 80049b4:	e01a      	b.n	80049ec <USB_EPStartXfer+0x4ae>
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	785b      	ldrb	r3, [r3, #1]
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d116      	bne.n	80049ec <USB_EPStartXfer+0x4ae>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	461a      	mov	r2, r3
 80049cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049ce:	4413      	add	r3, r2
 80049d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	00da      	lsls	r2, r3, #3
 80049d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049da:	4413      	add	r3, r2
 80049dc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80049e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049ea:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	891b      	ldrh	r3, [r3, #8]
 80049f0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	6959      	ldr	r1, [r3, #20]
 80049f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f000 fc7f 	bl	8005306 <USB_WritePMA>
            ep->xfer_buff += len;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	695a      	ldr	r2, [r3, #20]
 8004a0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a10:	441a      	add	r2, r3
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	6a1a      	ldr	r2, [r3, #32]
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d907      	bls.n	8004a32 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	6a1a      	ldr	r2, [r3, #32]
 8004a26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a2a:	1ad2      	subs	r2, r2, r3
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	621a      	str	r2, [r3, #32]
 8004a30:	e006      	b.n	8004a40 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	6a1b      	ldr	r3, [r3, #32]
 8004a36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	785b      	ldrb	r3, [r3, #1]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d16b      	bne.n	8004b24 <USB_EPStartXfer+0x5e6>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	461a      	mov	r2, r3
 8004a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a5c:	4413      	add	r3, r2
 8004a5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	781b      	ldrb	r3, [r3, #0]
 8004a64:	00da      	lsls	r2, r3, #3
 8004a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a68:	4413      	add	r3, r2
 8004a6a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004a6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a72:	881b      	ldrh	r3, [r3, #0]
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a7e:	801a      	strh	r2, [r3, #0]
 8004a80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d10a      	bne.n	8004a9e <USB_EPStartXfer+0x560>
 8004a88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a8a:	881b      	ldrh	r3, [r3, #0]
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a9a:	801a      	strh	r2, [r3, #0]
 8004a9c:	e05b      	b.n	8004b56 <USB_EPStartXfer+0x618>
 8004a9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004aa2:	2b3e      	cmp	r3, #62	@ 0x3e
 8004aa4:	d81c      	bhi.n	8004ae0 <USB_EPStartXfer+0x5a2>
 8004aa6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004aaa:	085b      	lsrs	r3, r3, #1
 8004aac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ab0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ab4:	f003 0301 	and.w	r3, r3, #1
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d004      	beq.n	8004ac6 <USB_EPStartXfer+0x588>
 8004abc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ac0:	3301      	adds	r3, #1
 8004ac2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ac8:	881b      	ldrh	r3, [r3, #0]
 8004aca:	b29a      	uxth	r2, r3
 8004acc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	029b      	lsls	r3, r3, #10
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004adc:	801a      	strh	r2, [r3, #0]
 8004ade:	e03a      	b.n	8004b56 <USB_EPStartXfer+0x618>
 8004ae0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ae4:	095b      	lsrs	r3, r3, #5
 8004ae6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004aea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004aee:	f003 031f 	and.w	r3, r3, #31
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d104      	bne.n	8004b00 <USB_EPStartXfer+0x5c2>
 8004af6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004afa:	3b01      	subs	r3, #1
 8004afc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b02:	881b      	ldrh	r3, [r3, #0]
 8004b04:	b29a      	uxth	r2, r3
 8004b06:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	029b      	lsls	r3, r3, #10
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	4313      	orrs	r3, r2
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b20:	801a      	strh	r2, [r3, #0]
 8004b22:	e018      	b.n	8004b56 <USB_EPStartXfer+0x618>
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	785b      	ldrb	r3, [r3, #1]
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d114      	bne.n	8004b56 <USB_EPStartXfer+0x618>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	461a      	mov	r2, r3
 8004b36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b38:	4413      	add	r3, r2
 8004b3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	00da      	lsls	r2, r3, #3
 8004b42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b44:	4413      	add	r3, r2
 8004b46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b54:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	895b      	ldrh	r3, [r3, #10]
 8004b5a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	6959      	ldr	r1, [r3, #20]
 8004b62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f000 fbca 	bl	8005306 <USB_WritePMA>
 8004b72:	e193      	b.n	8004e9c <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	6a1b      	ldr	r3, [r3, #32]
 8004b78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8004b7c:	687a      	ldr	r2, [r7, #4]
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	781b      	ldrb	r3, [r3, #0]
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	4413      	add	r3, r2
 8004b86:	881b      	ldrh	r3, [r3, #0]
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004b8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b92:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	441a      	add	r2, r3
 8004ba0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004ba4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ba8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004bb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bc8:	4413      	add	r3, r2
 8004bca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	00da      	lsls	r2, r3, #3
 8004bd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bd4:	4413      	add	r3, r2
 8004bd6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004bda:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004bdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004be0:	b29a      	uxth	r2, r3
 8004be2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004be4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	891b      	ldrh	r3, [r3, #8]
 8004bea:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	6959      	ldr	r1, [r3, #20]
 8004bf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f000 fb82 	bl	8005306 <USB_WritePMA>
 8004c02:	e14b      	b.n	8004e9c <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	6a1a      	ldr	r2, [r3, #32]
 8004c08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c0c:	1ad2      	subs	r2, r2, r3
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	781b      	ldrb	r3, [r3, #0]
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	4413      	add	r3, r2
 8004c1c:	881b      	ldrh	r3, [r3, #0]
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f000 809a 	beq.w	8004d5e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	785b      	ldrb	r3, [r3, #1]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d16b      	bne.n	8004d0e <USB_EPStartXfer+0x7d0>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	461a      	mov	r2, r3
 8004c44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c46:	4413      	add	r3, r2
 8004c48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	781b      	ldrb	r3, [r3, #0]
 8004c4e:	00da      	lsls	r2, r3, #3
 8004c50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c52:	4413      	add	r3, r2
 8004c54:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004c58:	667b      	str	r3, [r7, #100]	@ 0x64
 8004c5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c5c:	881b      	ldrh	r3, [r3, #0]
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c64:	b29a      	uxth	r2, r3
 8004c66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c68:	801a      	strh	r2, [r3, #0]
 8004c6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d10a      	bne.n	8004c88 <USB_EPStartXfer+0x74a>
 8004c72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c74:	881b      	ldrh	r3, [r3, #0]
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c80:	b29a      	uxth	r2, r3
 8004c82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c84:	801a      	strh	r2, [r3, #0]
 8004c86:	e05b      	b.n	8004d40 <USB_EPStartXfer+0x802>
 8004c88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c8c:	2b3e      	cmp	r3, #62	@ 0x3e
 8004c8e:	d81c      	bhi.n	8004cca <USB_EPStartXfer+0x78c>
 8004c90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c94:	085b      	lsrs	r3, r3, #1
 8004c96:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d004      	beq.n	8004cb0 <USB_EPStartXfer+0x772>
 8004ca6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004caa:	3301      	adds	r3, #1
 8004cac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004cb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004cb2:	881b      	ldrh	r3, [r3, #0]
 8004cb4:	b29a      	uxth	r2, r3
 8004cb6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	029b      	lsls	r3, r3, #10
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	b29a      	uxth	r2, r3
 8004cc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004cc6:	801a      	strh	r2, [r3, #0]
 8004cc8:	e03a      	b.n	8004d40 <USB_EPStartXfer+0x802>
 8004cca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cce:	095b      	lsrs	r3, r3, #5
 8004cd0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004cd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cd8:	f003 031f 	and.w	r3, r3, #31
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d104      	bne.n	8004cea <USB_EPStartXfer+0x7ac>
 8004ce0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ce4:	3b01      	subs	r3, #1
 8004ce6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004cea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004cec:	881b      	ldrh	r3, [r3, #0]
 8004cee:	b29a      	uxth	r2, r3
 8004cf0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	029b      	lsls	r3, r3, #10
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004d0a:	801a      	strh	r2, [r3, #0]
 8004d0c:	e018      	b.n	8004d40 <USB_EPStartXfer+0x802>
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	785b      	ldrb	r3, [r3, #1]
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d114      	bne.n	8004d40 <USB_EPStartXfer+0x802>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	461a      	mov	r2, r3
 8004d20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004d22:	4413      	add	r3, r2
 8004d24:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	00da      	lsls	r2, r3, #3
 8004d2c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004d2e:	4413      	add	r3, r2
 8004d30:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004d34:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d3a:	b29a      	uxth	r2, r3
 8004d3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004d3e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	895b      	ldrh	r3, [r3, #10]
 8004d44:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	6959      	ldr	r1, [r3, #20]
 8004d4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 fad5 	bl	8005306 <USB_WritePMA>
 8004d5c:	e09e      	b.n	8004e9c <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	785b      	ldrb	r3, [r3, #1]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d16b      	bne.n	8004e3e <USB_EPStartXfer+0x900>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	461a      	mov	r2, r3
 8004d74:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004d76:	4413      	add	r3, r2
 8004d78:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	00da      	lsls	r2, r3, #3
 8004d80:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004d82:	4413      	add	r3, r2
 8004d84:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004d88:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d8c:	881b      	ldrh	r3, [r3, #0]
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d98:	801a      	strh	r2, [r3, #0]
 8004d9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d10a      	bne.n	8004db8 <USB_EPStartXfer+0x87a>
 8004da2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004da4:	881b      	ldrh	r3, [r3, #0]
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004db4:	801a      	strh	r2, [r3, #0]
 8004db6:	e063      	b.n	8004e80 <USB_EPStartXfer+0x942>
 8004db8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dbc:	2b3e      	cmp	r3, #62	@ 0x3e
 8004dbe:	d81c      	bhi.n	8004dfa <USB_EPStartXfer+0x8bc>
 8004dc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dc4:	085b      	lsrs	r3, r3, #1
 8004dc6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004dca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d004      	beq.n	8004de0 <USB_EPStartXfer+0x8a2>
 8004dd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004dda:	3301      	adds	r3, #1
 8004ddc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004de0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004de2:	881b      	ldrh	r3, [r3, #0]
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	029b      	lsls	r3, r3, #10
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	4313      	orrs	r3, r2
 8004df2:	b29a      	uxth	r2, r3
 8004df4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004df6:	801a      	strh	r2, [r3, #0]
 8004df8:	e042      	b.n	8004e80 <USB_EPStartXfer+0x942>
 8004dfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dfe:	095b      	lsrs	r3, r3, #5
 8004e00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004e04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e08:	f003 031f 	and.w	r3, r3, #31
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d104      	bne.n	8004e1a <USB_EPStartXfer+0x8dc>
 8004e10:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e14:	3b01      	subs	r3, #1
 8004e16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004e1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e1c:	881b      	ldrh	r3, [r3, #0]
 8004e1e:	b29a      	uxth	r2, r3
 8004e20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	029b      	lsls	r3, r3, #10
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e36:	b29a      	uxth	r2, r3
 8004e38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e3a:	801a      	strh	r2, [r3, #0]
 8004e3c:	e020      	b.n	8004e80 <USB_EPStartXfer+0x942>
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	785b      	ldrb	r3, [r3, #1]
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d11c      	bne.n	8004e80 <USB_EPStartXfer+0x942>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	461a      	mov	r2, r3
 8004e56:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e5a:	4413      	add	r3, r2
 8004e5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	00da      	lsls	r2, r3, #3
 8004e66:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e6a:	4413      	add	r3, r2
 8004e6c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004e70:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004e7e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	891b      	ldrh	r3, [r3, #8]
 8004e84:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	6959      	ldr	r1, [r3, #20]
 8004e8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 fa35 	bl	8005306 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4413      	add	r3, r2
 8004ea6:	881b      	ldrh	r3, [r3, #0]
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004eae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004eb2:	817b      	strh	r3, [r7, #10]
 8004eb4:	897b      	ldrh	r3, [r7, #10]
 8004eb6:	f083 0310 	eor.w	r3, r3, #16
 8004eba:	817b      	strh	r3, [r7, #10]
 8004ebc:	897b      	ldrh	r3, [r7, #10]
 8004ebe:	f083 0320 	eor.w	r3, r3, #32
 8004ec2:	817b      	strh	r3, [r7, #10]
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	441a      	add	r2, r3
 8004ece:	897b      	ldrh	r3, [r7, #10]
 8004ed0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ed4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ed8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004edc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	8013      	strh	r3, [r2, #0]
 8004ee4:	e0d5      	b.n	8005092 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	7b1b      	ldrb	r3, [r3, #12]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d156      	bne.n	8004f9c <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	699b      	ldr	r3, [r3, #24]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d122      	bne.n	8004f3c <USB_EPStartXfer+0x9fe>
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	78db      	ldrb	r3, [r3, #3]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d11e      	bne.n	8004f3c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	4413      	add	r3, r2
 8004f08:	881b      	ldrh	r3, [r3, #0]
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f14:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	781b      	ldrb	r3, [r3, #0]
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	441a      	add	r2, r3
 8004f22:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8004f26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f2e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004f32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	8013      	strh	r3, [r2, #0]
 8004f3a:	e01d      	b.n	8004f78 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	4413      	add	r3, r2
 8004f46:	881b      	ldrh	r3, [r3, #0]
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004f4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f52:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	781b      	ldrb	r3, [r3, #0]
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	441a      	add	r2, r3
 8004f60:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8004f64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	699a      	ldr	r2, [r3, #24]
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	691b      	ldr	r3, [r3, #16]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d907      	bls.n	8004f94 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	699a      	ldr	r2, [r3, #24]
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	691b      	ldr	r3, [r3, #16]
 8004f8c:	1ad2      	subs	r2, r2, r3
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	619a      	str	r2, [r3, #24]
 8004f92:	e054      	b.n	800503e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	2200      	movs	r2, #0
 8004f98:	619a      	str	r2, [r3, #24]
 8004f9a:	e050      	b.n	800503e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	78db      	ldrb	r3, [r3, #3]
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d142      	bne.n	800502a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	69db      	ldr	r3, [r3, #28]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d048      	beq.n	800503e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	4413      	add	r3, r2
 8004fb6:	881b      	ldrh	r3, [r3, #0]
 8004fb8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8004fbc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004fc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d005      	beq.n	8004fd4 <USB_EPStartXfer+0xa96>
 8004fc8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004fcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10b      	bne.n	8004fec <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8004fd4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004fd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d12e      	bne.n	800503e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8004fe0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d128      	bne.n	800503e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	4413      	add	r3, r2
 8004ff6:	881b      	ldrh	r3, [r3, #0]
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ffe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005002:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	441a      	add	r2, r3
 8005010:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005014:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005018:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800501c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005020:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005024:	b29b      	uxth	r3, r3
 8005026:	8013      	strh	r3, [r2, #0]
 8005028:	e009      	b.n	800503e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	78db      	ldrb	r3, [r3, #3]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d103      	bne.n	800503a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	2200      	movs	r2, #0
 8005036:	619a      	str	r2, [r3, #24]
 8005038:	e001      	b.n	800503e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e02a      	b.n	8005094 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	781b      	ldrb	r3, [r3, #0]
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4413      	add	r3, r2
 8005048:	881b      	ldrh	r3, [r3, #0]
 800504a:	b29b      	uxth	r3, r3
 800504c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005050:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005054:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005058:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800505c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005060:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005064:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005068:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800506c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	781b      	ldrb	r3, [r3, #0]
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	441a      	add	r2, r3
 800507a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800507e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005082:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005086:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800508a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800508e:	b29b      	uxth	r3, r3
 8005090:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	37b0      	adds	r7, #176	@ 0xb0
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	785b      	ldrb	r3, [r3, #1]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d020      	beq.n	80050f0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	781b      	ldrb	r3, [r3, #0]
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	4413      	add	r3, r2
 80050b8:	881b      	ldrh	r3, [r3, #0]
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050c4:	81bb      	strh	r3, [r7, #12]
 80050c6:	89bb      	ldrh	r3, [r7, #12]
 80050c8:	f083 0310 	eor.w	r3, r3, #16
 80050cc:	81bb      	strh	r3, [r7, #12]
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	781b      	ldrb	r3, [r3, #0]
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	441a      	add	r2, r3
 80050d8:	89bb      	ldrh	r3, [r7, #12]
 80050da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	8013      	strh	r3, [r2, #0]
 80050ee:	e01f      	b.n	8005130 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	781b      	ldrb	r3, [r3, #0]
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	4413      	add	r3, r2
 80050fa:	881b      	ldrh	r3, [r3, #0]
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005102:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005106:	81fb      	strh	r3, [r7, #14]
 8005108:	89fb      	ldrh	r3, [r7, #14]
 800510a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800510e:	81fb      	strh	r3, [r7, #14]
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	441a      	add	r2, r3
 800511a:	89fb      	ldrh	r3, [r7, #14]
 800511c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005120:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005124:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005128:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800512c:	b29b      	uxth	r3, r3
 800512e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3714      	adds	r7, #20
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800513e:	b480      	push	{r7}
 8005140:	b087      	sub	sp, #28
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
 8005146:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	785b      	ldrb	r3, [r3, #1]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d04c      	beq.n	80051ea <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4413      	add	r3, r2
 800515a:	881b      	ldrh	r3, [r3, #0]
 800515c:	823b      	strh	r3, [r7, #16]
 800515e:	8a3b      	ldrh	r3, [r7, #16]
 8005160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005164:	2b00      	cmp	r3, #0
 8005166:	d01b      	beq.n	80051a0 <USB_EPClearStall+0x62>
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	781b      	ldrb	r3, [r3, #0]
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	4413      	add	r3, r2
 8005172:	881b      	ldrh	r3, [r3, #0]
 8005174:	b29b      	uxth	r3, r3
 8005176:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800517a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800517e:	81fb      	strh	r3, [r7, #14]
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	781b      	ldrb	r3, [r3, #0]
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	441a      	add	r2, r3
 800518a:	89fb      	ldrh	r3, [r7, #14]
 800518c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005190:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005194:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005198:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800519c:	b29b      	uxth	r3, r3
 800519e:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	78db      	ldrb	r3, [r3, #3]
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d06c      	beq.n	8005282 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	4413      	add	r3, r2
 80051b2:	881b      	ldrh	r3, [r3, #0]
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80051ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051be:	81bb      	strh	r3, [r7, #12]
 80051c0:	89bb      	ldrh	r3, [r7, #12]
 80051c2:	f083 0320 	eor.w	r3, r3, #32
 80051c6:	81bb      	strh	r3, [r7, #12]
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	781b      	ldrb	r3, [r3, #0]
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	441a      	add	r2, r3
 80051d2:	89bb      	ldrh	r3, [r7, #12]
 80051d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	8013      	strh	r3, [r2, #0]
 80051e8:	e04b      	b.n	8005282 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	781b      	ldrb	r3, [r3, #0]
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	4413      	add	r3, r2
 80051f4:	881b      	ldrh	r3, [r3, #0]
 80051f6:	82fb      	strh	r3, [r7, #22]
 80051f8:	8afb      	ldrh	r3, [r7, #22]
 80051fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d01b      	beq.n	800523a <USB_EPClearStall+0xfc>
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	4413      	add	r3, r2
 800520c:	881b      	ldrh	r3, [r3, #0]
 800520e:	b29b      	uxth	r3, r3
 8005210:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005214:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005218:	82bb      	strh	r3, [r7, #20]
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	441a      	add	r2, r3
 8005224:	8abb      	ldrh	r3, [r7, #20]
 8005226:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800522a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800522e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005236:	b29b      	uxth	r3, r3
 8005238:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	4413      	add	r3, r2
 8005244:	881b      	ldrh	r3, [r3, #0]
 8005246:	b29b      	uxth	r3, r3
 8005248:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800524c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005250:	827b      	strh	r3, [r7, #18]
 8005252:	8a7b      	ldrh	r3, [r7, #18]
 8005254:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005258:	827b      	strh	r3, [r7, #18]
 800525a:	8a7b      	ldrh	r3, [r7, #18]
 800525c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005260:	827b      	strh	r3, [r7, #18]
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	441a      	add	r2, r3
 800526c:	8a7b      	ldrh	r3, [r7, #18]
 800526e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005272:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005276:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800527a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800527e:	b29b      	uxth	r3, r3
 8005280:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	371c      	adds	r7, #28
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	460b      	mov	r3, r1
 800529a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800529c:	78fb      	ldrb	r3, [r7, #3]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d103      	bne.n	80052aa <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2280      	movs	r2, #128	@ 0x80
 80052a6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	370c      	adds	r7, #12
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr

080052b8 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	370c      	adds	r7, #12
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80052e6:	b480      	push	{r7}
 80052e8:	b085      	sub	sp, #20
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80052f8:	68fb      	ldr	r3, [r7, #12]
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3714      	adds	r7, #20
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005306:	b480      	push	{r7}
 8005308:	b08b      	sub	sp, #44	@ 0x2c
 800530a:	af00      	add	r7, sp, #0
 800530c:	60f8      	str	r0, [r7, #12]
 800530e:	60b9      	str	r1, [r7, #8]
 8005310:	4611      	mov	r1, r2
 8005312:	461a      	mov	r2, r3
 8005314:	460b      	mov	r3, r1
 8005316:	80fb      	strh	r3, [r7, #6]
 8005318:	4613      	mov	r3, r2
 800531a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800531c:	88bb      	ldrh	r3, [r7, #4]
 800531e:	3301      	adds	r3, #1
 8005320:	085b      	lsrs	r3, r3, #1
 8005322:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800532c:	88fa      	ldrh	r2, [r7, #6]
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	4413      	add	r3, r2
 8005332:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005336:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	627b      	str	r3, [r7, #36]	@ 0x24
 800533c:	e01c      	b.n	8005378 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	3301      	adds	r3, #1
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	b21b      	sxth	r3, r3
 800534c:	021b      	lsls	r3, r3, #8
 800534e:	b21a      	sxth	r2, r3
 8005350:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005354:	4313      	orrs	r3, r2
 8005356:	b21b      	sxth	r3, r3
 8005358:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800535a:	6a3b      	ldr	r3, [r7, #32]
 800535c:	8a7a      	ldrh	r2, [r7, #18]
 800535e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005360:	6a3b      	ldr	r3, [r7, #32]
 8005362:	3302      	adds	r3, #2
 8005364:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	3301      	adds	r3, #1
 800536a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800536c:	69fb      	ldr	r3, [r7, #28]
 800536e:	3301      	adds	r3, #1
 8005370:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8005372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005374:	3b01      	subs	r3, #1
 8005376:	627b      	str	r3, [r7, #36]	@ 0x24
 8005378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537a:	2b00      	cmp	r3, #0
 800537c:	d1df      	bne.n	800533e <USB_WritePMA+0x38>
  }
}
 800537e:	bf00      	nop
 8005380:	bf00      	nop
 8005382:	372c      	adds	r7, #44	@ 0x2c
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800538c:	b480      	push	{r7}
 800538e:	b08b      	sub	sp, #44	@ 0x2c
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	4611      	mov	r1, r2
 8005398:	461a      	mov	r2, r3
 800539a:	460b      	mov	r3, r1
 800539c:	80fb      	strh	r3, [r7, #6]
 800539e:	4613      	mov	r3, r2
 80053a0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80053a2:	88bb      	ldrh	r3, [r7, #4]
 80053a4:	085b      	lsrs	r3, r3, #1
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80053b2:	88fa      	ldrh	r2, [r7, #6]
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	4413      	add	r3, r2
 80053b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80053bc:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80053be:	69bb      	ldr	r3, [r7, #24]
 80053c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80053c2:	e018      	b.n	80053f6 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80053c4:	6a3b      	ldr	r3, [r7, #32]
 80053c6:	881b      	ldrh	r3, [r3, #0]
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80053cc:	6a3b      	ldr	r3, [r7, #32]
 80053ce:	3302      	adds	r3, #2
 80053d0:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	b2da      	uxtb	r2, r3
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80053da:	69fb      	ldr	r3, [r7, #28]
 80053dc:	3301      	adds	r3, #1
 80053de:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	0a1b      	lsrs	r3, r3, #8
 80053e4:	b2da      	uxtb	r2, r3
 80053e6:	69fb      	ldr	r3, [r7, #28]
 80053e8:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	3301      	adds	r3, #1
 80053ee:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80053f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f2:	3b01      	subs	r3, #1
 80053f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80053f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d1e3      	bne.n	80053c4 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80053fc:	88bb      	ldrh	r3, [r7, #4]
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	b29b      	uxth	r3, r3
 8005404:	2b00      	cmp	r3, #0
 8005406:	d007      	beq.n	8005418 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8005408:	6a3b      	ldr	r3, [r7, #32]
 800540a:	881b      	ldrh	r3, [r3, #0]
 800540c:	b29b      	uxth	r3, r3
 800540e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	b2da      	uxtb	r2, r3
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	701a      	strb	r2, [r3, #0]
  }
}
 8005418:	bf00      	nop
 800541a:	372c      	adds	r7, #44	@ 0x2c
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b084      	sub	sp, #16
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
 800542c:	460b      	mov	r3, r1
 800542e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005430:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8005434:	f002 f8fc 	bl	8007630 <USBD_static_malloc>
 8005438:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d105      	bne.n	800544c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8005448:	2302      	movs	r3, #2
 800544a:	e066      	b.n	800551a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	7c1b      	ldrb	r3, [r3, #16]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d119      	bne.n	8005490 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800545c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005460:	2202      	movs	r2, #2
 8005462:	2181      	movs	r1, #129	@ 0x81
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f001 ff8a 	bl	800737e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2201      	movs	r2, #1
 800546e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005470:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005474:	2202      	movs	r2, #2
 8005476:	2101      	movs	r1, #1
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f001 ff80 	bl	800737e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2210      	movs	r2, #16
 800548a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800548e:	e016      	b.n	80054be <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005490:	2340      	movs	r3, #64	@ 0x40
 8005492:	2202      	movs	r2, #2
 8005494:	2181      	movs	r1, #129	@ 0x81
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f001 ff71 	bl	800737e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80054a2:	2340      	movs	r3, #64	@ 0x40
 80054a4:	2202      	movs	r2, #2
 80054a6:	2101      	movs	r1, #1
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f001 ff68 	bl	800737e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2201      	movs	r2, #1
 80054b2:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2210      	movs	r2, #16
 80054ba:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80054be:	2308      	movs	r3, #8
 80054c0:	2203      	movs	r2, #3
 80054c2:	2182      	movs	r1, #130	@ 0x82
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f001 ff5a 	bl	800737e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2200      	movs	r2, #0
 80054e0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	7c1b      	ldrb	r3, [r3, #16]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d109      	bne.n	8005508 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80054fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80054fe:	2101      	movs	r1, #1
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f002 f82b 	bl	800755c <USBD_LL_PrepareReceive>
 8005506:	e007      	b.n	8005518 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800550e:	2340      	movs	r3, #64	@ 0x40
 8005510:	2101      	movs	r1, #1
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f002 f822 	bl	800755c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}

08005522 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005522:	b580      	push	{r7, lr}
 8005524:	b082      	sub	sp, #8
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
 800552a:	460b      	mov	r3, r1
 800552c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800552e:	2181      	movs	r1, #129	@ 0x81
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f001 ff4a 	bl	80073ca <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800553c:	2101      	movs	r1, #1
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f001 ff43 	bl	80073ca <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2200      	movs	r2, #0
 8005548:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800554c:	2182      	movs	r1, #130	@ 0x82
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f001 ff3b 	bl	80073ca <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00e      	beq.n	800558c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800557e:	4618      	mov	r0, r3
 8005580:	f002 f864 	bl	800764c <USBD_static_free>
    pdev->pClassData = NULL;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3708      	adds	r7, #8
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
	...

08005598 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b086      	sub	sp, #24
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80055a8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80055aa:	2300      	movs	r3, #0
 80055ac:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80055ae:	2300      	movs	r3, #0
 80055b0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d101      	bne.n	80055c0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80055bc:	2303      	movs	r3, #3
 80055be:	e0af      	b.n	8005720 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d03f      	beq.n	800564c <USBD_CDC_Setup+0xb4>
 80055cc:	2b20      	cmp	r3, #32
 80055ce:	f040 809f 	bne.w	8005710 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	88db      	ldrh	r3, [r3, #6]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d02e      	beq.n	8005638 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	b25b      	sxtb	r3, r3
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	da16      	bge.n	8005612 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	683a      	ldr	r2, [r7, #0]
 80055ee:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80055f0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80055f2:	683a      	ldr	r2, [r7, #0]
 80055f4:	88d2      	ldrh	r2, [r2, #6]
 80055f6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	88db      	ldrh	r3, [r3, #6]
 80055fc:	2b07      	cmp	r3, #7
 80055fe:	bf28      	it	cs
 8005600:	2307      	movcs	r3, #7
 8005602:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	89fa      	ldrh	r2, [r7, #14]
 8005608:	4619      	mov	r1, r3
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f001 facf 	bl	8006bae <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8005610:	e085      	b.n	800571e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	785a      	ldrb	r2, [r3, #1]
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	88db      	ldrh	r3, [r3, #6]
 8005620:	b2da      	uxtb	r2, r3
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8005628:	6939      	ldr	r1, [r7, #16]
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	88db      	ldrh	r3, [r3, #6]
 800562e:	461a      	mov	r2, r3
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f001 fae8 	bl	8006c06 <USBD_CtlPrepareRx>
      break;
 8005636:	e072      	b.n	800571e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	683a      	ldr	r2, [r7, #0]
 8005642:	7850      	ldrb	r0, [r2, #1]
 8005644:	2200      	movs	r2, #0
 8005646:	6839      	ldr	r1, [r7, #0]
 8005648:	4798      	blx	r3
      break;
 800564a:	e068      	b.n	800571e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	785b      	ldrb	r3, [r3, #1]
 8005650:	2b0b      	cmp	r3, #11
 8005652:	d852      	bhi.n	80056fa <USBD_CDC_Setup+0x162>
 8005654:	a201      	add	r2, pc, #4	@ (adr r2, 800565c <USBD_CDC_Setup+0xc4>)
 8005656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800565a:	bf00      	nop
 800565c:	0800568d 	.word	0x0800568d
 8005660:	08005709 	.word	0x08005709
 8005664:	080056fb 	.word	0x080056fb
 8005668:	080056fb 	.word	0x080056fb
 800566c:	080056fb 	.word	0x080056fb
 8005670:	080056fb 	.word	0x080056fb
 8005674:	080056fb 	.word	0x080056fb
 8005678:	080056fb 	.word	0x080056fb
 800567c:	080056fb 	.word	0x080056fb
 8005680:	080056fb 	.word	0x080056fb
 8005684:	080056b7 	.word	0x080056b7
 8005688:	080056e1 	.word	0x080056e1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005692:	b2db      	uxtb	r3, r3
 8005694:	2b03      	cmp	r3, #3
 8005696:	d107      	bne.n	80056a8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005698:	f107 030a 	add.w	r3, r7, #10
 800569c:	2202      	movs	r2, #2
 800569e:	4619      	mov	r1, r3
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f001 fa84 	bl	8006bae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80056a6:	e032      	b.n	800570e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80056a8:	6839      	ldr	r1, [r7, #0]
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f001 fa0e 	bl	8006acc <USBD_CtlError>
            ret = USBD_FAIL;
 80056b0:	2303      	movs	r3, #3
 80056b2:	75fb      	strb	r3, [r7, #23]
          break;
 80056b4:	e02b      	b.n	800570e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b03      	cmp	r3, #3
 80056c0:	d107      	bne.n	80056d2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80056c2:	f107 030d 	add.w	r3, r7, #13
 80056c6:	2201      	movs	r2, #1
 80056c8:	4619      	mov	r1, r3
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f001 fa6f 	bl	8006bae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80056d0:	e01d      	b.n	800570e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80056d2:	6839      	ldr	r1, [r7, #0]
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f001 f9f9 	bl	8006acc <USBD_CtlError>
            ret = USBD_FAIL;
 80056da:	2303      	movs	r3, #3
 80056dc:	75fb      	strb	r3, [r7, #23]
          break;
 80056de:	e016      	b.n	800570e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	2b03      	cmp	r3, #3
 80056ea:	d00f      	beq.n	800570c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80056ec:	6839      	ldr	r1, [r7, #0]
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f001 f9ec 	bl	8006acc <USBD_CtlError>
            ret = USBD_FAIL;
 80056f4:	2303      	movs	r3, #3
 80056f6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80056f8:	e008      	b.n	800570c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80056fa:	6839      	ldr	r1, [r7, #0]
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f001 f9e5 	bl	8006acc <USBD_CtlError>
          ret = USBD_FAIL;
 8005702:	2303      	movs	r3, #3
 8005704:	75fb      	strb	r3, [r7, #23]
          break;
 8005706:	e002      	b.n	800570e <USBD_CDC_Setup+0x176>
          break;
 8005708:	bf00      	nop
 800570a:	e008      	b.n	800571e <USBD_CDC_Setup+0x186>
          break;
 800570c:	bf00      	nop
      }
      break;
 800570e:	e006      	b.n	800571e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8005710:	6839      	ldr	r1, [r7, #0]
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f001 f9da 	bl	8006acc <USBD_CtlError>
      ret = USBD_FAIL;
 8005718:	2303      	movs	r3, #3
 800571a:	75fb      	strb	r3, [r7, #23]
      break;
 800571c:	bf00      	nop
  }

  return (uint8_t)ret;
 800571e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005720:	4618      	mov	r0, r3
 8005722:	3718      	adds	r7, #24
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	460b      	mov	r3, r1
 8005732:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800573a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005746:	2303      	movs	r3, #3
 8005748:	e04f      	b.n	80057ea <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005750:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005752:	78fa      	ldrb	r2, [r7, #3]
 8005754:	6879      	ldr	r1, [r7, #4]
 8005756:	4613      	mov	r3, r2
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	4413      	add	r3, r2
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	440b      	add	r3, r1
 8005760:	3318      	adds	r3, #24
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d029      	beq.n	80057bc <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005768:	78fa      	ldrb	r2, [r7, #3]
 800576a:	6879      	ldr	r1, [r7, #4]
 800576c:	4613      	mov	r3, r2
 800576e:	009b      	lsls	r3, r3, #2
 8005770:	4413      	add	r3, r2
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	440b      	add	r3, r1
 8005776:	3318      	adds	r3, #24
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	78f9      	ldrb	r1, [r7, #3]
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	460b      	mov	r3, r1
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	440b      	add	r3, r1
 8005784:	00db      	lsls	r3, r3, #3
 8005786:	4403      	add	r3, r0
 8005788:	3320      	adds	r3, #32
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	fbb2 f1f3 	udiv	r1, r2, r3
 8005790:	fb01 f303 	mul.w	r3, r1, r3
 8005794:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005796:	2b00      	cmp	r3, #0
 8005798:	d110      	bne.n	80057bc <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800579a:	78fa      	ldrb	r2, [r7, #3]
 800579c:	6879      	ldr	r1, [r7, #4]
 800579e:	4613      	mov	r3, r2
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	4413      	add	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	440b      	add	r3, r1
 80057a8:	3318      	adds	r3, #24
 80057aa:	2200      	movs	r2, #0
 80057ac:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80057ae:	78f9      	ldrb	r1, [r7, #3]
 80057b0:	2300      	movs	r3, #0
 80057b2:	2200      	movs	r2, #0
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f001 feb0 	bl	800751a <USBD_LL_Transmit>
 80057ba:	e015      	b.n	80057e8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	2200      	movs	r2, #0
 80057c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80057ca:	691b      	ldr	r3, [r3, #16]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00b      	beq.n	80057e8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80057d6:	691b      	ldr	r3, [r3, #16]
 80057d8:	68ba      	ldr	r2, [r7, #8]
 80057da:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80057e4:	78fa      	ldrb	r2, [r7, #3]
 80057e6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3710      	adds	r7, #16
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}

080057f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b084      	sub	sp, #16
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
 80057fa:	460b      	mov	r3, r1
 80057fc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005804:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800580c:	2b00      	cmp	r3, #0
 800580e:	d101      	bne.n	8005814 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005810:	2303      	movs	r3, #3
 8005812:	e015      	b.n	8005840 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005814:	78fb      	ldrb	r3, [r7, #3]
 8005816:	4619      	mov	r1, r3
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f001 fec0 	bl	800759e <USBD_LL_GetRxDataSize>
 800581e:	4602      	mov	r2, r0
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	68fa      	ldr	r2, [r7, #12]
 8005830:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800583a:	4611      	mov	r1, r2
 800583c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800583e:	2300      	movs	r3, #0
}
 8005840:	4618      	mov	r0, r3
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005856:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d101      	bne.n	8005862 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800585e:	2303      	movs	r3, #3
 8005860:	e01a      	b.n	8005898 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d014      	beq.n	8005896 <USBD_CDC_EP0_RxReady+0x4e>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005872:	2bff      	cmp	r3, #255	@ 0xff
 8005874:	d00f      	beq.n	8005896 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8005884:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800588c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	22ff      	movs	r2, #255	@ 0xff
 8005892:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8005896:	2300      	movs	r3, #0
}
 8005898:	4618      	mov	r0, r3
 800589a:	3710      	adds	r7, #16
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2243      	movs	r2, #67	@ 0x43
 80058ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80058ae:	4b03      	ldr	r3, [pc, #12]	@ (80058bc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	370c      	adds	r7, #12
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr
 80058bc:	20000094 	.word	0x20000094

080058c0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2243      	movs	r2, #67	@ 0x43
 80058cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80058ce:	4b03      	ldr	r3, [pc, #12]	@ (80058dc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr
 80058dc:	20000050 	.word	0x20000050

080058e0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b083      	sub	sp, #12
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2243      	movs	r2, #67	@ 0x43
 80058ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80058ee:	4b03      	ldr	r3, [pc, #12]	@ (80058fc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	370c      	adds	r7, #12
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr
 80058fc:	200000d8 	.word	0x200000d8

08005900 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005900:	b480      	push	{r7}
 8005902:	b083      	sub	sp, #12
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	220a      	movs	r2, #10
 800590c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800590e:	4b03      	ldr	r3, [pc, #12]	@ (800591c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005910:	4618      	mov	r0, r3
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr
 800591c:	2000000c 	.word	0x2000000c

08005920 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d101      	bne.n	8005934 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005930:	2303      	movs	r3, #3
 8005932:	e004      	b.n	800593e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	683a      	ldr	r2, [r7, #0]
 8005938:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr

0800594a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800594a:	b480      	push	{r7}
 800594c:	b087      	sub	sp, #28
 800594e:	af00      	add	r7, sp, #0
 8005950:	60f8      	str	r0, [r7, #12]
 8005952:	60b9      	str	r1, [r7, #8]
 8005954:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800595c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8005964:	2303      	movs	r3, #3
 8005966:	e008      	b.n	800597a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	68ba      	ldr	r2, [r7, #8]
 800596c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	4618      	mov	r0, r3
 800597c:	371c      	adds	r7, #28
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr

08005986 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005986:	b480      	push	{r7}
 8005988:	b085      	sub	sp, #20
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
 800598e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005996:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d101      	bne.n	80059a2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800599e:	2303      	movs	r3, #3
 80059a0:	e004      	b.n	80059ac <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	683a      	ldr	r2, [r7, #0]
 80059a6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3714      	adds	r7, #20
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b084      	sub	sp, #16
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80059c6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80059c8:	2301      	movs	r3, #1
 80059ca:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d101      	bne.n	80059da <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e01a      	b.n	8005a10 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d114      	bne.n	8005a0e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8005a02:	2181      	movs	r1, #129	@ 0x81
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f001 fd88 	bl	800751a <USBD_LL_Transmit>

    ret = USBD_OK;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3710      	adds	r7, #16
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005a26:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8005a32:	2303      	movs	r3, #3
 8005a34:	e016      	b.n	8005a64 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	7c1b      	ldrb	r3, [r3, #16]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d109      	bne.n	8005a52 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005a44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005a48:	2101      	movs	r1, #1
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f001 fd86 	bl	800755c <USBD_LL_PrepareReceive>
 8005a50:	e007      	b.n	8005a62 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005a58:	2340      	movs	r3, #64	@ 0x40
 8005a5a:	2101      	movs	r1, #1
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f001 fd7d 	bl	800755c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b086      	sub	sp, #24
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	4613      	mov	r3, r2
 8005a78:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d101      	bne.n	8005a84 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005a80:	2303      	movs	r3, #3
 8005a82:	e01f      	b.n	8005ac4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d003      	beq.n	8005aaa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	68ba      	ldr	r2, [r7, #8]
 8005aa6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	79fa      	ldrb	r2, [r7, #7]
 8005ab6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005ab8:	68f8      	ldr	r0, [r7, #12]
 8005aba:	f001 fbe5 	bl	8007288 <USBD_LL_Init>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005ac2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3718      	adds	r7, #24
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b084      	sub	sp, #16
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d101      	bne.n	8005ae4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	e016      	b.n	8005b12 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	683a      	ldr	r2, [r7, #0]
 8005ae8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d00b      	beq.n	8005b10 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	f107 020e 	add.w	r2, r7, #14
 8005b04:	4610      	mov	r0, r2
 8005b06:	4798      	blx	r3
 8005b08:	4602      	mov	r2, r0
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b082      	sub	sp, #8
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f001 fc10 	bl	8007348 <USBD_LL_Start>
 8005b28:	4603      	mov	r3, r0
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3708      	adds	r7, #8
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}

08005b32 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005b32:	b480      	push	{r7}
 8005b34:	b083      	sub	sp, #12
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b084      	sub	sp, #16
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	460b      	mov	r3, r1
 8005b52:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005b54:	2303      	movs	r3, #3
 8005b56:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d009      	beq.n	8005b76 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	78fa      	ldrb	r2, [r7, #3]
 8005b6c:	4611      	mov	r1, r2
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	4798      	blx	r3
 8005b72:	4603      	mov	r3, r0
 8005b74:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3710      	adds	r7, #16
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b082      	sub	sp, #8
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	460b      	mov	r3, r1
 8005b8a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d007      	beq.n	8005ba6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	78fa      	ldrb	r2, [r7, #3]
 8005ba0:	4611      	mov	r1, r2
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	4798      	blx	r3
  }

  return USBD_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3708      	adds	r7, #8
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005bc0:	6839      	ldr	r1, [r7, #0]
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f000 ff48 	bl	8006a58 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005be4:	f003 031f 	and.w	r3, r3, #31
 8005be8:	2b02      	cmp	r3, #2
 8005bea:	d01a      	beq.n	8005c22 <USBD_LL_SetupStage+0x72>
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d822      	bhi.n	8005c36 <USBD_LL_SetupStage+0x86>
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d002      	beq.n	8005bfa <USBD_LL_SetupStage+0x4a>
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d00a      	beq.n	8005c0e <USBD_LL_SetupStage+0x5e>
 8005bf8:	e01d      	b.n	8005c36 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005c00:	4619      	mov	r1, r3
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f000 f9f0 	bl	8005fe8 <USBD_StdDevReq>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	73fb      	strb	r3, [r7, #15]
      break;
 8005c0c:	e020      	b.n	8005c50 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005c14:	4619      	mov	r1, r3
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 fa54 	bl	80060c4 <USBD_StdItfReq>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c20:	e016      	b.n	8005c50 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8005c28:	4619      	mov	r1, r3
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 fa93 	bl	8006156 <USBD_StdEPReq>
 8005c30:	4603      	mov	r3, r0
 8005c32:	73fb      	strb	r3, [r7, #15]
      break;
 8005c34:	e00c      	b.n	8005c50 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8005c3c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	4619      	mov	r1, r3
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f001 fbdf 	bl	8007408 <USBD_LL_StallEP>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	73fb      	strb	r3, [r7, #15]
      break;
 8005c4e:	bf00      	nop
  }

  return ret;
 8005c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3710      	adds	r7, #16
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	b086      	sub	sp, #24
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	60f8      	str	r0, [r7, #12]
 8005c62:	460b      	mov	r3, r1
 8005c64:	607a      	str	r2, [r7, #4]
 8005c66:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005c68:	7afb      	ldrb	r3, [r7, #11]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d138      	bne.n	8005ce0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8005c74:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005c7c:	2b03      	cmp	r3, #3
 8005c7e:	d14a      	bne.n	8005d16 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	689a      	ldr	r2, [r3, #8]
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d913      	bls.n	8005cb4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	689a      	ldr	r2, [r3, #8]
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	1ad2      	subs	r2, r2, r3
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	68da      	ldr	r2, [r3, #12]
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	bf28      	it	cs
 8005ca6:	4613      	movcs	r3, r2
 8005ca8:	461a      	mov	r2, r3
 8005caa:	6879      	ldr	r1, [r7, #4]
 8005cac:	68f8      	ldr	r0, [r7, #12]
 8005cae:	f000 ffc7 	bl	8006c40 <USBD_CtlContinueRx>
 8005cb2:	e030      	b.n	8005d16 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	2b03      	cmp	r3, #3
 8005cbe:	d10b      	bne.n	8005cd8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005cc6:	691b      	ldr	r3, [r3, #16]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d005      	beq.n	8005cd8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005cd2:	691b      	ldr	r3, [r3, #16]
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f000 ffc2 	bl	8006c62 <USBD_CtlSendStatus>
 8005cde:	e01a      	b.n	8005d16 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	2b03      	cmp	r3, #3
 8005cea:	d114      	bne.n	8005d16 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005cf2:	699b      	ldr	r3, [r3, #24]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00e      	beq.n	8005d16 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005cfe:	699b      	ldr	r3, [r3, #24]
 8005d00:	7afa      	ldrb	r2, [r7, #11]
 8005d02:	4611      	mov	r1, r2
 8005d04:	68f8      	ldr	r0, [r7, #12]
 8005d06:	4798      	blx	r3
 8005d08:	4603      	mov	r3, r0
 8005d0a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8005d0c:	7dfb      	ldrb	r3, [r7, #23]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d001      	beq.n	8005d16 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8005d12:	7dfb      	ldrb	r3, [r7, #23]
 8005d14:	e000      	b.n	8005d18 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3718      	adds	r7, #24
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b086      	sub	sp, #24
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	460b      	mov	r3, r1
 8005d2a:	607a      	str	r2, [r7, #4]
 8005d2c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005d2e:	7afb      	ldrb	r3, [r7, #11]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d16b      	bne.n	8005e0c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	3314      	adds	r3, #20
 8005d38:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d156      	bne.n	8005df2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	689a      	ldr	r2, [r3, #8]
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d914      	bls.n	8005d7a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	689a      	ldr	r2, [r3, #8]
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	1ad2      	subs	r2, r2, r3
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	461a      	mov	r2, r3
 8005d64:	6879      	ldr	r1, [r7, #4]
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f000 ff3c 	bl	8006be4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	2200      	movs	r2, #0
 8005d70:	2100      	movs	r1, #0
 8005d72:	68f8      	ldr	r0, [r7, #12]
 8005d74:	f001 fbf2 	bl	800755c <USBD_LL_PrepareReceive>
 8005d78:	e03b      	b.n	8005df2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	68da      	ldr	r2, [r3, #12]
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d11c      	bne.n	8005dc0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	685a      	ldr	r2, [r3, #4]
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d316      	bcc.n	8005dc0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	685a      	ldr	r2, [r3, #4]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d20f      	bcs.n	8005dc0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005da0:	2200      	movs	r2, #0
 8005da2:	2100      	movs	r1, #0
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f000 ff1d 	bl	8006be4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2200      	movs	r2, #0
 8005dae:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005db2:	2300      	movs	r3, #0
 8005db4:	2200      	movs	r2, #0
 8005db6:	2100      	movs	r1, #0
 8005db8:	68f8      	ldr	r0, [r7, #12]
 8005dba:	f001 fbcf 	bl	800755c <USBD_LL_PrepareReceive>
 8005dbe:	e018      	b.n	8005df2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	2b03      	cmp	r3, #3
 8005dca:	d10b      	bne.n	8005de4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d005      	beq.n	8005de4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	68f8      	ldr	r0, [r7, #12]
 8005de2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005de4:	2180      	movs	r1, #128	@ 0x80
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f001 fb0e 	bl	8007408 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005dec:	68f8      	ldr	r0, [r7, #12]
 8005dee:	f000 ff4b 	bl	8006c88 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d122      	bne.n	8005e42 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8005dfc:	68f8      	ldr	r0, [r7, #12]
 8005dfe:	f7ff fe98 	bl	8005b32 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8005e0a:	e01a      	b.n	8005e42 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b03      	cmp	r3, #3
 8005e16:	d114      	bne.n	8005e42 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d00e      	beq.n	8005e42 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e2a:	695b      	ldr	r3, [r3, #20]
 8005e2c:	7afa      	ldrb	r2, [r7, #11]
 8005e2e:	4611      	mov	r1, r2
 8005e30:	68f8      	ldr	r0, [r7, #12]
 8005e32:	4798      	blx	r3
 8005e34:	4603      	mov	r3, r0
 8005e36:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8005e38:	7dfb      	ldrb	r3, [r7, #23]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d001      	beq.n	8005e42 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8005e3e:	7dfb      	ldrb	r3, [r7, #23]
 8005e40:	e000      	b.n	8005e44 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8005e42:	2300      	movs	r3, #0
}
 8005e44:	4618      	mov	r0, r3
 8005e46:	3718      	adds	r7, #24
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	bd80      	pop	{r7, pc}

08005e4c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d101      	bne.n	8005e80 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	e02f      	b.n	8005ee0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d00f      	beq.n	8005eaa <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d009      	beq.n	8005eaa <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	6852      	ldr	r2, [r2, #4]
 8005ea2:	b2d2      	uxtb	r2, r2
 8005ea4:	4611      	mov	r1, r2
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005eaa:	2340      	movs	r3, #64	@ 0x40
 8005eac:	2200      	movs	r2, #0
 8005eae:	2100      	movs	r1, #0
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f001 fa64 	bl	800737e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2240      	movs	r2, #64	@ 0x40
 8005ec2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005ec6:	2340      	movs	r3, #64	@ 0x40
 8005ec8:	2200      	movs	r2, #0
 8005eca:	2180      	movs	r1, #128	@ 0x80
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f001 fa56 	bl	800737e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2240      	movs	r2, #64	@ 0x40
 8005edc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8005ede:	2300      	movs	r3, #0
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3708      	adds	r7, #8
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}

08005ee8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b083      	sub	sp, #12
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	460b      	mov	r3, r1
 8005ef2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	78fa      	ldrb	r2, [r7, #3]
 8005ef8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005efa:	2300      	movs	r3, #0
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	370c      	adds	r7, #12
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b083      	sub	sp, #12
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005f16:	b2da      	uxtb	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2204      	movs	r2, #4
 8005f22:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8005f26:	2300      	movs	r3, #0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	2b04      	cmp	r3, #4
 8005f46:	d106      	bne.n	8005f56 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8005f4e:	b2da      	uxtb	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8005f56:	2300      	movs	r3, #0
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d101      	bne.n	8005f7a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e012      	b.n	8005fa0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b03      	cmp	r3, #3
 8005f84:	d10b      	bne.n	8005f9e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005f8c:	69db      	ldr	r3, [r3, #28]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d005      	beq.n	8005f9e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8005f98:	69db      	ldr	r3, [r3, #28]
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3708      	adds	r7, #8
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b087      	sub	sp, #28
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	781b      	ldrb	r3, [r3, #0]
 8005fb8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	3301      	adds	r3, #1
 8005fbe:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005fc6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005fca:	021b      	lsls	r3, r3, #8
 8005fcc:	b21a      	sxth	r2, r3
 8005fce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	b21b      	sxth	r3, r3
 8005fd6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8005fd8:	89fb      	ldrh	r3, [r7, #14]
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	371c      	adds	r7, #28
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr
	...

08005fe8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	781b      	ldrb	r3, [r3, #0]
 8005ffa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005ffe:	2b40      	cmp	r3, #64	@ 0x40
 8006000:	d005      	beq.n	800600e <USBD_StdDevReq+0x26>
 8006002:	2b40      	cmp	r3, #64	@ 0x40
 8006004:	d853      	bhi.n	80060ae <USBD_StdDevReq+0xc6>
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00b      	beq.n	8006022 <USBD_StdDevReq+0x3a>
 800600a:	2b20      	cmp	r3, #32
 800600c:	d14f      	bne.n	80060ae <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	6839      	ldr	r1, [r7, #0]
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	4798      	blx	r3
 800601c:	4603      	mov	r3, r0
 800601e:	73fb      	strb	r3, [r7, #15]
      break;
 8006020:	e04a      	b.n	80060b8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	785b      	ldrb	r3, [r3, #1]
 8006026:	2b09      	cmp	r3, #9
 8006028:	d83b      	bhi.n	80060a2 <USBD_StdDevReq+0xba>
 800602a:	a201      	add	r2, pc, #4	@ (adr r2, 8006030 <USBD_StdDevReq+0x48>)
 800602c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006030:	08006085 	.word	0x08006085
 8006034:	08006099 	.word	0x08006099
 8006038:	080060a3 	.word	0x080060a3
 800603c:	0800608f 	.word	0x0800608f
 8006040:	080060a3 	.word	0x080060a3
 8006044:	08006063 	.word	0x08006063
 8006048:	08006059 	.word	0x08006059
 800604c:	080060a3 	.word	0x080060a3
 8006050:	0800607b 	.word	0x0800607b
 8006054:	0800606d 	.word	0x0800606d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006058:	6839      	ldr	r1, [r7, #0]
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 f9de 	bl	800641c <USBD_GetDescriptor>
          break;
 8006060:	e024      	b.n	80060ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006062:	6839      	ldr	r1, [r7, #0]
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f000 fb6d 	bl	8006744 <USBD_SetAddress>
          break;
 800606a:	e01f      	b.n	80060ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800606c:	6839      	ldr	r1, [r7, #0]
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f000 fbac 	bl	80067cc <USBD_SetConfig>
 8006074:	4603      	mov	r3, r0
 8006076:	73fb      	strb	r3, [r7, #15]
          break;
 8006078:	e018      	b.n	80060ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800607a:	6839      	ldr	r1, [r7, #0]
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f000 fc4b 	bl	8006918 <USBD_GetConfig>
          break;
 8006082:	e013      	b.n	80060ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006084:	6839      	ldr	r1, [r7, #0]
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 fc7c 	bl	8006984 <USBD_GetStatus>
          break;
 800608c:	e00e      	b.n	80060ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800608e:	6839      	ldr	r1, [r7, #0]
 8006090:	6878      	ldr	r0, [r7, #4]
 8006092:	f000 fcab 	bl	80069ec <USBD_SetFeature>
          break;
 8006096:	e009      	b.n	80060ac <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006098:	6839      	ldr	r1, [r7, #0]
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 fcba 	bl	8006a14 <USBD_ClrFeature>
          break;
 80060a0:	e004      	b.n	80060ac <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80060a2:	6839      	ldr	r1, [r7, #0]
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f000 fd11 	bl	8006acc <USBD_CtlError>
          break;
 80060aa:	bf00      	nop
      }
      break;
 80060ac:	e004      	b.n	80060b8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80060ae:	6839      	ldr	r1, [r7, #0]
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f000 fd0b 	bl	8006acc <USBD_CtlError>
      break;
 80060b6:	bf00      	nop
  }

  return ret;
 80060b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3710      	adds	r7, #16
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop

080060c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b084      	sub	sp, #16
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80060ce:	2300      	movs	r3, #0
 80060d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80060da:	2b40      	cmp	r3, #64	@ 0x40
 80060dc:	d005      	beq.n	80060ea <USBD_StdItfReq+0x26>
 80060de:	2b40      	cmp	r3, #64	@ 0x40
 80060e0:	d82f      	bhi.n	8006142 <USBD_StdItfReq+0x7e>
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d001      	beq.n	80060ea <USBD_StdItfReq+0x26>
 80060e6:	2b20      	cmp	r3, #32
 80060e8:	d12b      	bne.n	8006142 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	3b01      	subs	r3, #1
 80060f4:	2b02      	cmp	r3, #2
 80060f6:	d81d      	bhi.n	8006134 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	889b      	ldrh	r3, [r3, #4]
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d813      	bhi.n	800612a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	6839      	ldr	r1, [r7, #0]
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	4798      	blx	r3
 8006110:	4603      	mov	r3, r0
 8006112:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	88db      	ldrh	r3, [r3, #6]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d110      	bne.n	800613e <USBD_StdItfReq+0x7a>
 800611c:	7bfb      	ldrb	r3, [r7, #15]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d10d      	bne.n	800613e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 fd9d 	bl	8006c62 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006128:	e009      	b.n	800613e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800612a:	6839      	ldr	r1, [r7, #0]
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 fccd 	bl	8006acc <USBD_CtlError>
          break;
 8006132:	e004      	b.n	800613e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006134:	6839      	ldr	r1, [r7, #0]
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 fcc8 	bl	8006acc <USBD_CtlError>
          break;
 800613c:	e000      	b.n	8006140 <USBD_StdItfReq+0x7c>
          break;
 800613e:	bf00      	nop
      }
      break;
 8006140:	e004      	b.n	800614c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8006142:	6839      	ldr	r1, [r7, #0]
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f000 fcc1 	bl	8006acc <USBD_CtlError>
      break;
 800614a:	bf00      	nop
  }

  return ret;
 800614c:	7bfb      	ldrb	r3, [r7, #15]
}
 800614e:	4618      	mov	r0, r3
 8006150:	3710      	adds	r7, #16
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}

08006156 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006156:	b580      	push	{r7, lr}
 8006158:	b084      	sub	sp, #16
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
 800615e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006160:	2300      	movs	r3, #0
 8006162:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	889b      	ldrh	r3, [r3, #4]
 8006168:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	781b      	ldrb	r3, [r3, #0]
 800616e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006172:	2b40      	cmp	r3, #64	@ 0x40
 8006174:	d007      	beq.n	8006186 <USBD_StdEPReq+0x30>
 8006176:	2b40      	cmp	r3, #64	@ 0x40
 8006178:	f200 8145 	bhi.w	8006406 <USBD_StdEPReq+0x2b0>
 800617c:	2b00      	cmp	r3, #0
 800617e:	d00c      	beq.n	800619a <USBD_StdEPReq+0x44>
 8006180:	2b20      	cmp	r3, #32
 8006182:	f040 8140 	bne.w	8006406 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	6839      	ldr	r1, [r7, #0]
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	4798      	blx	r3
 8006194:	4603      	mov	r3, r0
 8006196:	73fb      	strb	r3, [r7, #15]
      break;
 8006198:	e13a      	b.n	8006410 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	785b      	ldrb	r3, [r3, #1]
 800619e:	2b03      	cmp	r3, #3
 80061a0:	d007      	beq.n	80061b2 <USBD_StdEPReq+0x5c>
 80061a2:	2b03      	cmp	r3, #3
 80061a4:	f300 8129 	bgt.w	80063fa <USBD_StdEPReq+0x2a4>
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d07f      	beq.n	80062ac <USBD_StdEPReq+0x156>
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d03c      	beq.n	800622a <USBD_StdEPReq+0xd4>
 80061b0:	e123      	b.n	80063fa <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	2b02      	cmp	r3, #2
 80061bc:	d002      	beq.n	80061c4 <USBD_StdEPReq+0x6e>
 80061be:	2b03      	cmp	r3, #3
 80061c0:	d016      	beq.n	80061f0 <USBD_StdEPReq+0x9a>
 80061c2:	e02c      	b.n	800621e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80061c4:	7bbb      	ldrb	r3, [r7, #14]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d00d      	beq.n	80061e6 <USBD_StdEPReq+0x90>
 80061ca:	7bbb      	ldrb	r3, [r7, #14]
 80061cc:	2b80      	cmp	r3, #128	@ 0x80
 80061ce:	d00a      	beq.n	80061e6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80061d0:	7bbb      	ldrb	r3, [r7, #14]
 80061d2:	4619      	mov	r1, r3
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f001 f917 	bl	8007408 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80061da:	2180      	movs	r1, #128	@ 0x80
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f001 f913 	bl	8007408 <USBD_LL_StallEP>
 80061e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80061e4:	e020      	b.n	8006228 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80061e6:	6839      	ldr	r1, [r7, #0]
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 fc6f 	bl	8006acc <USBD_CtlError>
              break;
 80061ee:	e01b      	b.n	8006228 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	885b      	ldrh	r3, [r3, #2]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d10e      	bne.n	8006216 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80061f8:	7bbb      	ldrb	r3, [r7, #14]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d00b      	beq.n	8006216 <USBD_StdEPReq+0xc0>
 80061fe:	7bbb      	ldrb	r3, [r7, #14]
 8006200:	2b80      	cmp	r3, #128	@ 0x80
 8006202:	d008      	beq.n	8006216 <USBD_StdEPReq+0xc0>
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	88db      	ldrh	r3, [r3, #6]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d104      	bne.n	8006216 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800620c:	7bbb      	ldrb	r3, [r7, #14]
 800620e:	4619      	mov	r1, r3
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f001 f8f9 	bl	8007408 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 fd23 	bl	8006c62 <USBD_CtlSendStatus>

              break;
 800621c:	e004      	b.n	8006228 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800621e:	6839      	ldr	r1, [r7, #0]
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f000 fc53 	bl	8006acc <USBD_CtlError>
              break;
 8006226:	bf00      	nop
          }
          break;
 8006228:	e0ec      	b.n	8006404 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b02      	cmp	r3, #2
 8006234:	d002      	beq.n	800623c <USBD_StdEPReq+0xe6>
 8006236:	2b03      	cmp	r3, #3
 8006238:	d016      	beq.n	8006268 <USBD_StdEPReq+0x112>
 800623a:	e030      	b.n	800629e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800623c:	7bbb      	ldrb	r3, [r7, #14]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00d      	beq.n	800625e <USBD_StdEPReq+0x108>
 8006242:	7bbb      	ldrb	r3, [r7, #14]
 8006244:	2b80      	cmp	r3, #128	@ 0x80
 8006246:	d00a      	beq.n	800625e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006248:	7bbb      	ldrb	r3, [r7, #14]
 800624a:	4619      	mov	r1, r3
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f001 f8db 	bl	8007408 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006252:	2180      	movs	r1, #128	@ 0x80
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f001 f8d7 	bl	8007408 <USBD_LL_StallEP>
 800625a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800625c:	e025      	b.n	80062aa <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800625e:	6839      	ldr	r1, [r7, #0]
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f000 fc33 	bl	8006acc <USBD_CtlError>
              break;
 8006266:	e020      	b.n	80062aa <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	885b      	ldrh	r3, [r3, #2]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d11b      	bne.n	80062a8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006270:	7bbb      	ldrb	r3, [r7, #14]
 8006272:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006276:	2b00      	cmp	r3, #0
 8006278:	d004      	beq.n	8006284 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800627a:	7bbb      	ldrb	r3, [r7, #14]
 800627c:	4619      	mov	r1, r3
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f001 f8e1 	bl	8007446 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 fcec 	bl	8006c62 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	6839      	ldr	r1, [r7, #0]
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	4798      	blx	r3
 8006298:	4603      	mov	r3, r0
 800629a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800629c:	e004      	b.n	80062a8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800629e:	6839      	ldr	r1, [r7, #0]
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f000 fc13 	bl	8006acc <USBD_CtlError>
              break;
 80062a6:	e000      	b.n	80062aa <USBD_StdEPReq+0x154>
              break;
 80062a8:	bf00      	nop
          }
          break;
 80062aa:	e0ab      	b.n	8006404 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80062b2:	b2db      	uxtb	r3, r3
 80062b4:	2b02      	cmp	r3, #2
 80062b6:	d002      	beq.n	80062be <USBD_StdEPReq+0x168>
 80062b8:	2b03      	cmp	r3, #3
 80062ba:	d032      	beq.n	8006322 <USBD_StdEPReq+0x1cc>
 80062bc:	e097      	b.n	80063ee <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80062be:	7bbb      	ldrb	r3, [r7, #14]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d007      	beq.n	80062d4 <USBD_StdEPReq+0x17e>
 80062c4:	7bbb      	ldrb	r3, [r7, #14]
 80062c6:	2b80      	cmp	r3, #128	@ 0x80
 80062c8:	d004      	beq.n	80062d4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80062ca:	6839      	ldr	r1, [r7, #0]
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f000 fbfd 	bl	8006acc <USBD_CtlError>
                break;
 80062d2:	e091      	b.n	80063f8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80062d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	da0b      	bge.n	80062f4 <USBD_StdEPReq+0x19e>
 80062dc:	7bbb      	ldrb	r3, [r7, #14]
 80062de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80062e2:	4613      	mov	r3, r2
 80062e4:	009b      	lsls	r3, r3, #2
 80062e6:	4413      	add	r3, r2
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	3310      	adds	r3, #16
 80062ec:	687a      	ldr	r2, [r7, #4]
 80062ee:	4413      	add	r3, r2
 80062f0:	3304      	adds	r3, #4
 80062f2:	e00b      	b.n	800630c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80062f4:	7bbb      	ldrb	r3, [r7, #14]
 80062f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80062fa:	4613      	mov	r3, r2
 80062fc:	009b      	lsls	r3, r3, #2
 80062fe:	4413      	add	r3, r2
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	4413      	add	r3, r2
 800630a:	3304      	adds	r3, #4
 800630c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	2200      	movs	r2, #0
 8006312:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	2202      	movs	r2, #2
 8006318:	4619      	mov	r1, r3
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f000 fc47 	bl	8006bae <USBD_CtlSendData>
              break;
 8006320:	e06a      	b.n	80063f8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006322:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006326:	2b00      	cmp	r3, #0
 8006328:	da11      	bge.n	800634e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800632a:	7bbb      	ldrb	r3, [r7, #14]
 800632c:	f003 020f 	and.w	r2, r3, #15
 8006330:	6879      	ldr	r1, [r7, #4]
 8006332:	4613      	mov	r3, r2
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	4413      	add	r3, r2
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	440b      	add	r3, r1
 800633c:	3324      	adds	r3, #36	@ 0x24
 800633e:	881b      	ldrh	r3, [r3, #0]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d117      	bne.n	8006374 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006344:	6839      	ldr	r1, [r7, #0]
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f000 fbc0 	bl	8006acc <USBD_CtlError>
                  break;
 800634c:	e054      	b.n	80063f8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800634e:	7bbb      	ldrb	r3, [r7, #14]
 8006350:	f003 020f 	and.w	r2, r3, #15
 8006354:	6879      	ldr	r1, [r7, #4]
 8006356:	4613      	mov	r3, r2
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	4413      	add	r3, r2
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	440b      	add	r3, r1
 8006360:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006364:	881b      	ldrh	r3, [r3, #0]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d104      	bne.n	8006374 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800636a:	6839      	ldr	r1, [r7, #0]
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f000 fbad 	bl	8006acc <USBD_CtlError>
                  break;
 8006372:	e041      	b.n	80063f8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006374:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006378:	2b00      	cmp	r3, #0
 800637a:	da0b      	bge.n	8006394 <USBD_StdEPReq+0x23e>
 800637c:	7bbb      	ldrb	r3, [r7, #14]
 800637e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006382:	4613      	mov	r3, r2
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	4413      	add	r3, r2
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	3310      	adds	r3, #16
 800638c:	687a      	ldr	r2, [r7, #4]
 800638e:	4413      	add	r3, r2
 8006390:	3304      	adds	r3, #4
 8006392:	e00b      	b.n	80063ac <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006394:	7bbb      	ldrb	r3, [r7, #14]
 8006396:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800639a:	4613      	mov	r3, r2
 800639c:	009b      	lsls	r3, r3, #2
 800639e:	4413      	add	r3, r2
 80063a0:	009b      	lsls	r3, r3, #2
 80063a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	4413      	add	r3, r2
 80063aa:	3304      	adds	r3, #4
 80063ac:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80063ae:	7bbb      	ldrb	r3, [r7, #14]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d002      	beq.n	80063ba <USBD_StdEPReq+0x264>
 80063b4:	7bbb      	ldrb	r3, [r7, #14]
 80063b6:	2b80      	cmp	r3, #128	@ 0x80
 80063b8:	d103      	bne.n	80063c2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	2200      	movs	r2, #0
 80063be:	601a      	str	r2, [r3, #0]
 80063c0:	e00e      	b.n	80063e0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80063c2:	7bbb      	ldrb	r3, [r7, #14]
 80063c4:	4619      	mov	r1, r3
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f001 f85c 	bl	8007484 <USBD_LL_IsStallEP>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d003      	beq.n	80063da <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	2201      	movs	r2, #1
 80063d6:	601a      	str	r2, [r3, #0]
 80063d8:	e002      	b.n	80063e0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	2200      	movs	r2, #0
 80063de:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	2202      	movs	r2, #2
 80063e4:	4619      	mov	r1, r3
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f000 fbe1 	bl	8006bae <USBD_CtlSendData>
              break;
 80063ec:	e004      	b.n	80063f8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80063ee:	6839      	ldr	r1, [r7, #0]
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 fb6b 	bl	8006acc <USBD_CtlError>
              break;
 80063f6:	bf00      	nop
          }
          break;
 80063f8:	e004      	b.n	8006404 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 80063fa:	6839      	ldr	r1, [r7, #0]
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f000 fb65 	bl	8006acc <USBD_CtlError>
          break;
 8006402:	bf00      	nop
      }
      break;
 8006404:	e004      	b.n	8006410 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8006406:	6839      	ldr	r1, [r7, #0]
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 fb5f 	bl	8006acc <USBD_CtlError>
      break;
 800640e:	bf00      	nop
  }

  return ret;
 8006410:	7bfb      	ldrb	r3, [r7, #15]
}
 8006412:	4618      	mov	r0, r3
 8006414:	3710      	adds	r7, #16
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}
	...

0800641c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006426:	2300      	movs	r3, #0
 8006428:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800642a:	2300      	movs	r3, #0
 800642c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800642e:	2300      	movs	r3, #0
 8006430:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	885b      	ldrh	r3, [r3, #2]
 8006436:	0a1b      	lsrs	r3, r3, #8
 8006438:	b29b      	uxth	r3, r3
 800643a:	3b01      	subs	r3, #1
 800643c:	2b0e      	cmp	r3, #14
 800643e:	f200 8152 	bhi.w	80066e6 <USBD_GetDescriptor+0x2ca>
 8006442:	a201      	add	r2, pc, #4	@ (adr r2, 8006448 <USBD_GetDescriptor+0x2c>)
 8006444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006448:	080064b9 	.word	0x080064b9
 800644c:	080064d1 	.word	0x080064d1
 8006450:	08006511 	.word	0x08006511
 8006454:	080066e7 	.word	0x080066e7
 8006458:	080066e7 	.word	0x080066e7
 800645c:	08006687 	.word	0x08006687
 8006460:	080066b3 	.word	0x080066b3
 8006464:	080066e7 	.word	0x080066e7
 8006468:	080066e7 	.word	0x080066e7
 800646c:	080066e7 	.word	0x080066e7
 8006470:	080066e7 	.word	0x080066e7
 8006474:	080066e7 	.word	0x080066e7
 8006478:	080066e7 	.word	0x080066e7
 800647c:	080066e7 	.word	0x080066e7
 8006480:	08006485 	.word	0x08006485
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800648a:	69db      	ldr	r3, [r3, #28]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00b      	beq.n	80064a8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006496:	69db      	ldr	r3, [r3, #28]
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	7c12      	ldrb	r2, [r2, #16]
 800649c:	f107 0108 	add.w	r1, r7, #8
 80064a0:	4610      	mov	r0, r2
 80064a2:	4798      	blx	r3
 80064a4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80064a6:	e126      	b.n	80066f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80064a8:	6839      	ldr	r1, [r7, #0]
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f000 fb0e 	bl	8006acc <USBD_CtlError>
        err++;
 80064b0:	7afb      	ldrb	r3, [r7, #11]
 80064b2:	3301      	adds	r3, #1
 80064b4:	72fb      	strb	r3, [r7, #11]
      break;
 80064b6:	e11e      	b.n	80066f6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	7c12      	ldrb	r2, [r2, #16]
 80064c4:	f107 0108 	add.w	r1, r7, #8
 80064c8:	4610      	mov	r0, r2
 80064ca:	4798      	blx	r3
 80064cc:	60f8      	str	r0, [r7, #12]
      break;
 80064ce:	e112      	b.n	80066f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	7c1b      	ldrb	r3, [r3, #16]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d10d      	bne.n	80064f4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e0:	f107 0208 	add.w	r2, r7, #8
 80064e4:	4610      	mov	r0, r2
 80064e6:	4798      	blx	r3
 80064e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	3301      	adds	r3, #1
 80064ee:	2202      	movs	r2, #2
 80064f0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80064f2:	e100      	b.n	80066f6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064fc:	f107 0208 	add.w	r2, r7, #8
 8006500:	4610      	mov	r0, r2
 8006502:	4798      	blx	r3
 8006504:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	3301      	adds	r3, #1
 800650a:	2202      	movs	r2, #2
 800650c:	701a      	strb	r2, [r3, #0]
      break;
 800650e:	e0f2      	b.n	80066f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	885b      	ldrh	r3, [r3, #2]
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b05      	cmp	r3, #5
 8006518:	f200 80ac 	bhi.w	8006674 <USBD_GetDescriptor+0x258>
 800651c:	a201      	add	r2, pc, #4	@ (adr r2, 8006524 <USBD_GetDescriptor+0x108>)
 800651e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006522:	bf00      	nop
 8006524:	0800653d 	.word	0x0800653d
 8006528:	08006571 	.word	0x08006571
 800652c:	080065a5 	.word	0x080065a5
 8006530:	080065d9 	.word	0x080065d9
 8006534:	0800660d 	.word	0x0800660d
 8006538:	08006641 	.word	0x08006641
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d00b      	beq.n	8006560 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	7c12      	ldrb	r2, [r2, #16]
 8006554:	f107 0108 	add.w	r1, r7, #8
 8006558:	4610      	mov	r0, r2
 800655a:	4798      	blx	r3
 800655c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800655e:	e091      	b.n	8006684 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006560:	6839      	ldr	r1, [r7, #0]
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 fab2 	bl	8006acc <USBD_CtlError>
            err++;
 8006568:	7afb      	ldrb	r3, [r7, #11]
 800656a:	3301      	adds	r3, #1
 800656c:	72fb      	strb	r3, [r7, #11]
          break;
 800656e:	e089      	b.n	8006684 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00b      	beq.n	8006594 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	7c12      	ldrb	r2, [r2, #16]
 8006588:	f107 0108 	add.w	r1, r7, #8
 800658c:	4610      	mov	r0, r2
 800658e:	4798      	blx	r3
 8006590:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006592:	e077      	b.n	8006684 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006594:	6839      	ldr	r1, [r7, #0]
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 fa98 	bl	8006acc <USBD_CtlError>
            err++;
 800659c:	7afb      	ldrb	r3, [r7, #11]
 800659e:	3301      	adds	r3, #1
 80065a0:	72fb      	strb	r3, [r7, #11]
          break;
 80065a2:	e06f      	b.n	8006684 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d00b      	beq.n	80065c8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	7c12      	ldrb	r2, [r2, #16]
 80065bc:	f107 0108 	add.w	r1, r7, #8
 80065c0:	4610      	mov	r0, r2
 80065c2:	4798      	blx	r3
 80065c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80065c6:	e05d      	b.n	8006684 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80065c8:	6839      	ldr	r1, [r7, #0]
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 fa7e 	bl	8006acc <USBD_CtlError>
            err++;
 80065d0:	7afb      	ldrb	r3, [r7, #11]
 80065d2:	3301      	adds	r3, #1
 80065d4:	72fb      	strb	r3, [r7, #11]
          break;
 80065d6:	e055      	b.n	8006684 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065de:	691b      	ldr	r3, [r3, #16]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d00b      	beq.n	80065fc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	7c12      	ldrb	r2, [r2, #16]
 80065f0:	f107 0108 	add.w	r1, r7, #8
 80065f4:	4610      	mov	r0, r2
 80065f6:	4798      	blx	r3
 80065f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80065fa:	e043      	b.n	8006684 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80065fc:	6839      	ldr	r1, [r7, #0]
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 fa64 	bl	8006acc <USBD_CtlError>
            err++;
 8006604:	7afb      	ldrb	r3, [r7, #11]
 8006606:	3301      	adds	r3, #1
 8006608:	72fb      	strb	r3, [r7, #11]
          break;
 800660a:	e03b      	b.n	8006684 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006612:	695b      	ldr	r3, [r3, #20]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d00b      	beq.n	8006630 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800661e:	695b      	ldr	r3, [r3, #20]
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	7c12      	ldrb	r2, [r2, #16]
 8006624:	f107 0108 	add.w	r1, r7, #8
 8006628:	4610      	mov	r0, r2
 800662a:	4798      	blx	r3
 800662c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800662e:	e029      	b.n	8006684 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006630:	6839      	ldr	r1, [r7, #0]
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 fa4a 	bl	8006acc <USBD_CtlError>
            err++;
 8006638:	7afb      	ldrb	r3, [r7, #11]
 800663a:	3301      	adds	r3, #1
 800663c:	72fb      	strb	r3, [r7, #11]
          break;
 800663e:	e021      	b.n	8006684 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006646:	699b      	ldr	r3, [r3, #24]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00b      	beq.n	8006664 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006652:	699b      	ldr	r3, [r3, #24]
 8006654:	687a      	ldr	r2, [r7, #4]
 8006656:	7c12      	ldrb	r2, [r2, #16]
 8006658:	f107 0108 	add.w	r1, r7, #8
 800665c:	4610      	mov	r0, r2
 800665e:	4798      	blx	r3
 8006660:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006662:	e00f      	b.n	8006684 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8006664:	6839      	ldr	r1, [r7, #0]
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 fa30 	bl	8006acc <USBD_CtlError>
            err++;
 800666c:	7afb      	ldrb	r3, [r7, #11]
 800666e:	3301      	adds	r3, #1
 8006670:	72fb      	strb	r3, [r7, #11]
          break;
 8006672:	e007      	b.n	8006684 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006674:	6839      	ldr	r1, [r7, #0]
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f000 fa28 	bl	8006acc <USBD_CtlError>
          err++;
 800667c:	7afb      	ldrb	r3, [r7, #11]
 800667e:	3301      	adds	r3, #1
 8006680:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8006682:	bf00      	nop
      }
      break;
 8006684:	e037      	b.n	80066f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	7c1b      	ldrb	r3, [r3, #16]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d109      	bne.n	80066a2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006694:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006696:	f107 0208 	add.w	r2, r7, #8
 800669a:	4610      	mov	r0, r2
 800669c:	4798      	blx	r3
 800669e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80066a0:	e029      	b.n	80066f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80066a2:	6839      	ldr	r1, [r7, #0]
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f000 fa11 	bl	8006acc <USBD_CtlError>
        err++;
 80066aa:	7afb      	ldrb	r3, [r7, #11]
 80066ac:	3301      	adds	r3, #1
 80066ae:	72fb      	strb	r3, [r7, #11]
      break;
 80066b0:	e021      	b.n	80066f6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	7c1b      	ldrb	r3, [r3, #16]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d10d      	bne.n	80066d6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c2:	f107 0208 	add.w	r2, r7, #8
 80066c6:	4610      	mov	r0, r2
 80066c8:	4798      	blx	r3
 80066ca:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	3301      	adds	r3, #1
 80066d0:	2207      	movs	r2, #7
 80066d2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80066d4:	e00f      	b.n	80066f6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80066d6:	6839      	ldr	r1, [r7, #0]
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f000 f9f7 	bl	8006acc <USBD_CtlError>
        err++;
 80066de:	7afb      	ldrb	r3, [r7, #11]
 80066e0:	3301      	adds	r3, #1
 80066e2:	72fb      	strb	r3, [r7, #11]
      break;
 80066e4:	e007      	b.n	80066f6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80066e6:	6839      	ldr	r1, [r7, #0]
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 f9ef 	bl	8006acc <USBD_CtlError>
      err++;
 80066ee:	7afb      	ldrb	r3, [r7, #11]
 80066f0:	3301      	adds	r3, #1
 80066f2:	72fb      	strb	r3, [r7, #11]
      break;
 80066f4:	bf00      	nop
  }

  if (err != 0U)
 80066f6:	7afb      	ldrb	r3, [r7, #11]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d11e      	bne.n	800673a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	88db      	ldrh	r3, [r3, #6]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d016      	beq.n	8006732 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8006704:	893b      	ldrh	r3, [r7, #8]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d00e      	beq.n	8006728 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	88da      	ldrh	r2, [r3, #6]
 800670e:	893b      	ldrh	r3, [r7, #8]
 8006710:	4293      	cmp	r3, r2
 8006712:	bf28      	it	cs
 8006714:	4613      	movcs	r3, r2
 8006716:	b29b      	uxth	r3, r3
 8006718:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800671a:	893b      	ldrh	r3, [r7, #8]
 800671c:	461a      	mov	r2, r3
 800671e:	68f9      	ldr	r1, [r7, #12]
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f000 fa44 	bl	8006bae <USBD_CtlSendData>
 8006726:	e009      	b.n	800673c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006728:	6839      	ldr	r1, [r7, #0]
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f9ce 	bl	8006acc <USBD_CtlError>
 8006730:	e004      	b.n	800673c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 fa95 	bl	8006c62 <USBD_CtlSendStatus>
 8006738:	e000      	b.n	800673c <USBD_GetDescriptor+0x320>
    return;
 800673a:	bf00      	nop
  }
}
 800673c:	3710      	adds	r7, #16
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop

08006744 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	889b      	ldrh	r3, [r3, #4]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d131      	bne.n	80067ba <USBD_SetAddress+0x76>
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	88db      	ldrh	r3, [r3, #6]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d12d      	bne.n	80067ba <USBD_SetAddress+0x76>
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	885b      	ldrh	r3, [r3, #2]
 8006762:	2b7f      	cmp	r3, #127	@ 0x7f
 8006764:	d829      	bhi.n	80067ba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	885b      	ldrh	r3, [r3, #2]
 800676a:	b2db      	uxtb	r3, r3
 800676c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006770:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006778:	b2db      	uxtb	r3, r3
 800677a:	2b03      	cmp	r3, #3
 800677c:	d104      	bne.n	8006788 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800677e:	6839      	ldr	r1, [r7, #0]
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 f9a3 	bl	8006acc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006786:	e01d      	b.n	80067c4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	7bfa      	ldrb	r2, [r7, #15]
 800678c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006790:	7bfb      	ldrb	r3, [r7, #15]
 8006792:	4619      	mov	r1, r3
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f000 fea1 	bl	80074dc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f000 fa61 	bl	8006c62 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80067a0:	7bfb      	ldrb	r3, [r7, #15]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d004      	beq.n	80067b0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2202      	movs	r2, #2
 80067aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067ae:	e009      	b.n	80067c4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067b8:	e004      	b.n	80067c4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80067ba:	6839      	ldr	r1, [r7, #0]
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 f985 	bl	8006acc <USBD_CtlError>
  }
}
 80067c2:	bf00      	nop
 80067c4:	bf00      	nop
 80067c6:	3710      	adds	r7, #16
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80067d6:	2300      	movs	r3, #0
 80067d8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	885b      	ldrh	r3, [r3, #2]
 80067de:	b2da      	uxtb	r2, r3
 80067e0:	4b4c      	ldr	r3, [pc, #304]	@ (8006914 <USBD_SetConfig+0x148>)
 80067e2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80067e4:	4b4b      	ldr	r3, [pc, #300]	@ (8006914 <USBD_SetConfig+0x148>)
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d905      	bls.n	80067f8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80067ec:	6839      	ldr	r1, [r7, #0]
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 f96c 	bl	8006acc <USBD_CtlError>
    return USBD_FAIL;
 80067f4:	2303      	movs	r3, #3
 80067f6:	e088      	b.n	800690a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	2b02      	cmp	r3, #2
 8006802:	d002      	beq.n	800680a <USBD_SetConfig+0x3e>
 8006804:	2b03      	cmp	r3, #3
 8006806:	d025      	beq.n	8006854 <USBD_SetConfig+0x88>
 8006808:	e071      	b.n	80068ee <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800680a:	4b42      	ldr	r3, [pc, #264]	@ (8006914 <USBD_SetConfig+0x148>)
 800680c:	781b      	ldrb	r3, [r3, #0]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d01c      	beq.n	800684c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8006812:	4b40      	ldr	r3, [pc, #256]	@ (8006914 <USBD_SetConfig+0x148>)
 8006814:	781b      	ldrb	r3, [r3, #0]
 8006816:	461a      	mov	r2, r3
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800681c:	4b3d      	ldr	r3, [pc, #244]	@ (8006914 <USBD_SetConfig+0x148>)
 800681e:	781b      	ldrb	r3, [r3, #0]
 8006820:	4619      	mov	r1, r3
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f7ff f990 	bl	8005b48 <USBD_SetClassConfig>
 8006828:	4603      	mov	r3, r0
 800682a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800682c:	7bfb      	ldrb	r3, [r7, #15]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d004      	beq.n	800683c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8006832:	6839      	ldr	r1, [r7, #0]
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 f949 	bl	8006acc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800683a:	e065      	b.n	8006908 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800683c:	6878      	ldr	r0, [r7, #4]
 800683e:	f000 fa10 	bl	8006c62 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2203      	movs	r2, #3
 8006846:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800684a:	e05d      	b.n	8006908 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	f000 fa08 	bl	8006c62 <USBD_CtlSendStatus>
      break;
 8006852:	e059      	b.n	8006908 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006854:	4b2f      	ldr	r3, [pc, #188]	@ (8006914 <USBD_SetConfig+0x148>)
 8006856:	781b      	ldrb	r3, [r3, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d112      	bne.n	8006882 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2202      	movs	r2, #2
 8006860:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8006864:	4b2b      	ldr	r3, [pc, #172]	@ (8006914 <USBD_SetConfig+0x148>)
 8006866:	781b      	ldrb	r3, [r3, #0]
 8006868:	461a      	mov	r2, r3
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800686e:	4b29      	ldr	r3, [pc, #164]	@ (8006914 <USBD_SetConfig+0x148>)
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	4619      	mov	r1, r3
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f7ff f983 	bl	8005b80 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 f9f1 	bl	8006c62 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006880:	e042      	b.n	8006908 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8006882:	4b24      	ldr	r3, [pc, #144]	@ (8006914 <USBD_SetConfig+0x148>)
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	461a      	mov	r2, r3
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	429a      	cmp	r2, r3
 800688e:	d02a      	beq.n	80068e6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	b2db      	uxtb	r3, r3
 8006896:	4619      	mov	r1, r3
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f7ff f971 	bl	8005b80 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800689e:	4b1d      	ldr	r3, [pc, #116]	@ (8006914 <USBD_SetConfig+0x148>)
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	461a      	mov	r2, r3
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80068a8:	4b1a      	ldr	r3, [pc, #104]	@ (8006914 <USBD_SetConfig+0x148>)
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	4619      	mov	r1, r3
 80068ae:	6878      	ldr	r0, [r7, #4]
 80068b0:	f7ff f94a 	bl	8005b48 <USBD_SetClassConfig>
 80068b4:	4603      	mov	r3, r0
 80068b6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80068b8:	7bfb      	ldrb	r3, [r7, #15]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d00f      	beq.n	80068de <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80068be:	6839      	ldr	r1, [r7, #0]
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 f903 	bl	8006acc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	4619      	mov	r1, r3
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f7ff f956 	bl	8005b80 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2202      	movs	r2, #2
 80068d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80068dc:	e014      	b.n	8006908 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 f9bf 	bl	8006c62 <USBD_CtlSendStatus>
      break;
 80068e4:	e010      	b.n	8006908 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 f9bb 	bl	8006c62 <USBD_CtlSendStatus>
      break;
 80068ec:	e00c      	b.n	8006908 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80068ee:	6839      	ldr	r1, [r7, #0]
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 f8eb 	bl	8006acc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80068f6:	4b07      	ldr	r3, [pc, #28]	@ (8006914 <USBD_SetConfig+0x148>)
 80068f8:	781b      	ldrb	r3, [r3, #0]
 80068fa:	4619      	mov	r1, r3
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f7ff f93f 	bl	8005b80 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006902:	2303      	movs	r3, #3
 8006904:	73fb      	strb	r3, [r7, #15]
      break;
 8006906:	bf00      	nop
  }

  return ret;
 8006908:	7bfb      	ldrb	r3, [r7, #15]
}
 800690a:	4618      	mov	r0, r3
 800690c:	3710      	adds	r7, #16
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	20000228 	.word	0x20000228

08006918 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	88db      	ldrh	r3, [r3, #6]
 8006926:	2b01      	cmp	r3, #1
 8006928:	d004      	beq.n	8006934 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800692a:	6839      	ldr	r1, [r7, #0]
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f8cd 	bl	8006acc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006932:	e023      	b.n	800697c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800693a:	b2db      	uxtb	r3, r3
 800693c:	2b02      	cmp	r3, #2
 800693e:	dc02      	bgt.n	8006946 <USBD_GetConfig+0x2e>
 8006940:	2b00      	cmp	r3, #0
 8006942:	dc03      	bgt.n	800694c <USBD_GetConfig+0x34>
 8006944:	e015      	b.n	8006972 <USBD_GetConfig+0x5a>
 8006946:	2b03      	cmp	r3, #3
 8006948:	d00b      	beq.n	8006962 <USBD_GetConfig+0x4a>
 800694a:	e012      	b.n	8006972 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	3308      	adds	r3, #8
 8006956:	2201      	movs	r2, #1
 8006958:	4619      	mov	r1, r3
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f927 	bl	8006bae <USBD_CtlSendData>
        break;
 8006960:	e00c      	b.n	800697c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	3304      	adds	r3, #4
 8006966:	2201      	movs	r2, #1
 8006968:	4619      	mov	r1, r3
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 f91f 	bl	8006bae <USBD_CtlSendData>
        break;
 8006970:	e004      	b.n	800697c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006972:	6839      	ldr	r1, [r7, #0]
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f000 f8a9 	bl	8006acc <USBD_CtlError>
        break;
 800697a:	bf00      	nop
}
 800697c:	bf00      	nop
 800697e:	3708      	adds	r7, #8
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b082      	sub	sp, #8
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006994:	b2db      	uxtb	r3, r3
 8006996:	3b01      	subs	r3, #1
 8006998:	2b02      	cmp	r3, #2
 800699a:	d81e      	bhi.n	80069da <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	88db      	ldrh	r3, [r3, #6]
 80069a0:	2b02      	cmp	r3, #2
 80069a2:	d004      	beq.n	80069ae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80069a4:	6839      	ldr	r1, [r7, #0]
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 f890 	bl	8006acc <USBD_CtlError>
        break;
 80069ac:	e01a      	b.n	80069e4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2201      	movs	r2, #1
 80069b2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d005      	beq.n	80069ca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	f043 0202 	orr.w	r2, r3, #2
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	330c      	adds	r3, #12
 80069ce:	2202      	movs	r2, #2
 80069d0:	4619      	mov	r1, r3
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f000 f8eb 	bl	8006bae <USBD_CtlSendData>
      break;
 80069d8:	e004      	b.n	80069e4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80069da:	6839      	ldr	r1, [r7, #0]
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 f875 	bl	8006acc <USBD_CtlError>
      break;
 80069e2:	bf00      	nop
  }
}
 80069e4:	bf00      	nop
 80069e6:	3708      	adds	r7, #8
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b082      	sub	sp, #8
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
 80069f4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	885b      	ldrh	r3, [r3, #2]
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d106      	bne.n	8006a0c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2201      	movs	r2, #1
 8006a02:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 f92b 	bl	8006c62 <USBD_CtlSendStatus>
  }
}
 8006a0c:	bf00      	nop
 8006a0e:	3708      	adds	r7, #8
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b082      	sub	sp, #8
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	3b01      	subs	r3, #1
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	d80b      	bhi.n	8006a44 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	885b      	ldrh	r3, [r3, #2]
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d10c      	bne.n	8006a4e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f000 f910 	bl	8006c62 <USBD_CtlSendStatus>
      }
      break;
 8006a42:	e004      	b.n	8006a4e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006a44:	6839      	ldr	r1, [r7, #0]
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f000 f840 	bl	8006acc <USBD_CtlError>
      break;
 8006a4c:	e000      	b.n	8006a50 <USBD_ClrFeature+0x3c>
      break;
 8006a4e:	bf00      	nop
  }
}
 8006a50:	bf00      	nop
 8006a52:	3708      	adds	r7, #8
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	781a      	ldrb	r2, [r3, #0]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	3301      	adds	r3, #1
 8006a72:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	781a      	ldrb	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	3301      	adds	r3, #1
 8006a80:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006a82:	68f8      	ldr	r0, [r7, #12]
 8006a84:	f7ff fa90 	bl	8005fa8 <SWAPBYTE>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	461a      	mov	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	3301      	adds	r3, #1
 8006a94:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	3301      	adds	r3, #1
 8006a9a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006a9c:	68f8      	ldr	r0, [r7, #12]
 8006a9e:	f7ff fa83 	bl	8005fa8 <SWAPBYTE>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	3301      	adds	r3, #1
 8006aae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	f7ff fa76 	bl	8005fa8 <SWAPBYTE>
 8006abc:	4603      	mov	r3, r0
 8006abe:	461a      	mov	r2, r3
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	80da      	strh	r2, [r3, #6]
}
 8006ac4:	bf00      	nop
 8006ac6:	3710      	adds	r7, #16
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006ad6:	2180      	movs	r1, #128	@ 0x80
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 fc95 	bl	8007408 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006ade:	2100      	movs	r1, #0
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f000 fc91 	bl	8007408 <USBD_LL_StallEP>
}
 8006ae6:	bf00      	nop
 8006ae8:	3708      	adds	r7, #8
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}

08006aee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b086      	sub	sp, #24
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	60f8      	str	r0, [r7, #12]
 8006af6:	60b9      	str	r1, [r7, #8]
 8006af8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006afa:	2300      	movs	r3, #0
 8006afc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d036      	beq.n	8006b72 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8006b08:	6938      	ldr	r0, [r7, #16]
 8006b0a:	f000 f836 	bl	8006b7a <USBD_GetLen>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	3301      	adds	r3, #1
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	005b      	lsls	r3, r3, #1
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006b1c:	7dfb      	ldrb	r3, [r7, #23]
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	4413      	add	r3, r2
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	7812      	ldrb	r2, [r2, #0]
 8006b26:	701a      	strb	r2, [r3, #0]
  idx++;
 8006b28:	7dfb      	ldrb	r3, [r7, #23]
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006b2e:	7dfb      	ldrb	r3, [r7, #23]
 8006b30:	68ba      	ldr	r2, [r7, #8]
 8006b32:	4413      	add	r3, r2
 8006b34:	2203      	movs	r2, #3
 8006b36:	701a      	strb	r2, [r3, #0]
  idx++;
 8006b38:	7dfb      	ldrb	r3, [r7, #23]
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006b3e:	e013      	b.n	8006b68 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006b40:	7dfb      	ldrb	r3, [r7, #23]
 8006b42:	68ba      	ldr	r2, [r7, #8]
 8006b44:	4413      	add	r3, r2
 8006b46:	693a      	ldr	r2, [r7, #16]
 8006b48:	7812      	ldrb	r2, [r2, #0]
 8006b4a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	3301      	adds	r3, #1
 8006b50:	613b      	str	r3, [r7, #16]
    idx++;
 8006b52:	7dfb      	ldrb	r3, [r7, #23]
 8006b54:	3301      	adds	r3, #1
 8006b56:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006b58:	7dfb      	ldrb	r3, [r7, #23]
 8006b5a:	68ba      	ldr	r2, [r7, #8]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	2200      	movs	r2, #0
 8006b60:	701a      	strb	r2, [r3, #0]
    idx++;
 8006b62:	7dfb      	ldrb	r3, [r7, #23]
 8006b64:	3301      	adds	r3, #1
 8006b66:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d1e7      	bne.n	8006b40 <USBD_GetString+0x52>
 8006b70:	e000      	b.n	8006b74 <USBD_GetString+0x86>
    return;
 8006b72:	bf00      	nop
  }
}
 8006b74:	3718      	adds	r7, #24
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}

08006b7a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b085      	sub	sp, #20
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006b82:	2300      	movs	r3, #0
 8006b84:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006b8a:	e005      	b.n	8006b98 <USBD_GetLen+0x1e>
  {
    len++;
 8006b8c:	7bfb      	ldrb	r3, [r7, #15]
 8006b8e:	3301      	adds	r3, #1
 8006b90:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	3301      	adds	r3, #1
 8006b96:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	781b      	ldrb	r3, [r3, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1f5      	bne.n	8006b8c <USBD_GetLen+0x12>
  }

  return len;
 8006ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3714      	adds	r7, #20
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr

08006bae <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006bae:	b580      	push	{r7, lr}
 8006bb0:	b084      	sub	sp, #16
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	60f8      	str	r0, [r7, #12]
 8006bb6:	60b9      	str	r1, [r7, #8]
 8006bb8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2202      	movs	r2, #2
 8006bbe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	687a      	ldr	r2, [r7, #4]
 8006bc6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	687a      	ldr	r2, [r7, #4]
 8006bcc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	68ba      	ldr	r2, [r7, #8]
 8006bd2:	2100      	movs	r1, #0
 8006bd4:	68f8      	ldr	r0, [r7, #12]
 8006bd6:	f000 fca0 	bl	800751a <USBD_LL_Transmit>

  return USBD_OK;
 8006bda:	2300      	movs	r3, #0
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3710      	adds	r7, #16
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	68ba      	ldr	r2, [r7, #8]
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	68f8      	ldr	r0, [r7, #12]
 8006bf8:	f000 fc8f 	bl	800751a <USBD_LL_Transmit>

  return USBD_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b084      	sub	sp, #16
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	60f8      	str	r0, [r7, #12]
 8006c0e:	60b9      	str	r1, [r7, #8]
 8006c10:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2203      	movs	r2, #3
 8006c16:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	68ba      	ldr	r2, [r7, #8]
 8006c2e:	2100      	movs	r1, #0
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f000 fc93 	bl	800755c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006c36:	2300      	movs	r3, #0
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3710      	adds	r7, #16
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}

08006c40 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	60f8      	str	r0, [r7, #12]
 8006c48:	60b9      	str	r1, [r7, #8]
 8006c4a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	68ba      	ldr	r2, [r7, #8]
 8006c50:	2100      	movs	r1, #0
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	f000 fc82 	bl	800755c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006c58:	2300      	movs	r3, #0
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3710      	adds	r7, #16
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}

08006c62 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006c62:	b580      	push	{r7, lr}
 8006c64:	b082      	sub	sp, #8
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2204      	movs	r2, #4
 8006c6e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006c72:	2300      	movs	r3, #0
 8006c74:	2200      	movs	r2, #0
 8006c76:	2100      	movs	r1, #0
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f000 fc4e 	bl	800751a <USBD_LL_Transmit>

  return USBD_OK;
 8006c7e:	2300      	movs	r3, #0
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3708      	adds	r7, #8
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2205      	movs	r2, #5
 8006c94:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006c98:	2300      	movs	r3, #0
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	2100      	movs	r1, #0
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 fc5c 	bl	800755c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3708      	adds	r7, #8
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
	...

08006cb0 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	4912      	ldr	r1, [pc, #72]	@ (8006d00 <MX_USB_Device_Init+0x50>)
 8006cb8:	4812      	ldr	r0, [pc, #72]	@ (8006d04 <MX_USB_Device_Init+0x54>)
 8006cba:	f7fe fed7 	bl	8005a6c <USBD_Init>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d001      	beq.n	8006cc8 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8006cc4:	f7f9 fc16 	bl	80004f4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8006cc8:	490f      	ldr	r1, [pc, #60]	@ (8006d08 <MX_USB_Device_Init+0x58>)
 8006cca:	480e      	ldr	r0, [pc, #56]	@ (8006d04 <MX_USB_Device_Init+0x54>)
 8006ccc:	f7fe fefe 	bl	8005acc <USBD_RegisterClass>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d001      	beq.n	8006cda <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8006cd6:	f7f9 fc0d 	bl	80004f4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8006cda:	490c      	ldr	r1, [pc, #48]	@ (8006d0c <MX_USB_Device_Init+0x5c>)
 8006cdc:	4809      	ldr	r0, [pc, #36]	@ (8006d04 <MX_USB_Device_Init+0x54>)
 8006cde:	f7fe fe1f 	bl	8005920 <USBD_CDC_RegisterInterface>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d001      	beq.n	8006cec <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8006ce8:	f7f9 fc04 	bl	80004f4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8006cec:	4805      	ldr	r0, [pc, #20]	@ (8006d04 <MX_USB_Device_Init+0x54>)
 8006cee:	f7fe ff14 	bl	8005b1a <USBD_Start>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d001      	beq.n	8006cfc <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8006cf8:	f7f9 fbfc 	bl	80004f4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8006cfc:	bf00      	nop
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	20000130 	.word	0x20000130
 8006d04:	2000022c 	.word	0x2000022c
 8006d08:	20000018 	.word	0x20000018
 8006d0c:	2000011c 	.word	0x2000011c

08006d10 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006d14:	2200      	movs	r2, #0
 8006d16:	4905      	ldr	r1, [pc, #20]	@ (8006d2c <CDC_Init_FS+0x1c>)
 8006d18:	4805      	ldr	r0, [pc, #20]	@ (8006d30 <CDC_Init_FS+0x20>)
 8006d1a:	f7fe fe16 	bl	800594a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006d1e:	4905      	ldr	r1, [pc, #20]	@ (8006d34 <CDC_Init_FS+0x24>)
 8006d20:	4803      	ldr	r0, [pc, #12]	@ (8006d30 <CDC_Init_FS+0x20>)
 8006d22:	f7fe fe30 	bl	8005986 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006d26:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	20000cfc 	.word	0x20000cfc
 8006d30:	2000022c 	.word	0x2000022c
 8006d34:	200004fc 	.word	0x200004fc

08006d38 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006d3c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	4603      	mov	r3, r0
 8006d50:	6039      	str	r1, [r7, #0]
 8006d52:	71fb      	strb	r3, [r7, #7]
 8006d54:	4613      	mov	r3, r2
 8006d56:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006d58:	79fb      	ldrb	r3, [r7, #7]
 8006d5a:	2b23      	cmp	r3, #35	@ 0x23
 8006d5c:	d84a      	bhi.n	8006df4 <CDC_Control_FS+0xac>
 8006d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8006d64 <CDC_Control_FS+0x1c>)
 8006d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d64:	08006df5 	.word	0x08006df5
 8006d68:	08006df5 	.word	0x08006df5
 8006d6c:	08006df5 	.word	0x08006df5
 8006d70:	08006df5 	.word	0x08006df5
 8006d74:	08006df5 	.word	0x08006df5
 8006d78:	08006df5 	.word	0x08006df5
 8006d7c:	08006df5 	.word	0x08006df5
 8006d80:	08006df5 	.word	0x08006df5
 8006d84:	08006df5 	.word	0x08006df5
 8006d88:	08006df5 	.word	0x08006df5
 8006d8c:	08006df5 	.word	0x08006df5
 8006d90:	08006df5 	.word	0x08006df5
 8006d94:	08006df5 	.word	0x08006df5
 8006d98:	08006df5 	.word	0x08006df5
 8006d9c:	08006df5 	.word	0x08006df5
 8006da0:	08006df5 	.word	0x08006df5
 8006da4:	08006df5 	.word	0x08006df5
 8006da8:	08006df5 	.word	0x08006df5
 8006dac:	08006df5 	.word	0x08006df5
 8006db0:	08006df5 	.word	0x08006df5
 8006db4:	08006df5 	.word	0x08006df5
 8006db8:	08006df5 	.word	0x08006df5
 8006dbc:	08006df5 	.word	0x08006df5
 8006dc0:	08006df5 	.word	0x08006df5
 8006dc4:	08006df5 	.word	0x08006df5
 8006dc8:	08006df5 	.word	0x08006df5
 8006dcc:	08006df5 	.word	0x08006df5
 8006dd0:	08006df5 	.word	0x08006df5
 8006dd4:	08006df5 	.word	0x08006df5
 8006dd8:	08006df5 	.word	0x08006df5
 8006ddc:	08006df5 	.word	0x08006df5
 8006de0:	08006df5 	.word	0x08006df5
 8006de4:	08006df5 	.word	0x08006df5
 8006de8:	08006df5 	.word	0x08006df5
 8006dec:	08006df5 	.word	0x08006df5
 8006df0:	08006df5 	.word	0x08006df5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006df4:	bf00      	nop
  }

  return (USBD_OK);
 8006df6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	370c      	adds	r7, #12
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b082      	sub	sp, #8
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006e0e:	6879      	ldr	r1, [r7, #4]
 8006e10:	4805      	ldr	r0, [pc, #20]	@ (8006e28 <CDC_Receive_FS+0x24>)
 8006e12:	f7fe fdb8 	bl	8005986 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006e16:	4804      	ldr	r0, [pc, #16]	@ (8006e28 <CDC_Receive_FS+0x24>)
 8006e18:	f7fe fdfe 	bl	8005a18 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8006e1c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3708      	adds	r7, #8
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	bf00      	nop
 8006e28:	2000022c 	.word	0x2000022c

08006e2c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	460b      	mov	r3, r1
 8006e36:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8006e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8006e74 <CDC_Transmit_FS+0x48>)
 8006e3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8006e42:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d001      	beq.n	8006e52 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e00b      	b.n	8006e6a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8006e52:	887b      	ldrh	r3, [r7, #2]
 8006e54:	461a      	mov	r2, r3
 8006e56:	6879      	ldr	r1, [r7, #4]
 8006e58:	4806      	ldr	r0, [pc, #24]	@ (8006e74 <CDC_Transmit_FS+0x48>)
 8006e5a:	f7fe fd76 	bl	800594a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8006e5e:	4805      	ldr	r0, [pc, #20]	@ (8006e74 <CDC_Transmit_FS+0x48>)
 8006e60:	f7fe fdaa 	bl	80059b8 <USBD_CDC_TransmitPacket>
 8006e64:	4603      	mov	r3, r0
 8006e66:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8006e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3710      	adds	r7, #16
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	2000022c 	.word	0x2000022c

08006e78 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b087      	sub	sp, #28
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	4613      	mov	r3, r2
 8006e84:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8006e86:	2300      	movs	r3, #0
 8006e88:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8006e8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	371c      	adds	r7, #28
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr
	...

08006e9c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	6039      	str	r1, [r7, #0]
 8006ea6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	2212      	movs	r2, #18
 8006eac:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8006eae:	4b03      	ldr	r3, [pc, #12]	@ (8006ebc <USBD_CDC_DeviceDescriptor+0x20>)
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	370c      	adds	r7, #12
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr
 8006ebc:	20000150 	.word	0x20000150

08006ec0 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b083      	sub	sp, #12
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	6039      	str	r1, [r7, #0]
 8006eca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	2204      	movs	r2, #4
 8006ed0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8006ed2:	4b03      	ldr	r3, [pc, #12]	@ (8006ee0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	370c      	adds	r7, #12
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr
 8006ee0:	20000164 	.word	0x20000164

08006ee4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	4603      	mov	r3, r0
 8006eec:	6039      	str	r1, [r7, #0]
 8006eee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006ef0:	79fb      	ldrb	r3, [r7, #7]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d105      	bne.n	8006f02 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8006ef6:	683a      	ldr	r2, [r7, #0]
 8006ef8:	4907      	ldr	r1, [pc, #28]	@ (8006f18 <USBD_CDC_ProductStrDescriptor+0x34>)
 8006efa:	4808      	ldr	r0, [pc, #32]	@ (8006f1c <USBD_CDC_ProductStrDescriptor+0x38>)
 8006efc:	f7ff fdf7 	bl	8006aee <USBD_GetString>
 8006f00:	e004      	b.n	8006f0c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8006f02:	683a      	ldr	r2, [r7, #0]
 8006f04:	4904      	ldr	r1, [pc, #16]	@ (8006f18 <USBD_CDC_ProductStrDescriptor+0x34>)
 8006f06:	4805      	ldr	r0, [pc, #20]	@ (8006f1c <USBD_CDC_ProductStrDescriptor+0x38>)
 8006f08:	f7ff fdf1 	bl	8006aee <USBD_GetString>
  }
  return USBD_StrDesc;
 8006f0c:	4b02      	ldr	r3, [pc, #8]	@ (8006f18 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3708      	adds	r7, #8
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop
 8006f18:	200014fc 	.word	0x200014fc
 8006f1c:	0800774c 	.word	0x0800774c

08006f20 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b082      	sub	sp, #8
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	4603      	mov	r3, r0
 8006f28:	6039      	str	r1, [r7, #0]
 8006f2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8006f2c:	683a      	ldr	r2, [r7, #0]
 8006f2e:	4904      	ldr	r1, [pc, #16]	@ (8006f40 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8006f30:	4804      	ldr	r0, [pc, #16]	@ (8006f44 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8006f32:	f7ff fddc 	bl	8006aee <USBD_GetString>
  return USBD_StrDesc;
 8006f36:	4b02      	ldr	r3, [pc, #8]	@ (8006f40 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3708      	adds	r7, #8
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	200014fc 	.word	0x200014fc
 8006f44:	08007764 	.word	0x08007764

08006f48 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	4603      	mov	r3, r0
 8006f50:	6039      	str	r1, [r7, #0]
 8006f52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	221a      	movs	r2, #26
 8006f58:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8006f5a:	f000 f843 	bl	8006fe4 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8006f5e:	4b02      	ldr	r3, [pc, #8]	@ (8006f68 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3708      	adds	r7, #8
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	20000168 	.word	0x20000168

08006f6c <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b082      	sub	sp, #8
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	4603      	mov	r3, r0
 8006f74:	6039      	str	r1, [r7, #0]
 8006f76:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8006f78:	79fb      	ldrb	r3, [r7, #7]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d105      	bne.n	8006f8a <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8006f7e:	683a      	ldr	r2, [r7, #0]
 8006f80:	4907      	ldr	r1, [pc, #28]	@ (8006fa0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8006f82:	4808      	ldr	r0, [pc, #32]	@ (8006fa4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8006f84:	f7ff fdb3 	bl	8006aee <USBD_GetString>
 8006f88:	e004      	b.n	8006f94 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8006f8a:	683a      	ldr	r2, [r7, #0]
 8006f8c:	4904      	ldr	r1, [pc, #16]	@ (8006fa0 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8006f8e:	4805      	ldr	r0, [pc, #20]	@ (8006fa4 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8006f90:	f7ff fdad 	bl	8006aee <USBD_GetString>
  }
  return USBD_StrDesc;
 8006f94:	4b02      	ldr	r3, [pc, #8]	@ (8006fa0 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3708      	adds	r7, #8
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	200014fc 	.word	0x200014fc
 8006fa4:	08007778 	.word	0x08007778

08006fa8 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b082      	sub	sp, #8
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	4603      	mov	r3, r0
 8006fb0:	6039      	str	r1, [r7, #0]
 8006fb2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8006fb4:	79fb      	ldrb	r3, [r7, #7]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d105      	bne.n	8006fc6 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8006fba:	683a      	ldr	r2, [r7, #0]
 8006fbc:	4907      	ldr	r1, [pc, #28]	@ (8006fdc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8006fbe:	4808      	ldr	r0, [pc, #32]	@ (8006fe0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8006fc0:	f7ff fd95 	bl	8006aee <USBD_GetString>
 8006fc4:	e004      	b.n	8006fd0 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8006fc6:	683a      	ldr	r2, [r7, #0]
 8006fc8:	4904      	ldr	r1, [pc, #16]	@ (8006fdc <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8006fca:	4805      	ldr	r0, [pc, #20]	@ (8006fe0 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8006fcc:	f7ff fd8f 	bl	8006aee <USBD_GetString>
  }
  return USBD_StrDesc;
 8006fd0:	4b02      	ldr	r3, [pc, #8]	@ (8006fdc <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3708      	adds	r7, #8
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}
 8006fda:	bf00      	nop
 8006fdc:	200014fc 	.word	0x200014fc
 8006fe0:	08007784 	.word	0x08007784

08006fe4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8006fea:	4b0f      	ldr	r3, [pc, #60]	@ (8007028 <Get_SerialNum+0x44>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8006ff0:	4b0e      	ldr	r3, [pc, #56]	@ (800702c <Get_SerialNum+0x48>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8006ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8007030 <Get_SerialNum+0x4c>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	4413      	add	r3, r2
 8007002:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d009      	beq.n	800701e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800700a:	2208      	movs	r2, #8
 800700c:	4909      	ldr	r1, [pc, #36]	@ (8007034 <Get_SerialNum+0x50>)
 800700e:	68f8      	ldr	r0, [r7, #12]
 8007010:	f000 f814 	bl	800703c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007014:	2204      	movs	r2, #4
 8007016:	4908      	ldr	r1, [pc, #32]	@ (8007038 <Get_SerialNum+0x54>)
 8007018:	68b8      	ldr	r0, [r7, #8]
 800701a:	f000 f80f 	bl	800703c <IntToUnicode>
  }
}
 800701e:	bf00      	nop
 8007020:	3710      	adds	r7, #16
 8007022:	46bd      	mov	sp, r7
 8007024:	bd80      	pop	{r7, pc}
 8007026:	bf00      	nop
 8007028:	1fff7590 	.word	0x1fff7590
 800702c:	1fff7594 	.word	0x1fff7594
 8007030:	1fff7598 	.word	0x1fff7598
 8007034:	2000016a 	.word	0x2000016a
 8007038:	2000017a 	.word	0x2000017a

0800703c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800703c:	b480      	push	{r7}
 800703e:	b087      	sub	sp, #28
 8007040:	af00      	add	r7, sp, #0
 8007042:	60f8      	str	r0, [r7, #12]
 8007044:	60b9      	str	r1, [r7, #8]
 8007046:	4613      	mov	r3, r2
 8007048:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800704a:	2300      	movs	r3, #0
 800704c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800704e:	2300      	movs	r3, #0
 8007050:	75fb      	strb	r3, [r7, #23]
 8007052:	e027      	b.n	80070a4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	0f1b      	lsrs	r3, r3, #28
 8007058:	2b09      	cmp	r3, #9
 800705a:	d80b      	bhi.n	8007074 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	0f1b      	lsrs	r3, r3, #28
 8007060:	b2da      	uxtb	r2, r3
 8007062:	7dfb      	ldrb	r3, [r7, #23]
 8007064:	005b      	lsls	r3, r3, #1
 8007066:	4619      	mov	r1, r3
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	440b      	add	r3, r1
 800706c:	3230      	adds	r2, #48	@ 0x30
 800706e:	b2d2      	uxtb	r2, r2
 8007070:	701a      	strb	r2, [r3, #0]
 8007072:	e00a      	b.n	800708a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	0f1b      	lsrs	r3, r3, #28
 8007078:	b2da      	uxtb	r2, r3
 800707a:	7dfb      	ldrb	r3, [r7, #23]
 800707c:	005b      	lsls	r3, r3, #1
 800707e:	4619      	mov	r1, r3
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	440b      	add	r3, r1
 8007084:	3237      	adds	r2, #55	@ 0x37
 8007086:	b2d2      	uxtb	r2, r2
 8007088:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	011b      	lsls	r3, r3, #4
 800708e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007090:	7dfb      	ldrb	r3, [r7, #23]
 8007092:	005b      	lsls	r3, r3, #1
 8007094:	3301      	adds	r3, #1
 8007096:	68ba      	ldr	r2, [r7, #8]
 8007098:	4413      	add	r3, r2
 800709a:	2200      	movs	r2, #0
 800709c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800709e:	7dfb      	ldrb	r3, [r7, #23]
 80070a0:	3301      	adds	r3, #1
 80070a2:	75fb      	strb	r3, [r7, #23]
 80070a4:	7dfa      	ldrb	r2, [r7, #23]
 80070a6:	79fb      	ldrb	r3, [r7, #7]
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d3d3      	bcc.n	8007054 <IntToUnicode+0x18>
  }
}
 80070ac:	bf00      	nop
 80070ae:	bf00      	nop
 80070b0:	371c      	adds	r7, #28
 80070b2:	46bd      	mov	sp, r7
 80070b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b8:	4770      	bx	lr
	...

080070bc <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b098      	sub	sp, #96	@ 0x60
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80070c4:	f107 030c 	add.w	r3, r7, #12
 80070c8:	2254      	movs	r2, #84	@ 0x54
 80070ca:	2100      	movs	r1, #0
 80070cc:	4618      	mov	r0, r3
 80070ce:	f000 faf9 	bl	80076c4 <memset>
  if(pcdHandle->Instance==USB)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a15      	ldr	r2, [pc, #84]	@ (800712c <HAL_PCD_MspInit+0x70>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d123      	bne.n	8007124 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80070dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80070e0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80070e2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80070e6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80070e8:	f107 030c 	add.w	r3, r7, #12
 80070ec:	4618      	mov	r0, r3
 80070ee:	f7fc f8b3 	bl	8003258 <HAL_RCCEx_PeriphCLKConfig>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d001      	beq.n	80070fc <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 80070f8:	f7f9 f9fc 	bl	80004f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80070fc:	4b0c      	ldr	r3, [pc, #48]	@ (8007130 <HAL_PCD_MspInit+0x74>)
 80070fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007100:	4a0b      	ldr	r2, [pc, #44]	@ (8007130 <HAL_PCD_MspInit+0x74>)
 8007102:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007106:	6593      	str	r3, [r2, #88]	@ 0x58
 8007108:	4b09      	ldr	r3, [pc, #36]	@ (8007130 <HAL_PCD_MspInit+0x74>)
 800710a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800710c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007110:	60bb      	str	r3, [r7, #8]
 8007112:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8007114:	2200      	movs	r2, #0
 8007116:	2100      	movs	r1, #0
 8007118:	2014      	movs	r0, #20
 800711a:	f7f9 fc0a 	bl	8000932 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800711e:	2014      	movs	r0, #20
 8007120:	f7f9 fc21 	bl	8000966 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007124:	bf00      	nop
 8007126:	3760      	adds	r7, #96	@ 0x60
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}
 800712c:	40005c00 	.word	0x40005c00
 8007130:	40021000 	.word	0x40021000

08007134 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b082      	sub	sp, #8
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8007148:	4619      	mov	r1, r3
 800714a:	4610      	mov	r0, r2
 800714c:	f7fe fd30 	bl	8005bb0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8007150:	bf00      	nop
 8007152:	3708      	adds	r7, #8
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	460b      	mov	r3, r1
 8007162:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800716a:	78fa      	ldrb	r2, [r7, #3]
 800716c:	6879      	ldr	r1, [r7, #4]
 800716e:	4613      	mov	r3, r2
 8007170:	009b      	lsls	r3, r3, #2
 8007172:	4413      	add	r3, r2
 8007174:	00db      	lsls	r3, r3, #3
 8007176:	440b      	add	r3, r1
 8007178:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	78fb      	ldrb	r3, [r7, #3]
 8007180:	4619      	mov	r1, r3
 8007182:	f7fe fd6a 	bl	8005c5a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8007186:	bf00      	nop
 8007188:	3708      	adds	r7, #8
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}

0800718e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800718e:	b580      	push	{r7, lr}
 8007190:	b082      	sub	sp, #8
 8007192:	af00      	add	r7, sp, #0
 8007194:	6078      	str	r0, [r7, #4]
 8007196:	460b      	mov	r3, r1
 8007198:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80071a0:	78fa      	ldrb	r2, [r7, #3]
 80071a2:	6879      	ldr	r1, [r7, #4]
 80071a4:	4613      	mov	r3, r2
 80071a6:	009b      	lsls	r3, r3, #2
 80071a8:	4413      	add	r3, r2
 80071aa:	00db      	lsls	r3, r3, #3
 80071ac:	440b      	add	r3, r1
 80071ae:	3324      	adds	r3, #36	@ 0x24
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	78fb      	ldrb	r3, [r7, #3]
 80071b4:	4619      	mov	r1, r3
 80071b6:	f7fe fdb3 	bl	8005d20 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 80071ba:	bf00      	nop
 80071bc:	3708      	adds	r7, #8
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}

080071c2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80071c2:	b580      	push	{r7, lr}
 80071c4:	b082      	sub	sp, #8
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80071d0:	4618      	mov	r0, r3
 80071d2:	f7fe fec7 	bl	8005f64 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80071d6:	bf00      	nop
 80071d8:	3708      	adds	r7, #8
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}

080071de <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80071de:	b580      	push	{r7, lr}
 80071e0:	b084      	sub	sp, #16
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80071e6:	2301      	movs	r3, #1
 80071e8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	795b      	ldrb	r3, [r3, #5]
 80071ee:	2b02      	cmp	r3, #2
 80071f0:	d001      	beq.n	80071f6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80071f2:	f7f9 f97f 	bl	80004f4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80071fc:	7bfa      	ldrb	r2, [r7, #15]
 80071fe:	4611      	mov	r1, r2
 8007200:	4618      	mov	r0, r3
 8007202:	f7fe fe71 	bl	8005ee8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800720c:	4618      	mov	r0, r3
 800720e:	f7fe fe1d 	bl	8005e4c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8007212:	bf00      	nop
 8007214:	3710      	adds	r7, #16
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
	...

0800721c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800722a:	4618      	mov	r0, r3
 800722c:	f7fe fe6c 	bl	8005f08 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	7a5b      	ldrb	r3, [r3, #9]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d005      	beq.n	8007244 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007238:	4b04      	ldr	r3, [pc, #16]	@ (800724c <HAL_PCD_SuspendCallback+0x30>)
 800723a:	691b      	ldr	r3, [r3, #16]
 800723c:	4a03      	ldr	r2, [pc, #12]	@ (800724c <HAL_PCD_SuspendCallback+0x30>)
 800723e:	f043 0306 	orr.w	r3, r3, #6
 8007242:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8007244:	bf00      	nop
 8007246:	3708      	adds	r7, #8
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}
 800724c:	e000ed00 	.word	0xe000ed00

08007250 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b082      	sub	sp, #8
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	7a5b      	ldrb	r3, [r3, #9]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d007      	beq.n	8007270 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007260:	4b08      	ldr	r3, [pc, #32]	@ (8007284 <HAL_PCD_ResumeCallback+0x34>)
 8007262:	691b      	ldr	r3, [r3, #16]
 8007264:	4a07      	ldr	r2, [pc, #28]	@ (8007284 <HAL_PCD_ResumeCallback+0x34>)
 8007266:	f023 0306 	bic.w	r3, r3, #6
 800726a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800726c:	f000 f9f8 	bl	8007660 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007276:	4618      	mov	r0, r3
 8007278:	f7fe fe5c 	bl	8005f34 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800727c:	bf00      	nop
 800727e:	3708      	adds	r7, #8
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}
 8007284:	e000ed00 	.word	0xe000ed00

08007288 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b082      	sub	sp, #8
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8007290:	4a2b      	ldr	r2, [pc, #172]	@ (8007340 <USBD_LL_Init+0xb8>)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	4a29      	ldr	r2, [pc, #164]	@ (8007340 <USBD_LL_Init+0xb8>)
 800729c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 80072a0:	4b27      	ldr	r3, [pc, #156]	@ (8007340 <USBD_LL_Init+0xb8>)
 80072a2:	4a28      	ldr	r2, [pc, #160]	@ (8007344 <USBD_LL_Init+0xbc>)
 80072a4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80072a6:	4b26      	ldr	r3, [pc, #152]	@ (8007340 <USBD_LL_Init+0xb8>)
 80072a8:	2208      	movs	r2, #8
 80072aa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80072ac:	4b24      	ldr	r3, [pc, #144]	@ (8007340 <USBD_LL_Init+0xb8>)
 80072ae:	2202      	movs	r2, #2
 80072b0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80072b2:	4b23      	ldr	r3, [pc, #140]	@ (8007340 <USBD_LL_Init+0xb8>)
 80072b4:	2202      	movs	r2, #2
 80072b6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80072b8:	4b21      	ldr	r3, [pc, #132]	@ (8007340 <USBD_LL_Init+0xb8>)
 80072ba:	2200      	movs	r2, #0
 80072bc:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80072be:	4b20      	ldr	r3, [pc, #128]	@ (8007340 <USBD_LL_Init+0xb8>)
 80072c0:	2200      	movs	r2, #0
 80072c2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80072c4:	4b1e      	ldr	r3, [pc, #120]	@ (8007340 <USBD_LL_Init+0xb8>)
 80072c6:	2200      	movs	r2, #0
 80072c8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80072ca:	4b1d      	ldr	r3, [pc, #116]	@ (8007340 <USBD_LL_Init+0xb8>)
 80072cc:	2200      	movs	r2, #0
 80072ce:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80072d0:	481b      	ldr	r0, [pc, #108]	@ (8007340 <USBD_LL_Init+0xb8>)
 80072d2:	f7f9 fd15 	bl	8000d00 <HAL_PCD_Init>
 80072d6:	4603      	mov	r3, r0
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d001      	beq.n	80072e0 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 80072dc:	f7f9 f90a 	bl	80004f4 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80072e6:	2318      	movs	r3, #24
 80072e8:	2200      	movs	r2, #0
 80072ea:	2100      	movs	r1, #0
 80072ec:	f7fb f99c 	bl	8002628 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80072f6:	2358      	movs	r3, #88	@ 0x58
 80072f8:	2200      	movs	r2, #0
 80072fa:	2180      	movs	r1, #128	@ 0x80
 80072fc:	f7fb f994 	bl	8002628 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007306:	23c0      	movs	r3, #192	@ 0xc0
 8007308:	2200      	movs	r2, #0
 800730a:	2181      	movs	r1, #129	@ 0x81
 800730c:	f7fb f98c 	bl	8002628 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007316:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800731a:	2200      	movs	r2, #0
 800731c:	2101      	movs	r1, #1
 800731e:	f7fb f983 	bl	8002628 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007328:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800732c:	2200      	movs	r2, #0
 800732e:	2182      	movs	r1, #130	@ 0x82
 8007330:	f7fb f97a 	bl	8002628 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3708      	adds	r7, #8
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}
 800733e:	bf00      	nop
 8007340:	200016fc 	.word	0x200016fc
 8007344:	40005c00 	.word	0x40005c00

08007348 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007350:	2300      	movs	r3, #0
 8007352:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007354:	2300      	movs	r3, #0
 8007356:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800735e:	4618      	mov	r0, r3
 8007360:	f7f9 fd9c 	bl	8000e9c <HAL_PCD_Start>
 8007364:	4603      	mov	r3, r0
 8007366:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007368:	7bfb      	ldrb	r3, [r7, #15]
 800736a:	4618      	mov	r0, r3
 800736c:	f000 f97e 	bl	800766c <USBD_Get_USB_Status>
 8007370:	4603      	mov	r3, r0
 8007372:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007374:	7bbb      	ldrb	r3, [r7, #14]
}
 8007376:	4618      	mov	r0, r3
 8007378:	3710      	adds	r7, #16
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b084      	sub	sp, #16
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
 8007386:	4608      	mov	r0, r1
 8007388:	4611      	mov	r1, r2
 800738a:	461a      	mov	r2, r3
 800738c:	4603      	mov	r3, r0
 800738e:	70fb      	strb	r3, [r7, #3]
 8007390:	460b      	mov	r3, r1
 8007392:	70bb      	strb	r3, [r7, #2]
 8007394:	4613      	mov	r3, r2
 8007396:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007398:	2300      	movs	r3, #0
 800739a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800739c:	2300      	movs	r3, #0
 800739e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80073a6:	78bb      	ldrb	r3, [r7, #2]
 80073a8:	883a      	ldrh	r2, [r7, #0]
 80073aa:	78f9      	ldrb	r1, [r7, #3]
 80073ac:	f7f9 fee3 	bl	8001176 <HAL_PCD_EP_Open>
 80073b0:	4603      	mov	r3, r0
 80073b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80073b4:	7bfb      	ldrb	r3, [r7, #15]
 80073b6:	4618      	mov	r0, r3
 80073b8:	f000 f958 	bl	800766c <USBD_Get_USB_Status>
 80073bc:	4603      	mov	r3, r0
 80073be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80073c0:	7bbb      	ldrb	r3, [r7, #14]
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}

080073ca <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80073ca:	b580      	push	{r7, lr}
 80073cc:	b084      	sub	sp, #16
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	6078      	str	r0, [r7, #4]
 80073d2:	460b      	mov	r3, r1
 80073d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80073d6:	2300      	movs	r3, #0
 80073d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80073da:	2300      	movs	r3, #0
 80073dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80073e4:	78fa      	ldrb	r2, [r7, #3]
 80073e6:	4611      	mov	r1, r2
 80073e8:	4618      	mov	r0, r3
 80073ea:	f7f9 ff23 	bl	8001234 <HAL_PCD_EP_Close>
 80073ee:	4603      	mov	r3, r0
 80073f0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80073f2:	7bfb      	ldrb	r3, [r7, #15]
 80073f4:	4618      	mov	r0, r3
 80073f6:	f000 f939 	bl	800766c <USBD_Get_USB_Status>
 80073fa:	4603      	mov	r3, r0
 80073fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80073fe:	7bbb      	ldrb	r3, [r7, #14]
}
 8007400:	4618      	mov	r0, r3
 8007402:	3710      	adds	r7, #16
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}

08007408 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b084      	sub	sp, #16
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	460b      	mov	r3, r1
 8007412:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007414:	2300      	movs	r3, #0
 8007416:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007418:	2300      	movs	r3, #0
 800741a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007422:	78fa      	ldrb	r2, [r7, #3]
 8007424:	4611      	mov	r1, r2
 8007426:	4618      	mov	r0, r3
 8007428:	f7f9 ffcc 	bl	80013c4 <HAL_PCD_EP_SetStall>
 800742c:	4603      	mov	r3, r0
 800742e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007430:	7bfb      	ldrb	r3, [r7, #15]
 8007432:	4618      	mov	r0, r3
 8007434:	f000 f91a 	bl	800766c <USBD_Get_USB_Status>
 8007438:	4603      	mov	r3, r0
 800743a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800743c:	7bbb      	ldrb	r3, [r7, #14]
}
 800743e:	4618      	mov	r0, r3
 8007440:	3710      	adds	r7, #16
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}

08007446 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007446:	b580      	push	{r7, lr}
 8007448:	b084      	sub	sp, #16
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
 800744e:	460b      	mov	r3, r1
 8007450:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007452:	2300      	movs	r3, #0
 8007454:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007456:	2300      	movs	r3, #0
 8007458:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007460:	78fa      	ldrb	r2, [r7, #3]
 8007462:	4611      	mov	r1, r2
 8007464:	4618      	mov	r0, r3
 8007466:	f7f9 ffff 	bl	8001468 <HAL_PCD_EP_ClrStall>
 800746a:	4603      	mov	r3, r0
 800746c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800746e:	7bfb      	ldrb	r3, [r7, #15]
 8007470:	4618      	mov	r0, r3
 8007472:	f000 f8fb 	bl	800766c <USBD_Get_USB_Status>
 8007476:	4603      	mov	r3, r0
 8007478:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800747a:	7bbb      	ldrb	r3, [r7, #14]
}
 800747c:	4618      	mov	r0, r3
 800747e:	3710      	adds	r7, #16
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007484:	b480      	push	{r7}
 8007486:	b085      	sub	sp, #20
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	460b      	mov	r3, r1
 800748e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8007496:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007498:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800749c:	2b00      	cmp	r3, #0
 800749e:	da0b      	bge.n	80074b8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80074a0:	78fb      	ldrb	r3, [r7, #3]
 80074a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80074a6:	68f9      	ldr	r1, [r7, #12]
 80074a8:	4613      	mov	r3, r2
 80074aa:	009b      	lsls	r3, r3, #2
 80074ac:	4413      	add	r3, r2
 80074ae:	00db      	lsls	r3, r3, #3
 80074b0:	440b      	add	r3, r1
 80074b2:	3312      	adds	r3, #18
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	e00b      	b.n	80074d0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80074b8:	78fb      	ldrb	r3, [r7, #3]
 80074ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80074be:	68f9      	ldr	r1, [r7, #12]
 80074c0:	4613      	mov	r3, r2
 80074c2:	009b      	lsls	r3, r3, #2
 80074c4:	4413      	add	r3, r2
 80074c6:	00db      	lsls	r3, r3, #3
 80074c8:	440b      	add	r3, r1
 80074ca:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80074ce:	781b      	ldrb	r3, [r3, #0]
  }
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3714      	adds	r7, #20
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b084      	sub	sp, #16
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	460b      	mov	r3, r1
 80074e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80074e8:	2300      	movs	r3, #0
 80074ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80074ec:	2300      	movs	r3, #0
 80074ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80074f6:	78fa      	ldrb	r2, [r7, #3]
 80074f8:	4611      	mov	r1, r2
 80074fa:	4618      	mov	r0, r3
 80074fc:	f7f9 fe17 	bl	800112e <HAL_PCD_SetAddress>
 8007500:	4603      	mov	r3, r0
 8007502:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007504:	7bfb      	ldrb	r3, [r7, #15]
 8007506:	4618      	mov	r0, r3
 8007508:	f000 f8b0 	bl	800766c <USBD_Get_USB_Status>
 800750c:	4603      	mov	r3, r0
 800750e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007510:	7bbb      	ldrb	r3, [r7, #14]
}
 8007512:	4618      	mov	r0, r3
 8007514:	3710      	adds	r7, #16
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800751a:	b580      	push	{r7, lr}
 800751c:	b086      	sub	sp, #24
 800751e:	af00      	add	r7, sp, #0
 8007520:	60f8      	str	r0, [r7, #12]
 8007522:	607a      	str	r2, [r7, #4]
 8007524:	603b      	str	r3, [r7, #0]
 8007526:	460b      	mov	r3, r1
 8007528:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800752a:	2300      	movs	r3, #0
 800752c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800752e:	2300      	movs	r3, #0
 8007530:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8007538:	7af9      	ldrb	r1, [r7, #11]
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	f7f9 ff0a 	bl	8001356 <HAL_PCD_EP_Transmit>
 8007542:	4603      	mov	r3, r0
 8007544:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007546:	7dfb      	ldrb	r3, [r7, #23]
 8007548:	4618      	mov	r0, r3
 800754a:	f000 f88f 	bl	800766c <USBD_Get_USB_Status>
 800754e:	4603      	mov	r3, r0
 8007550:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007552:	7dbb      	ldrb	r3, [r7, #22]
}
 8007554:	4618      	mov	r0, r3
 8007556:	3718      	adds	r7, #24
 8007558:	46bd      	mov	sp, r7
 800755a:	bd80      	pop	{r7, pc}

0800755c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b086      	sub	sp, #24
 8007560:	af00      	add	r7, sp, #0
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	607a      	str	r2, [r7, #4]
 8007566:	603b      	str	r3, [r7, #0]
 8007568:	460b      	mov	r3, r1
 800756a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800756c:	2300      	movs	r3, #0
 800756e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007570:	2300      	movs	r3, #0
 8007572:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800757a:	7af9      	ldrb	r1, [r7, #11]
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	f7f9 fea0 	bl	80012c4 <HAL_PCD_EP_Receive>
 8007584:	4603      	mov	r3, r0
 8007586:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007588:	7dfb      	ldrb	r3, [r7, #23]
 800758a:	4618      	mov	r0, r3
 800758c:	f000 f86e 	bl	800766c <USBD_Get_USB_Status>
 8007590:	4603      	mov	r3, r0
 8007592:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007594:	7dbb      	ldrb	r3, [r7, #22]
}
 8007596:	4618      	mov	r0, r3
 8007598:	3718      	adds	r7, #24
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}

0800759e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800759e:	b580      	push	{r7, lr}
 80075a0:	b082      	sub	sp, #8
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	6078      	str	r0, [r7, #4]
 80075a6:	460b      	mov	r3, r1
 80075a8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80075b0:	78fa      	ldrb	r2, [r7, #3]
 80075b2:	4611      	mov	r1, r2
 80075b4:	4618      	mov	r0, r3
 80075b6:	f7f9 feb6 	bl	8001326 <HAL_PCD_EP_GetRxCount>
 80075ba:	4603      	mov	r3, r0
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3708      	adds	r7, #8
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	460b      	mov	r3, r1
 80075ce:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80075d0:	78fb      	ldrb	r3, [r7, #3]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d002      	beq.n	80075dc <HAL_PCDEx_LPM_Callback+0x18>
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d013      	beq.n	8007602 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 80075da:	e023      	b.n	8007624 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	7a5b      	ldrb	r3, [r3, #9]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d007      	beq.n	80075f4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80075e4:	f000 f83c 	bl	8007660 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80075e8:	4b10      	ldr	r3, [pc, #64]	@ (800762c <HAL_PCDEx_LPM_Callback+0x68>)
 80075ea:	691b      	ldr	r3, [r3, #16]
 80075ec:	4a0f      	ldr	r2, [pc, #60]	@ (800762c <HAL_PCDEx_LPM_Callback+0x68>)
 80075ee:	f023 0306 	bic.w	r3, r3, #6
 80075f2:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80075fa:	4618      	mov	r0, r3
 80075fc:	f7fe fc9a 	bl	8005f34 <USBD_LL_Resume>
    break;
 8007600:	e010      	b.n	8007624 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007608:	4618      	mov	r0, r3
 800760a:	f7fe fc7d 	bl	8005f08 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	7a5b      	ldrb	r3, [r3, #9]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d005      	beq.n	8007622 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007616:	4b05      	ldr	r3, [pc, #20]	@ (800762c <HAL_PCDEx_LPM_Callback+0x68>)
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	4a04      	ldr	r2, [pc, #16]	@ (800762c <HAL_PCDEx_LPM_Callback+0x68>)
 800761c:	f043 0306 	orr.w	r3, r3, #6
 8007620:	6113      	str	r3, [r2, #16]
    break;
 8007622:	bf00      	nop
}
 8007624:	bf00      	nop
 8007626:	3708      	adds	r7, #8
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}
 800762c:	e000ed00 	.word	0xe000ed00

08007630 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007630:	b480      	push	{r7}
 8007632:	b083      	sub	sp, #12
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007638:	4b03      	ldr	r3, [pc, #12]	@ (8007648 <USBD_static_malloc+0x18>)
}
 800763a:	4618      	mov	r0, r3
 800763c:	370c      	adds	r7, #12
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop
 8007648:	200019d8 	.word	0x200019d8

0800764c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800764c:	b480      	push	{r7}
 800764e:	b083      	sub	sp, #12
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]

}
 8007654:	bf00      	nop
 8007656:	370c      	adds	r7, #12
 8007658:	46bd      	mov	sp, r7
 800765a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765e:	4770      	bx	lr

08007660 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8007664:	f7f8 feae 	bl	80003c4 <SystemClock_Config>
}
 8007668:	bf00      	nop
 800766a:	bd80      	pop	{r7, pc}

0800766c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800766c:	b480      	push	{r7}
 800766e:	b085      	sub	sp, #20
 8007670:	af00      	add	r7, sp, #0
 8007672:	4603      	mov	r3, r0
 8007674:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007676:	2300      	movs	r3, #0
 8007678:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800767a:	79fb      	ldrb	r3, [r7, #7]
 800767c:	2b03      	cmp	r3, #3
 800767e:	d817      	bhi.n	80076b0 <USBD_Get_USB_Status+0x44>
 8007680:	a201      	add	r2, pc, #4	@ (adr r2, 8007688 <USBD_Get_USB_Status+0x1c>)
 8007682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007686:	bf00      	nop
 8007688:	08007699 	.word	0x08007699
 800768c:	0800769f 	.word	0x0800769f
 8007690:	080076a5 	.word	0x080076a5
 8007694:	080076ab 	.word	0x080076ab
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007698:	2300      	movs	r3, #0
 800769a:	73fb      	strb	r3, [r7, #15]
    break;
 800769c:	e00b      	b.n	80076b6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800769e:	2303      	movs	r3, #3
 80076a0:	73fb      	strb	r3, [r7, #15]
    break;
 80076a2:	e008      	b.n	80076b6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80076a4:	2301      	movs	r3, #1
 80076a6:	73fb      	strb	r3, [r7, #15]
    break;
 80076a8:	e005      	b.n	80076b6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80076aa:	2303      	movs	r3, #3
 80076ac:	73fb      	strb	r3, [r7, #15]
    break;
 80076ae:	e002      	b.n	80076b6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80076b0:	2303      	movs	r3, #3
 80076b2:	73fb      	strb	r3, [r7, #15]
    break;
 80076b4:	bf00      	nop
  }
  return usb_status;
 80076b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3714      	adds	r7, #20
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <memset>:
 80076c4:	4402      	add	r2, r0
 80076c6:	4603      	mov	r3, r0
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d100      	bne.n	80076ce <memset+0xa>
 80076cc:	4770      	bx	lr
 80076ce:	f803 1b01 	strb.w	r1, [r3], #1
 80076d2:	e7f9      	b.n	80076c8 <memset+0x4>

080076d4 <__libc_init_array>:
 80076d4:	b570      	push	{r4, r5, r6, lr}
 80076d6:	4d0d      	ldr	r5, [pc, #52]	@ (800770c <__libc_init_array+0x38>)
 80076d8:	4c0d      	ldr	r4, [pc, #52]	@ (8007710 <__libc_init_array+0x3c>)
 80076da:	1b64      	subs	r4, r4, r5
 80076dc:	10a4      	asrs	r4, r4, #2
 80076de:	2600      	movs	r6, #0
 80076e0:	42a6      	cmp	r6, r4
 80076e2:	d109      	bne.n	80076f8 <__libc_init_array+0x24>
 80076e4:	4d0b      	ldr	r5, [pc, #44]	@ (8007714 <__libc_init_array+0x40>)
 80076e6:	4c0c      	ldr	r4, [pc, #48]	@ (8007718 <__libc_init_array+0x44>)
 80076e8:	f000 f818 	bl	800771c <_init>
 80076ec:	1b64      	subs	r4, r4, r5
 80076ee:	10a4      	asrs	r4, r4, #2
 80076f0:	2600      	movs	r6, #0
 80076f2:	42a6      	cmp	r6, r4
 80076f4:	d105      	bne.n	8007702 <__libc_init_array+0x2e>
 80076f6:	bd70      	pop	{r4, r5, r6, pc}
 80076f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80076fc:	4798      	blx	r3
 80076fe:	3601      	adds	r6, #1
 8007700:	e7ee      	b.n	80076e0 <__libc_init_array+0xc>
 8007702:	f855 3b04 	ldr.w	r3, [r5], #4
 8007706:	4798      	blx	r3
 8007708:	3601      	adds	r6, #1
 800770a:	e7f2      	b.n	80076f2 <__libc_init_array+0x1e>
 800770c:	080077ac 	.word	0x080077ac
 8007710:	080077ac 	.word	0x080077ac
 8007714:	080077ac 	.word	0x080077ac
 8007718:	080077b0 	.word	0x080077b0

0800771c <_init>:
 800771c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800771e:	bf00      	nop
 8007720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007722:	bc08      	pop	{r3}
 8007724:	469e      	mov	lr, r3
 8007726:	4770      	bx	lr

08007728 <_fini>:
 8007728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800772a:	bf00      	nop
 800772c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800772e:	bc08      	pop	{r3}
 8007730:	469e      	mov	lr, r3
 8007732:	4770      	bx	lr
