From c1698146fdf6ddaee3921a0f3ba922b16d36ed70 Mon Sep 17 00:00:00 2001
From: Filippo Fontana <filippo.fontana@minervasys.tech>
Date: Thu, 9 May 2024 17:47:59 +0200
Subject: [PATCH 1/2] Apply microsys BSP 36 patch

Signed-off-by: Filippo Fontana <filippo.fontana@minervasys.tech>
---
 .gitignore                                    |   12 +
 arch/arm/mach-s32/Kconfig                     |    7 +
 .../mach-s32/include/s32-cc/serdes_hwconfig.h |    3 +
 arch/arm/mach-s32/s32-cc/serdes_hwconfig.c    |   15 +-
 arch/arm/mach-s32/s32g2/Kconfig               |   27 +
 arch/arm/mach-s32/s32g3/Kconfig               |   17 +
 board/freescale/common/sys_eeprom.c           |  172 +-
 board/microsys/crxs32g/Kconfig                |   28 +
 board/microsys/crxs32g/crxs32g.c              |  161 ++
 board/microsys/crxs32g/crxs32g.h              |   54 +
 board/microsys/mpxs32g/mpxs32g.c              |  270 +++
 board/microsys/mpxs32g/mpxs32g.h              |   92 +
 board/microsys/mpxs32g274ar2/Kconfig          |   29 +
 board/microsys/mpxs32g274ar2/mpxs32g274ar2.c  |  120 ++
 board/microsys/mpxs32g274ar2/mpxs32g274ar2.h  |   45 +
 board/microsys/mpxs32g274ar3/Kconfig          |   29 +
 board/microsys/mpxs32g274ar3/mpxs32g274ar3.c  |  129 ++
 board/microsys/mpxs32g274ar3/mpxs32g274ar3.h  |   49 +
 board/microsys/mpxs32g274ar5/Kconfig          |   29 +
 board/microsys/mpxs32g274ar5/mpxs32g274ar5.c  |   34 +
 board/microsys/mpxs32g274ar5/mpxs32g274ar5.h  |   45 +
 board/microsys/mpxs32g399ar5/Kconfig          |   29 +
 board/microsys/mpxs32g399ar5/mpxs32g399ar5.c  |  131 ++
 board/microsys/mpxs32g399ar5/mpxs32g399ar5.h  |   49 +
 board/microsys/s32g274ar2sbc2/Kconfig         |   23 +
 board/microsys/s32g274ar2sbc2/Makefile        |   21 +
 .../microsys/s32g274ar2sbc2/s32g274ar2sbc2.c  |   68 +
 board/microsys/s32g274ar2sbc3/Kconfig         |   23 +
 board/microsys/s32g274ar2sbc3/Makefile        |   21 +
 .../microsys/s32g274ar2sbc3/s32g274ar2sbc3.c  |   68 +
 board/microsys/s32g274ar3sbc2/Kconfig         |   23 +
 board/microsys/s32g274ar3sbc2/Makefile        |   21 +
 .../microsys/s32g274ar3sbc2/s32g274ar3sbc2.c  |   66 +
 board/microsys/s32g274ar3sbc3/Kconfig         |   23 +
 board/microsys/s32g274ar3sbc3/Makefile        |   21 +
 .../microsys/s32g274ar3sbc3/s32g274ar3sbc3.c  |   66 +
 board/microsys/s32g274ar5sbc3/Kconfig         |   23 +
 board/microsys/s32g274ar5sbc3/Makefile        |   23 +
 .../microsys/s32g274ar5sbc3/s32g274ar5sbc3.c  |    6 +
 board/microsys/s32g399ar5sbc2/Kconfig         |   23 +
 board/microsys/s32g399ar5sbc2/Makefile        |   21 +
 .../microsys/s32g399ar5sbc2/s32g399ar5sbc2.c  |   66 +
 board/microsys/s32g399ar5sbc3/Kconfig         |   23 +
 board/microsys/s32g399ar5sbc3/Makefile        |   21 +
 .../microsys/s32g399ar5sbc3/s32g399ar5sbc3.c  |   66 +
 cmd/mac.c                                     |    8 +-
 configs/s32g274ar2sbc2_atf_defconfig          | 1538 ++++++++++++++++
 configs/s32g274ar2sbc2_atf_qspi_defconfig     | 1537 ++++++++++++++++
 configs/s32g274ar2sbc3_atf_defconfig          | 1534 ++++++++++++++++
 configs/s32g274ar2sbc3_atf_qspi_defconfig     | 1533 ++++++++++++++++
 configs/s32g274ar3sbc2_atf_defconfig          | 1550 ++++++++++++++++
 configs/s32g274ar3sbc2_atf_qspi_defconfig     | 1554 +++++++++++++++++
 configs/s32g274ar3sbc3_atf_defconfig          | 1548 ++++++++++++++++
 configs/s32g274ar3sbc3_atf_qspi_defconfig     | 1552 ++++++++++++++++
 configs/s32g274ar5sbc3_atf_defconfig          | 1548 ++++++++++++++++
 configs/s32g274ar5sbc3_atf_qspi_defconfig     | 1552 ++++++++++++++++
 configs/s32g399ar5sbc2_defconfig              | 1544 ++++++++++++++++
 configs/s32g399ar5sbc2_qspi_defconfig         | 1548 ++++++++++++++++
 configs/s32g399ar5sbc3_defconfig              | 1544 ++++++++++++++++
 configs/s32g399ar5sbc3_qspi_defconfig         | 1548 ++++++++++++++++
 drivers/core/of_extra.c                       |   23 +
 drivers/gpio/Kconfig                          |    7 +
 drivers/gpio/Makefile                         |    1 +
 drivers/gpio/fxl6408_gpio.c                   |  219 +++
 drivers/misc/i2c_eeprom.c                     |   54 +-
 drivers/mtd/spi/sf-uclass.c                   |    8 +
 drivers/mtd/spi/sf_probe.c                    |   13 +
 drivers/net/dwc_eth_qos_core.c                |   65 +-
 drivers/net/dwc_eth_qos_s32cc.c               |    5 +-
 drivers/net/pcs/nxp-s32cc-xpcs.c              |    5 +-
 drivers/net/pfeng/pfeng_cmd.c                 |   11 +
 drivers/net/pfeng/pfeng_drv.c                 |  103 +-
 drivers/net/phy/dp83867.c                     |   40 +-
 drivers/net/phy/marvell.c                     |  917 +++++++++-
 drivers/net/phy/phy.c                         |    9 +-
 drivers/pci/pcie_s32gen1.c                    |    5 +-
 drivers/phy/nxp/s32cc-serdes.c                |    2 +-
 drivers/rtc/Kconfig                           |   11 +
 drivers/rtc/Makefile                          |    1 +
 drivers/rtc/rv3028.c                          |  202 +++
 drivers/spi/fsl_qspi.c                        |   45 +
 drivers/spi/fsl_qspi.h                        |   28 +-
 drivers/spi/s32cc_qspi.c                      |   26 +-
 drivers/spi/s32cc_qspi_mem_common.c           |  100 +-
 drivers/spi/s32cc_qspi_micron.c               |   83 +-
 drivers/spi/spi-uclass.c                      |   14 +
 drivers/usb/host/Kconfig                      |    2 +-
 drivers/usb/host/ehci-mx6.c                   |   50 +-
 env/Makefile                                  |    2 +-
 env/eeprom.c                                  |   51 +-
 include/configs/mpxs32g274ar2.h               |  178 ++
 include/configs/mpxs32g274ar3.h               |   20 +
 include/configs/mpxs32g274ar5.h               |   11 +
 include/configs/mpxs32g399ar5.h               |  172 ++
 include/configs/s32g274ar2sbc2.h              |   11 +
 include/configs/s32g274ar2sbc3.h              |   11 +
 include/configs/s32g274ar3sbc2.h              |   11 +
 include/configs/s32g274ar3sbc3.h              |   11 +
 include/configs/s32g274ar5sbc3.h              |   11 +
 include/configs/s32g399ar5sbc2.h              |   11 +
 include/configs/s32g399ar5sbc3.h              |   11 +
 include/dm/of_extra.h                         |   20 +
 include/dm/ofnode.h                           |   15 +
 include/i2c_eeprom.h                          |    6 +
 include/spi.h                                 |   17 +
 include/spi_flash.h                           |   18 +
 localversion-microsys                         |    1 +
 net/mdio-uclass.c                             |   22 +-
 scripts/dtc/pylibfdt/Makefile                 |    4 +-
 109 files changed, 26483 insertions(+), 110 deletions(-)
 create mode 100644 board/microsys/crxs32g/Kconfig
 create mode 100644 board/microsys/crxs32g/crxs32g.c
 create mode 100644 board/microsys/crxs32g/crxs32g.h
 create mode 100644 board/microsys/mpxs32g/mpxs32g.c
 create mode 100644 board/microsys/mpxs32g/mpxs32g.h
 create mode 100644 board/microsys/mpxs32g274ar2/Kconfig
 create mode 100644 board/microsys/mpxs32g274ar2/mpxs32g274ar2.c
 create mode 100644 board/microsys/mpxs32g274ar2/mpxs32g274ar2.h
 create mode 100644 board/microsys/mpxs32g274ar3/Kconfig
 create mode 100644 board/microsys/mpxs32g274ar3/mpxs32g274ar3.c
 create mode 100644 board/microsys/mpxs32g274ar3/mpxs32g274ar3.h
 create mode 100644 board/microsys/mpxs32g274ar5/Kconfig
 create mode 100644 board/microsys/mpxs32g274ar5/mpxs32g274ar5.c
 create mode 100644 board/microsys/mpxs32g274ar5/mpxs32g274ar5.h
 create mode 100644 board/microsys/mpxs32g399ar5/Kconfig
 create mode 100644 board/microsys/mpxs32g399ar5/mpxs32g399ar5.c
 create mode 100644 board/microsys/mpxs32g399ar5/mpxs32g399ar5.h
 create mode 100644 board/microsys/s32g274ar2sbc2/Kconfig
 create mode 100644 board/microsys/s32g274ar2sbc2/Makefile
 create mode 100644 board/microsys/s32g274ar2sbc2/s32g274ar2sbc2.c
 create mode 100644 board/microsys/s32g274ar2sbc3/Kconfig
 create mode 100644 board/microsys/s32g274ar2sbc3/Makefile
 create mode 100644 board/microsys/s32g274ar2sbc3/s32g274ar2sbc3.c
 create mode 100644 board/microsys/s32g274ar3sbc2/Kconfig
 create mode 100644 board/microsys/s32g274ar3sbc2/Makefile
 create mode 100644 board/microsys/s32g274ar3sbc2/s32g274ar3sbc2.c
 create mode 100644 board/microsys/s32g274ar3sbc3/Kconfig
 create mode 100644 board/microsys/s32g274ar3sbc3/Makefile
 create mode 100644 board/microsys/s32g274ar3sbc3/s32g274ar3sbc3.c
 create mode 100644 board/microsys/s32g274ar5sbc3/Kconfig
 create mode 100644 board/microsys/s32g274ar5sbc3/Makefile
 create mode 100644 board/microsys/s32g274ar5sbc3/s32g274ar5sbc3.c
 create mode 100644 board/microsys/s32g399ar5sbc2/Kconfig
 create mode 100644 board/microsys/s32g399ar5sbc2/Makefile
 create mode 100644 board/microsys/s32g399ar5sbc2/s32g399ar5sbc2.c
 create mode 100644 board/microsys/s32g399ar5sbc3/Kconfig
 create mode 100644 board/microsys/s32g399ar5sbc3/Makefile
 create mode 100644 board/microsys/s32g399ar5sbc3/s32g399ar5sbc3.c
 create mode 100644 configs/s32g274ar2sbc2_atf_defconfig
 create mode 100644 configs/s32g274ar2sbc2_atf_qspi_defconfig
 create mode 100644 configs/s32g274ar2sbc3_atf_defconfig
 create mode 100644 configs/s32g274ar2sbc3_atf_qspi_defconfig
 create mode 100644 configs/s32g274ar3sbc2_atf_defconfig
 create mode 100644 configs/s32g274ar3sbc2_atf_qspi_defconfig
 create mode 100644 configs/s32g274ar3sbc3_atf_defconfig
 create mode 100644 configs/s32g274ar3sbc3_atf_qspi_defconfig
 create mode 100644 configs/s32g274ar5sbc3_atf_defconfig
 create mode 100644 configs/s32g274ar5sbc3_atf_qspi_defconfig
 create mode 100644 configs/s32g399ar5sbc2_defconfig
 create mode 100644 configs/s32g399ar5sbc2_qspi_defconfig
 create mode 100644 configs/s32g399ar5sbc3_defconfig
 create mode 100644 configs/s32g399ar5sbc3_qspi_defconfig
 create mode 100644 drivers/gpio/fxl6408_gpio.c
 create mode 100644 drivers/rtc/rv3028.c
 create mode 100644 include/configs/mpxs32g274ar2.h
 create mode 100644 include/configs/mpxs32g274ar3.h
 create mode 100644 include/configs/mpxs32g274ar5.h
 create mode 100644 include/configs/mpxs32g399ar5.h
 create mode 100644 include/configs/s32g274ar2sbc2.h
 create mode 100644 include/configs/s32g274ar2sbc3.h
 create mode 100644 include/configs/s32g274ar3sbc2.h
 create mode 100644 include/configs/s32g274ar3sbc3.h
 create mode 100644 include/configs/s32g274ar5sbc3.h
 create mode 100644 include/configs/s32g399ar5sbc2.h
 create mode 100644 include/configs/s32g399ar5sbc3.h
 create mode 100644 localversion-microsys

diff --git a/.gitignore b/.gitignore
index 2e1c8bf2bf..354cd35a8f 100644
--- a/.gitignore
+++ b/.gitignore
@@ -92,3 +92,15 @@ GTAGS
 *.orig
 *~
 \#*#
+
+# Python cache
+__pycache__
+
+# Python code coverage output (python3-coverage html)
+/htmlcov/
+
+# pylint files
+/pylint.cur
+/pylint.out/
+build/
+tools/boot
diff --git a/arch/arm/mach-s32/Kconfig b/arch/arm/mach-s32/Kconfig
index 62c1697e1f..e80102da72 100644
--- a/arch/arm/mach-s32/Kconfig
+++ b/arch/arm/mach-s32/Kconfig
@@ -11,10 +11,16 @@ config MACH_S32
 	select DM
 	select OF_BOARD_SETUP
 
+if !(MICROSYS_MPXS32G274AR2 \
+	|| MICROSYS_MPXS32G274AR5 \
+	|| MICROSYS_MPXS32G399AR5)
+
 config SYS_VENDOR
 	string
 	default "nxp"
 
+endif
+
 config NXP_S32CC
 	bool
 	imply CMD_DHCP
@@ -84,3 +90,4 @@ config NXP_S32CC
 	select SYS_MALLOC_F
 
 source "arch/arm/mach-s32/s32-cc/Kconfig"
+source "board/microsys/crxs32g/Kconfig"
diff --git a/arch/arm/mach-s32/include/s32-cc/serdes_hwconfig.h b/arch/arm/mach-s32/include/s32-cc/serdes_hwconfig.h
index 90c72dcb09..71bb1608ae 100644
--- a/arch/arm/mach-s32/include/s32-cc/serdes_hwconfig.h
+++ b/arch/arm/mach-s32/include/s32-cc/serdes_hwconfig.h
@@ -157,5 +157,8 @@ int apply_fdt_hwconfig_fixups(void *blob);
 int s32_serdes_get_alias_id(struct udevice *serdes_dev, unsigned int *devnump);
 int s32_serdes_get_lane_speed(struct udevice *serdes_dev, u32 lane);
 bool s32_serdes_is_hwconfig_instance_enabled(unsigned int id);
+char *s32_serdes_get_serdes_hwconfig_subarg(unsigned int id,
+					    const char *subarg,
+					    size_t *subarg_len);
 
 #endif
diff --git a/arch/arm/mach-s32/s32-cc/serdes_hwconfig.c b/arch/arm/mach-s32/s32-cc/serdes_hwconfig.c
index d62d5ad967..6e1203ff53 100644
--- a/arch/arm/mach-s32/s32-cc/serdes_hwconfig.c
+++ b/arch/arm/mach-s32/s32-cc/serdes_hwconfig.c
@@ -36,7 +36,7 @@ bool s32_serdes_is_combo_mode_enabled_in_hwconfig(unsigned int id)
 	return IS_SERDES_PCIE(ss_mode) && IS_SERDES_XPCS(ss_mode);
 }
 
-bool s32_serdes_is_hwconfig_instance_enabled(unsigned int id)
+__weak bool s32_serdes_is_hwconfig_instance_enabled(unsigned int id)
 {
 	char serdes_name[SERDES_NAME_SIZE];
 	const char *arg;
@@ -96,7 +96,6 @@ char *s32_serdes_get_pcie_hwconfig_subarg(unsigned int id,
 	return subarg_str;
 }
 
-static inline
 char *s32_serdes_get_serdes_hwconfig_subarg(unsigned int id,
 					    const char *subarg,
 					    size_t *subarg_len)
@@ -187,7 +186,7 @@ char *s32_serdes_get_xpcs_hwconfig_subarg(unsigned int serdes_id,
 	return subarg_str;
 }
 
-enum pcie_type s32_serdes_get_pcie_type_from_hwconfig(unsigned int id)
+__weak enum pcie_type s32_serdes_get_pcie_type_from_hwconfig(unsigned int id)
 {
 	enum pcie_type pcietype = PCIE_INVALID;
 	size_t subarg_len = 0;
@@ -231,7 +230,7 @@ bool s32_serdes_get_skip_from_hwconfig(unsigned int id)
 	return skip;
 }
 
-int s32_serdes_get_xpcs_speed_from_hwconfig(unsigned int serdes_id,
+__weak int s32_serdes_get_xpcs_speed_from_hwconfig(unsigned int serdes_id,
 					    unsigned int xpcs_id)
 {
 	/* Set default mode to invalid to force configuration */
@@ -276,7 +275,7 @@ int s32_serdes_get_xpcs_speed_from_hwconfig(unsigned int serdes_id,
 	return speed;
 }
 
-enum serdes_xpcs_mode s32_serdes_get_xpcs_cfg_from_hwconfig(
+__weak enum serdes_xpcs_mode s32_serdes_get_xpcs_cfg_from_hwconfig(
 	unsigned int serdes_id, unsigned int xpcs_id)
 {
 	/* Set default mode to invalid to force configuration */
@@ -298,7 +297,7 @@ enum serdes_xpcs_mode s32_serdes_get_xpcs_cfg_from_hwconfig(
 	return xpcs_mode;
 }
 
-bool s32_serdes_is_external_clk_in_hwconfig(unsigned int id)
+__weak bool s32_serdes_is_external_clk_in_hwconfig(unsigned int id)
 {
 	size_t subarg_len = 0;
 	bool ext = false;
@@ -315,7 +314,7 @@ bool s32_serdes_is_external_clk_in_hwconfig(unsigned int id)
 	return ext;
 }
 
-unsigned long s32_serdes_get_clock_fmhz_from_hwconfig(unsigned int id)
+__weak unsigned long s32_serdes_get_clock_fmhz_from_hwconfig(unsigned int id)
 {
 	size_t subarg_len = 0;
 	unsigned long fmhz = MHZ_100;
@@ -351,7 +350,7 @@ enum pcie_phy_mode s32_serdes_get_pcie_phy_mode_from_hwconfig(unsigned int id)
 	return phy_mode;
 }
 
-enum serdes_mode s32_serdes_get_serdes_mode_from_hwconfig(unsigned int id)
+__weak enum serdes_mode s32_serdes_get_serdes_mode_from_hwconfig(unsigned int id)
 {
 	size_t subarg_len = 0;
 	char *option_str = s32_serdes_get_serdes_hwconfig_subarg(id, "mode",
diff --git a/arch/arm/mach-s32/s32g2/Kconfig b/arch/arm/mach-s32/s32g2/Kconfig
index d037710d10..a5b0f65858 100644
--- a/arch/arm/mach-s32/s32g2/Kconfig
+++ b/arch/arm/mach-s32/s32g2/Kconfig
@@ -60,6 +60,27 @@ config TARGET_S32G274AEMU
 	bool "Support S32G274A ZeBu"
 	select TARGET_TYPE_S32GEN1_EMULATOR
 
+config TARGET_S32G274AR2SBC2
+    bool "Support s32g274ar2sbc2"
+    select MICROSYS_MPXS32G274AR2
+    select MICROSYS_CRXS32GR2
+    help
+      S32G274AR2SBC Revision 2
+
+config TARGET_S32G274AR2SBC3
+    bool "Support s32g274ar2sbc3"
+    select MICROSYS_MPXS32G274AR2
+    select MICROSYS_CRXS32GR3
+    help
+      S32G274AR2SBC Revision 3
+
+config TARGET_S32G274AR5SBC3
+    bool "Support s32g274ar5sbc3"
+    select MICROSYS_MPXS32G274AR5
+    select MICROSYS_CRXS32GR3
+    help
+      S32G274AR5SBC Revision 5
+
 endchoice
 
 config FSL_PFENG
@@ -71,5 +92,11 @@ source "board/nxp/s32g2xxaevb/Kconfig"
 source "board/nxp/s32g2xxaevb3/Kconfig"
 source "board/nxp/s32g274abluebox3/Kconfig"
 source "board/nxp/s32g274aemu/Kconfig"
+source "board/microsys/mpxs32g274ar2/Kconfig"
+source "board/microsys/mpxs32g274ar3/Kconfig"
+source "board/microsys/mpxs32g274ar5/Kconfig"
+source "board/microsys/s32g274ar2sbc2/Kconfig"
+source "board/microsys/s32g274ar2sbc3/Kconfig"
+source "board/microsys/s32g274ar5sbc3/Kconfig"
 
 endif
diff --git a/arch/arm/mach-s32/s32g3/Kconfig b/arch/arm/mach-s32/s32g3/Kconfig
index 16c7a6436b..ed46ba0e19 100644
--- a/arch/arm/mach-s32/s32g3/Kconfig
+++ b/arch/arm/mach-s32/s32g3/Kconfig
@@ -38,6 +38,20 @@ config TARGET_S32G399AEMU
 	bool "Support S32G399A ZeBu"
 	select TARGET_TYPE_S32GEN1_EMULATOR
 
+config TARGET_S32G399AR5SBC2
+	bool "MicroSys S32G399AR5SBC2 board"
+	select MICROSYS_MPXS32G399AR5
+	select MICROSYS_CRXS32GR2
+	help
+		S32G399AR5SBC Revision 5
+
+config TARGET_S32G399AR5SBC3
+	bool "MicroSys S32G399AR5SBC3 board"
+	select MICROSYS_MPXS32G399AR5
+	select MICROSYS_CRXS32GR3
+	help
+		S32G399AR5SBC Revision 5
+
 endchoice
 
 config FSL_PFENG
@@ -51,5 +65,8 @@ source "board/nxp/s32g399ardb3/Kconfig"
 source "board/nxp/s32g3xxaevb/Kconfig"
 source "board/nxp/s32g3xxaevb3/Kconfig"
 source "board/nxp/s32g399aemu/Kconfig"
+source "board/microsys/mpxs32g399ar5/Kconfig"
+source "board/microsys/s32g399ar5sbc2/Kconfig"
+source "board/microsys/s32g399ar5sbc3/Kconfig"
 
 endif
diff --git a/board/freescale/common/sys_eeprom.c b/board/freescale/common/sys_eeprom.c
index 6f151b0f71..f00b09c8cf 100644
--- a/board/freescale/common/sys_eeprom.c
+++ b/board/freescale/common/sys_eeprom.c
@@ -10,8 +10,16 @@
 #include <command.h>
 #include <env.h>
 #include <i2c.h>
+#include <init.h>
 #include <linux/ctype.h>
+#include <linux/delay.h>
 #include <u-boot/crc.h>
+#include <net.h>
+#include "pfeng/pfeng.h"
+
+#ifdef CONFIG_DM_I2C
+#include <i2c_eeprom.h>
+#endif
 
 #ifdef CONFIG_SYS_I2C_EEPROM_CCID
 #include "../common/eeprom.h"
@@ -21,12 +29,19 @@
 #ifdef CONFIG_SYS_I2C_EEPROM_NXID
 /* some boards with non-256-bytes EEPROM have special define */
 /* for MAX_NUM_PORTS in board-specific file */
+#ifdef CONFIG_SYS_I2C_EEPROM_NXID_MAC
+#define MAX_NUM_PORTS CONFIG_SYS_I2C_EEPROM_NXID_MAC
+#endif
 #ifndef MAX_NUM_PORTS
 #define MAX_NUM_PORTS	16
 #endif
 #define NXID_VERSION	1
 #endif
 
+#define SERIALNO_NAME     "serial#"
+#define BOARDVERSION_NAME "board_version"
+#define PRODUCTINFO_NAME  "product_info"
+
 /**
  * static eeprom: EEPROM layout for CCID or NXID formats
  *
@@ -59,8 +74,19 @@ static struct __attribute__ ((__packed__)) eeprom {
 	u8 res_1[21];     /* 0x2b - 0x3f Reserved */
 	u8 mac_count;     /* 0x40        Number of MAC addresses */
 	u8 mac_flag;      /* 0x41        MAC table flags */
-	u8 mac[MAX_NUM_PORTS][6];     /* 0x42 - 0xa1 MAC addresses */
-	u8 res_2[90];     /* 0xa2 - 0xfb Reserved */	
+	u8 mac[MAX_NUM_PORTS][ARP_HLEN];     /* 0x42 - 0xa1 MAC addresses */
+	/*
+	 * Wish to have board version in EEPROM.
+	 * @see Redmine #4505
+	 */
+	u8 board_version[16];
+	/*
+	 * Wish to store additional product related
+	 * information in EEPROM.
+	 * @see Redmine #4875
+	 */
+	u8 product_info[64];
+	u8 res_2[90-16-64];     /* 0xa2 - 0xfb Reserved */
 	u32 crc;          /* 0xfc - 0xff CRC32 checksum */
 #endif
 } e;
@@ -114,6 +140,13 @@ static void show_eeprom(void)
 		e.date[3] & 0x7F, e.date[4], e.date[5],
 		e.date[3] & 0x80 ? "PM" : "");
 
+#ifdef CONFIG_SYS_I2C_EEPROM_NXID
+	/* Board version */
+	printf("Board version: %s\n", e.board_version);
+	/* product information */
+	printf("Product information: %s\n", e.product_info);
+#endif
+
 	/* Show MAC addresses  */
 	for (i = 0; i < min(e.mac_count, (u8)MAX_NUM_PORTS); i++) {
 
@@ -173,12 +206,14 @@ static int read_eeprom(void)
 	struct udevice *dev;
 #ifdef CONFIG_SYS_EEPROM_BUS_NUM
 	ret = i2c_get_chip_for_busnum(CONFIG_SYS_EEPROM_BUS_NUM,
-				      CONFIG_SYS_I2C_EEPROM_ADDR, 1, &dev);
+				      CONFIG_SYS_I2C_EEPROM_ADDR,
+				      CONFIG_SYS_I2C_EEPROM_ADDR_LEN, &dev);
 #else
-	ret = i2c_get_chip_for_busnum(0, CONFIG_SYS_I2C_EEPROM_ADDR, 1, &dev);
+	ret = i2c_get_chip_for_busnum(0, CONFIG_SYS_I2C_EEPROM_ADDR,
+				      CONFIG_SYS_I2C_EEPROM_ADDR_LEN, &dev);
 #endif
 	if (!ret)
-		ret = dm_i2c_read(dev, 0, (void *)&e, sizeof(e));
+		ret = i2c_eeprom_read(dev, 0, (void *)&e, sizeof(e));
 #endif
 
 #ifdef CONFIG_SYS_EEPROM_BUS_NUM
@@ -187,6 +222,18 @@ static int read_eeprom(void)
 #endif
 #endif
 
+	/*
+	 * Check if SN and Errata field are defined. If not set the length of
+	 * the string to 0.
+	 */
+	if (e.sn[0] == 0xff) e.sn[0] = 0;
+	if (e.errata[0] == 0xff) e.errata[0] = 0;
+#ifdef CONFIG_SYS_I2C_EEPROM_NXID
+	if (e.board_version[0] == 0xff) e.board_version[0] = 0;
+	if (e.product_info[0] == 0xff)
+		e.product_info[0] = 0;
+#endif
+
 #ifdef DEBUG
 	show_eeprom();
 #endif
@@ -250,6 +297,9 @@ static int prog_eeprom(void)
 		ret = i2c_write(CONFIG_SYS_I2C_EEPROM_ADDR, i,
 				CONFIG_SYS_I2C_EEPROM_ADDR_LEN,
 				p, min((int)(sizeof(e) - i), 8));
+		if (ret)
+			break;
+		udelay(5000);	/* 5ms write cycle timing */
 #else
 		struct udevice *dev;
 #ifdef CONFIG_SYS_EEPROM_BUS_NUM
@@ -263,8 +313,7 @@ static int prog_eeprom(void)
 					      &dev);
 #endif
 		if (!ret)
-			ret = dm_i2c_write(dev, i, p, min((int)(sizeof(e) - i),
-							  8));
+			ret = i2c_eeprom_write(dev, i, p, min((int)(sizeof(e) - i), 8));
 #endif
 		if (ret)
 			break;
@@ -292,7 +341,7 @@ static int prog_eeprom(void)
 					      &dev);
 #endif
 		if (!ret)
-			ret = dm_i2c_read(dev, 0, (void *)&e2, sizeof(e2));
+			ret = i2c_eeprom_read(dev, 0, (void *)&e2, sizeof(e2));
 #endif
 		if (!ret && memcmp(&e, &e2, sizeof(e)))
 			ret = -1;
@@ -434,6 +483,18 @@ int do_mac(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
 		strncpy((char *)e.sn, argv[2], sizeof(e.sn) - 1);
 		update_crc();
 		break;
+#ifdef CONFIG_SYS_I2C_EEPROM_NXID
+	case 'b':	/* board version */
+		memset(e.board_version, 0, sizeof(e.board_version));
+		strncpy((char *)e.board_version, argv[2], sizeof(e.board_version) - 1);
+		update_crc();
+		break;
+	case 'a':	/* product info area */
+		memset(e.product_info, 0, sizeof(e.product_info));
+		strncpy((char *)e.product_info, argv[2], sizeof(e.product_info) - 1);
+		update_crc();
+		break;
+#endif
 	case 'e':	/* errata */
 #ifdef CONFIG_SYS_I2C_EEPROM_NXID
 		memset(e.errata, 0, 5);
@@ -512,6 +573,13 @@ int mac_read_from_eeprom(void)
 		return 0;
 	}
 
+	env_set(SERIALNO_NAME, (char*) e.sn);
+
+#ifdef CONFIG_SYS_I2C_EEPROM_NXID
+	env_set(BOARDVERSION_NAME, (char*) e.board_version);
+	env_set(PRODUCTINFO_NAME, (char*) e.product_info);
+#endif
+
 #ifdef CONFIG_SYS_I2C_EEPROM_NXID
 	/*
 	 * MAC address #9 in v1 occupies the same position as the CRC in v0.
@@ -519,7 +587,7 @@ int mac_read_from_eeprom(void)
 	 * update the CRC later.
 	 */
 	if (e.version == 0)
-		memset(e.mac[8], 0xff, 6);
+		memset(e.mac[MAX_NUM_PORTS-1], 0xff, 6);
 #endif
 
 	for (i = 0; i < min(e.mac_count, (u8)MAX_NUM_PORTS); i++) {
@@ -595,6 +663,7 @@ unsigned int get_cpu_board_revision(void)
 		(void *)&be, sizeof(be));
 #else
 	struct udevice *dev;
+	int ret;
 #ifdef CONFIG_SYS_EEPROM_BUS_NUM
 	ret = i2c_get_chip_for_busnum(CONFIG_SYS_EEPROM_BUS_NUM,
 				      CONFIG_SYS_I2C_EEPROM_ADDR,
@@ -603,7 +672,7 @@ unsigned int get_cpu_board_revision(void)
 #else
 	ret = i2c_get_chip_for_busnum(0, CONFIG_SYS_I2C_EEPROM_ADDR,
 				      CONFIG_SYS_I2C_EEPROM_ADDR_LEN,
-				      &dev)
+				      &dev);
 #endif
 	if (!ret)
 		dm_i2c_read(dev, 0, (void *)&be, sizeof(be));
@@ -618,3 +687,86 @@ unsigned int get_cpu_board_revision(void)
 	return MPC85XX_CPU_BOARD_REV(be.major, be.minor);
 }
 #endif
+
+/*
+ * fix_eeprom_mac_addresses()
+ *
+ * Programs MAC-addresses from environment into the EEPROM if the EEPROM
+ * has not been initialized before.
+ * Background is that there are boards with no valid EEPROM but with environment
+ * variables 'ethaddr', etc., that contains the MAC-addresses instead. This is
+ * mainly valid for boards that have been produced with a BSP-version older than
+ * BSP32.0-5.0.3
+ *
+ * @return 0 on success
+ */
+int fix_eeprom_mac_addresses(void)
+{
+	uchar ea[ARP_HLEN];
+	char *var;
+	int i;
+
+	if (read_eeprom())
+		return 1;
+
+	/*
+	 * If the EEPROM is valid we assume that there are valid
+	 * MAC-addresses stored in it. Return with ok.
+	 */
+	if (is_valid)
+		return 0;
+
+#ifdef CONFIG_SYS_I2C_EEPROM_NXID
+		memcpy(e.id, "NXID", sizeof(e.id));
+		e.version = cpu_to_be32(NXID_VERSION);
+#else
+		memcpy(e.id, "CCID", sizeof(e.id));
+#endif
+
+	e.mac_count = MAX_NUM_PORTS;
+
+	/*
+	 * EEPROM is invalid => no valid MAC-addresses programmed.
+	 * Now check if there are MAC-addresses in the environment.
+	 */
+
+	// GMAC0:
+	if (eth_env_get_enetaddr_by_index("eth", 0, ea)) {
+		memcpy(&(e.mac[0][0]), &ea[0], ARP_HLEN);
+	}
+
+	// PFE0,1,2:
+	for (i=0; i < PFENG_EMACS_COUNT; i++) {
+		if (eth_env_get_enetaddr_by_index("pfe", i, ea)) {
+			memcpy(&(e.mac[i+1][0]), &ea[0], ARP_HLEN);
+		}
+		else if (eth_env_get_enetaddr_by_index("eth", i+1, ea)) {
+			memcpy(&(e.mac[i+1][0]), &ea[0], ARP_HLEN);
+		}
+	}
+
+	// Save serial number:
+	var = env_get(SERIALNO_NAME);
+	if (var) {
+		memset(e.sn, 0, sizeof(e.sn));
+		strncpy((char *)e.sn, var, sizeof(e.sn) - 1);
+	}
+
+	// Save board version:
+	var = env_get(BOARDVERSION_NAME);
+	if (var) {
+		memset(e.board_version, 0, sizeof(e.board_version));
+		strncpy((char *)e.board_version, var, sizeof(e.board_version) - 1);
+	}
+
+	// Save product information:
+	var = env_get(PRODUCTINFO_NAME);
+	if (var) {
+		memset(e.product_info, 0, sizeof(e.product_info));
+		strncpy((char *)e.product_info, var, sizeof(e.product_info) - 1);
+	}
+
+	update_crc();
+
+	return prog_eeprom();
+}
diff --git a/board/microsys/crxs32g/Kconfig b/board/microsys/crxs32g/Kconfig
new file mode 100644
index 0000000000..6d27965cbd
--- /dev/null
+++ b/board/microsys/crxs32g/Kconfig
@@ -0,0 +1,28 @@
+# Copyright (C) 2023 MicroSys Electronics GmbH
+
+menu "MicroSys Carrier"
+
+choice
+    prompt "Carrier Board CRX for S32G"
+    default MICROSYS_CRXS32GR2
+
+config MICROSYS_CRX_NONE
+	bool "CRX carrier-less configuration"
+
+config MICROSYS_CRXS32GR2
+	bool "CRX-S32G Carrier Board Rev. 2"
+	imply NVME
+	imply RGMII
+	imply PHY_MARVELL
+	select ADC
+
+config MICROSYS_CRXS32GR3
+	bool "CRX-S32G Carrier Board Rev. 3"
+	imply NVME
+	imply RGMII
+	imply PHY_MARVELL
+	select ADC
+
+endchoice
+
+endmenu
diff --git a/board/microsys/crxs32g/crxs32g.c b/board/microsys/crxs32g/crxs32g.c
new file mode 100644
index 0000000000..63aba71e3e
--- /dev/null
+++ b/board/microsys/crxs32g/crxs32g.c
@@ -0,0 +1,161 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#include "crxs32g.h"
+#include <common.h>
+#include <i2c.h>
+#include <dm/uclass.h>
+#include <s32-cc/serdes_hwconfig.h>
+
+#define PFE0_SGMII_XPCS_ID_1G	0
+#define PFE0_SGMII_PHY_LANE_1G	1
+
+#define PFE0_SGMII_XPCS_ID_2G5	0
+#define PFE0_SGMII_PHY_LANE_2G5	0
+
+#define GMAC0_SGMII_XPCS_ID_1G	0
+#define GMAC0_SGMII_PHY_LANE_1G	1
+
+serdes_t get_serdes_sel(void)
+{
+	uchar reg = 0xff;
+
+	struct udevice *dev = NULL;
+	if (i2c_get_chip_for_busnum(1, 0x44, 1, &dev)==0) {
+		dm_i2c_read(dev, 0x5, &reg, 1);
+	}
+
+	return (reg & 1) ? SERDES_M2 : SERDES_2G5;
+}
+
+int set_serdes_sel(const serdes_t serdes_mode)
+{
+	uchar reg = 0xff;
+
+	struct udevice *dev = NULL;
+	if (i2c_get_chip_for_busnum(1, 0x44, 1, &dev)==0) {
+		dm_i2c_read(dev, 0x5, &reg, 1);
+		if (serdes_mode == SERDES_2G5)
+			reg &= ~1;
+		else
+			reg |= 1;
+		dm_i2c_write(dev, 0x5, &reg, 1);
+	}
+
+	return 0;
+}
+
+int s32_serdes_get_xpcs_speed_from_hwconfig(unsigned int serdes_id,
+					    unsigned int phy_lane)
+{
+	int speed = SPEED_UNKNOWN;
+
+	debug("[%s: serdes%d xpcs%d]\n", __func__, serdes_id, phy_lane);
+
+	if (serdes_id == 0
+			&& phy_lane == GMAC0_SGMII_PHY_LANE_1G) {
+		speed = SPEED_1000;
+	}
+
+	if (serdes_id == 1) {
+		const serdes_t serdes_mode = get_serdes_sel();
+		debug("[%s: serdes_mode = %d]\n", __func__, serdes_mode);
+		switch (serdes_mode) {
+		case SERDES_M2:
+			if (phy_lane == PFE0_SGMII_PHY_LANE_1G)
+				speed = SPEED_1000;
+			break;
+		case SERDES_2G5:
+			if (phy_lane == PFE0_SGMII_PHY_LANE_2G5)
+				speed = SPEED_2500;
+			break;
+		}
+	}
+
+	debug("[%s: speed = %d]\n", __func__, speed);
+
+	return speed;
+}
+
+enum serdes_xpcs_mode s32_serdes_get_xpcs_cfg_from_hwconfig(
+		unsigned int serdes_id,
+		unsigned int xpcs_id)
+{
+	/* Set default mode to invalid to force configuration */
+	enum serdes_xpcs_mode xpcs_mode = SGMII_INVALID;
+
+	debug("[%s: serdes%d xpcs%d]\n", __func__, serdes_id, xpcs_id);
+
+	if (serdes_id == 0
+			&& xpcs_id == GMAC0_SGMII_XPCS_ID_1G) {
+		xpcs_mode = SGMII_XPCS_1G;
+	}
+
+	if (serdes_id == 1) {
+
+		s32_serdes_get_serdes_mode_from_hwconfig(serdes_id);
+
+		const serdes_t serdes_mode = get_serdes_sel();
+		debug("[%s: serdes_mode = %d]\n", __func__, serdes_mode);
+
+		switch (serdes_mode) {
+		case SERDES_M2:
+			if (xpcs_id == PFE0_SGMII_XPCS_ID_1G)
+				xpcs_mode = SGMII_XPCS_1G;
+			break;
+		case SERDES_2G5:
+			if (xpcs_id == PFE0_SGMII_XPCS_ID_2G5)
+				xpcs_mode = SGMII_XPCS_2G5;
+			break;
+		}
+	}
+
+	debug("[%s: xpcs_mode = %d]\n", __func__, xpcs_mode);
+
+	return xpcs_mode;
+}
+
+enum pcie_type s32_serdes_get_pcie_type_from_hwconfig(unsigned int id)
+{
+	const serdes_t serdes_mode = get_serdes_sel();
+	enum pcie_type pcietype = PCIE_INVALID;
+
+	switch (serdes_mode) {
+	case SERDES_M2:
+		pcietype = PCIE_RC;
+		break;
+	case SERDES_2G5:
+		pcietype = PCIE_INVALID;
+		break;
+	}
+
+	return pcietype;
+}
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/crxs32g/crxs32g.h b/board/microsys/crxs32g/crxs32g.h
new file mode 100644
index 0000000000..44e3b3c4ee
--- /dev/null
+++ b/board/microsys/crxs32g/crxs32g.h
@@ -0,0 +1,54 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#ifndef CRXS32G_H
+#define CRXS32G_H
+
+#include <config.h>
+#include <linux/types.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+typedef enum {
+    SERDES_M2,
+    SERDES_2G5
+} serdes_t;
+
+extern serdes_t get_serdes_sel(void);
+extern int set_serdes_sel(const serdes_t serdes_mode);
+
+#ifdef __cplusplus
+} /* extern "C" */
+#endif
+
+#endif /* CRXS32G_H */
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/mpxs32g/mpxs32g.c b/board/microsys/mpxs32g/mpxs32g.c
new file mode 100644
index 0000000000..e094e852dd
--- /dev/null
+++ b/board/microsys/mpxs32g/mpxs32g.c
@@ -0,0 +1,270 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#include "mpxs32g.h"
+#include <common.h>
+#include <i2c.h>
+#include <s32-cc/serdes_hwconfig.h>
+#include "pfeng/pfeng.h"
+
+__weak uint8_t get_mux_sd_sel_bit(void)
+{
+	return 3;
+}
+
+__weak uint8_t get_clk_cfg_bit_from_serdes_id(const unsigned int id)
+{
+	return id;
+}
+
+bool s32_serdes_is_external_clk_in_hwconfig(unsigned int id)
+{
+	return true;
+}
+
+#ifndef CONFIG_MICROSYS_CRX_NONE
+void check_kconfig(const serdes_t serdes_mode)
+{
+	switch (serdes_mode) {
+	case SERDES_2G5:
+#if CONFIG_IS_ENABLED(TARGET_S32G274AR2SBC2)
+		env_set("kconfig", "#conf-s32g274ar2sbc2_2g5");
+#elif CONFIG_IS_ENABLED(TARGET_S32G274AR2SBC3)
+		env_set("kconfig", "#conf-s32g274ar2sbc3_2g5");
+#elif CONFIG_IS_ENABLED(TARGET_S32G274AR5SBC3)
+		env_set("kconfig", "#conf-s32g274ar5sbc3_2g5");
+#elif CONFIG_IS_ENABLED(TARGET_S32G399AR5SBC2)
+		env_set("kconfig", "#conf-s32g399ar5sbc2_2g5");
+#elif CONFIG_IS_ENABLED(TARGET_S32G399AR5SBC3)
+		env_set("kconfig", "#conf-s32g399ar5sbc3_2g5");
+#endif
+		env_set("sja1110_cfg", "sja1110.firmware_name=sja1110_uc_2g5.bin");
+break;
+	default:
+#if CONFIG_IS_ENABLED(TARGET_S32G274AR2SBC2)
+		env_set("kconfig", "#conf-s32g274ar2sbc2_m2");
+#elif CONFIG_IS_ENABLED(TARGET_S32G274AR2SBC3)
+		env_set("kconfig", "#conf-s32g274ar2sbc3_m2");
+#elif CONFIG_IS_ENABLED(TARGET_S32G274AR5SBC3)
+		env_set("kconfig", "#conf-s32g274ar5sbc3_m2");
+#elif CONFIG_IS_ENABLED(TARGET_S32G399AR5SBC2)
+		env_set("kconfig", "#conf-s32g399ar5sbc2_m2");
+#elif CONFIG_IS_ENABLED(TARGET_S32G399AR5SBC3)
+		env_set("kconfig", "#conf-s32g399ar5sbc3_m2");
+#endif
+		env_set("sja1110_cfg", "sja1110.firmware_name=sja1110_uc_m2.bin");
+		break;
+	}
+}
+#endif
+
+int fix_pfe_enetaddr(void)
+{
+	int pfe_index;
+	uchar ea[ARP_HLEN];
+
+	for (pfe_index = 0; pfe_index < PFENG_EMACS_COUNT; pfe_index++) {
+		if (eth_env_get_enetaddr_by_index("eth", pfe_index+1, ea)) {
+			eth_env_set_enetaddr_by_index("pfe", pfe_index, ea);
+		}
+	}
+
+	return 0;
+}
+
+void print_boot_cfg(const uint8_t boot_cfg)
+{
+	printf("  PCIe0/SGMII CLK:  %dMHz\n",
+			boot_cfg&BIT(get_clk_cfg_bit_from_serdes_id(0))
+			? 100 : 125);
+	printf("  PCIe1/SGMII CLK:  %dMHz\n",
+			boot_cfg&BIT(get_clk_cfg_bit_from_serdes_id(1))
+			? 100 : 125);
+	printf("  SEL SDHC:         %s\n",
+			boot_cfg&BIT(get_mux_sd_sel_bit())
+			? "eMMC" : "SDHC");
+}
+
+__weak int set_boot_cfg(const uchar cfg)
+{
+	return 0;
+}
+
+__weak uchar get_boot_cfg(const bool verbose)
+{
+	return 0x0b;
+}
+
+__weak uint8_t get_board_rev(void)
+{
+	return 0;
+}
+
+enum s32g_boot_media get_boot_media()
+{
+	enum s32g_boot_media media = S32G_BOOT_SD;
+	uint8_t boot_cfg0;
+
+	struct udevice *dev = NULL;
+	if (i2c_get_chip_for_busnum(0, RCW_EEPROM_ADDR, 1, &dev)==0) {
+		if (dm_i2c_read(dev, 0x0, &boot_cfg0, 1)==0) {
+			media = (enum s32g_boot_media) ((boot_cfg0 >> 5) & 0x7);
+		}
+	}
+
+	return media;
+}
+
+bool s32_serdes_is_hwconfig_instance_enabled(unsigned int id)
+{
+	return true;
+}
+
+unsigned long s32_serdes_get_clock_fmhz_from_hwconfig(unsigned int id)
+{
+	unsigned long fmhz = MHZ_100;
+
+	uchar reg = get_boot_cfg(false);
+
+	fmhz = (reg & BIT(get_clk_cfg_bit_from_serdes_id(id)))
+			? MHZ_100 : MHZ_125;
+
+	if (id == 0) {
+
+		const unsigned long current_fmhz = fmhz;
+
+		if (fmhz != MHZ_100) {
+			fmhz = MHZ_100;
+			reg |= BIT(get_clk_cfg_bit_from_serdes_id(id));
+			set_boot_cfg(reg);
+			printf("SerDes%d clocking has changed from %dMHz to %dMHz!\n",
+					id,
+					current_fmhz==MHZ_100 ? 100:125,
+						fmhz==MHZ_100 ? 100:125);
+			puts("Performing necessary reset ...\n");
+			do_reset(NULL, 0, 0, NULL);
+		}
+	}
+
+	printf("PCIe%d clock %dMHz\n", id, fmhz==MHZ_100 ? 100 : 125);
+
+	return fmhz;
+}
+
+#ifndef CONFIG_MICROSYS_CRX_NONE
+enum serdes_mode s32_serdes_get_serdes_mode_from_hwconfig(unsigned int id)
+{
+	enum serdes_mode serdes_m = SERDES_MODE_PCIE_XPCS0;
+	serdes_t serdes_sel = SERDES_M2;
+
+	unsigned long fmhz = MHZ_100;
+	bool changed = false;
+
+	debug("[%s: id = %d]\n", __func__, id);
+
+	if (id == 0) {
+		debug("[%s: serdes_m = %d]\n", __func__, SERDES_MODE_PCIE_XPCS0);
+		return SERDES_MODE_PCIE_XPCS0;
+	}
+
+	uchar reg = get_boot_cfg(true);
+
+	fmhz = (reg & BIT(get_clk_cfg_bit_from_serdes_id(id)))
+			? MHZ_100 : MHZ_125;
+
+	size_t subarg_len = 0;
+	char *option_str = s32_serdes_get_serdes_hwconfig_subarg(id, "mode",
+			&subarg_len);
+
+	if (!strncmp(option_str, "pcie&xpcs0", subarg_len)) {
+		serdes_m = SERDES_MODE_PCIE_XPCS0;
+		serdes_sel = SERDES_M2;
+	}
+
+	if (!strncmp(option_str, "xpcs0", subarg_len)
+			|| !strncmp(option_str, "xpcs0&xpcs1", subarg_len)) {
+		serdes_m = SERDES_MODE_XPCS0_XPCS1;
+		serdes_sel = SERDES_2G5;
+	}
+
+	if ((serdes_sel == SERDES_M2)
+			&& (fmhz == MHZ_125)) {
+		// change to 100MHz:
+		reg |= BIT(get_clk_cfg_bit_from_serdes_id(id));
+		changed = true;
+	}
+
+	if ((serdes_sel == SERDES_2G5)
+			&& (fmhz == MHZ_100)) {
+		// change to 125MHz:
+		reg &= ~BIT(get_clk_cfg_bit_from_serdes_id(id));
+		changed = true;
+	}
+
+	check_kconfig(serdes_sel);
+	set_serdes_sel(serdes_sel);
+
+	if (changed) {
+		set_boot_cfg(reg);
+		printf("SerDes%d clocking has changed from %dMHz to %dMHz!\n",
+				id,
+				fmhz==MHZ_100 ? 100:125,
+				fmhz==MHZ_100 ? 125:100);
+		puts("Performing necessary reset ...\n");
+		do_reset(NULL, 0, 0, NULL);
+	}
+
+	debug("[%s: serdes_m = %d]\n", __func__, serdes_m);
+
+	return serdes_m;
+}
+#endif
+
+int board_early_init_r(void)
+{
+	const enum s32g_boot_media media = get_boot_media();
+
+	printf("Board: Rev. %d\n", get_board_rev());
+
+	switch (media) {
+	case S32G_BOOT_QSPI:
+		puts("Boot:  QSPI\n");
+		break;
+	case S32G_BOOT_SD:
+		puts("Boot:  SD\n");
+		break;
+	case S32G_BOOT_EMMC:
+		puts("Boot:  eMMC\n");
+		break;
+	}
+
+	return 0;
+}
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/mpxs32g/mpxs32g.h b/board/microsys/mpxs32g/mpxs32g.h
new file mode 100644
index 0000000000..9e2259ecbe
--- /dev/null
+++ b/board/microsys/mpxs32g/mpxs32g.h
@@ -0,0 +1,92 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#ifndef MPXS32G_H
+#define MPXS32G_H
+
+#include <config.h>
+#include <linux/types.h>
+
+#ifndef CONFIG_MICROSYS_CRX_NONE
+#include "crxs32g.h"
+#endif
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define RCW_EEPROM_ADDR 0x50
+
+#ifdef CONFIG_MICROSYS_CRX_NONE
+/*
+ * Just another dirty hack ...
+ * Please check drivers/net/phy/dp83867.c
+ */
+struct dp83867_private {
+	u32 rx_id_delay;
+	u32 tx_id_delay;
+	int fifo_depth;
+	int io_impedance;
+	bool rxctrl_strap_quirk;
+	int port_mirroring;
+	bool set_clk_output;
+	unsigned int clk_output_sel;
+	bool sgmii_ref_clk_en;
+	bool sgmii_an_enabled;
+};
+#endif
+
+enum s32g_boot_media {
+	S32G_BOOT_QSPI = 0,
+	S32G_BOOT_SD   = 2,
+	S32G_BOOT_EMMC = 3
+};
+
+#ifndef CONFIG_MICROSYS_CRX_NONE
+extern void check_kconfig(const serdes_t serdes_mode);
+#endif
+
+extern int fix_pfe_enetaddr(void);
+
+extern int set_boot_cfg(const uchar cfg);
+extern uchar get_boot_cfg(const bool verbose);
+
+extern uint8_t get_board_rev(void);
+
+extern void print_boot_cfg(const uint8_t sw);
+
+extern enum s32g_boot_media get_boot_media(void);
+
+#ifdef __cplusplus
+} /* extern "C" */
+#endif
+
+#endif /* MPXS32G_H */
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/mpxs32g274ar2/Kconfig b/board/microsys/mpxs32g274ar2/Kconfig
new file mode 100644
index 0000000000..022fcb913f
--- /dev/null
+++ b/board/microsys/mpxs32g274ar2/Kconfig
@@ -0,0 +1,29 @@
+# Copyright (C) 2022 MicroSys Electronics GmbH
+
+config SYS_VENDOR
+	string
+	default "microsys"
+
+config MICROSYS_MPXS32G274AR2
+	bool "Support mpxs32g274a rev. 2"
+	imply CMD_PMIC
+	imply DM_PMIC
+	imply DM_PMIC_VR5510
+	imply NXP_S32CC_BOARD_COMMON
+	imply CMD_EEPROM
+	imply I2C_EEPROM
+	imply ADC
+	imply PHY
+	imply PHYLIB
+	imply PHY_GIGE
+	imply SAF1508BET_USB_PHY
+	imply DM_USB
+	imply USB_EHCI_HCD
+	imply USB_ULPI
+	select USB
+	select USB_EHCI_MX6
+	select NXP_S32G2
+	select SARADC_S32CC
+	select SPI_FLASH_STMICRO
+	help
+		Platforms with MicroSys' MPXS32G274AR2 module
diff --git a/board/microsys/mpxs32g274ar2/mpxs32g274ar2.c b/board/microsys/mpxs32g274ar2/mpxs32g274ar2.c
new file mode 100644
index 0000000000..1a1880827a
--- /dev/null
+++ b/board/microsys/mpxs32g274ar2/mpxs32g274ar2.c
@@ -0,0 +1,120 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2020-2022 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#include "mpxs32g274ar2.h"
+#include "mpxs32g.h"
+
+#include <i2c.h>
+#include <s32-cc/serdes_hwconfig.h>
+#include <asm/gpio.h>
+#include <dm/uclass.h>
+#include <hwconfig.h>
+#include <net.h>
+
+#include "pfeng/pfeng.h"
+
+void setup_iomux_uart(void)
+{
+#if (CONFIG_FSL_LINFLEX_MODULE == 0)
+
+	/* Muxing for linflex0 */
+//	setup_iomux_uart0();
+
+#elif (CONFIG_FSL_LINFLEX_MODULE == 1)
+	/* Muxing for linflex1 */
+
+	/* set PC08 - MSCR[40] - for UART1 TXD */
+	writel(SIUL2_MSCR_S32G_G1_PORT_CTRL_UART1_TXD,
+			SIUL2_0_MSCRn(SIUL2_PC08_MSCR_S32_G1_UART1));
+
+	/* set PC04 - MSCR[36] - for UART1 RXD */
+	writel(SIUL2_MSCR_S32G_G1_PORT_CTRL_UART_RXD,
+			SIUL2_0_MSCRn(SIUL2_PC04_MSCR_S32_G1_UART1));
+
+	/* set PC04 - MSCR[736]/IMCR[224] - for UART1 RXD */
+	writel(SIUL2_IMCR_S32G_G1_UART1_RXD_to_pad,
+			SIUL2_1_IMCRn(SIUL2_PC04_IMCR_S32_G1_UART1));
+#else
+#error "Unsupported UART pinmuxing configuration"
+#endif
+}
+
+static uchar eeprom_dip = 0xff;
+
+int set_boot_cfg(const uchar reg)
+{
+	struct udevice *dev = NULL;
+	if (i2c_get_chip_for_busnum(0, 0x4d, 1, &dev)==0) {
+		dm_i2c_write(dev, 0, &reg, 1);
+		eeprom_dip = reg;
+	}
+
+	return 0;
+}
+
+uchar get_boot_cfg(const bool verbose)
+{
+
+	if (eeprom_dip == 0xff) {
+		struct udevice *dev = NULL;
+		if (i2c_get_chip_for_busnum(0, 0x4d, 1, &dev)==0) {
+			dm_i2c_read(dev, 0, &eeprom_dip, 1);
+			if (verbose) {
+				printf("DIP EEPROM[%d]\n", 0);
+				print_boot_cfg(eeprom_dip);
+			}
+		}
+	}
+
+	return eeprom_dip;
+}
+
+uint8_t get_board_rev(void)
+{
+	struct udevice *dev = NULL;
+	static uchar reg = 0xff;
+
+	if ((reg==0xff)
+		&& (i2c_get_chip_for_busnum(0, 0x43, 1, &dev)==0)) {
+		if (dm_i2c_read(dev, 0x0f, &reg, 1)==0) {
+			reg = (((reg&BIT(7))>>7)
+				| ((reg&BIT(6))>>5)
+				| ((reg&BIT(5))>>3)) + 1;
+		}
+	}
+
+	return reg;
+}
+
+int misc_init_f(void)
+{
+	return 0;
+}
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/mpxs32g274ar2/mpxs32g274ar2.h b/board/microsys/mpxs32g274ar2/mpxs32g274ar2.h
new file mode 100644
index 0000000000..550e31e7bb
--- /dev/null
+++ b/board/microsys/mpxs32g274ar2/mpxs32g274ar2.h
@@ -0,0 +1,45 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2020 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#ifndef MPXS32G274AR2_H__INTERNAL
+#define MPXS32G274AR2_H__INTERNAL
+
+#include <common.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#ifdef __cplusplus
+} /* extern "C" */
+#endif
+
+#endif /* MPXS32G274AR2_H__INTERNAL */
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/mpxs32g274ar3/Kconfig b/board/microsys/mpxs32g274ar3/Kconfig
new file mode 100644
index 0000000000..ad23777cd7
--- /dev/null
+++ b/board/microsys/mpxs32g274ar3/Kconfig
@@ -0,0 +1,29 @@
+# Copyright (C) 2023 MicroSys Electronics GmbH
+
+config SYS_VENDOR
+	string
+	default "microsys"
+
+config MICROSYS_MPXS32G274AR3
+	bool "Support mpxs32g274a rev. 3"
+	imply CMD_PMIC
+	imply DM_PMIC
+	imply DM_PMIC_VR5510
+	imply NXP_S32CC_BOARD_COMMON
+	imply CMD_EEPROM
+	imply I2C_EEPROM
+	imply ADC
+	imply PHY
+	imply PHYLIB
+	imply PHY_GIGE
+	imply SAF1508BET_USB_PHY
+	imply DM_USB
+	imply USB_EHCI_HCD
+	imply USB_ULPI
+	select USB
+	select USB_EHCI_MX6
+	select NXP_S32G2
+	select SARADC_S32CC
+	select SPI_FLASH_STMICRO
+	help
+		Platforms with MicroSys' MPXS32G274AR3 module
diff --git a/board/microsys/mpxs32g274ar3/mpxs32g274ar3.c b/board/microsys/mpxs32g274ar3/mpxs32g274ar3.c
new file mode 100644
index 0000000000..9b5b8d0321
--- /dev/null
+++ b/board/microsys/mpxs32g274ar3/mpxs32g274ar3.c
@@ -0,0 +1,129 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2020-2022 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#include "mpxs32g274ar3.h"
+#include "mpxs32g.h"
+
+#include <i2c.h>
+#include <s32-cc/serdes_hwconfig.h>
+#include <asm/gpio.h>
+#include <dm/uclass.h>
+#include <hwconfig.h>
+#include <net.h>
+
+void setup_iomux_uart(void)
+{
+#if (CONFIG_FSL_LINFLEX_MODULE == 0)
+
+	/* Muxing for linflex0 */
+//	setup_iomux_uart0();
+
+#elif (CONFIG_FSL_LINFLEX_MODULE == 1)
+	/* Muxing for linflex1 */
+
+	/* set PC08 - MSCR[40] - for UART1 TXD */
+	writel(SIUL2_MSCR_S32G_G1_PORT_CTRL_UART1_TXD,
+			SIUL2_0_MSCRn(SIUL2_PC08_MSCR_S32_G1_UART1));
+
+	/* set PC04 - MSCR[36] - for UART1 RXD */
+	writel(SIUL2_MSCR_S32G_G1_PORT_CTRL_UART_RXD,
+			SIUL2_0_MSCRn(SIUL2_PC04_MSCR_S32_G1_UART1));
+
+	/* set PC04 - MSCR[736]/IMCR[224] - for UART1 RXD */
+	writel(SIUL2_IMCR_S32G_G1_UART1_RXD_to_pad,
+			SIUL2_1_IMCRn(SIUL2_PC04_IMCR_S32_G1_UART1));
+#else
+#error "Unsupported UART pinmuxing configuration"
+#endif
+}
+
+int misc_init_f(void)
+{
+	return 0;
+}
+
+static uchar boot_cfg = 0xff;
+
+uint8_t get_mux_sd_sel_bit(void)
+{
+	return 4;
+}
+
+int set_boot_cfg(const uchar reg)
+{
+	struct udevice *dev = NULL;
+
+	if (i2c_get_chip_for_busnum(0, RCW_EEPROM_ADDR, 1, &dev)==0) {
+		dm_i2c_write(dev, 0x10, &reg, 1);
+		boot_cfg = reg;
+	}
+
+	return 0;
+}
+
+uchar get_boot_cfg(const bool verbose)
+{
+	if (boot_cfg == 0xff) {
+		struct udevice *dev = NULL;
+		if (i2c_get_chip_for_busnum(0, RCW_EEPROM_ADDR, 1, &dev)==0) {
+			dm_i2c_read(dev, 0x10, &boot_cfg, 1);
+			if (verbose) {
+				printf("CFG EEPROM[%d]\n", 0);
+				print_boot_cfg(boot_cfg);
+			}
+		}
+	}
+
+	return boot_cfg;
+}
+
+uint8_t get_board_rev(void)
+{
+	static uchar reg = 0xff;
+
+	if (reg == 0xff) {
+		struct udevice *dev = NULL;
+		if (i2c_get_chip_for_busnum(0, MCU_I2C_ADDRESS,
+				1, &dev) == 0) {
+
+			dm_i2c_set_bus_speed(dev, 100000);
+
+			const int ret = dm_i2c_read(dev, 0x0e, &reg, 1);
+
+			if (ret < 0)
+				printf("Error: cannot read MCU %d!\n", ret);
+		}
+		else
+			puts("Error: cannot find MCU!\n");
+	}
+
+	return reg;
+}
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/mpxs32g274ar3/mpxs32g274ar3.h b/board/microsys/mpxs32g274ar3/mpxs32g274ar3.h
new file mode 100644
index 0000000000..521128a06a
--- /dev/null
+++ b/board/microsys/mpxs32g274ar3/mpxs32g274ar3.h
@@ -0,0 +1,49 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#ifndef MPXS32G274AR3_H__INTERNAL
+#define MPXS32G274AR3_H__INTERNAL
+
+#include <common.h>
+
+#include "mpxs32g.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define MCU_I2C_ADDRESS 0x10
+
+#ifdef __cplusplus
+} /* extern "C" */
+#endif
+
+#endif /* MPXS32G274AR2_H__INTERNAL */
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/mpxs32g274ar5/Kconfig b/board/microsys/mpxs32g274ar5/Kconfig
new file mode 100644
index 0000000000..34ae0691b4
--- /dev/null
+++ b/board/microsys/mpxs32g274ar5/Kconfig
@@ -0,0 +1,29 @@
+# Copyright (C) 2023 MicroSys Electronics GmbH
+
+config SYS_VENDOR
+	string
+	default "microsys"
+
+config MICROSYS_MPXS32G274AR5
+	bool "Support mpxs32g274a rev. 5"
+	imply CMD_PMIC
+	imply DM_PMIC
+	imply DM_PMIC_VR5510
+	imply NXP_S32CC_BOARD_COMMON
+	imply CMD_EEPROM
+	imply I2C_EEPROM
+	imply ADC
+	imply PHY
+	imply PHYLIB
+	imply PHY_GIGE
+	imply SAF1508BET_USB_PHY
+	imply DM_USB
+	imply USB_EHCI_HCD
+	imply USB_ULPI
+	select USB
+	select USB_EHCI_MX6
+	select NXP_S32G2
+	select SARADC_S32CC
+	select SPI_FLASH_STMICRO
+	help
+		Platforms with MicroSys' MPXS32G274AR5 module
diff --git a/board/microsys/mpxs32g274ar5/mpxs32g274ar5.c b/board/microsys/mpxs32g274ar5/mpxs32g274ar5.c
new file mode 100644
index 0000000000..2d844aeb99
--- /dev/null
+++ b/board/microsys/mpxs32g274ar5/mpxs32g274ar5.c
@@ -0,0 +1,34 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#include "mpxs32g274ar5.h"
+
+#include "mpxs32g274ar3.c"
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: true
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/mpxs32g274ar5/mpxs32g274ar5.h b/board/microsys/mpxs32g274ar5/mpxs32g274ar5.h
new file mode 100644
index 0000000000..9315d133b2
--- /dev/null
+++ b/board/microsys/mpxs32g274ar5/mpxs32g274ar5.h
@@ -0,0 +1,45 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#ifndef MPXS32G274AR5_H__INTERNAL
+#define MPXS32G274AR5_H__INTERNAL
+
+#include "mpxs32g274ar3.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#ifdef __cplusplus
+} /* extern "C" */
+#endif
+
+#endif /* MPXS32G274AR5_H__INTERNAL */
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: true
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/mpxs32g399ar5/Kconfig b/board/microsys/mpxs32g399ar5/Kconfig
new file mode 100644
index 0000000000..b6b0d820e8
--- /dev/null
+++ b/board/microsys/mpxs32g399ar5/Kconfig
@@ -0,0 +1,29 @@
+# Copyright (C) 2023 MicroSys Electronics GmbH
+
+config SYS_VENDOR
+	string
+	default "microsys"
+
+config MICROSYS_MPXS32G399AR5
+	bool "Support MPXS32G399A rev. 5"
+	imply CMD_PMIC
+	imply DM_PMIC
+	imply DM_PMIC_VR5510
+	imply NXP_S32CC_BOARD_COMMON
+	imply CMD_EEPROM
+	imply I2C_EEPROM
+	imply ADC
+	imply PHY
+	imply PHYLIB
+	imply PHY_GIGE
+	imply SAF1508BET_USB_PHY
+	imply DM_USB
+	imply USB_EHCI_HCD
+	imply USB_ULPI
+	select USB
+	select USB_EHCI_MX6
+	select SARADC_S32CC
+	select SPI_FLASH_STMICRO
+	select MACH_S32
+	help
+		Platforms with MicroSys' MPXS32G399AR5 module
diff --git a/board/microsys/mpxs32g399ar5/mpxs32g399ar5.c b/board/microsys/mpxs32g399ar5/mpxs32g399ar5.c
new file mode 100644
index 0000000000..d600919058
--- /dev/null
+++ b/board/microsys/mpxs32g399ar5/mpxs32g399ar5.c
@@ -0,0 +1,131 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2020-2022 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#include "mpxs32g399ar5.h"
+
+#include "mpxs32g.h"
+#include "crxs32g.h"
+
+#include <i2c.h>
+#include <s32-cc/serdes_hwconfig.h>
+#include <asm/gpio.h>
+#include <dm/uclass.h>
+#include <hwconfig.h>
+#include <net.h>
+
+void setup_iomux_uart(void)
+{
+#if (CONFIG_FSL_LINFLEX_MODULE == 0)
+
+	/* Muxing for linflex0 */
+//	setup_iomux_uart0();
+
+#elif (CONFIG_FSL_LINFLEX_MODULE == 1)
+	/* Muxing for linflex1 */
+
+	/* set PC08 - MSCR[40] - for UART1 TXD */
+	writel(SIUL2_MSCR_S32G_G1_PORT_CTRL_UART1_TXD,
+			SIUL2_0_MSCRn(SIUL2_PC08_MSCR_S32_G1_UART1));
+
+	/* set PC04 - MSCR[36] - for UART1 RXD */
+	writel(SIUL2_MSCR_S32G_G1_PORT_CTRL_UART_RXD,
+			SIUL2_0_MSCRn(SIUL2_PC04_MSCR_S32_G1_UART1));
+
+	/* set PC04 - MSCR[736]/IMCR[224] - for UART1 RXD */
+	writel(SIUL2_IMCR_S32G_G1_UART1_RXD_to_pad,
+			SIUL2_1_IMCRn(SIUL2_PC04_IMCR_S32_G1_UART1));
+#else
+#error "Unsupported UART pinmuxing configuration"
+#endif
+}
+
+int misc_init_f(void)
+{
+	return 0;
+}
+
+static uchar boot_cfg = 0xff;
+
+uint8_t get_mux_sd_sel_bit(void)
+{
+	return 4;
+}
+
+int set_boot_cfg(const uchar reg)
+{
+	struct udevice *dev = NULL;
+
+	if (i2c_get_chip_for_busnum(0, RCW_EEPROM_ADDR, 1, &dev)==0) {
+		dm_i2c_write(dev, 0x10, &reg, 1);
+		boot_cfg = reg;
+	}
+
+	return 0;
+}
+
+uchar get_boot_cfg(const bool verbose)
+{
+	if (boot_cfg == 0xff) {
+		struct udevice *dev = NULL;
+		if (i2c_get_chip_for_busnum(0, RCW_EEPROM_ADDR, 1, &dev)==0) {
+			dm_i2c_read(dev, 0x10, &boot_cfg, 1);
+			if (verbose) {
+				printf("CFG EEPROM[%d]\n", 0);
+				print_boot_cfg(boot_cfg);
+			}
+		}
+	}
+
+	return boot_cfg;
+}
+
+uint8_t get_board_rev(void)
+{
+	static uchar reg = 0xff;
+
+	if (reg == 0xff) {
+		struct udevice *dev = NULL;
+		if (i2c_get_chip_for_busnum(0, MCU_I2C_ADDRESS,
+				1, &dev) == 0) {
+
+			dm_i2c_set_bus_speed(dev, 100000);
+
+			const int ret = dm_i2c_read(dev, 0x0e, &reg, 1);
+
+			if (ret < 0)
+				printf("Error: cannot read MCU %d!\n", ret);
+		}
+		else
+			puts("Error: cannot find MCU!\n");
+	}
+
+	return reg;
+}
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/mpxs32g399ar5/mpxs32g399ar5.h b/board/microsys/mpxs32g399ar5/mpxs32g399ar5.h
new file mode 100644
index 0000000000..e42edc0e05
--- /dev/null
+++ b/board/microsys/mpxs32g399ar5/mpxs32g399ar5.h
@@ -0,0 +1,49 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#ifndef MPXS32G399AR5_H__INTERNAL
+#define MPXS32G399AR5_H__INTERNAL
+
+#include <common.h>
+
+#include "mpxs32g.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define MCU_I2C_ADDRESS 0x10
+
+#ifdef __cplusplus
+} /* extern "C" */
+#endif
+
+#endif /* MPXS32G274AR5_H__INTERNAL */
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/board/microsys/s32g274ar2sbc2/Kconfig b/board/microsys/s32g274ar2sbc2/Kconfig
new file mode 100644
index 0000000000..4282831e33
--- /dev/null
+++ b/board/microsys/s32g274ar2sbc2/Kconfig
@@ -0,0 +1,23 @@
+# Copyright (C) 2021-2022 MicroSys Electronics GmbH
+
+if TARGET_S32G274AR2SBC2
+
+config SYS_CONFIG_NAME
+    string
+    default "s32g274ar2sbc2"
+
+config SYS_BOARD
+    string
+    default "s32g274ar2sbc2"
+
+endif
+
+config S32CC_HWCONFIG
+    string "S32CC HWConfig definition"
+    default "serdes0:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs0_1:speed=1G;pcie0:mode=rc;serdes1:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs1_1:speed=1G;pcie1:mode=rc"
+    default ""
+    help
+      The configuration for the PCIe controllers, stored in
+      the variable 'hwconfig'
+      It configures the mode (RC, EP, SGMII) or the clock type
+      (internal or external)
diff --git a/board/microsys/s32g274ar2sbc2/Makefile b/board/microsys/s32g274ar2sbc2/Makefile
new file mode 100644
index 0000000000..89848f24f6
--- /dev/null
+++ b/board/microsys/s32g274ar2sbc2/Makefile
@@ -0,0 +1,21 @@
+# SPDX-License-Identifier:	GPL-2.0+
+#
+# Copyright (C) 2022 MicroSys Electronics GmbH
+#
+
+SRC = $(realpath $(srctree))
+
+FSL_COMMON_PATH = $(SRC)/board/freescale/common
+NXP_BOARD_PATH  = $(SRC)/board/nxp
+
+obj-y += s32g274ar2sbc2.o
+obj-y += ../mpxs32g/mpxs32g.o
+obj-y += ../crxs32g/crxs32g.o
+obj-y += ../mpxs32g274ar2/mpxs32g274ar2.o
+obj-y += ../../../board/nxp/s32-cc/board_common.o
+obj-$(CONFIG_ID_EEPROM) += ../../../board/freescale/common/sys_eeprom.o
+
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g -I$(SRC)/board/microsys/crxs32g
+ccflags-y += -I$(FSL_COMMON_PATH) -I$(SRC)/board/microsys/mpxs32g274ar2
+ccflags-y += -I$(SRC)/drivers/net -I$(SRC)/drivers/net/pfeng/hw_abi
+ccflags-y += -I$(NXP_BOARD_PATH)/s32-cc/include
diff --git a/board/microsys/s32g274ar2sbc2/s32g274ar2sbc2.c b/board/microsys/s32g274ar2sbc2/s32g274ar2sbc2.c
new file mode 100644
index 0000000000..7ebf1a72cc
--- /dev/null
+++ b/board/microsys/s32g274ar2sbc2/s32g274ar2sbc2.c
@@ -0,0 +1,68 @@
+// SPDX-License-Identifier: GPL-2.0-or-later
+/*
+ * Copyright 2018-2020 NXP
+ * Copyright (C) 2020-2021 MicroSys Electronics GmbH
+ */
+//#include <asm/arch/soc.h>
+#include <common.h>
+#include <board_common.h>
+#include <miiphy.h>
+#include <phy.h>
+#include <i2c.h>
+#include <reset.h>
+#include <clk.h>
+#include "dwc_eth_qos.h"
+#include "mpxs32g274ar2.h"
+
+#define GMAC_PHYADDR 0
+
+extern int fix_pfe_enetaddr(void);
+extern int fix_eeprom_mac_addresses(void);
+
+int last_stage_init(void)
+{
+	struct udevice *eth;
+	struct phy_device *phy;
+	struct mii_dev *bus;
+	struct eqos_priv *eqos;
+
+	fix_pfe_enetaddr();
+	fix_eeprom_mac_addresses();
+
+	// GMAC0:
+	eth = eth_get_dev_by_name("eth_eqos");
+	bus = miiphy_get_dev_by_name("pfeng_emac_2");
+	if (eth && bus) {
+		phy = phy_connect(bus, GMAC_PHYADDR, eth,
+				PHY_INTERFACE_MODE_SGMII);
+		if (phy)
+			phy_config(phy);
+
+		/*
+		 * Connect PHY device explicitly to private data structure of the
+		 * GMAC interface:
+		 */
+		eqos = dev_get_priv(eth);
+		eqos->phy = phy;
+		eqos->phy_addr = GMAC_PHYADDR;
+		eqos->mii = bus;
+	}
+
+	// PFE1:
+	eth = eth_get_dev_by_name("eth_pfeng");
+	bus = miiphy_get_dev_by_name("pfeng_emac_1");
+	if (eth && bus) {
+		phy = phy_connect(bus, 0x03, eth, PHY_INTERFACE_MODE_RGMII);
+		if (phy) phy_config(phy);
+	}
+
+	// PFE2:
+	eth = eth_get_dev_by_name("eth_pfeng");
+	bus = miiphy_get_dev_by_name("pfeng_emac_2");
+	if (eth && bus) {
+		phy = phy_connect(bus, 0x01, eth, PHY_INTERFACE_MODE_RGMII);
+		if (phy) phy_config(phy);
+	}
+
+	return 0;
+}
diff --git a/board/microsys/s32g274ar2sbc3/Kconfig b/board/microsys/s32g274ar2sbc3/Kconfig
new file mode 100644
index 0000000000..0c7d777448
--- /dev/null
+++ b/board/microsys/s32g274ar2sbc3/Kconfig
@@ -0,0 +1,23 @@
+# Copyright (C) 2022 MicroSys Electronics GmbH
+
+if TARGET_S32G274AR2SBC3
+
+config SYS_CONFIG_NAME
+    string
+    default "s32g274ar2sbc3"
+
+config SYS_BOARD
+    string
+    default "s32g274ar2sbc3"
+
+endif
+
+config S32CC_HWCONFIG
+    string "S32CC HWConfig definition"
+    default "serdes0:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs0_1:speed=1G;pcie0:mode=rc;serdes1:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs1_1:speed=1G;pcie1:mode=rc"
+    default ""
+    help
+      The configuration for the PCIe controllers, stored in
+      the variable 'hwconfig'
+      It configures the mode (RC, EP, SGMII) or the clock type
+      (internal or external)
diff --git a/board/microsys/s32g274ar2sbc3/Makefile b/board/microsys/s32g274ar2sbc3/Makefile
new file mode 100644
index 0000000000..46f5d21628
--- /dev/null
+++ b/board/microsys/s32g274ar2sbc3/Makefile
@@ -0,0 +1,21 @@
+# SPDX-License-Identifier:	GPL-2.0+
+#
+# Copyright (C) 2022 MicroSys Electronics GmbH
+#
+
+SRC = $(realpath $(srctree))
+
+FSL_COMMON_PATH = $(SRC)/board/freescale/common
+NXP_BOARD_PATH  = $(SRC)/board/nxp
+
+obj-y += s32g274ar2sbc3.o
+obj-y += ../mpxs32g/mpxs32g.o
+obj-y += ../crxs32g/crxs32g.o
+obj-y += ../mpxs32g274ar2/mpxs32g274ar2.o
+obj-y += ../../../board/nxp/s32-cc/board_common.o
+obj-$(CONFIG_ID_EEPROM) += ../../../board/freescale/common/sys_eeprom.o
+
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g -I$(SRC)/board/microsys/crxs32g
+ccflags-y += -I$(FSL_COMMON_PATH) -I$(SRC)/board/microsys/mpxs32g274ar2
+ccflags-y += -I$(SRC)/drivers/net -I$(SRC)/drivers/net/pfeng/hw_abi
+ccflags-y += -I$(NXP_BOARD_PATH)/s32-cc/include
diff --git a/board/microsys/s32g274ar2sbc3/s32g274ar2sbc3.c b/board/microsys/s32g274ar2sbc3/s32g274ar2sbc3.c
new file mode 100644
index 0000000000..4bbe706b8a
--- /dev/null
+++ b/board/microsys/s32g274ar2sbc3/s32g274ar2sbc3.c
@@ -0,0 +1,68 @@
+// SPDX-License-Identifier: GPL-2.0-or-later
+/*
+ * Copyright 2018-2020 NXP
+ * Copyright (C) 2022 MicroSys Electronics GmbH
+ */
+//#include <asm/arch/soc.h>
+#include <common.h>
+#include <board_common.h>
+#include <miiphy.h>
+#include <phy.h>
+#include <i2c.h>
+#include <reset.h>
+#include <clk.h>
+#include "dwc_eth_qos.h"
+#include "mpxs32g274ar2.h"
+
+#define GMAC_PHYADDR 0
+
+extern int fix_pfe_enetaddr(void);
+extern int fix_eeprom_mac_addresses(void);
+
+int last_stage_init(void)
+{
+	struct udevice *eth;
+	struct phy_device *phy;
+	struct mii_dev *bus;
+	struct eqos_priv *eqos;
+
+	fix_pfe_enetaddr();
+	fix_eeprom_mac_addresses();
+
+	// GMAC0:
+	eth = eth_get_dev_by_name("eth_eqos");
+	bus = miiphy_get_dev_by_name("pfeng_emac_2");
+	if (eth && bus) {
+		phy = phy_connect(bus, GMAC_PHYADDR, eth,
+				PHY_INTERFACE_MODE_SGMII);
+		if (phy)
+			phy_config(phy);
+
+		/*
+		 * Connect PHY device explicitly to private data structure of the
+		 * GMAC interface:
+		 */
+		eqos = dev_get_priv(eth);
+		eqos->phy = phy;
+		eqos->phy_addr = GMAC_PHYADDR;
+		eqos->mii = bus;
+	}
+
+	// PFE1:
+	eth = eth_get_dev_by_name("eth_pfeng");
+	bus = miiphy_get_dev_by_name("pfeng_emac_1");
+	if (eth && bus) {
+		phy = phy_connect(bus, 0x03, eth, PHY_INTERFACE_MODE_RGMII);
+		if (phy) phy_config(phy);
+	}
+
+	// PFE2:
+	eth = eth_get_dev_by_name("eth_pfeng");
+	bus = miiphy_get_dev_by_name("pfeng_emac_2");
+	if (eth && bus) {
+		phy = phy_connect(bus, 0x01, eth, PHY_INTERFACE_MODE_RGMII);
+		if (phy) phy_config(phy);
+	}
+
+	return 0;
+}
diff --git a/board/microsys/s32g274ar3sbc2/Kconfig b/board/microsys/s32g274ar3sbc2/Kconfig
new file mode 100644
index 0000000000..e723f41341
--- /dev/null
+++ b/board/microsys/s32g274ar3sbc2/Kconfig
@@ -0,0 +1,23 @@
+# Copyright (C) 2023 MicroSys Electronics GmbH
+
+if TARGET_S32G274AR3SBC2
+
+config SYS_CONFIG_NAME
+    string
+    default "s32g274ar3sbc2"
+
+config SYS_BOARD
+    string
+    default "s32g274ar3sbc2"
+
+endif
+
+config S32CC_HWCONFIG
+    string "S32CC HWConfig definition"
+    default "serdes0:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs0_1:speed=1G;pcie0:mode=rc;serdes1:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs1_1:speed=1G;pcie1:mode=rc"
+    default ""
+    help
+      The configuration for the PCIe controllers, stored in
+      the variable 'hwconfig'
+      It configures the mode (RC, EP, SGMII) or the clock type
+      (internal or external)
diff --git a/board/microsys/s32g274ar3sbc2/Makefile b/board/microsys/s32g274ar3sbc2/Makefile
new file mode 100644
index 0000000000..a974a5dfda
--- /dev/null
+++ b/board/microsys/s32g274ar3sbc2/Makefile
@@ -0,0 +1,21 @@
+# SPDX-License-Identifier:	GPL-2.0+
+#
+# Copyright (C) 2023 MicroSys Electronics GmbH
+#
+
+SRC = $(realpath $(srctree))
+
+FSL_COMMON_PATH = $(SRC)/board/freescale/common
+NXP_BOARD_PATH  = $(SRC)/board/nxp
+
+obj-y += s32g274ar3sbc2.o
+obj-y += ../mpxs32g/mpxs32g.o
+obj-y += ../crxs32g/crxs32g.o
+obj-y += ../mpxs32g274ar3/mpxs32g274ar3.o
+obj-y += ../../../board/nxp/s32-cc/board_common.o
+obj-$(CONFIG_ID_EEPROM) += ../../../board/freescale/common/sys_eeprom.o
+
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g -I$(SRC)/board/microsys/crxs32g
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g274ar3
+ccflags-y += -I$(FSL_COMMON_PATH) -I$(NXP_BOARD_PATH)/s32-cc/include
+ccflags-y += -I$(SRC)/drivers/net -I$(SRC)/drivers/net/pfeng/hw_abi
diff --git a/board/microsys/s32g274ar3sbc2/s32g274ar3sbc2.c b/board/microsys/s32g274ar3sbc2/s32g274ar3sbc2.c
new file mode 100644
index 0000000000..002e88f0f8
--- /dev/null
+++ b/board/microsys/s32g274ar3sbc2/s32g274ar3sbc2.c
@@ -0,0 +1,66 @@
+// SPDX-License-Identifier: GPL-2.0-or-later
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#include <common.h>
+#include <miiphy.h>
+#include <phy.h>
+#include <i2c.h>
+#include <reset.h>
+#include <clk.h>
+#include "dwc_eth_qos.h"
+#include "mpxs32g274ar3.h"
+
+#define GMAC_PHYADDR 0
+
+extern int fix_pfe_enetaddr(void);
+extern int fix_eeprom_mac_addresses(void);
+
+int last_stage_init(void)
+{
+	struct udevice *eth;
+	struct phy_device *phy;
+	struct mii_dev *bus;
+	struct eqos_priv *eqos;
+
+	fix_pfe_enetaddr();
+	fix_eeprom_mac_addresses();
+
+	// GMAC0:
+	eth = eth_get_dev_by_name("eth_eqos");
+	bus = miiphy_get_dev_by_name("pfeng_emac_2");
+	if (eth && bus) {
+		phy = phy_connect(bus, GMAC_PHYADDR, eth,
+				PHY_INTERFACE_MODE_SGMII);
+		if (phy)
+			phy_config(phy);
+
+		/*
+		 * Connect PHY device explicitly to private data structure of the
+		 * GMAC interface:
+		 */
+		eqos = dev_get_priv(eth);
+		eqos->phy = phy;
+		eqos->phy_addr = GMAC_PHYADDR;
+		eqos->mii = bus;
+	}
+
+	// PFE1:
+	eth = eth_get_dev_by_name("eth_pfeng");
+	bus = miiphy_get_dev_by_name("pfeng_emac_1");
+	if (eth && bus) {
+		phy = phy_connect(bus, 0x03, eth, PHY_INTERFACE_MODE_RGMII);
+		if (phy) phy_config(phy);
+	}
+
+	// PFE2:
+	eth = eth_get_dev_by_name("eth_pfeng");
+	bus = miiphy_get_dev_by_name("pfeng_emac_2");
+	if (eth && bus) {
+		phy = phy_connect(bus, 0x01, eth, PHY_INTERFACE_MODE_RGMII);
+		if (phy) phy_config(phy);
+	}
+
+	return 0;
+}
diff --git a/board/microsys/s32g274ar3sbc3/Kconfig b/board/microsys/s32g274ar3sbc3/Kconfig
new file mode 100644
index 0000000000..add6812ee4
--- /dev/null
+++ b/board/microsys/s32g274ar3sbc3/Kconfig
@@ -0,0 +1,23 @@
+# Copyright (C) 2023 MicroSys Electronics GmbH
+
+if TARGET_S32G274AR3SBC3
+
+config SYS_CONFIG_NAME
+    string
+    default "s32g274ar3sbc3"
+
+config SYS_BOARD
+    string
+    default "s32g274ar3sbc3"
+
+endif
+
+config S32CC_HWCONFIG
+    string "S32CC HWConfig definition"
+    default "serdes0:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs0_1:speed=1G;pcie0:mode=rc;serdes1:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs1_1:speed=1G;pcie1:mode=rc"
+    default ""
+    help
+      The configuration for the PCIe controllers, stored in
+      the variable 'hwconfig'
+      It configures the mode (RC, EP, SGMII) or the clock type
+      (internal or external)
diff --git a/board/microsys/s32g274ar3sbc3/Makefile b/board/microsys/s32g274ar3sbc3/Makefile
new file mode 100644
index 0000000000..9279551a15
--- /dev/null
+++ b/board/microsys/s32g274ar3sbc3/Makefile
@@ -0,0 +1,21 @@
+# SPDX-License-Identifier:	GPL-2.0+
+#
+# Copyright (C) 2023 MicroSys Electronics GmbH
+#
+
+SRC = $(realpath $(srctree))
+
+FSL_COMMON_PATH = $(SRC)/board/freescale/common
+NXP_BOARD_PATH  = $(SRC)/board/nxp
+
+obj-y += s32g274ar3sbc3.o
+obj-y += ../mpxs32g/mpxs32g.o
+obj-y += ../crxs32g/crxs32g.o
+obj-y += ../mpxs32g274ar3/mpxs32g274ar3.o
+obj-y += ../../../board/nxp/s32-cc/board_common.o
+obj-$(CONFIG_ID_EEPROM) += ../../../board/freescale/common/sys_eeprom.o
+
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g -I$(SRC)/board/microsys/crxs32g
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g274ar3
+ccflags-y += -I$(FSL_COMMON_PATH) -I$(NXP_BOARD_PATH)/s32-cc/include
+ccflags-y += -I$(SRC)/drivers/net -I$(SRC)/drivers/net/pfeng/hw_abi
diff --git a/board/microsys/s32g274ar3sbc3/s32g274ar3sbc3.c b/board/microsys/s32g274ar3sbc3/s32g274ar3sbc3.c
new file mode 100644
index 0000000000..002e88f0f8
--- /dev/null
+++ b/board/microsys/s32g274ar3sbc3/s32g274ar3sbc3.c
@@ -0,0 +1,66 @@
+// SPDX-License-Identifier: GPL-2.0-or-later
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#include <common.h>
+#include <miiphy.h>
+#include <phy.h>
+#include <i2c.h>
+#include <reset.h>
+#include <clk.h>
+#include "dwc_eth_qos.h"
+#include "mpxs32g274ar3.h"
+
+#define GMAC_PHYADDR 0
+
+extern int fix_pfe_enetaddr(void);
+extern int fix_eeprom_mac_addresses(void);
+
+int last_stage_init(void)
+{
+	struct udevice *eth;
+	struct phy_device *phy;
+	struct mii_dev *bus;
+	struct eqos_priv *eqos;
+
+	fix_pfe_enetaddr();
+	fix_eeprom_mac_addresses();
+
+	// GMAC0:
+	eth = eth_get_dev_by_name("eth_eqos");
+	bus = miiphy_get_dev_by_name("pfeng_emac_2");
+	if (eth && bus) {
+		phy = phy_connect(bus, GMAC_PHYADDR, eth,
+				PHY_INTERFACE_MODE_SGMII);
+		if (phy)
+			phy_config(phy);
+
+		/*
+		 * Connect PHY device explicitly to private data structure of the
+		 * GMAC interface:
+		 */
+		eqos = dev_get_priv(eth);
+		eqos->phy = phy;
+		eqos->phy_addr = GMAC_PHYADDR;
+		eqos->mii = bus;
+	}
+
+	// PFE1:
+	eth = eth_get_dev_by_name("eth_pfeng");
+	bus = miiphy_get_dev_by_name("pfeng_emac_1");
+	if (eth && bus) {
+		phy = phy_connect(bus, 0x03, eth, PHY_INTERFACE_MODE_RGMII);
+		if (phy) phy_config(phy);
+	}
+
+	// PFE2:
+	eth = eth_get_dev_by_name("eth_pfeng");
+	bus = miiphy_get_dev_by_name("pfeng_emac_2");
+	if (eth && bus) {
+		phy = phy_connect(bus, 0x01, eth, PHY_INTERFACE_MODE_RGMII);
+		if (phy) phy_config(phy);
+	}
+
+	return 0;
+}
diff --git a/board/microsys/s32g274ar5sbc3/Kconfig b/board/microsys/s32g274ar5sbc3/Kconfig
new file mode 100644
index 0000000000..ede24e6c99
--- /dev/null
+++ b/board/microsys/s32g274ar5sbc3/Kconfig
@@ -0,0 +1,23 @@
+# Copyright (C) 2023 MicroSys Electronics GmbH
+
+if TARGET_S32G274AR5SBC3
+
+config SYS_CONFIG_NAME
+    string
+    default "s32g274ar5sbc3"
+
+config SYS_BOARD
+    string
+    default "s32g274ar5sbc3"
+
+endif
+
+config S32CC_HWCONFIG
+    string "S32CC HWConfig definition"
+    default "serdes0:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs0_1:speed=1G;pcie0:mode=rc;serdes1:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs1_1:speed=1G;pcie1:mode=rc"
+    default ""
+    help
+      The configuration for the PCIe controllers, stored in
+      the variable 'hwconfig'
+      It configures the mode (RC, EP, SGMII) or the clock type
+      (internal or external)
diff --git a/board/microsys/s32g274ar5sbc3/Makefile b/board/microsys/s32g274ar5sbc3/Makefile
new file mode 100644
index 0000000000..392b15eb21
--- /dev/null
+++ b/board/microsys/s32g274ar5sbc3/Makefile
@@ -0,0 +1,23 @@
+# SPDX-License-Identifier:	GPL-2.0+
+#
+# Copyright (C) 2023 MicroSys Electronics GmbH
+#
+
+SRC = $(realpath $(srctree))
+
+FSL_COMMON_PATH = $(SRC)/board/freescale/common
+NXP_BOARD_PATH  = $(SRC)/board/nxp
+
+obj-y += s32g274ar5sbc3.o
+obj-y += ../mpxs32g/mpxs32g.o
+obj-y += ../crxs32g/crxs32g.o
+obj-y += ../mpxs32g274ar5/mpxs32g274ar5.o
+obj-y += ../../../board/nxp/s32-cc/board_common.o
+obj-$(CONFIG_ID_EEPROM) += ../../../board/freescale/common/sys_eeprom.o
+
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g -I$(SRC)/board/microsys/crxs32g
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g274ar3
+ccflags-y += -I$(SRC)/board/microsys/s32g274ar3sbc3
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g274ar5
+ccflags-y += -I$(FSL_COMMON_PATH) -I$(NXP_BOARD_PATH)/s32-cc/include
+ccflags-y += -I$(SRC)/drivers/net -I$(SRC)/drivers/net/pfeng/hw_abi
diff --git a/board/microsys/s32g274ar5sbc3/s32g274ar5sbc3.c b/board/microsys/s32g274ar5sbc3/s32g274ar5sbc3.c
new file mode 100644
index 0000000000..0f509e7680
--- /dev/null
+++ b/board/microsys/s32g274ar5sbc3/s32g274ar5sbc3.c
@@ -0,0 +1,6 @@
+// SPDX-License-Identifier: GPL-2.0-or-later
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#include "s32g274ar3sbc3.c"
diff --git a/board/microsys/s32g399ar5sbc2/Kconfig b/board/microsys/s32g399ar5sbc2/Kconfig
new file mode 100644
index 0000000000..160628eb56
--- /dev/null
+++ b/board/microsys/s32g399ar5sbc2/Kconfig
@@ -0,0 +1,23 @@
+# Copyright (C) 2023 MicroSys Electronics GmbH
+
+if TARGET_S32G399AR5SBC2
+
+config SYS_CONFIG_NAME
+    string
+    default "s32g399ar5sbc2"
+
+config SYS_BOARD
+    string
+    default "s32g399ar5sbc2"
+
+endif
+
+config S32CC_HWCONFIG
+    string "S32CC HWConfig definition"
+    default "serdes0:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs0_1:speed=1G;pcie0:mode=rc;serdes1:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs1_1:speed=1G"
+    default ""
+    help
+      The configuration for the PCIe controllers, stored in
+      the variable 'hwconfig'
+      It configures the mode (RC, EP, SGMII) or the clock type
+      (internal or external)
diff --git a/board/microsys/s32g399ar5sbc2/Makefile b/board/microsys/s32g399ar5sbc2/Makefile
new file mode 100644
index 0000000000..0f825b5315
--- /dev/null
+++ b/board/microsys/s32g399ar5sbc2/Makefile
@@ -0,0 +1,21 @@
+# SPDX-License-Identifier:	GPL-2.0+
+#
+# Copyright (C) 2023 MicroSys Electronics GmbH
+#
+
+SRC = $(realpath $(srctree))
+
+FSL_COMMON_PATH = $(SRC)/board/freescale/common
+NXP_BOARD_PATH  = $(SRC)/board/nxp
+
+obj-y += s32g399ar5sbc2.o
+obj-y += ../mpxs32g/mpxs32g.o
+obj-y += ../crxs32g/crxs32g.o
+obj-y += ../mpxs32g399ar5/mpxs32g399ar5.o
+obj-y += ../../../board/nxp/s32-cc/board_common.o
+obj-$(CONFIG_ID_EEPROM) += ../../../board/freescale/common/sys_eeprom.o
+
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g -I$(SRC)/board/microsys/crxs32g
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g399ar5
+ccflags-y += -I$(FSL_COMMON_PATH) -I$(NXP_BOARD_PATH)/s32-cc/include
+ccflags-y += -I$(SRC)/drivers/net -I$(SRC)/drivers/net/pfeng/hw_abi
diff --git a/board/microsys/s32g399ar5sbc2/s32g399ar5sbc2.c b/board/microsys/s32g399ar5sbc2/s32g399ar5sbc2.c
new file mode 100644
index 0000000000..c6275f1d8d
--- /dev/null
+++ b/board/microsys/s32g399ar5sbc2/s32g399ar5sbc2.c
@@ -0,0 +1,66 @@
+// SPDX-License-Identifier: GPL-2.0-or-later
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#include <common.h>
+#include <miiphy.h>
+#include <phy.h>
+#include <i2c.h>
+#include <reset.h>
+#include <clk.h>
+#include "dwc_eth_qos.h"
+#include "mpxs32g399ar5.h"
+
+#define GMAC_PHYADDR 0
+
+extern int fix_pfe_enetaddr(void);
+extern int fix_eeprom_mac_addresses(void);
+
+int last_stage_init(void)
+{
+	struct udevice *eth;
+	struct phy_device *phy;
+	struct mii_dev *bus;
+	struct eqos_priv *eqos;
+
+	fix_pfe_enetaddr();
+	fix_eeprom_mac_addresses();
+
+	// GMAC0:
+	eth = eth_get_dev_by_name("eth_eqos");
+	bus = miiphy_get_dev_by_name("pfeng_emac_2");
+	if (eth && bus) {
+		phy = phy_connect(bus, GMAC_PHYADDR, eth,
+				PHY_INTERFACE_MODE_SGMII);
+		if (phy)
+			phy_config(phy);
+
+		/*
+		 * Connect PHY device explicitly to private data structure of the
+		 * GMAC interface:
+		 */
+		eqos = dev_get_priv(eth);
+		eqos->phy = phy;
+		eqos->phy_addr = GMAC_PHYADDR;
+		eqos->mii = bus;
+	}
+
+	// PFE1:
+	eth = eth_get_dev_by_name("eth_pfeng");
+	bus = miiphy_get_dev_by_name("pfeng_emac_1");
+	if (eth && bus) {
+		phy = phy_connect(bus, 0x03, eth, PHY_INTERFACE_MODE_RGMII);
+		if (phy) phy_config(phy);
+	}
+
+	// PFE2:
+	eth = eth_get_dev_by_name("eth_pfeng");
+	bus = miiphy_get_dev_by_name("pfeng_emac_2");
+	if (eth && bus) {
+		phy = phy_connect(bus, 0x01, eth, PHY_INTERFACE_MODE_RGMII);
+		if (phy) phy_config(phy);
+	}
+
+	return 0;
+}
diff --git a/board/microsys/s32g399ar5sbc3/Kconfig b/board/microsys/s32g399ar5sbc3/Kconfig
new file mode 100644
index 0000000000..a56806776a
--- /dev/null
+++ b/board/microsys/s32g399ar5sbc3/Kconfig
@@ -0,0 +1,23 @@
+# Copyright (C) 2023 MicroSys Electronics GmbH
+
+if TARGET_S32G399AR5SBC3
+
+config SYS_CONFIG_NAME
+    string
+    default "s32g399ar5sbc3"
+
+config SYS_BOARD
+    string
+    default "s32g399ar5sbc3"
+
+endif
+
+config S32CC_HWCONFIG
+    string "S32CC HWConfig definition"
+    default "serdes0:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs0_1:speed=1G;pcie0:mode=rc;serdes1:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs1_1:speed=1G;pcie1:mode=rc"
+    default ""
+    help
+      The configuration for the PCIe controllers, stored in
+      the variable 'hwconfig'
+      It configures the mode (RC, EP, SGMII) or the clock type
+      (internal or external)
diff --git a/board/microsys/s32g399ar5sbc3/Makefile b/board/microsys/s32g399ar5sbc3/Makefile
new file mode 100644
index 0000000000..a7fe5dfd82
--- /dev/null
+++ b/board/microsys/s32g399ar5sbc3/Makefile
@@ -0,0 +1,21 @@
+# SPDX-License-Identifier:	GPL-2.0+
+#
+# Copyright (C) 2023 MicroSys Electronics GmbH
+#
+
+SRC = $(realpath $(srctree))
+
+FSL_COMMON_PATH = $(SRC)/board/freescale/common
+NXP_BOARD_PATH  = $(SRC)/board/nxp
+
+obj-y += s32g399ar5sbc3.o
+obj-y += ../mpxs32g/mpxs32g.o
+obj-y += ../crxs32g/crxs32g.o
+obj-y += ../mpxs32g399ar5/mpxs32g399ar5.o
+obj-y += ../../../board/nxp/s32-cc/board_common.o
+obj-$(CONFIG_ID_EEPROM) += ../../../board/freescale/common/sys_eeprom.o
+
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g -I$(SRC)/board/microsys/crxs32g
+ccflags-y += -I$(SRC)/board/microsys/mpxs32g399ar5
+ccflags-y += -I$(FSL_COMMON_PATH) -I$(NXP_BOARD_PATH)/s32-cc/include
+ccflags-y += -I$(SRC)/drivers/net -I$(SRC)/drivers/net/pfeng/hw_abi
diff --git a/board/microsys/s32g399ar5sbc3/s32g399ar5sbc3.c b/board/microsys/s32g399ar5sbc3/s32g399ar5sbc3.c
new file mode 100644
index 0000000000..c6275f1d8d
--- /dev/null
+++ b/board/microsys/s32g399ar5sbc3/s32g399ar5sbc3.c
@@ -0,0 +1,66 @@
+// SPDX-License-Identifier: GPL-2.0-or-later
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#include <common.h>
+#include <miiphy.h>
+#include <phy.h>
+#include <i2c.h>
+#include <reset.h>
+#include <clk.h>
+#include "dwc_eth_qos.h"
+#include "mpxs32g399ar5.h"
+
+#define GMAC_PHYADDR 0
+
+extern int fix_pfe_enetaddr(void);
+extern int fix_eeprom_mac_addresses(void);
+
+int last_stage_init(void)
+{
+	struct udevice *eth;
+	struct phy_device *phy;
+	struct mii_dev *bus;
+	struct eqos_priv *eqos;
+
+	fix_pfe_enetaddr();
+	fix_eeprom_mac_addresses();
+
+	// GMAC0:
+	eth = eth_get_dev_by_name("eth_eqos");
+	bus = miiphy_get_dev_by_name("pfeng_emac_2");
+	if (eth && bus) {
+		phy = phy_connect(bus, GMAC_PHYADDR, eth,
+				PHY_INTERFACE_MODE_SGMII);
+		if (phy)
+			phy_config(phy);
+
+		/*
+		 * Connect PHY device explicitly to private data structure of the
+		 * GMAC interface:
+		 */
+		eqos = dev_get_priv(eth);
+		eqos->phy = phy;
+		eqos->phy_addr = GMAC_PHYADDR;
+		eqos->mii = bus;
+	}
+
+	// PFE1:
+	eth = eth_get_dev_by_name("eth_pfeng");
+	bus = miiphy_get_dev_by_name("pfeng_emac_1");
+	if (eth && bus) {
+		phy = phy_connect(bus, 0x03, eth, PHY_INTERFACE_MODE_RGMII);
+		if (phy) phy_config(phy);
+	}
+
+	// PFE2:
+	eth = eth_get_dev_by_name("eth_pfeng");
+	bus = miiphy_get_dev_by_name("pfeng_emac_2");
+	if (eth && bus) {
+		phy = phy_connect(bus, 0x01, eth, PHY_INTERFACE_MODE_RGMII);
+		if (phy) phy_config(phy);
+	}
+
+	return 0;
+}
diff --git a/cmd/mac.c b/cmd/mac.c
index 4227d10936..be9c8a57ce 100644
--- a/cmd/mac.c
+++ b/cmd/mac.c
@@ -12,7 +12,7 @@ extern int do_mac(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[]);
 U_BOOT_CMD(
 	mac, 3, 1,  do_mac,
 	"display and program the system ID and MAC addresses in EEPROM",
-	"[read|save|id|num|errata|date|ports|port_number]\n"
+	"[read|save|id|num|errata|date|ports|port_number|board|area]\n"
 	"mac read\n"
 	"    - read EEPROM content into memory data structure\n"
 	"mac save\n"
@@ -28,5 +28,9 @@ U_BOOT_CMD(
 	"mac ports N\n"
 	"    - program the number of network ports to integer N\n"
 	"mac X string\n"
-	"    - program MAC addr for port X [X=0,1..] to colon separated string"
+	"    - program MAC addr for port X [X=0,1..] to colon separated string\n"
+	"mac board string\n"
+	"    - program board version to value string\n"
+	"mac area string\n"
+	"    - program product info area to value string\n"
 );
diff --git a/configs/s32g274ar2sbc2_atf_defconfig b/configs/s32g274ar2sbc2_atf_defconfig
new file mode 100644
index 0000000000..4ec36df91e
--- /dev/null
+++ b/configs/s32g274ar2sbc2_atf_defconfig
@@ -0,0 +1,1538 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g274ar2sbc2"
+CONFIG_SYS_CONFIG_NAME="s32g274ar2sbc2"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+CONFIG_ARCH_S32G2=y
+# CONFIG_ARCH_S32G3 is not set
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+# CONFIG_TARGET_S32G274ARDB2 is not set
+# CONFIG_TARGET_S32G2XXAEVB is not set
+# CONFIG_TARGET_S32G2XXAEVB3 is not set
+# CONFIG_TARGET_S32G274ABLUEBOX3 is not set
+# CONFIG_TARGET_S32G274AEMU is not set
+CONFIG_TARGET_S32G274AR2SBC2=y
+# CONFIG_TARGET_S32G274AR3SBC2 is not set
+# CONFIG_TARGET_S32G274AR2SBC3 is not set
+# CONFIG_TARGET_S32G274AR3SBC3 is not set
+# CONFIG_TARGET_S32G274AR5SBC3 is not set
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=256
+CONFIG_BOOTARGS=""
+CONFIG_MICROSYS_MPXS32G274AR2=y
+# CONFIG_MICROSYS_MPXS32G274AR3 is not set
+# CONFIG_MICROSYS_MPXS32G274AR5 is not set
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+# CONFIG_MICROSYS_CRX_NONE is not set
+CONFIG_MICROSYS_CRXS32GR2=y
+# CONFIG_MICROSYS_CRXS32GR3 is not set
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g274ar2sbc2"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+# CONFIG_QSPI_BOOT is not set
+# CONFIG_SATA_BOOT is not set
+CONFIG_SD_BOOT=y
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+# CONFIG_CMD_DATE is not set
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+CONFIG_FSL_PFENG_FW_LOC_SDCARD=y
+# CONFIG_FSL_PFENG_FW_LOC_QSPI is not set
+CONFIG_FSL_PFENG_FW_NAME="s32g_pfe_class.fw"
+CONFIG_FSL_PFENG_FW_PART="0:1"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+# CONFIG_DM_RTC is not set
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g274ar2sbc2_atf_qspi_defconfig b/configs/s32g274ar2sbc2_atf_qspi_defconfig
new file mode 100644
index 0000000000..a95ab186ce
--- /dev/null
+++ b/configs/s32g274ar2sbc2_atf_qspi_defconfig
@@ -0,0 +1,1537 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g274ar2sbc2"
+CONFIG_SYS_CONFIG_NAME="s32g274ar2sbc2"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+CONFIG_ARCH_S32G2=y
+# CONFIG_ARCH_S32G3 is not set
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+# CONFIG_TARGET_S32G274ARDB2 is not set
+# CONFIG_TARGET_S32G2XXAEVB is not set
+# CONFIG_TARGET_S32G2XXAEVB3 is not set
+# CONFIG_TARGET_S32G274ABLUEBOX3 is not set
+# CONFIG_TARGET_S32G274AEMU is not set
+CONFIG_TARGET_S32G274AR2SBC2=y
+# CONFIG_TARGET_S32G274AR3SBC2 is not set
+# CONFIG_TARGET_S32G274AR2SBC3 is not set
+# CONFIG_TARGET_S32G274AR3SBC3 is not set
+# CONFIG_TARGET_S32G274AR5SBC3 is not set
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=256
+CONFIG_BOOTARGS=""
+CONFIG_MICROSYS_MPXS32G274AR2=y
+# CONFIG_MICROSYS_MPXS32G274AR3 is not set
+# CONFIG_MICROSYS_MPXS32G274AR5 is not set
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+# CONFIG_MICROSYS_CRX_NONE is not set
+CONFIG_MICROSYS_CRXS32GR2=y
+# CONFIG_MICROSYS_CRXS32GR3 is not set
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g274ar2sbc2"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+CONFIG_QSPI_BOOT=y
+# CONFIG_SATA_BOOT is not set
+# CONFIG_SD_BOOT is not set
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+# CONFIG_CMD_DATE is not set
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+# CONFIG_FSL_PFENG_FW_LOC_SDCARD is not set
+CONFIG_FSL_PFENG_FW_LOC_QSPI=y
+CONFIG_FSL_PFENG_FW_PART="6:0"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+# CONFIG_DM_RTC is not set
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g274ar2sbc3_atf_defconfig b/configs/s32g274ar2sbc3_atf_defconfig
new file mode 100644
index 0000000000..c87d3eca02
--- /dev/null
+++ b/configs/s32g274ar2sbc3_atf_defconfig
@@ -0,0 +1,1534 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g274ar2sbc3"
+CONFIG_SYS_CONFIG_NAME="s32g274ar2sbc3"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+CONFIG_ARCH_S32G2=y
+# CONFIG_ARCH_S32G3 is not set
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+# CONFIG_TARGET_S32G274ARDB2 is not set
+# CONFIG_TARGET_S32G2XXAEVB is not set
+# CONFIG_TARGET_S32G2XXAEVB3 is not set
+# CONFIG_TARGET_S32G274ABLUEBOX3 is not set
+# CONFIG_TARGET_S32G274AEMU is not set
+# CONFIG_TARGET_S32G274AR2SBC2 is not set
+CONFIG_TARGET_S32G274AR2SBC3=y
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=256
+CONFIG_BOOTARGS=""
+CONFIG_MICROSYS_MPXS32G274AR2=y
+# CONFIG_MICROSYS_MPXS32G274AR3 is not set
+# CONFIG_MICROSYS_MPXS32G274AR5 is not set
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+# CONFIG_MICROSYS_CRXS32GR2 is not set
+CONFIG_MICROSYS_CRXS32GR3=y
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g274ar2sbc3"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+# CONFIG_QSPI_BOOT is not set
+# CONFIG_SATA_BOOT is not set
+CONFIG_SD_BOOT=y
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+# CONFIG_CMD_DATE is not set
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+CONFIG_FSL_PFENG_FW_LOC_SDCARD=y
+# CONFIG_FSL_PFENG_FW_LOC_QSPI is not set
+CONFIG_FSL_PFENG_FW_NAME="s32g_pfe_class.fw"
+CONFIG_FSL_PFENG_FW_PART="0:1"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+# CONFIG_DM_RTC is not set
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g274ar2sbc3_atf_qspi_defconfig b/configs/s32g274ar2sbc3_atf_qspi_defconfig
new file mode 100644
index 0000000000..106a7eadfa
--- /dev/null
+++ b/configs/s32g274ar2sbc3_atf_qspi_defconfig
@@ -0,0 +1,1533 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g274ar2sbc3"
+CONFIG_SYS_CONFIG_NAME="s32g274ar2sbc3"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+CONFIG_ARCH_S32G2=y
+# CONFIG_ARCH_S32G3 is not set
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+# CONFIG_TARGET_S32G274ARDB2 is not set
+# CONFIG_TARGET_S32G2XXAEVB is not set
+# CONFIG_TARGET_S32G2XXAEVB3 is not set
+# CONFIG_TARGET_S32G274ABLUEBOX3 is not set
+# CONFIG_TARGET_S32G274AEMU is not set
+# CONFIG_TARGET_S32G274AR2SBC2 is not set
+CONFIG_TARGET_S32G274AR2SBC3=y
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=256
+CONFIG_BOOTARGS=""
+CONFIG_MICROSYS_MPXS32G274AR2=y
+# CONFIG_MICROSYS_MPXS32G274AR3 is not set
+# CONFIG_MICROSYS_MPXS32G274AR5 is not set
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+# CONFIG_MICROSYS_CRXS32GR2 is not set
+CONFIG_MICROSYS_CRXS32GR3=y
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g274ar2sbc3"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+CONFIG_QSPI_BOOT=y
+# CONFIG_SATA_BOOT is not set
+# CONFIG_SD_BOOT is not set
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+# CONFIG_CMD_DATE is not set
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+# CONFIG_FSL_PFENG_FW_LOC_SDCARD is not set
+CONFIG_FSL_PFENG_FW_LOC_QSPI=y
+CONFIG_FSL_PFENG_FW_PART="6:0"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+# CONFIG_DM_RTC is not set
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g274ar3sbc2_atf_defconfig b/configs/s32g274ar3sbc2_atf_defconfig
new file mode 100644
index 0000000000..e3134bdeb6
--- /dev/null
+++ b/configs/s32g274ar3sbc2_atf_defconfig
@@ -0,0 +1,1550 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g274ar3sbc2"
+CONFIG_SYS_CONFIG_NAME="s32g274ar3sbc2"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+CONFIG_ARCH_S32G2=y
+# CONFIG_ARCH_S32G3 is not set
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+# CONFIG_TARGET_S32G274ARDB2 is not set
+# CONFIG_TARGET_S32G2XXAEVB is not set
+# CONFIG_TARGET_S32G2XXAEVB3 is not set
+# CONFIG_TARGET_S32G274ABLUEBOX3 is not set
+# CONFIG_TARGET_S32G274AEMU is not set
+# CONFIG_TARGET_S32G274AR2SBC2 is not set
+CONFIG_TARGET_S32G274AR3SBC2=y
+# CONFIG_TARGET_S32G274AR2SBC3 is not set
+# CONFIG_TARGET_S32G274AR3SBC3 is not set
+# CONFIG_TARGET_S32G274AR5SBC3 is not set
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=256
+CONFIG_BOOTARGS=""
+# CONFIG_MICROSYS_MPXS32G274AR2 is not set
+CONFIG_MICROSYS_MPXS32G274AR3=y
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+# CONFIG_MICROSYS_CRX_NONE is not set
+CONFIG_MICROSYS_CRXS32GR2=y
+# CONFIG_MICROSYS_CRXS32GR3 is not set
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g274ar3sbc2"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+# CONFIG_QSPI_BOOT is not set
+# CONFIG_SATA_BOOT is not set
+CONFIG_SD_BOOT=y
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+CONFIG_CMD_DATE=y
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+CONFIG_FSL_PFENG_FW_LOC_SDCARD=y
+# CONFIG_FSL_PFENG_FW_LOC_QSPI is not set
+CONFIG_FSL_PFENG_FW_NAME="s32g_pfe_class.fw"
+CONFIG_FSL_PFENG_FW_PART="0:1"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+CONFIG_DM_RTC=y
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_PCF2127 is not set
+# CONFIG_RTC_DS1307 is not set
+# CONFIG_RTC_DS3232 is not set
+# CONFIG_RTC_ISL1208 is not set
+# CONFIG_RTC_RV3029 is not set
+CONFIG_RTC_RV3028=y
+# CONFIG_RTC_RV8803 is not set
+# CONFIG_RTC_RX8010SJ is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_MV is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_RTC_STM32 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_GET_TIME=y
+# CONFIG_EFI_SET_TIME is not set
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+CONFIG_LIB_DATE=y
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g274ar3sbc2_atf_qspi_defconfig b/configs/s32g274ar3sbc2_atf_qspi_defconfig
new file mode 100644
index 0000000000..d2c0c62936
--- /dev/null
+++ b/configs/s32g274ar3sbc2_atf_qspi_defconfig
@@ -0,0 +1,1554 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g274ar3sbc2"
+CONFIG_SYS_CONFIG_NAME="s32g274ar3sbc2"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+CONFIG_ARCH_S32G2=y
+# CONFIG_ARCH_S32G3 is not set
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+CONFIG_USE_ENV_SPI_BUS=y
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+CONFIG_USE_ENV_SPI_CS=y
+CONFIG_ENV_SPI_BUS=6
+CONFIG_ENV_SPI_CS=0
+# CONFIG_TARGET_S32G274ARDB2 is not set
+# CONFIG_TARGET_S32G2XXAEVB is not set
+# CONFIG_TARGET_S32G2XXAEVB3 is not set
+# CONFIG_TARGET_S32G274ABLUEBOX3 is not set
+# CONFIG_TARGET_S32G274AEMU is not set
+# CONFIG_TARGET_S32G274AR2SBC2 is not set
+CONFIG_TARGET_S32G274AR3SBC2=y
+# CONFIG_TARGET_S32G274AR2SBC3 is not set
+# CONFIG_TARGET_S32G274AR3SBC3 is not set
+# CONFIG_TARGET_S32G274AR5SBC3 is not set
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_ENV_SECT_SIZE=0x10000
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=256
+CONFIG_BOOTARGS=""
+# CONFIG_MICROSYS_MPXS32G274AR2 is not set
+CONFIG_MICROSYS_MPXS32G274AR3=y
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+# CONFIG_MICROSYS_CRX_NONE is not set
+CONFIG_MICROSYS_CRXS32GR2=y
+# CONFIG_MICROSYS_CRXS32GR3 is not set
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g274ar3sbc2"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+CONFIG_QSPI_BOOT=y
+# CONFIG_SATA_BOOT is not set
+# CONFIG_SD_BOOT is not set
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+CONFIG_CMD_DATE=y
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+# CONFIG_FSL_PFENG_FW_LOC_SDCARD is not set
+CONFIG_FSL_PFENG_FW_LOC_QSPI=y
+CONFIG_FSL_PFENG_FW_PART="6:0"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+CONFIG_DM_RTC=y
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_PCF2127 is not set
+# CONFIG_RTC_DS1307 is not set
+# CONFIG_RTC_DS3232 is not set
+# CONFIG_RTC_ISL1208 is not set
+# CONFIG_RTC_RV3029 is not set
+CONFIG_RTC_RV3028=y
+# CONFIG_RTC_RV8803 is not set
+# CONFIG_RTC_RX8010SJ is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_MV is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_RTC_STM32 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_GET_TIME=y
+# CONFIG_EFI_SET_TIME is not set
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+CONFIG_LIB_DATE=y
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g274ar3sbc3_atf_defconfig b/configs/s32g274ar3sbc3_atf_defconfig
new file mode 100644
index 0000000000..38422f3415
--- /dev/null
+++ b/configs/s32g274ar3sbc3_atf_defconfig
@@ -0,0 +1,1548 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g274ar3sbc3"
+CONFIG_SYS_CONFIG_NAME="s32g274ar3sbc3"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+CONFIG_ARCH_S32G2=y
+# CONFIG_ARCH_S32G3 is not set
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+# CONFIG_TARGET_S32G274ARDB2 is not set
+# CONFIG_TARGET_S32G2XXAEVB is not set
+# CONFIG_TARGET_S32G2XXAEVB3 is not set
+# CONFIG_TARGET_S32G274ABLUEBOX3 is not set
+# CONFIG_TARGET_S32G274AEMU is not set
+# CONFIG_TARGET_S32G274AR2SBC2 is not set
+# CONFIG_TARGET_S32G274AR3SBC2 is not set
+# CONFIG_TARGET_S32G274AR2SBC3 is not set
+CONFIG_TARGET_S32G274AR3SBC3=y
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=256
+CONFIG_BOOTARGS=""
+# CONFIG_MICROSYS_MPXS32G274AR2 is not set
+CONFIG_MICROSYS_MPXS32G274AR3=y
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+# CONFIG_MICROSYS_CRXS32GR2 is not set
+CONFIG_MICROSYS_CRXS32GR3=y
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g274ar3sbc3"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+# CONFIG_QSPI_BOOT is not set
+# CONFIG_SATA_BOOT is not set
+CONFIG_SD_BOOT=y
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+# CONFIG_CMD_DATE is not set
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+# CONFIG_SUPPORT_EMMC_BOOT is not set
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+CONFIG_FSL_PFENG_FW_LOC_SDCARD=y
+# CONFIG_FSL_PFENG_FW_LOC_QSPI is not set
+CONFIG_FSL_PFENG_FW_NAME="s32g_pfe_class.fw"
+CONFIG_FSL_PFENG_FW_PART="0:1"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+CONFIG_DM_RTC=y
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_PCF2127 is not set
+# CONFIG_RTC_DS1307 is not set
+# CONFIG_RTC_DS3232 is not set
+# CONFIG_RTC_ISL1208 is not set
+# CONFIG_RTC_RV3029 is not set
+CONFIG_RTC_RV3028=y
+# CONFIG_RTC_RV8803 is not set
+# CONFIG_RTC_RX8010SJ is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_MV is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_RTC_STM32 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_GET_TIME=y
+# CONFIG_EFI_SET_TIME is not set
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+CONFIG_LIB_DATE=y
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g274ar3sbc3_atf_qspi_defconfig b/configs/s32g274ar3sbc3_atf_qspi_defconfig
new file mode 100644
index 0000000000..1fbbe72309
--- /dev/null
+++ b/configs/s32g274ar3sbc3_atf_qspi_defconfig
@@ -0,0 +1,1552 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g274ar3sbc3"
+CONFIG_SYS_CONFIG_NAME="s32g274ar3sbc3"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+CONFIG_ARCH_S32G2=y
+# CONFIG_ARCH_S32G3 is not set
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+CONFIG_USE_ENV_SPI_BUS=y
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+CONFIG_USE_ENV_SPI_CS=y
+CONFIG_ENV_SPI_BUS=6
+CONFIG_ENV_SPI_CS=0
+# CONFIG_TARGET_S32G274ARDB2 is not set
+# CONFIG_TARGET_S32G2XXAEVB is not set
+# CONFIG_TARGET_S32G2XXAEVB3 is not set
+# CONFIG_TARGET_S32G274ABLUEBOX3 is not set
+# CONFIG_TARGET_S32G274AEMU is not set
+# CONFIG_TARGET_S32G274AR2SBC2 is not set
+# CONFIG_TARGET_S32G274AR3SBC2 is not set
+# CONFIG_TARGET_S32G274AR2SBC3 is not set
+CONFIG_TARGET_S32G274AR3SBC3=y
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_ENV_SECT_SIZE=0x10000
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=256
+CONFIG_BOOTARGS=""
+# CONFIG_MICROSYS_MPXS32G274AR2 is not set
+CONFIG_MICROSYS_MPXS32G274AR3=y
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+# CONFIG_MICROSYS_CRXS32GR2 is not set
+CONFIG_MICROSYS_CRXS32GR3=y
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g274ar3sbc3"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+CONFIG_QSPI_BOOT=y
+# CONFIG_SATA_BOOT is not set
+# CONFIG_SD_BOOT is not set
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+CONFIG_CMD_DATE=y
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+# CONFIG_FSL_PFENG_FW_LOC_SDCARD is not set
+CONFIG_FSL_PFENG_FW_LOC_QSPI=y
+CONFIG_FSL_PFENG_FW_PART="6:0"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+CONFIG_DM_RTC=y
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_PCF2127 is not set
+# CONFIG_RTC_DS1307 is not set
+# CONFIG_RTC_DS3232 is not set
+# CONFIG_RTC_ISL1208 is not set
+# CONFIG_RTC_RV3029 is not set
+CONFIG_RTC_RV3028=y
+# CONFIG_RTC_RV8803 is not set
+# CONFIG_RTC_RX8010SJ is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_MV is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_RTC_STM32 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_GET_TIME=y
+# CONFIG_EFI_SET_TIME is not set
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+CONFIG_LIB_DATE=y
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g274ar5sbc3_atf_defconfig b/configs/s32g274ar5sbc3_atf_defconfig
new file mode 100644
index 0000000000..177c4494cc
--- /dev/null
+++ b/configs/s32g274ar5sbc3_atf_defconfig
@@ -0,0 +1,1548 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g274ar5sbc3"
+CONFIG_SYS_CONFIG_NAME="s32g274ar5sbc3"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+CONFIG_ARCH_S32G2=y
+# CONFIG_ARCH_S32G3 is not set
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+# CONFIG_TARGET_S32G274ARDB2 is not set
+# CONFIG_TARGET_S32G2XXAEVB is not set
+# CONFIG_TARGET_S32G2XXAEVB3 is not set
+# CONFIG_TARGET_S32G274ABLUEBOX3 is not set
+# CONFIG_TARGET_S32G274AEMU is not set
+# CONFIG_TARGET_S32G274AR2SBC2 is not set
+# CONFIG_TARGET_S32G274AR3SBC2 is not set
+# CONFIG_TARGET_S32G274AR2SBC3 is not set
+CONFIG_TARGET_S32G274AR5SBC3=y
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=256
+CONFIG_BOOTARGS=""
+# CONFIG_MICROSYS_MPXS32G274AR2 is not set
+CONFIG_MICROSYS_MPXS32G274AR3=y
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+# CONFIG_MICROSYS_CRXS32GR2 is not set
+CONFIG_MICROSYS_CRXS32GR3=y
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g274ar5sbc3"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+# CONFIG_QSPI_BOOT is not set
+# CONFIG_SATA_BOOT is not set
+CONFIG_SD_BOOT=y
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+CONFIG_CMD_DATE=y
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+CONFIG_FSL_PFENG_FW_LOC_SDCARD=y
+# CONFIG_FSL_PFENG_FW_LOC_QSPI is not set
+CONFIG_FSL_PFENG_FW_NAME="s32g_pfe_class.fw"
+CONFIG_FSL_PFENG_FW_PART="0:1"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+CONFIG_DM_RTC=y
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_PCF2127 is not set
+# CONFIG_RTC_DS1307 is not set
+# CONFIG_RTC_DS3232 is not set
+# CONFIG_RTC_ISL1208 is not set
+# CONFIG_RTC_RV3029 is not set
+CONFIG_RTC_RV3028=y
+# CONFIG_RTC_RV8803 is not set
+# CONFIG_RTC_RX8010SJ is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_MV is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_RTC_STM32 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_GET_TIME=y
+# CONFIG_EFI_SET_TIME is not set
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+CONFIG_LIB_DATE=y
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g274ar5sbc3_atf_qspi_defconfig b/configs/s32g274ar5sbc3_atf_qspi_defconfig
new file mode 100644
index 0000000000..9a1e23a017
--- /dev/null
+++ b/configs/s32g274ar5sbc3_atf_qspi_defconfig
@@ -0,0 +1,1552 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g274ar5sbc3"
+CONFIG_SYS_CONFIG_NAME="s32g274ar5sbc3"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+CONFIG_ARCH_S32G2=y
+# CONFIG_ARCH_S32G3 is not set
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+CONFIG_USE_ENV_SPI_BUS=y
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+CONFIG_USE_ENV_SPI_CS=y
+CONFIG_ENV_SPI_BUS=6
+CONFIG_ENV_SPI_CS=0
+# CONFIG_TARGET_S32G274ARDB2 is not set
+# CONFIG_TARGET_S32G2XXAEVB is not set
+# CONFIG_TARGET_S32G2XXAEVB3 is not set
+# CONFIG_TARGET_S32G274ABLUEBOX3 is not set
+# CONFIG_TARGET_S32G274AEMU is not set
+# CONFIG_TARGET_S32G274AR2SBC2 is not set
+# CONFIG_TARGET_S32G274AR3SBC2 is not set
+# CONFIG_TARGET_S32G274AR2SBC3 is not set
+CONFIG_TARGET_S32G274AR5SBC3=y
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_ENV_SECT_SIZE=0x10000
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=256
+CONFIG_BOOTARGS=""
+# CONFIG_MICROSYS_MPXS32G274AR2 is not set
+CONFIG_MICROSYS_MPXS32G274AR3=y
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+# CONFIG_MICROSYS_CRXS32GR2 is not set
+CONFIG_MICROSYS_CRXS32GR3=y
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g274ar5sbc3"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+CONFIG_QSPI_BOOT=y
+# CONFIG_SATA_BOOT is not set
+# CONFIG_SD_BOOT is not set
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+CONFIG_CMD_DATE=y
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+# CONFIG_FSL_PFENG_FW_LOC_SDCARD is not set
+CONFIG_FSL_PFENG_FW_LOC_QSPI=y
+CONFIG_FSL_PFENG_FW_PART="6:0"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+CONFIG_DM_RTC=y
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_PCF2127 is not set
+# CONFIG_RTC_DS1307 is not set
+# CONFIG_RTC_DS3232 is not set
+# CONFIG_RTC_ISL1208 is not set
+# CONFIG_RTC_RV3029 is not set
+CONFIG_RTC_RV3028=y
+# CONFIG_RTC_RV8803 is not set
+# CONFIG_RTC_RX8010SJ is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_MV is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_RTC_STM32 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_GET_TIME=y
+# CONFIG_EFI_SET_TIME is not set
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+CONFIG_LIB_DATE=y
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g399ar5sbc2_defconfig b/configs/s32g399ar5sbc2_defconfig
new file mode 100644
index 0000000000..e6bc4fb831
--- /dev/null
+++ b/configs/s32g399ar5sbc2_defconfig
@@ -0,0 +1,1544 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g399ar5sbc2"
+CONFIG_SYS_CONFIG_NAME="s32g399ar5sbc2"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+# CONFIG_ARCH_S32G2 is not set
+CONFIG_ARCH_S32G3=y
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=8192
+CONFIG_BOOTARGS=""
+# CONFIG_TARGET_S32G399ARDB3 is not set
+# CONFIG_TARGET_S32G3XXAEVB is not set
+# CONFIG_TARGET_S32G3XXAEVB3 is not set
+# CONFIG_TARGET_S32G399AEMU is not set
+CONFIG_TARGET_S32G399AR5SBC2=y
+# CONFIG_TARGET_S32G399AR5SBC3 is not set
+CONFIG_MICROSYS_MPXS32G399AR5=y
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+CONFIG_MICROSYS_CRXS32GR2=y
+# CONFIG_MICROSYS_CRXS32GR3 is not set
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g399ardb3"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+# CONFIG_QSPI_BOOT is not set
+# CONFIG_SATA_BOOT is not set
+CONFIG_SD_BOOT=y
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+CONFIG_CMD_DATE=y
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+CONFIG_FSL_PFENG_FW_LOC_SDCARD=y
+# CONFIG_FSL_PFENG_FW_LOC_QSPI is not set
+CONFIG_FSL_PFENG_FW_NAME="s32g_pfe_class.fw"
+CONFIG_FSL_PFENG_FW_PART="0:1"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+CONFIG_DM_RTC=y
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_PCF2127 is not set
+# CONFIG_RTC_DS1307 is not set
+# CONFIG_RTC_DS3232 is not set
+# CONFIG_RTC_ISL1208 is not set
+# CONFIG_RTC_RV3029 is not set
+CONFIG_RTC_RV3028=y
+# CONFIG_RTC_RV8803 is not set
+# CONFIG_RTC_RX8010SJ is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_MV is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_RTC_STM32 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_GET_TIME=y
+# CONFIG_EFI_SET_TIME is not set
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+CONFIG_LIB_DATE=y
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g399ar5sbc2_qspi_defconfig b/configs/s32g399ar5sbc2_qspi_defconfig
new file mode 100644
index 0000000000..91f56501a9
--- /dev/null
+++ b/configs/s32g399ar5sbc2_qspi_defconfig
@@ -0,0 +1,1548 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g399ar5sbc2"
+CONFIG_SYS_CONFIG_NAME="s32g399ar5sbc2"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+# CONFIG_ARCH_S32G2 is not set
+CONFIG_ARCH_S32G3=y
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+CONFIG_USE_ENV_SPI_BUS=y
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+CONFIG_USE_ENV_SPI_CS=y
+CONFIG_ENV_SPI_BUS=6
+CONFIG_ENV_SPI_CS=0
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_ENV_SECT_SIZE=0x10000
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=8192
+CONFIG_BOOTARGS=""
+# CONFIG_TARGET_S32G399ARDB3 is not set
+# CONFIG_TARGET_S32G3XXAEVB is not set
+# CONFIG_TARGET_S32G3XXAEVB3 is not set
+# CONFIG_TARGET_S32G399AEMU is not set
+CONFIG_TARGET_S32G399AR5SBC2=y
+# CONFIG_TARGET_S32G399AR5SBC3 is not set
+CONFIG_MICROSYS_MPXS32G399AR5=y
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+CONFIG_MICROSYS_CRXS32GR2=y
+# CONFIG_MICROSYS_CRXS32GR3 is not set
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g399ardb3"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+CONFIG_QSPI_BOOT=y
+# CONFIG_SATA_BOOT is not set
+# CONFIG_SD_BOOT is not set
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+CONFIG_CMD_DATE=y
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+# CONFIG_FSL_PFENG_FW_LOC_SDCARD is not set
+CONFIG_FSL_PFENG_FW_LOC_QSPI=y
+CONFIG_FSL_PFENG_FW_PART="6:0"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+CONFIG_DM_RTC=y
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_PCF2127 is not set
+# CONFIG_RTC_DS1307 is not set
+# CONFIG_RTC_DS3232 is not set
+# CONFIG_RTC_ISL1208 is not set
+# CONFIG_RTC_RV3029 is not set
+CONFIG_RTC_RV3028=y
+# CONFIG_RTC_RV8803 is not set
+# CONFIG_RTC_RX8010SJ is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_MV is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_RTC_STM32 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_GET_TIME=y
+# CONFIG_EFI_SET_TIME is not set
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+CONFIG_LIB_DATE=y
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g399ar5sbc3_defconfig b/configs/s32g399ar5sbc3_defconfig
new file mode 100644
index 0000000000..e087142acf
--- /dev/null
+++ b/configs/s32g399ar5sbc3_defconfig
@@ -0,0 +1,1544 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g399ar5sbc3"
+CONFIG_SYS_CONFIG_NAME="s32g399ar5sbc3"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+# CONFIG_ARCH_S32G2 is not set
+CONFIG_ARCH_S32G3=y
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=8192
+CONFIG_BOOTARGS=""
+# CONFIG_TARGET_S32G399ARDB3 is not set
+# CONFIG_TARGET_S32G3XXAEVB is not set
+# CONFIG_TARGET_S32G3XXAEVB3 is not set
+# CONFIG_TARGET_S32G399AEMU is not set
+# CONFIG_TARGET_S32G399AR5SBC2 is not set
+CONFIG_TARGET_S32G399AR5SBC3=y
+CONFIG_MICROSYS_MPXS32G399AR5=y
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+# CONFIG_MICROSYS_CRXS32GR2 is not set
+CONFIG_MICROSYS_CRXS32GR3=y
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g399ardb3"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+# CONFIG_QSPI_BOOT is not set
+# CONFIG_SATA_BOOT is not set
+CONFIG_SD_BOOT=y
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+CONFIG_CMD_DATE=y
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+CONFIG_FSL_PFENG_FW_LOC_SDCARD=y
+# CONFIG_FSL_PFENG_FW_LOC_QSPI is not set
+CONFIG_FSL_PFENG_FW_NAME="s32g_pfe_class.fw"
+CONFIG_FSL_PFENG_FW_PART="0:1"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+CONFIG_DM_RTC=y
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_PCF2127 is not set
+# CONFIG_RTC_DS1307 is not set
+# CONFIG_RTC_DS3232 is not set
+# CONFIG_RTC_ISL1208 is not set
+# CONFIG_RTC_RV3029 is not set
+CONFIG_RTC_RV3028=y
+# CONFIG_RTC_RV8803 is not set
+# CONFIG_RTC_RX8010SJ is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_MV is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_RTC_STM32 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_GET_TIME=y
+# CONFIG_EFI_SET_TIME is not set
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+CONFIG_LIB_DATE=y
+# CONFIG_UNIT_TEST is not set
diff --git a/configs/s32g399ar5sbc3_qspi_defconfig b/configs/s32g399ar5sbc3_qspi_defconfig
new file mode 100644
index 0000000000..4c50900730
--- /dev/null
+++ b/configs/s32g399ar5sbc3_qspi_defconfig
@@ -0,0 +1,1548 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2020.04 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv8"
+CONFIG_SYS_SOC="s32"
+CONFIG_SYS_VENDOR="microsys"
+CONFIG_SYS_BOARD="s32g399ar5sbc3"
+CONFIG_SYS_CONFIG_NAME="s32g399ar5sbc3"
+# CONFIG_SYS_ICACHE_OFF is not set
+# CONFIG_SYS_DCACHE_OFF is not set
+
+#
+# ARM architecture
+#
+CONFIG_ARM64=y
+# CONFIG_POSITION_INDEPENDENT is not set
+# CONFIG_INIT_SP_RELATIVE is not set
+# CONFIG_GIC_V3_ITS is not set
+CONFIG_STATIC_RELA=y
+CONFIG_DMA_ADDR_T_64BIT=y
+CONFIG_ARM_ASM_UNIFIED=y
+# CONFIG_SYS_ARM_CACHE_CP15 is not set
+# CONFIG_SYS_ARM_MMU is not set
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_SYS_ARM_ARCH=8
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+# CONFIG_ARCH_CPU_INIT is not set
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+# CONFIG_SET_STACK_SIZE is not set
+CONFIG_ARM64_SUPPORT_AARCH32=y
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_ARCH_BCM63158 is not set
+# CONFIG_ARCH_BCM68360 is not set
+# CONFIG_ARCH_BCM6858 is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_MEDIATEK is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_IMX8M is not set
+# CONFIG_ARCH_IMXRT is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/arm/cpu/armv8/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+# CONFIG_ARCH_S32G2 is not set
+CONFIG_ARCH_S32G3=y
+# CONFIG_ARCH_S32R45 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_U8500 is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_LX2160ARDB is not set
+# CONFIG_TARGET_LX2160AQDS is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_HIKEY960 is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1028AQDS is not set
+# CONFIG_TARGET_LS1028ARDB is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021ATSN is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_LS1046AFRWY is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+# CONFIG_ARCH_STM32MP is not set
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+# CONFIG_TARGET_DURIAN is not set
+# CONFIG_TARGET_PRESIDIO_ASIC is not set
+CONFIG_MACH_S32=y
+CONFIG_NXP_S32CC=y
+CONFIG_DEFAULT_DEVICE_TREE="s32cc"
+CONFIG_BUILD_TARGET="u-boot-s32.cfgout"
+# CONFIG_CUSTOM_SYS_TEXT_BASE is not set
+CONFIG_SYS_TEXT_BASE=0xffaa0000
+CONFIG_SYS_LOAD_ADDR=0x80000000
+# CONFIG_CUSTOM_SYS_DATA_BASE is not set
+CONFIG_SYS_DATA_BASE=0xffa00000
+CONFIG_S32CC_MAX_DTB_SIZE=0x8000
+CONFIG_SYS_MALLOC_F_LEN=0x2000
+CONFIG_BOARD_NFS_BOOT_INTERFACE="eth0"
+CONFIG_SYS_MEM_SIZE=0x00800000
+CONFIG_S32CC_HWCONFIG="serdes0:mode=pcie,clock=ext;pcie0:mode=rc;serdes1:mode=xpcs0&xpcs1,clock=ext,fmhz=125;xpcs1_0:speed=2G5"
+CONFIG_S32CC_HWCONFIG_LEGACY=y
+CONFIG_S32CC_CONFIG_FILE="arch/arm/mach-s32/s32-cc/s32cc.cfg"
+CONFIG_EXTRA_KERNEL_BOOT_ARGS=""
+# CONFIG_PHY_RGMII_DIRECT_CONNECTED is not set
+# CONFIG_XEN_SUPPORT is not set
+# CONFIG_ERR051257_WORKAROUND is not set
+CONFIG_BAUDRATE=115200
+CONFIG_ENV_OFFSET=0x2000
+CONFIG_SF_DEFAULT_BUS=6
+CONFIG_SF_DEFAULT_CS=0
+# CONFIG_SPI_FLASH_BAR is not set
+CONFIG_DM_DEVICE_REMOVE=y
+# CONFIG_ENV_IS_IN_MMC is not set
+CONFIG_ENV_SIZE=0x2000
+CONFIG_USE_ENV_SPI_BUS=y
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+CONFIG_USE_ENV_SPI_CS=y
+CONFIG_ENV_SPI_BUS=6
+CONFIG_ENV_SPI_CS=0
+CONFIG_FSL_PFENG=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_ENV_SECT_SIZE=0x10000
+CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
+CONFIG_SYS_EEPROM_SIZE=8192
+CONFIG_BOOTARGS=""
+# CONFIG_TARGET_S32G399ARDB3 is not set
+# CONFIG_TARGET_S32G3XXAEVB is not set
+# CONFIG_TARGET_S32G3XXAEVB3 is not set
+# CONFIG_TARGET_S32G399AEMU is not set
+# CONFIG_TARGET_S32G399AR5SBC2 is not set
+CONFIG_TARGET_S32G399AR5SBC3=y
+CONFIG_MICROSYS_MPXS32G399AR5=y
+CONFIG_NXP_S32CC_BOARD_COMMON=y
+CONFIG_S32CC_SCMI_GPIO_FIXUP=y
+
+#
+# MicroSys Carrier
+#
+# CONFIG_MICROSYS_CRXS32GR2 is not set
+CONFIG_MICROSYS_CRXS32GR3=y
+CONFIG_DM_GPIO=y
+CONFIG_ERR_PTR_OFFSET=0x0
+CONFIG_BOOTSTAGE_STASH_ADDR=0
+CONFIG_IDENT_STRING=""
+# CONFIG_ARMV8_MULTIENTRY is not set
+# CONFIG_ARMV8_SET_SMPEN is not set
+
+#
+# ARMv8 secure monitor firmware
+#
+# CONFIG_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_SPL_ARMV8_SEC_FIRMWARE_SUPPORT is not set
+# CONFIG_ARMV8_PSCI is not set
+# CONFIG_ARMV8_EA_EL3_FIRST is not set
+CONFIG_CSF_SIZE=0x2060
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+CONFIG_IMX_DCD_ADDR=0x00910000
+
+#
+# ARM debug
+#
+CONFIG_SMBIOS_PRODUCT_NAME="s32g399ardb3"
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+# CONFIG_DISTRO_DEFAULTS is not set
+# CONFIG_ENV_VARS_UBOOT_CONFIG is not set
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+CONFIG_PHYS_64BIT=y
+# CONFIG_SYS_CUSTOM_LDSCRIPT is not set
+CONFIG_PLATFORM_ELFENTRY="_start"
+
+#
+# Boot images
+#
+# CONFIG_ANDROID_BOOT_IMAGE is not set
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x0
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_CIPHER is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+CONFIG_LEGACY_IMAGE_FORMAT=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_HAVE_SYS_TEXT_BASE=y
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_TPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+# CONFIG_SHOW_BOOT_PROGRESS is not set
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+CONFIG_QSPI_BOOT=y
+# CONFIG_SATA_BOOT is not set
+# CONFIG_SD_BOOT is not set
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=3
+CONFIG_USE_BOOTARGS=y
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run bootfit_sd"
+# CONFIG_USE_PREBOOT is not set
+
+#
+# Console
+#
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+CONFIG_TPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+# CONFIG_CONSOLE_MUX is not set
+# CONFIG_SYS_CONSOLE_IS_IN_ENV is not set
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+CONFIG_LOG_DEFAULT_LEVEL=6
+# CONFIG_SUPPORT_RAW_INITRD is not set
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+# CONFIG_BOARD_LATE_INIT is not set
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+# CONFIG_BOUNCE_BUFFER is not set
+# CONFIG_BOARD_TYPES is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+# CONFIG_ARCH_MISC_INIT is not set
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+CONFIG_LAST_STAGE_INIT=y
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+# CONFIG_ANDROID_AB is not set
+
+#
+# Blob list
+#
+# CONFIG_BLOBLIST is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SPL_SYS_STACK_F_CHECK_BYTE=0xaa
+# CONFIG_SPL_SYS_REPORT_STACK_F_USAGE is not set
+
+#
+# PowerPC and LayerScape SPL Boot options
+#
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="=> "
+CONFIG_SYS_XTRACE="y"
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+# CONFIG_AUTOBOOT_USE_MENUKEY is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+CONFIG_CMD_CPU=y
+# CONFIG_CMD_LICENSE is not set
+# CONFIG_CMD_PMC is not set
+# CONFIG_CMD_TLV_EEPROM is not set
+
+#
+# Boot commands
+#
+CONFIG_CMD_BOOTD=y
+CONFIG_CMD_BOOTM=y
+CONFIG_BOOTM_EFI=y
+# CONFIG_CMD_BOOTZ is not set
+CONFIG_CMD_BOOTI=y
+CONFIG_BOOTM_LINUX=y
+CONFIG_BOOTM_NETBSD=y
+# CONFIG_BOOTM_OPENRTOS is not set
+# CONFIG_BOOTM_OSE is not set
+CONFIG_BOOTM_PLAN9=y
+CONFIG_BOOTM_RTEMS=y
+CONFIG_BOOTM_VXWORKS=y
+CONFIG_CMD_BOOTEFI=y
+# CONFIG_CMD_BOOTEFI_HELLO_COMPILE is not set
+# CONFIG_CMD_BOOTEFI_SELFTEST is not set
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_ADTIMG is not set
+CONFIG_CMD_ELF=y
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+CONFIG_CMD_IMI=y
+# CONFIG_CMD_IMLS is not set
+CONFIG_CMD_XIMG=y
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+CONFIG_CMD_EXPORTENV=y
+CONFIG_CMD_IMPORTENV=y
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+# CONFIG_CMD_ERASEENV is not set
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+# CONFIG_CMD_NVEDIT_EFI is not set
+# CONFIG_CMD_NVEDIT_INFO is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+CONFIG_CMD_EEPROM=y
+# CONFIG_CMD_EEPROM_LAYOUT is not set
+# CONFIG_LOOPW is not set
+CONFIG_CMD_MD5SUM=y
+CONFIG_MD5SUM_VERIFY=y
+# CONFIG_CMD_MEMINFO is not set
+CONFIG_CMD_MEMORY=y
+# CONFIG_CMD_MX_CYCLIC is not set
+CONFIG_CMD_RANDOM=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+CONFIG_CMD_LZMADEC=y
+CONFIG_CMD_UNZIP=y
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BCB is not set
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+# CONFIG_CMD_DFU is not set
+CONFIG_CMD_DM=y
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+# CONFIG_CMD_GPT is not set
+# CONFIG_RANDOM_UUID is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NVME=y
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+CONFIG_CMD_PCI=y
+CONFIG_CMD_PINMUX=y
+# CONFIG_CMD_POWEROFF is not set
+# CONFIG_CMD_READ is not set
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+CONFIG_CMD_SPI=y
+CONFIG_DEFAULT_SPI_BUS=0
+CONFIG_DEFAULT_SPI_MODE=0
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+# CONFIG_CMD_USB_MASS_STORAGE is not set
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+
+#
+# Android support commands
+#
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+# CONFIG_CMD_PCAP is not set
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv8"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_MDIO=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+# CONFIG_CMD_PXE is not set
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_EFIDEBUG is not set
+# CONFIG_CMD_EXCEPTION is not set
+CONFIG_CMD_LED=y
+CONFIG_CMD_DATE=y
+# CONFIG_CMD_TIME is not set
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+CONFIG_MP=y
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_SYSBOOT is not set
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+# CONFIG_CMD_REGULATOR is not set
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+CONFIG_CMD_SMC=y
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+# CONFIG_CMD_EXT4_WRITE is not set
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+# CONFIG_CMD_MTDPARTS is not set
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+# CONFIG_CMD_UBI is not set
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_EFI_PARTITION is not set
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+CONFIG_OF_BOARD_FIXUP=y
+CONFIG_OF_LIVE=y
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+# CONFIG_MULTI_DTB_FIT is not set
+# CONFIG_OF_DTB_PROPS_REMOVE is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_SUPPORT=y
+# CONFIG_ENV_IS_NOWHERE is not set
+CONFIG_ENV_IS_IN_EEPROM=y
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_SYS_REDUNDAND_ENVIRONMENT is not set
+# CONFIG_SYS_RELOC_GD_ENV_ADDR is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+# CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG is not set
+CONFIG_NET=y
+CONFIG_NET_RANDOM_ETHADDR=y
+# CONFIG_NETCONSOLE is not set
+# CONFIG_IP_DEFRAG is not set
+CONFIG_TFTP_BLOCKSIZE=1468
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+# CONFIG_REGMAP is not set
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+# CONFIG_TRANSLATION_OFFSET is not set
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_SARADC_S32CC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_IDE is not set
+# CONFIG_BOOTCOUNT_LIMIT is not set
+
+#
+# Cache Controller drivers
+#
+# CONFIG_CACHE is not set
+# CONFIG_L2X0_CACHE is not set
+# CONFIG_NCORE_CACHE is not set
+
+#
+# Clock
+#
+CONFIG_CLK=y
+# CONFIG_CLK_CCF is not set
+# CONFIG_CLK_HSDK is not set
+# CONFIG_CLK_CDCE9XX is not set
+CONFIG_CLK_SCMI=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_CLK_SIFIVE is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+CONFIG_CPU=y
+# CONFIG_CPU_MPC83XX is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+# CONFIG_NXP_HSE_SUPPORT is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FIRMWARE=y
+CONFIG_SCMI_FIRMWARE=y
+# CONFIG_SPL_FIRMWARE is not set
+CONFIG_ARM_PSCI_FW=y
+# CONFIG_ZYNQMP_FIRMWARE is not set
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+
+#
+# GPIO Support
+#
+# CONFIG_GPIO_HOG is not set
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_MXS_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+CONFIG_S32CC_GPIO=y
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+# CONFIG_SIFIVE_GPIO is not set
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_SPL_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+CONFIG_SCMI_GPIO=y
+CONFIG_FXL6408_GPIO=y
+
+#
+# Hardware Spinlock Support
+#
+# CONFIG_DM_HWSPINLOCK is not set
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_CADENCE is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+CONFIG_SYS_I2C_MXC=y
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_XILINX_XIIC is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TEGRA_KEYBOARD is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+# CONFIG_DM_MAILBOX is not set
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_ROCKCHIP_OTP is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_S32CC_CMU=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_SJA1105 is not set
+CONFIG_SYS_I2C_EEPROM_ADDR=0
+CONFIG_SYS_I2C_EEPROM_BUS=0
+CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
+CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+# CONFIG_GDSYS_SOC is not set
+# CONFIG_IHS_FPGA is not set
+# CONFIG_MICROCHIP_FLEXCOM is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+# CONFIG_MMC_SPI is not set
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+CONFIG_SUPPORT_EMMC_BOOT=y
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+CONFIG_MMC_HS400_ES_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_ES_SUPPORT is not set
+CONFIG_MMC_HS400_SUPPORT=y
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+CONFIG_MMC_HS200_SUPPORT=y
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+# CONFIG_STM32_SDMMC2 is not set
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_FSL_USDHC=y
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+CONFIG_DM_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+# CONFIG_MTD_RAW_NAND is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SF_DEFAULT_MODE=3
+CONFIG_SF_DEFAULT_SPEED=1000000
+# CONFIG_SPI_FLASH_SFDP_SUPPORT is not set
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+# CONFIG_SPI_FLASH_SPANSION is not set
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+# CONFIG_SPI_FLASH_WINBOND is not set
+# CONFIG_SPI_FLASH_XMC is not set
+CONFIG_SPI_FLASH_USE_4K_SECTORS=y
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+# CONFIG_SPL_SPI_FLASH_MTD is not set
+
+#
+# UBI support
+#
+# CONFIG_UBI_SILENCE_MSG is not set
+# CONFIG_MTD_UBI is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+CONFIG_PHYLIB_10G=y
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+CONFIG_PHY_MARVELL=y
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_NXP_C45_TJA11XX is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+# CONFIG_PHY_XILINX_GMII2RGMII is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_PHY_NCSI is not set
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+CONFIG_DM_MDIO=y
+# CONFIG_DM_MDIO_MUX is not set
+CONFIG_NETDEVICES=y
+# CONFIG_FSL_PFENG_FW_LOC_SDCARD is not set
+CONFIG_FSL_PFENG_FW_LOC_QSPI=y
+CONFIG_FSL_PFENG_FW_PART="6:0"
+CONFIG_PHY_GIGE=y
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+# CONFIG_BCMGENET is not set
+CONFIG_DWC_ETH_QOS_DEVICES=y
+# CONFIG_DWC_ETH_QOS_TEGRA is not set
+# CONFIG_DWC_ETH_QOS_STM32 is not set
+CONFIG_DWC_ETH_QOS_S32CC=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FEC_MXC is not set
+# CONFIG_FMAN_ENET is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_FTGMAC100 is not set
+# CONFIG_MCFFEC is not set
+# CONFIG_FSLDMAFEC is not set
+# CONFIG_MACB is not set
+# CONFIG_PCH_GBE is not set
+CONFIG_RGMII=y
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_CPSW is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_DRIVER_TI_KEYSTONE_NET is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_MEDIATEK_ETH is not set
+# CONFIG_HIGMACV300_ETH is not set
+# CONFIG_FSL_ENETC is not set
+# CONFIG_MVMDIO is not set
+CONFIG_NVME=y
+CONFIG_PCI=y
+CONFIG_DM_PCI=y
+CONFIG_DM_PCI_COMPAT=y
+CONFIG_PCI_PNP=y
+# CONFIG_PCIE_ECAM_GENERIC is not set
+# CONFIG_PCI_PHYTIUM is not set
+# CONFIG_PCIE_FSL is not set
+# CONFIG_PCI_MPC85XX is not set
+# CONFIG_PCI_XILINX is not set
+# CONFIG_PCIE_LAYERSCAPE is not set
+# CONFIG_PCIE_LAYERSCAPE_GEN4 is not set
+CONFIG_PCIE_S32GEN1=y
+# CONFIG_PCIE_DEBUG_WRITES is not set
+# CONFIG_PCIE_INTEL_FPGA is not set
+# CONFIG_PCI_KEYSTONE is not set
+
+#
+# PCI Endpoint
+#
+# CONFIG_PCI_ENDPOINT is not set
+# CONFIG_X86_PCH7 is not set
+# CONFIG_X86_PCH9 is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_NOP_PHY is not set
+# CONFIG_MSM8916_USB_PHY is not set
+CONFIG_SAF1508BET_USB_PHY=y
+CONFIG_PHY_S32CC_SERDES=y
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+# CONFIG_PINCONF is not set
+CONFIG_PINCONF_RECURSIVE=y
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_INTEL is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+# CONFIG_PINCTRL_STM32 is not set
+# CONFIG_PINCTRL_STMFX is not set
+CONFIG_PINCTRL_S32CC=y
+
+#
+# Power
+#
+# CONFIG_ACPI_PMC is not set
+# CONFIG_SPL_ACPI_PMC is not set
+# CONFIG_TPL_ACPI_PMC is not set
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_DM_PMIC_DA9063 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_BD71837 is not set
+# CONFIG_SPL_DM_PMIC_BD71837 is not set
+# CONFIG_DM_PMIC_FAN53555 is not set
+# CONFIG_DM_PMIC_PCA9450 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+# CONFIG_PMIC_STPMIC1 is not set
+# CONFIG_SPL_PMIC_PALMAS is not set
+# CONFIG_SPL_PMIC_LP873X is not set
+# CONFIG_SPL_PMIC_LP87565 is not set
+# CONFIG_PMIC_TPS65941 is not set
+CONFIG_DM_PMIC_VR5510=y
+# CONFIG_DM_PMIC_PF5020 is not set
+# CONFIG_DM_PMIC_FS5600 is not set
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+# CONFIG_DM_REGULATOR_FIXED is not set
+# CONFIG_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+# CONFIG_DM_REGULATOR_TPS62360 is not set
+# CONFIG_POWER_MT6323 is not set
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_IMX is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+# CONFIG_RAM is not set
+
+#
+# Remote Processor drivers
+#
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+# CONFIG_RESET_HISILICON is not set
+CONFIG_RESET_SCMI=y
+# CONFIG_DM_RNG is not set
+
+#
+# Real Time Clock
+#
+CONFIG_DM_RTC=y
+# CONFIG_RTC_ENABLE_32KHZ_OUTPUT is not set
+# CONFIG_RTC_PCF2127 is not set
+# CONFIG_RTC_DS1307 is not set
+# CONFIG_RTC_DS3232 is not set
+# CONFIG_RTC_ISL1208 is not set
+# CONFIG_RTC_RV3029 is not set
+CONFIG_RTC_RV3028=y
+# CONFIG_RTC_RV8803 is not set
+# CONFIG_RTC_RX8010SJ is not set
+# CONFIG_RTC_RX8025 is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_MV is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_RTC_M41T62 is not set
+# CONFIG_RTC_STM32 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+# CONFIG_SERIAL_RX_BUFFER is not set
+# CONFIG_SERIAL_SEARCH_ALL is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_BCM6345_SERIAL is not set
+# CONFIG_COREBOOT_SERIAL is not set
+# CONFIG_CORTINA_UART is not set
+CONFIG_FSL_LINFLEXUART=y
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_MCFUART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_NS16550_DYNAMIC is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+# CONFIG_SIFIVE_SERIAL is not set
+# CONFIG_MTK_SERIAL is not set
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+
+#
+# SOC (System On Chip) specific Drivers
+#
+# CONFIG_SOC_TI is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SPI_MEM=y
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MTK_SNFI_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_NXP_FSPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+# CONFIG_SPI_SIFIVE is not set
+# CONFIG_SPI_SUNXI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_FSL_ESPI is not set
+CONFIG_FSL_DSPI=y
+CONFIG_FSL_QSPI=y
+# CONFIG_SH_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MPC83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+CONFIG_TIMER=y
+# CONFIG_TIMER_EARLY is not set
+# CONFIG_ALTERA_TIMER is not set
+# CONFIG_AST_TIMER is not set
+# CONFIG_ATCPIT100_TIMER is not set
+# CONFIG_ATMEL_PIT_TIMER is not set
+# CONFIG_CADENCE_TTC_TIMER is not set
+# CONFIG_DESIGNWARE_APB_TIMER is not set
+# CONFIG_MPC83XX_TIMER is not set
+# CONFIG_RENESAS_OSTM_TIMER is not set
+# CONFIG_NOMADIK_MTU_TIMER is not set
+# CONFIG_OMAP_TIMER is not set
+# CONFIG_ROCKCHIP_TIMER is not set
+# CONFIG_STI_TIMER is not set
+# CONFIG_STM32_TIMER is not set
+CONFIG_NXP_S32CC_PIT_TIMER=y
+# CONFIG_MTK_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+# CONFIG_DM_USB_GADGET is not set
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_MX6=y
+# CONFIG_MXC_USB_OTG_HACTIVE is not set
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+# CONFIG_USB_EHCI_GENERIC is not set
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_OHCI_PCI is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_R8A66597_HCD is not set
+# CONFIG_USB_CDNS3 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_DA8XX is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+CONFIG_USB_ULPI_VIEWPORT=y
+# CONFIG_USB_ULPI_VIEWPORT_OMAP is not set
+CONFIG_USB_ULPI=y
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+# CONFIG_USB_GADGET is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# UFS Host Controller Support
+#
+# CONFIG_TI_J721E_UFS is not set
+
+#
+# Graphics support
+#
+# CONFIG_DM_VIDEO is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_BRIDGE is not set
+# CONFIG_VIDEO is not set
+# CONFIG_LCD is not set
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# VirtIO Drivers
+#
+# CONFIG_VIRTIO_MMIO is not set
+# CONFIG_VIRTIO_PCI is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_WATCHDOG_TIMEOUT_MSECS=60000
+# CONFIG_WATCHDOG_RESET_DISABLE is not set
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_DESIGNWARE_WATCHDOG is not set
+# CONFIG_WDT is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+# CONFIG_SPL_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+# CONFIG_EXT4_WRITE is not set
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SYS_HZ=1000
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+# CONFIG_BITREVERSE is not set
+# CONFIG_TRACE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_ASYMMETRIC_KEY_TYPE is not set
+# CONFIG_TPM is not set
+
+#
+# Android Verified Boot
+#
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+CONFIG_LZMA=y
+# CONFIG_LZO is not set
+CONFIG_GZIP=y
+CONFIG_ZLIB=y
+# CONFIG_ZSTD is not set
+# CONFIG_SPL_LZ4 is not set
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_SPL_ZSTD is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_ASSUME_MASK=0
+# CONFIG_OF_LIBFDT_OVERLAY is not set
+# CONFIG_SPL_OF_LIBFDT is not set
+CONFIG_SPL_OF_LIBFDT_ASSUME_MASK=0xff
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_TPL_OF_LIBFDT_ASSUME_MASK=0xff
+
+#
+# System tables
+#
+CONFIG_GENERATE_SMBIOS_TABLE=y
+CONFIG_SMBIOS_MANUFACTURER="nxp"
+CONFIG_EFI_LOADER=y
+CONFIG_EFI_GET_TIME=y
+# CONFIG_EFI_SET_TIME is not set
+CONFIG_EFI_DEVICE_PATH_TO_TEXT=y
+CONFIG_EFI_LOADER_HII=y
+CONFIG_EFI_UNICODE_COLLATION_PROTOCOL2=y
+CONFIG_EFI_UNICODE_CAPITALIZATION=y
+# CONFIG_EFI_UNICODE_COLLATION_PROTOCOL is not set
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
+CONFIG_EFI_PLATFORM_LANG_CODES="en-US"
+# CONFIG_EFI_LOAD_FILE2_INITRD is not set
+# CONFIG_TEST_FDTDEC is not set
+CONFIG_LIB_DATE=y
+# CONFIG_UNIT_TEST is not set
diff --git a/drivers/core/of_extra.c b/drivers/core/of_extra.c
index f1f393c359..cdd3710fc6 100644
--- a/drivers/core/of_extra.c
+++ b/drivers/core/of_extra.c
@@ -126,3 +126,26 @@ int ofnode_decode_memory_region(ofnode config_node, const char *mem_type,
 
 	return 0;
 }
+
+bool ofnode_phy_is_fixed_link(ofnode eth_node, ofnode *phy_node)
+{
+	ofnode node, subnode;
+	int len;
+
+	subnode = ofnode_find_subnode(eth_node, "fixed-link");
+	if (ofnode_valid(subnode)) {
+		/* new binding */
+		node = subnode;
+	} else if (ofnode_get_property(eth_node, "fixed-link", &len) &&
+		   len == (5 * sizeof(__be32))) {
+		/* old binding */
+		node = eth_node;
+	} else {
+		return false;
+	}
+
+	if (phy_node)
+		*phy_node = node;
+
+	return true;
+}
diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig
index eaa3e83a85..7856e6ca71 100644
--- a/drivers/gpio/Kconfig
+++ b/drivers/gpio/Kconfig
@@ -453,4 +453,11 @@ config SCMI_GPIO
 	  by a SCMI agent based on SCMI GPIO protocol communication
 	  with a SCMI server.
 
+config FXL6408_GPIO
+    bool "FXL6408 I2C GPIO expander"
+    depends on DM_GPIO && OF_CONTROL
+    help
+      This option enables support for 8 GPIOs found
+      on the Fairchild Semiconductor FXL6408.
+
 endmenu
diff --git a/drivers/gpio/Makefile b/drivers/gpio/Makefile
index 412c17768d..dc13fad30a 100644
--- a/drivers/gpio/Makefile
+++ b/drivers/gpio/Makefile
@@ -67,3 +67,4 @@ obj-$(CONFIG_MSCC_SGPIO)	+= mscc_sgpio.o
 obj-$(CONFIG_S32CC_GPIO)	+= gpio-s32cc.o
 obj-$(CONFIG_SIFIVE_GPIO)	+= sifive-gpio.o
 obj-$(CONFIG_SCMI_GPIO)		+= gpio-scmi.o
+obj-$(CONFIG_FXL6408_GPIO)	+= fxl6408_gpio.o
diff --git a/drivers/gpio/fxl6408_gpio.c b/drivers/gpio/fxl6408_gpio.c
new file mode 100644
index 0000000000..e577d7cd4b
--- /dev/null
+++ b/drivers/gpio/fxl6408_gpio.c
@@ -0,0 +1,219 @@
+/* -*-C-*- */
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2020 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup U-Boot FXL6408 GPIO Expander
+ * @{
+ *
+ * \file
+ * U-Boot GPIO driver for Fairchild's FXL6408 I2C GPIO expander.
+ */
+
+#include <common.h>
+#include <dm.h>
+#include <i2c.h>
+#include <asm/gpio.h>
+
+#define GPIO_COUNT  8
+
+struct fxl6408_gpio_plat {
+};
+
+struct fxl6408_gpio_data {
+    char *pin_name[GPIO_COUNT];
+};
+
+static int fxl6408_gpio_direction_input(struct udevice *dev, unsigned offset)
+{
+    uchar reg;
+
+    dm_i2c_read(dev, 0x03, &reg, 1);
+
+    reg &= ~BIT(offset);
+
+    dm_i2c_write(dev, 0x03, &reg, 1);
+
+    return 0;
+}
+
+static int fxl6408_gpio_direction_output(struct udevice *dev, unsigned offset, int value)
+{
+    uchar reg;
+
+    dm_i2c_read(dev, 0x03, &reg, 1);
+
+    reg |= BIT(offset);
+
+    dm_i2c_write(dev, 0x03, &reg, 1);
+
+    return 0;
+}
+
+static int fxl6408_gpio_get_function(struct udevice *dev, unsigned offset)
+{
+    uchar reg;
+
+    dm_i2c_read(dev, 0x03, &reg, 1);
+
+    return (reg & BIT(offset)) ? GPIOF_OUTPUT : GPIOF_INPUT;
+}
+
+static int fxl6408_gpio_get_value(struct udevice *dev, unsigned offset)
+{
+    uchar reg;
+
+    if (fxl6408_gpio_get_function(dev, offset) == GPIOF_INPUT) {
+        dm_i2c_read(dev, 0x0f, &reg, 1);
+    }
+    else {
+        dm_i2c_read(dev, 0x05, &reg, 1);
+    }
+
+    return (reg & BIT(offset)) ? 1 : 0;
+}
+
+static int fxl6408_gpio_set_value(struct udevice *dev, unsigned offset, int value)
+{
+    uchar reg;
+
+    dm_i2c_read(dev, 0x05, &reg, 1);
+
+    if (value)
+        reg |= BIT(offset);
+    else
+        reg &= ~BIT(offset);
+
+    dm_i2c_write(dev, 0x05, &reg, 1);
+
+    return 0;
+}
+
+int fxl6408_request(struct udevice *dev, unsigned offset, const char *label)
+{
+    struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
+    struct fxl6408_gpio_data *priv = dev_get_priv(dev);
+
+    if (label)
+        uc_priv->name[offset] = strdup(label);
+    else if (priv->pin_name[offset])
+        uc_priv->name[offset] = priv->pin_name[offset];
+    else
+        return -EIO;
+
+    return 0;
+}
+
+static int fxl6408_gpio_ofdata_to_platdata(struct udevice *dev)
+{
+    struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
+    //struct fxl6408_gpio_plat *pdata = dev_get_platdata(dev);
+    struct fxl6408_gpio_data *priv = dev_get_priv(dev);
+    ofnode node;
+    char name[32];
+    const char *pin;
+
+    uc_priv->bank_name = dev_read_string(dev, "gpio-bank-name");
+
+    if (!uc_priv->bank_name) {
+        node = dev_ofnode(dev);
+        snprintf(name, sizeof(name), "%s-", ofnode_get_name(node));
+        uc_priv->bank_name = strdup(name);
+    }
+
+    uc_priv->gpio_count = GPIO_COUNT;
+
+    memset(&(priv->pin_name[0]), 0, sizeof(char*)*GPIO_COUNT);
+
+    const int ncount = dev_read_string_count(dev, "pin-names");
+
+    if (ncount > 0) {
+        const int max_count = ncount > GPIO_COUNT ? GPIO_COUNT : ncount;
+        for (int i=0; i < max_count; i++) {
+            dev_read_string_index(dev, "pin-names", i, &pin);
+            priv->pin_name[i] = strdup(pin);
+        }
+    }
+
+    return 0;
+}
+
+static int fxl6408_gpio_probe(struct udevice *dev)
+{
+    uchar reg;
+    const uint8_t *v;
+
+    v = dev_read_u8_array_ptr(dev, "direction", 1);
+    if (v) {
+        dm_i2c_write(dev, 0x03, &v[0], 1); // defines the IO direction
+    }
+
+    v = dev_read_u8_array_ptr(dev, "input-default-state", 1);
+    if (v) {
+        dm_i2c_write(dev, 0x09, &v[0], 1); // defines the expected state
+    }
+
+    v = dev_read_u8_array_ptr(dev, "output-default-state", 1);
+    if (v) {
+        dm_i2c_write(dev, 0x05, &v[0], 1); // defines the default state
+    }
+
+    v = dev_read_u8_array_ptr(dev, "pull-config", 2);
+    if (v) {
+        dm_i2c_write(dev, 0x0d, &v[1], 1); // pull-up/down
+        dm_i2c_write(dev, 0x0b, &v[0], 1); // pull-enable
+    }
+
+    reg = 0x00;
+    dm_i2c_write(dev, 0x07, &reg, 1);  // disable high-z outputs
+
+    reg = 0xff;
+    dm_i2c_write(dev, 0x11, &reg, 1);  // mask interrupts
+    dm_i2c_read(dev, 0x13, &reg, 1);   // clear interrupts
+
+    return 0;
+}
+
+static const struct dm_gpio_ops gpio_fxl6408_ops = {
+    .request            = fxl6408_request,
+    .direction_input    = fxl6408_gpio_direction_input,
+    .direction_output   = fxl6408_gpio_direction_output,
+    .get_value          = fxl6408_gpio_get_value,
+    .set_value          = fxl6408_gpio_set_value,
+    .get_function       = fxl6408_gpio_get_function,
+};
+
+static const struct udevice_id fxl6408_gpio_ids[] = {
+    { .compatible = "fcs,fxl6408" },
+    { /* sentinel */ }
+};
+
+U_BOOT_DRIVER(gpio_fxl6408) = {
+    .name   = "gpio_fxl6408",
+    .id = UCLASS_GPIO,
+    .ops    = &gpio_fxl6408_ops,
+    .ofdata_to_platdata = fxl6408_gpio_ofdata_to_platdata,
+    .platdata_auto_alloc_size = sizeof(struct fxl6408_gpio_plat),
+    .of_match = fxl6408_gpio_ids,
+    .probe  = fxl6408_gpio_probe,
+    .priv_auto_alloc_size = sizeof(struct fxl6408_gpio_data),
+};
+
+/*!@}*/
+
+/* *INDENT-OFF* */
+/******************************************************************************
+ * Local Variables:
+ * mode: C
+ * c-indent-level: 4
+ * c-basic-offset: 4
+ * tab-width: 4
+ * indent-tabs-mode: nil
+ * End:
+ * kate: space-indent on; indent-width 4; mixedindent off; indent-mode cstyle;
+ * vim: set expandtab filetype=c:
+ * vi: set et tabstop=4 shiftwidth=4: */
diff --git a/drivers/misc/i2c_eeprom.c b/drivers/misc/i2c_eeprom.c
index 6c0459dc55..9278663519 100644
--- a/drivers/misc/i2c_eeprom.c
+++ b/drivers/misc/i2c_eeprom.c
@@ -59,23 +59,36 @@ static int i2c_eeprom_std_write(struct udevice *dev, int offset,
 				const uint8_t *buf, int size)
 {
 	struct i2c_eeprom *priv = dev_get_priv(dev);
-	int ret;
-
-	while (size > 0) {
-		int write_size = min_t(int, size, priv->pagesize);
-
-		ret = dm_i2c_write(dev, offset, buf, write_size);
-		if (ret)
-			return ret;
-
-		offset += write_size;
-		buf += write_size;
-		size -= write_size;
-
-		udelay(10000);
+    int err = 0;
+    uint sz = (uint) size, s;
+    const uint8_t *src = buf;
+    uint a = (uint) offset;
+
+    const uint page_sz = (uint) priv->pagesize;
+
+    if (size<=0 || !buf) return 0;
+
+    while ((err == 0) && (sz > 0)) {
+        if ((a % page_sz) != 0) {
+            s = sz < (page_sz - (a % page_sz)) ? sz : (page_sz - (a % page_sz));
+            err = dm_i2c_write(dev, a, src, s);
+            sz -= s;
+            src += s;
+            a += s;
+        } else if (sz > page_sz) {
+            err = dm_i2c_write(dev, a, src, page_sz);
+            sz -= page_sz;
+            src += page_sz;
+            a += page_sz;
+        } else {
+            err = dm_i2c_write(dev, a, src, sz);
+            sz = 0;
+        }
+        if (priv->page_write_delay > 0)
+            udelay(priv->page_write_delay);
 	}
 
-	return 0;
+    return err;
 }
 
 static int i2c_eeprom_std_size(struct udevice *dev)
@@ -101,12 +114,15 @@ static int i2c_eeprom_std_ofdata_to_platdata(struct udevice *dev)
 
 	if (dev_read_u32(dev, "pagesize", &pagesize) == 0) {
 		priv->pagesize = pagesize;
+		priv->pagewidth = ffs(priv->pagesize)-1;
 	} else {
 		/* 6 bit -> page size of up to 2^63 (should be sufficient) */
 		priv->pagewidth = data->pagewidth;
 		priv->pagesize = (1 << priv->pagewidth);
 	}
 
+	priv->page_write_delay = dev_read_u32_default(dev, "page-write-delay", 5000);
+
 	if (dev_read_u32(dev, "size", &size) == 0)
 		priv->size = size;
 	else
@@ -240,6 +256,13 @@ static const struct i2c_eeprom_drv_data atmel24c128_data = {
 	.offset_len = 2,
 };
 
+static const struct i2c_eeprom_drv_data stm64c24_data = {
+	.size = 8192,
+	.pagewidth = 5,
+	.addr_offset_mask = 0,
+	.offset_len = 2,
+};
+
 static const struct i2c_eeprom_drv_data atmel24c256_data = {
 	.size = 32768,
 	.pagewidth = 6,
@@ -269,6 +292,7 @@ static const struct udevice_id i2c_eeprom_std_ids[] = {
 	{ .compatible = "atmel,24c128", (ulong)&atmel24c128_data },
 	{ .compatible = "atmel,24c256", (ulong)&atmel24c256_data },
 	{ .compatible = "atmel,24c512", (ulong)&atmel24c512_data },
+	{ .compatible = "stmicro,m64c24", (ulong)&stm64c24_data },
 	{ }
 };
 
diff --git a/drivers/mtd/spi/sf-uclass.c b/drivers/mtd/spi/sf-uclass.c
index 5ebcca590a..ec514a7882 100644
--- a/drivers/mtd/spi/sf-uclass.c
+++ b/drivers/mtd/spi/sf-uclass.c
@@ -29,6 +29,14 @@ int spi_flash_erase_dm(struct udevice *dev, u32 offset, size_t len)
 	return log_ret(sf_get_ops(dev)->erase(dev, offset, len));
 }
 
+int spi_flash_restore_dm(struct udevice *dev)
+{
+	/*
+	 * calls sf_probe.c:spi_flash_std_restore()
+	 */
+	return log_ret(sf_get_ops(dev)->restore(dev));
+}
+
 int spl_flash_get_sw_write_prot(struct udevice *dev)
 {
 	struct dm_spi_flash_ops *ops = sf_get_ops(dev);
diff --git a/drivers/mtd/spi/sf_probe.c b/drivers/mtd/spi/sf_probe.c
index 72b6ee702d..f258a0b03d 100644
--- a/drivers/mtd/spi/sf_probe.c
+++ b/drivers/mtd/spi/sf_probe.c
@@ -130,6 +130,18 @@ static int spi_flash_std_erase(struct udevice *dev, u32 offset, size_t len)
 	return mtd->_erase(mtd, &instr);
 }
 
+static int spi_flash_std_restore(struct udevice *dev)
+{
+	struct spi_flash *flash = dev_get_uclass_priv(dev);
+
+	/*
+	 * calls dm_spi_restore()->fsl_qspi_restore()
+	 */
+	spi_restore(flash->spi);
+
+	return 0;
+}
+
 static int spi_flash_std_get_sw_write_prot(struct udevice *dev)
 {
 	struct spi_flash *flash = dev_get_uclass_priv(dev);
@@ -162,6 +174,7 @@ static const struct dm_spi_flash_ops spi_flash_std_ops = {
 	.read = spi_flash_std_read,
 	.write = spi_flash_std_write,
 	.erase = spi_flash_std_erase,
+	.restore = spi_flash_std_restore,
 	.get_sw_write_prot = spi_flash_std_get_sw_write_prot,
 };
 
diff --git a/drivers/net/dwc_eth_qos_core.c b/drivers/net/dwc_eth_qos_core.c
index bf799b2513..bd9604ae90 100644
--- a/drivers/net/dwc_eth_qos_core.c
+++ b/drivers/net/dwc_eth_qos_core.c
@@ -40,6 +40,8 @@
 #endif
 #include <env.h>
 #include <asm/io.h>
+#include <miiphy.h>
+#include <dm/pinctrl.h>
 
 #include <dm/platform_data/dwc_eth_qos_dm.h>
 
@@ -450,8 +452,8 @@ static int eqos_start(struct udevice *dev)
 	eqos->tx_desc_idx = 0;
 	eqos->rx_desc_idx = 0;
 
-	if (!eqos->phy_addr)
-		eqos->phy_addr = eqos->config->config_phy_addr;
+//	if (!eqos->phy_addr)
+//		eqos->phy_addr = eqos->config->config_phy_addr;
 
 	ret = eqos->config->ops->eqos_start_clks(dev);
 	if (ret < 0) {
@@ -1096,6 +1098,13 @@ static int eqos_probe(struct udevice *dev)
 
 	eqos->dev = dev;
 
+	/*
+	 * Set PHY address to an invalid value in order
+	 * to mark this address as not set.
+	 * Anyway, 0 (zero) is a legal value for an address.
+	 */
+	eqos->phy_addr = ~0;
+
 	eqos->config = pdata->config;
 	if (!eqos->config) {
 		pr_err("invalid config!\n");
@@ -1132,30 +1141,46 @@ static int eqos_probe(struct udevice *dev)
 		goto err_remove_resources_core;
 	}
 
-	eqos->mii = mdio_alloc();
-	if (!eqos->mii) {
-		pr_err("mdio_alloc() failed");
-		ret = -ENOMEM;
-		goto err_remove_resources;
-	}
-	eqos->mii->read = eqos_mdio_read;
-	eqos->mii->write = eqos_mdio_write;
-	eqos->mii->priv = eqos;
-	strcpy(eqos->mii->name, dev->name);
-
-	ret = mdio_register(eqos->mii);
-	if (ret < 0) {
-		pr_err("mdio_register() failed: %d", ret);
-		goto err_free_mdio;
+	{
+		ofnode child;
+		ofnode_for_each_available_compatible_child(child,
+				dev->node, "snps,dwmac-mdio") {
+			eqos->mii = mdio_alloc();
+			if (!eqos->mii) {
+				pr_err("mdio_alloc() failed");
+				ret = -ENOMEM;
+				goto err_remove_resources;
+			}
+			pinctrl_select_state(dev, "gmac_mdio");
+			eqos->mii->read = eqos_mdio_read;
+			eqos->mii->write = eqos_mdio_write;
+			eqos->mii->priv = eqos;
+			strncpy(eqos->mii->name,
+					ofnode_get_name(child), MDIO_NAME_LEN);
+			eqos->mii->name[MDIO_NAME_LEN-1] = '\0';
+
+			ret = mdio_register(eqos->mii);
+			if (ret < 0) {
+				pr_err("mdio_register() failed: %d", ret);
+				goto err_free_mdio;
+			}
+		}
 	}
 
 	/* Try to sync ethaddr to environment */
 	int idx = eqos_num(dev);
-	u8 enetaddr[6];
 
+#if CONFIG_IS_ENABLED(MICROSYS_MPXS32G274AR2) \
+	|| CONFIG_IS_ENABLED(MICROSYS_MPXS32G274AR3) \
+	|| CONFIG_IS_ENABLED(MICROSYS_MPXS32G274AR5) \
+	|| CONFIG_IS_ENABLED(MICROSYS_MPXS32G399AR5)
+	eth_env_get_enetaddr_by_index("eth", idx, pdata->eth.enetaddr);
+#else
+	u8 enetaddr[ARP_HLEN];
 	if (!eth_env_get_enetaddr_by_index("eth", idx, enetaddr) &&
 	    is_valid_ethaddr(pdata->eth.enetaddr))
 		eth_env_set_enetaddr_by_index("eth", idx, pdata->eth.enetaddr);
+#endif
 
 	debug("%s: OK\n", __func__);
 	return 0;
@@ -1177,8 +1202,8 @@ static int eqos_remove(struct udevice *dev)
 
 	debug("%s(dev=%p):\n", __func__, dev);
 
-	mdio_unregister(eqos->mii);
-	mdio_free(eqos->mii);
+//	mdio_unregister(eqos->mii);
+//	mdio_free(eqos->mii);
 	eqos->config->ops->eqos_remove_resources(dev);
 
 	eqos_remove_resources_core(dev);
diff --git a/drivers/net/dwc_eth_qos_s32cc.c b/drivers/net/dwc_eth_qos_s32cc.c
index 91855d7fd1..419bf7ec5e 100644
--- a/drivers/net/dwc_eth_qos_s32cc.c
+++ b/drivers/net/dwc_eth_qos_s32cc.c
@@ -330,6 +330,9 @@ static int eqos_set_tx_clk_speed_s32cc(struct udevice *dev)
 	if (!eqos || !eqos->phy || !eqos->mac_regs)
 		return -ENODEV;
 
+	if (eqos->phy->interface == PHY_INTERFACE_MODE_SGMII)
+		return set_tx_clk_enet_gmac(dev, SPEED_1000);
+
 	if (eqos->phy->phy_id != PHY_FIXED_ID) {
 		/*Auto neg.*/
 		u32 idx = (eqos->mac_regs->phy_if_ctrl_status
@@ -423,7 +426,7 @@ static int init_sgmii_phy(struct udevice *dev)
 	state.speed = phy_speed;
 	state.duplex = true;
 	state.advertising = get_speed_advertised(phy_speed);
-	state.an_enabled = 0;
+	state.an_enabled = 1;
 	state.an_complete = 0;
 	ret = xpcs_ops->xpcs_config(xpcs, &state);
 	if (ret) {
diff --git a/drivers/net/pcs/nxp-s32cc-xpcs.c b/drivers/net/pcs/nxp-s32cc-xpcs.c
index 33e5cafbcb..c8e1179a4a 100644
--- a/drivers/net/pcs/nxp-s32cc-xpcs.c
+++ b/drivers/net/pcs/nxp-s32cc-xpcs.c
@@ -851,9 +851,10 @@ static int xpcs_init_plls(struct s32cc_xpcs *xpcs)
 	int ret;
 	__maybe_unused struct udevice *dev = get_xpcs_device(xpcs);
 
-	if (!xpcs->ext_clk) {
+	if (!xpcs->ext_clk)
 		XPCS_WRITE_BITS(xpcs, VR_MII_DIG_CTRL1, BYP_PWRUP, BYP_PWRUP);
-	} else if (xpcs->pcie_shared == NOT_SHARED) {
+
+	if (xpcs->pcie_shared == NOT_SHARED) {
 		wait_power_good_state(xpcs);
 	} else if (xpcs->pcie_shared == PCIE_XPCS_2G5) {
 		wait_power_good_state(xpcs);
diff --git a/drivers/net/pfeng/pfeng_cmd.c b/drivers/net/pfeng/pfeng_cmd.c
index 2180483898..bf4e2ca2aa 100644
--- a/drivers/net/pfeng/pfeng_cmd.c
+++ b/drivers/net/pfeng/pfeng_cmd.c
@@ -36,6 +36,17 @@ static u32 emac_intf[PFENG_EMACS_COUNT] = {
 	PHY_INTERFACE_MODE_NONE, /* disabled */
 	PHY_INTERFACE_MODE_NONE  /* disabled */
 #endif
+#if CONFIG_IS_ENABLED(TARGET_S32G274AR2SBC2) \
+	|| CONFIG_IS_ENABLED(TARGET_S32G274AR2SBC3) \
+	|| CONFIG_IS_ENABLED(TARGET_S32G274AR3SBC2) \
+	|| CONFIG_IS_ENABLED(TARGET_S32G274AR3SBC3) \
+	|| CONFIG_IS_ENABLED(TARGET_S32G274AR5SBC3) \
+	|| CONFIG_IS_ENABLED(TARGET_S32G399AR3SBC2) \
+	|| CONFIG_IS_ENABLED(TARGET_S32G399AR3SBC3)
+    PHY_INTERFACE_MODE_SGMII, /* PFE_MAC0: SGMII */
+    PHY_INTERFACE_MODE_RGMII, /* PFE_MAC1: RGMII */
+    PHY_INTERFACE_MODE_RGMII  /* PFE_MAC2: RGMII */
+#endif
 };
 
 static u32 pfeng_mode = PFENG_MODE_DISABLE;
diff --git a/drivers/net/pfeng/pfeng_drv.c b/drivers/net/pfeng/pfeng_drv.c
index d0089843be..f1acda8d9d 100644
--- a/drivers/net/pfeng/pfeng_drv.c
+++ b/drivers/net/pfeng/pfeng_drv.c
@@ -92,13 +92,27 @@ exit:
 #endif /* FSL_PFENG_FW_LOC_SDCARD */
 
 #if CONFIG_IS_ENABLED(FSL_PFENG_FW_LOC_QSPI)
-static int setup_flash_device(struct spi_flash **flash)
+static int setup_flash_device(struct spi_flash **flash, const char *const part)
 {
 	struct udevice *new;
 	int	ret;
+	unsigned int bus = CONFIG_ENV_SPI_BUS, cs = CONFIG_ENV_SPI_BUS;
+
+	if (part) { // format "bus:cs"
+	    char *const fw_part = strdup(part);
+	    char *p = strchr(fw_part, ':');
+
+	    if (p) {
+	        *p = '\0';
+	        bus = strtoul(fw_part, NULL, 10);
+	        p++;
+	        if (*p)
+	            cs = strtoul(p, NULL, 10);
+	    }
+	}
 
 	/* Use default QSPI device. Speed and mode will be read from DT */
-	ret = spi_flash_probe_bus_cs(CONFIG_ENV_SPI_BUS, CONFIG_ENV_SPI_CS,
+	ret = spi_flash_probe_bus_cs(bus, cs,
 				     CONFIG_ENV_SPI_MAX_HZ, CONFIG_ENV_SPI_MODE,
 				     &new);
 	if (ret) {
@@ -110,6 +124,11 @@ static int setup_flash_device(struct spi_flash **flash)
 	return 0;
 }
 
+static int release_flash_device(struct spi_flash *flash)
+{
+	return spi_flash_restore(flash);
+}
+
 static void swab_elf_hdr(Elf32_Ehdr *elf_hdr)
 {
 	elf_hdr->e_type = swab16(elf_hdr->e_type);
@@ -178,9 +197,12 @@ static int pfeng_fw_load(char *fname, char *iface, const char *part, int ftype,
 	unsigned long qspi_addr;
 	size_t elf_size;
 
-	qspi_addr = simple_strtoul(part, NULL, 16);
+	if (fname)
+	    qspi_addr = simple_strtoul(iface, NULL, 16);
+	else
+	    qspi_addr = 0x3000000;
 
-	ret = setup_flash_device(&flash);
+	ret = setup_flash_device(&flash, part);
 	if (ret)
 		goto exit;
 
@@ -188,6 +210,12 @@ static int pfeng_fw_load(char *fname, char *iface, const char *part, int ftype,
 	if (ret)
 		goto exit;
 
+	/*
+	 * Release the flash device and restore flash and
+	 * controller settings to their expected defaults:
+	 */
+	release_flash_device(flash);
+
 	priv->fw.class_data = fw_buffer;
 	priv->fw.class_size = elf_size;
 
@@ -312,6 +340,16 @@ static int pfeng_write_hwaddr(struct udevice *dev)
 			memcpy(pdata->eth.enetaddr, ea, ARP_HLEN);
 		return 0;
 	}
+#if CONFIG_IS_ENABLED(MICROSYS_MPXS32G274AR2) \
+	|| CONFIG_IS_ENABLED(MICROSYS_MPXS32G274AR3) \
+	|| CONFIG_IS_ENABLED(MICROSYS_MPXS32G274AR5) \
+	|| CONFIG_IS_ENABLED(MICROSYS_MPXS32G399AR5)
+	else if (eth_env_get_enetaddr_by_index("eth", priv->if_index+1, ea)) {
+		if (memcmp(pdata->eth.enetaddr, ea, ARP_HLEN))
+			memcpy(pdata->eth.enetaddr, ea, ARP_HLEN);
+		return 0;
+	}
+#endif
 
 	dev_err(dev, "Can not read hwaddr from 'pfe%daddr'\n", priv->if_index);
 	return -EINVAL;
@@ -350,6 +388,22 @@ static int pfeng_set_fw_from_env(struct pfeng_priv *priv)
 	int fw_type = FS_TYPE_ANY;
 	char *p;
 
+#if CONFIG_IS_ENABLED(MICROSYS_MPXS32G274AR2) \
+	|| CONFIG_IS_ENABLED(MICROSYS_MPXS32G274AR3) \
+	|| CONFIG_IS_ENABLED(MICROSYS_MPXS32G274AR5) \
+	|| CONFIG_IS_ENABLED(MICROSYS_MPXS32G399AR5)
+	/*
+	 * Load of PFE firmware should always be from boot media.
+	 * @see #4505
+	 */
+#if CONFIG_IS_ENABLED(FSL_PFENG_FW_LOC_QSPI)
+	env_fw = __stringify(PFENG_FLASH_FW_OFFSET)"@6:0";
+#endif
+#if CONFIG_IS_ENABLED(FSL_PFENG_FW_LOC_SDCARD)
+	env_fw = "mmc@0:1:s32g_pfe_class.fw";
+#endif
+	env_set(PFENG_ENV_VAR_FW_SOURCE, env_fw);
+#endif
 	/* Parse fw destination from environment */
 	env_fw = env_get(PFENG_ENV_VAR_FW_SOURCE);
 	if (env_fw && strlen(env_fw)) {
@@ -364,9 +418,21 @@ static int pfeng_set_fw_from_env(struct pfeng_priv *priv)
 
 		/* check for dev:part:fwname */
 		if ((p = strrchr(env_fw, ':'))) {
+#if CONFIG_IS_ENABLED(FSL_PFENG_FW_LOC_QSPI)
+            fw_part = env_fw;
+            p++;
+            if (*p) {
+                p = strrchr(p, ':');
+                if (p) {
+                    *p = '\0';
+                    fw_name = ++p;
+                }
+            }
+#else
 			*p = '\0';
 			fw_part = env_fw;
 			fw_name = ++p;
+#endif
 		} else {
 #if CONFIG_IS_ENABLED(FSL_PFENG_FW_LOC_QSPI)
 			fw_part = env_fw;
@@ -725,7 +791,7 @@ static int init_xpcs(struct pfeng_priv *priv)
 		state.speed = phy_speed;
 		state.duplex = true;
 		state.advertising = get_speed_advertised(phy_speed);
-		state.an_enabled = 0;
+		state.an_enabled = 1;
 		state.an_complete = 0;
 		ret = xpcs_ops->xpcs_config(xpcs, &state);
 		if (ret) {
@@ -796,12 +862,27 @@ static int pfeng_probe(struct udevice *dev)
 	if (!priv->chnl)
 		return -ENOMEM;
 
-	/* register mdios */
-	for (i = 0; i < PFENG_EMACS_COUNT; i++)
-		if (priv->config->config_mac_mask & (1 << i))
-			pfeng_mdio_register(priv, i);
-		else
-			dev_warn(dev, "skipped MDIO bus for EMAC %d\n", i);
+	{
+		ofnode pfe_mdio;
+		char state_name[32];
+		u32 index;
+
+		for (i = 0; i < PFENG_EMACS_COUNT; i++)
+			priv->mii[i] = NULL;
+
+		ofnode_for_each_compatible_child(pfe_mdio,
+				dev->node, "nxp,pfeng-mdio") {
+			if (ofnode_is_available(pfe_mdio)) {
+				ofnode_read_u32(pfe_mdio, "reg", &index);
+				if ((index >= 0 && index < PFENG_EMACS_COUNT)
+						&& !priv->mii[index]) {
+					snprintf(state_name, 32, "pfe_mdio%d", index);
+					pinctrl_select_state(dev, state_name);
+					pfeng_mdio_register(priv, (int) index);
+				}
+			}
+		}
+	}
 
 	return 0;
 }
diff --git a/drivers/net/phy/dp83867.c b/drivers/net/phy/dp83867.c
index 50804c130e..d794e241bb 100644
--- a/drivers/net/phy/dp83867.c
+++ b/drivers/net/phy/dp83867.c
@@ -104,6 +104,19 @@
 
 /* SGMIICTL bits */
 #define DP83867_SGMII_TYPE			BIT(14)
+#define DP83867_STRAP_MIRROR_EN BIT(15)
+
+/*
+ * RX/TX delay in pico-seconds and in steps of
+ * 250ps. The range is from 250ps to 4000ps.
+ */
+#define RXTX_DELAY_PS(PS) ((((PS)/250)-1)&0xf)
+
+#define CFG4_SGMII_AUTONEG_TIMER_MASK (3<<5)
+#define SGMII_AUTONEG_TIMER_16MS      (0<<5)
+#define SGMII_AUTONEG_TIMER_2us       (1<<5)
+#define SGMII_AUTONEG_TIMER_800us     (2<<5)
+#define SGMII_AUTONEG_TIMER_11MS      (3<<5)
 
 enum {
 	DP83867_PORT_MIRRORING_KEEP,
@@ -121,6 +134,7 @@ struct dp83867_private {
 	bool set_clk_output;
 	unsigned int clk_output_sel;
 	bool sgmii_ref_clk_en;
+	bool sgmii_an_enabled;
 };
 
 static int dp83867_config_port_mirroring(struct phy_device *phydev)
@@ -244,6 +258,9 @@ static int dp83867_of_init(struct phy_device *phydev)
 	if (ofnode_read_bool(node, "ti,sgmii-ref-clock-output-enable"))
 		dp83867->sgmii_ref_clk_en = true;
 
+	if (ofnode_read_bool(node, "ti,sgmii-an-disable"))
+		dp83867->sgmii_an_enabled = false;
+
 	return 0;
 }
 #else
@@ -256,6 +273,9 @@ static int dp83867_of_init(struct phy_device *phydev)
 	dp83867->fifo_depth = DEFAULT_FIFO_DEPTH;
 	dp83867->io_impedance = -EINVAL;
 
+	dp83867->rxctrl_strap_quirk = true;
+	dp83867->sgmii_an_enabled = true;
+
 	return 0;
 }
 #endif
@@ -281,7 +301,10 @@ static int dp83867_config(struct phy_device *phydev)
 	if (dp83867->rxctrl_strap_quirk) {
 		val = phy_read_mmd(phydev, DP83867_DEVADDR,
 				   DP83867_CFG4);
+	    if (val & BIT(7))
 		val &= ~BIT(7);
+	    val &= ~CFG4_SGMII_AUTONEG_TIMER_MASK; // mask SGMII_AUTONEG_TIMER[6:5]
+	    val |= SGMII_AUTONEG_TIMER_11MS;       // set timer duration to 11ms
 		phy_write_mmd(phydev, DP83867_DEVADDR,
 			      DP83867_CFG4, val);
 	}
@@ -306,9 +329,16 @@ static int dp83867_config(struct phy_device *phydev)
 		 * register's bit 11 (marked as RESERVED).
 		 */
 
-		bs = phy_read_mmd(phydev, DP83867_DEVADDR, DP83867_STRAP_STS1);
-		if (bs & DP83867_STRAP_STS1_RESERVED)
+		bs = phy_read_mmd(phydev, DP83867_DEVADDR,
+				  DP83867_STRAP_STS1);
+
+		if (bs & DP83867_STRAP_MIRROR_EN)
+		    dp83867->port_mirroring = DP83867_PORT_MIRRORING_EN;
+
+		if (bs & DP83867_STRAP_STS1_RESERVED) {
+			val = phy_read(phydev, MDIO_DEVAD_NONE, MII_DP83867_PHYCTRL);
 			val &= ~DP83867_PHYCR_RESERVED_MASK;
+		}
 
 		ret = phy_write(phydev, MDIO_DEVAD_NONE,
 				MII_DP83867_PHYCTRL, val);
@@ -353,6 +383,10 @@ static int dp83867_config(struct phy_device *phydev)
 			 MII_DP83867_CFG2_SPEEDOPT_ENH |
 			 MII_DP83867_CFG2_SPEEDOPT_CNT |
 			 MII_DP83867_CFG2_SPEEDOPT_INTLOW);
+		if (dp83867->sgmii_an_enabled)
+			cfg2 |= MII_DP83867_CFG2_SGMII_AUTONEGEN;
+		else
+			cfg2 &= ~MII_DP83867_CFG2_SGMII_AUTONEGEN;
 		phy_write(phydev, MDIO_DEVAD_NONE, MII_DP83867_CFG2, cfg2);
 
 		phy_write_mmd(phydev, DP83867_DEVADDR,
@@ -413,6 +447,8 @@ static int dp83867_probe(struct phy_device *phydev)
 	if (!dp83867)
 		return -ENOMEM;
 
+	dp83867->sgmii_an_enabled = true;
+
 	phydev->priv = dp83867;
 	return 0;
 }
diff --git a/drivers/net/phy/marvell.c b/drivers/net/phy/marvell.c
index 93cf44ad4c..ea4188e117 100644
--- a/drivers/net/phy/marvell.c
+++ b/drivers/net/phy/marvell.c
@@ -84,6 +84,13 @@
 
 /* 88E151x PHY defines */
 /* Page 2 registers */
+#define MII_MARVELL_MSCR_PAGE		2
+#define MIIM_88E151x_PHY_MSCR1		16
+#define MIIM_88E151x_CLK125_OUT_DIS	BIT(1)
+#define MIIM_88E151x_CLK125_DIS		BIT(2)
+#define MIIM_88E151x_RGMII_IF_DOWN	BIT(3)
+#define MIIM_88E151x_RCLK_EN		BIT(10)
+
 #define MIIM_88E151x_PHY_MSCR		21
 #define MIIM_88E151x_RGMII_RX_DELAY	BIT(5)
 #define MIIM_88E151x_RGMII_TX_DELAY	BIT(4)
@@ -102,6 +109,11 @@
 #define MIIM_88E151x_MODE_SGMII		1
 #define MIIM_88E151x_RESET_OFFS		15
 
+static int marvell_set_page(struct phy_device *phydev, int page)
+{
+	return phy_write(phydev, MDIO_DEVAD_NONE, MII_MARVELL_PHY_PAGE, page);
+}
+
 static int m88e1xxx_phy_extread(struct phy_device *phydev, int addr,
 				int devaddr, int regnum)
 {
@@ -323,6 +335,78 @@ void m88e151x_phy_writebits(struct phy_device *phydev,
 	phy_write(phydev, MDIO_DEVAD_NONE, reg_num, reg);
 }
 
+/*!
+ * \internal
+ *****************************************************************************
+ * Function: m88e151x_disable_rgmii_clk()
+ *
+ * \brief Disables RGMII clocking
+ *
+ * If the PHY interface is _not_ RGMII then the RGMII interface is
+ * disabled in the PHY. This includes the 125MHz clock for RGMII as
+ * well as the pin output of the 125MHz clock.
+ *
+ * In case of having an RGMII interface the pin output of the 125MHz
+ * clock is disabled, except if the device tree property
+ * "rgmii,clk125-output-enable" is given. In the latter case the pin
+ * output is configured.
+ *
+ * Note that a software reset of the PHY is necessary to make the
+ * changes effective.
+ *
+ * Side effect: the register page is switched to page 2.
+ *
+ * @param phydev pointer to PHY device structure
+ * @return errno 0 on success, otherwise error code
+ *
+ * @author kpotthoff
+ * @date 14.12.2023
+ *****************************************************************************
+ */
+static int m88e151x_disable_rgmii_clk(struct phy_device *phydev)
+{
+	u16 reg;
+	int rv;
+
+	const bool is_rgmii_if = phy_interface_is_rgmii(phydev);
+
+	/*
+	 * Disable RGMII clocking:
+	 */
+
+	// switch to page 2
+	rv = marvell_set_page(phydev, MII_MARVELL_MSCR_PAGE);
+	if (rv)
+		return rv;
+
+	// read MAC Specific Control Register 1 (page 2, register 16)
+	reg = phy_read(phydev, MDIO_DEVAD_NONE, MIIM_88E151x_PHY_MSCR1);
+
+	if (is_rgmii_if) {
+		const bool clk125_output_enable
+			= ofnode_read_bool(phydev->node,
+					"rgmii,clk125-output-enable");
+
+		if (clk125_output_enable)
+			reg &= ~MIIM_88E151x_CLK125_OUT_DIS; // == don't disable
+		else
+			reg |= MIIM_88E151x_CLK125_OUT_DIS;
+	}
+	else {
+		// disables clock output and internally generated 125MHz:
+		reg |= MIIM_88E151x_CLK125_DIS | MIIM_88E151x_CLK125_OUT_DIS;
+
+		// powers down RGMII interface and disables RCLK:
+		reg &= ~(MIIM_88E151x_RGMII_IF_DOWN | MIIM_88E151x_RCLK_EN);
+	}
+
+	// Note: a software reset is needed to make the changes
+	// take effect.
+	rv = phy_write(phydev, MDIO_DEVAD_NONE, MIIM_88E151x_PHY_MSCR1, reg);
+
+	return rv;
+}
+
 static int m88e151x_config(struct phy_device *phydev)
 {
 	u16 reg;
@@ -392,6 +476,65 @@ static int m88e151x_config(struct phy_device *phydev)
 		phy_write(phydev, MDIO_DEVAD_NONE, MII_MARVELL_PHY_PAGE, 0);
 	}
 
+	// Switch to LED page:
+	phy_write(phydev, MDIO_DEVAD_NONE, MII_MARVELL_PHY_PAGE, 3);
+
+	reg = phy_read(phydev, MDIO_DEVAD_NONE, 16);
+
+	// LED[0]: blink
+	reg &= ~(0xf<<0);
+	reg |= (0b0001<<0);
+
+	// LED[1]: link
+	reg &= ~(0xf<<4);
+	reg |= (0b0110 << 4);
+
+	// LED[2]: High-Z
+	reg &= ~(0xf << 8);
+	reg |= 0b1010 << 8;
+
+	phy_write(phydev, MDIO_DEVAD_NONE, 16, reg);
+
+	reg = phy_read(phydev, MDIO_DEVAD_NONE, 17);
+
+	{
+		int i;
+		for (i=0; i<3; i++)
+			reg &= ~(0x3<<2*i);
+
+		// LED[2]: On - low, Off - tristate
+		reg &= ~(0x03 << 4);
+		reg |= 0b10 << 4;
+	}
+
+	phy_write(phydev, MDIO_DEVAD_NONE, 17, reg);
+
+	/*
+	 * Take care that INTn is disabled:
+	 */
+	reg = phy_read(phydev, MDIO_DEVAD_NONE, 18);
+	if (reg & BIT(7)) {
+		reg &= ~BIT(7); // disable interrupt
+		reg |= BIT(11); // set interrupt polarity to low
+		phy_write(phydev, MDIO_DEVAD_NONE, 18, reg);
+	}
+
+	/*
+	 * Summary for pin LED[2]/INTn
+	 * ===========================
+	 *
+	 * 1. LED[2] Control is set to Force Hi-Z
+	 * 2. LED[2] Polarity is set to 'On - drive LED[2] low,
+	 *    Off - tristate LED[2]'
+	 * 3. Interrupt is disabled.
+	 */
+
+	m88e151x_disable_rgmii_clk(phydev);
+
+	// Switch back to copper page:
+	phy_write(phydev, MDIO_DEVAD_NONE, MII_MARVELL_PHY_PAGE, 0);
+	phy_write(phydev, MDIO_DEVAD_NONE, 18, 0); // disable all IRQs
+
 	/* soft reset */
 	phy_reset(phydev);
 
@@ -588,6 +731,746 @@ static int m88e1680_config(struct phy_device *phydev)
 	return 0;
 }
 
+static inline int m88e1548p_set_page(struct phy_device *phydev, uint16_t page)
+{
+	phy_write(phydev, MDIO_DEVAD_NONE, 22, page&0xff);
+	return 0;
+}
+
+static int m88e1548p_config(struct phy_device *phydev)
+{
+	int do_reset = 0;
+	uint16_t reg, mode;
+
+	m88e1548p_set_page(phydev, 18);
+
+	mode = phy_read(phydev, MDIO_DEVAD_NONE, 20);
+
+	if (phydev->interface == PHY_INTERFACE_MODE_SGMII && (mode&7) != 0x1) {
+		/*
+		 * Set MODE[2:0] to SGMII to copper
+		 */
+	    mode &= ~0x7;
+		mode |= 0x1;
+		do_reset = 1;
+	}
+
+	if (phydev->interface == PHY_INTERFACE_MODE_QSGMII && (mode&7) != 0) {
+        mode &= ~0x7;
+		do_reset = 1;
+	}
+
+	/*
+	 * Check if MACsec and PTP is enabled.
+	 * Note: Per CONFIG[3] PTP_EN has been set, but PTP has to be
+	 * disabled for our configuration. Otherwise the PHY won't work as expected.
+	 */
+	reg = phy_read(phydev, MDIO_DEVAD_NONE, 27);
+	if (reg & BIT(13)) {
+		reg &= ~BIT(13); // disable MACsec and PTP
+		phy_write(phydev, MDIO_DEVAD_NONE, 27, reg);
+	}
+
+	if (do_reset) {
+		phy_write(phydev, MDIO_DEVAD_NONE, 20, mode);
+		mode |= (1<<15); // do a reset of pages 6 and 18
+		phy_write(phydev, MDIO_DEVAD_NONE, 20, mode);
+		udelay(200);
+	}
+
+	m88e1548p_set_page(phydev, 3);
+	reg = phy_read(phydev, MDIO_DEVAD_NONE, 16);
+
+	// LED[1]:
+	reg &= ~(0xf<<4);
+
+	// LED[0]
+	reg &= ~0xf;
+	reg |= 1;
+
+	phy_write(phydev, MDIO_DEVAD_NONE, 16, reg);
+
+#ifdef CONFIG_CARRIER_CRX07
+	reg = phy_read(phydev, MDIO_DEVAD_NONE, 17);
+	{
+		int i;
+		for (i=0; i<4; i++) {
+			reg &= ~(0x3<<2*i);
+			//reg |= (0x1<<2*i);
+		}
+	}
+	phy_write(phydev, MDIO_DEVAD_NONE, 17, reg);
+#endif
+
+    if (phydev->interface == PHY_INTERFACE_MODE_QSGMII && (mode&7) == 0) {
+        m88e1548p_set_page(phydev, 4);
+        reg = phy_read(phydev, MDIO_DEVAD_NONE, 0);
+        reg |= BIT(12); // enables auto-neg on SerDes in QSGMII mode
+        phy_write(phydev, MDIO_DEVAD_NONE, 0, reg);
+    }
+
+	m88e1548p_set_page(phydev, 0);
+
+	genphy_config(phydev);
+
+	genphy_config_aneg(phydev);
+
+	phy_reset(phydev);
+
+	genphy_restart_aneg(phydev);
+
+	return 0;
+}
+
+#define MRVL_88Q2112_AN_DISABLE   0x0000
+#define MRVL_88Q2112_AN_ENABLE    0x1000
+#define MRVL_88Q2112_1000BASE_T1  0x0001
+#define MRVL_88Q2112_AN_RESTART     0x0200
+#define MRVL_88Q2112_A2     0x0003
+#define MRVL_88Q2112_A1     0x0002
+#define MRVL_88Q2112_A0     0x0001
+#define MRVL_88Q2112_Z1     0x0000
+#define MRVL_88Q2112_MODE_LEGACY    0x06B0
+#define MRVL_88Q2112_MODE_DEFAULT   0x0000
+#define MRVL_88Q2112_MODE_ADVERTISE 0x0002
+#define MRVL_88Q2112_LINKUP_TIMEOUT     200 /* unit: milliseconds */
+
+static inline int phy_rev(struct phy_device *phydev)
+{
+    return (phydev->phy_id & 0xf);
+}
+
+static bool m88q2112_aneg_enabled(struct phy_device *phydev)
+{
+    int reg = phy_read(phydev, MDIO_MMD_AN, 0x0200);
+
+    return (0x0 != (reg & MRVL_88Q2112_AN_ENABLE));
+}
+
+static int m88q2112_set_aneg(struct phy_device *phydev, const bool do_enable, const bool do_restart)
+{
+    int reg, reg_o;
+
+    reg = reg_o = phy_read(phydev, MDIO_MMD_AN, 0x0200);
+
+    if (do_enable)
+        reg |= MRVL_88Q2112_AN_ENABLE;
+    else
+        reg &= ~MRVL_88Q2112_AN_ENABLE;
+
+    if (do_restart && do_enable)
+        reg |= MRVL_88Q2112_AN_RESTART;
+
+    if (reg != reg_o) {
+
+        phy_write(phydev, MDIO_MMD_AN, 0x0200, reg);
+
+        if (do_restart && do_enable) {
+            unsigned int count = 0;
+            do {
+                reg = phy_read(phydev, MDIO_MMD_AN, 0x0201);
+                if ((reg & BIT(5)) == 0)
+                    udelay(1000);
+            } while (((reg & BIT(5)) == 0) && (count++ < 500));
+        }
+    }
+
+    return 0;
+}
+
+static int m88q2112_get_speed(struct phy_device *phydev)
+{
+    int reg;
+
+    if (m88q2112_aneg_enabled(phydev)) {
+        reg = ((phy_read(phydev, MDIO_MMD_AN, 0x801a) & 0x4000) >> 13) & 0x3;
+        if (reg == 2) return SPEED_1000;
+        else return SPEED_100;
+    }
+    else {
+        reg = phy_read(phydev, MDIO_MMD_PMAPMD, 0x0834) & 0xf;
+        if (reg == 1) return SPEED_1000;
+        else return SPEED_100;
+    }
+}
+
+static int  m88q2112_set_speed(struct phy_device *phydev)
+{
+    int reg, reg_o;
+
+    reg = reg_o = phy_read(phydev, MDIO_MMD_PMAPMD, 0x0834);
+
+    reg &= 0xFFF0;
+
+    if (phydev->speed == SPEED_1000)
+        reg |= 0x0001;
+
+    if (reg != reg_o) {
+        phy_write(phydev, MDIO_MMD_PMAPMD, 0x0834, reg);
+        udelay(500*1000);
+    }
+
+    return 0;
+}
+
+static bool m88q2112_is_master(struct phy_device *phydev)
+{
+    return ((phy_read(phydev, MDIO_MMD_AN, 0x8001) >> 14) & 0x0001) != 0;
+}
+
+static void m88q2112_set_master(struct phy_device *phydev, const bool master)
+{
+    int reg, reg_o;
+
+    reg = reg_o = phy_read(phydev, MDIO_MMD_PMAPMD, 0x0834);
+
+    if (master)
+        reg |= 0x4000;
+    else
+        reg &= 0xBFFF;
+
+    if (reg != reg_o)
+        phy_write(phydev, MDIO_MMD_PMAPMD, 0x0834, reg);
+}
+
+static bool m88q2112_check_link(struct phy_device *phydev)
+{
+
+    volatile int retData1, retData2 = 0;
+    unsigned int count = 0;
+    bool link = false;
+
+    do {
+
+        phydev->speed = m88q2112_get_speed(phydev);
+
+        if (SPEED_1000 == phydev->speed) {
+            phy_read(phydev, MDIO_MMD_PCS, 0x0901);
+            retData1 = phy_read(phydev, MDIO_MMD_PCS, 0x0901);
+            retData2 = phy_read(phydev, MDIO_MMD_AN, 0x8001);
+        }
+        else {
+            retData1 = phy_read(phydev, MDIO_MMD_PCS, 0x8109);
+            retData2 = phy_read(phydev, MDIO_MMD_PCS, 0x8108);
+        }
+
+        link = (0x0 != (retData1 & 0x0004)) && (0x0 != (retData2 & 0x3000));
+
+        if (!link)
+            udelay(1000); // wait a millisecond
+
+    } while (!link && (count++ < MRVL_88Q2112_LINKUP_TIMEOUT));
+
+    return link;
+}
+
+static int m88q2112_set_tx_enable(struct phy_device *phydev, const bool enable)
+{
+    int reg;
+
+    reg = phy_read(phydev, MDIO_MMD_PMAPMD, 0x0900);
+
+    if (enable)
+        reg &= ~BIT(14);
+    else
+        reg |= BIT(14);
+
+    return phy_write(phydev, MDIO_MMD_PMAPMD, 0x0900, reg);
+}
+
+static __attribute__((unused)) int m88q2112_reset_pma(struct phy_device *phydev)
+{
+    int reg;
+
+    reg = phy_read(phydev, MDIO_MMD_PMAPMD, 0x0900);
+
+    reg |= BIT(15);
+
+    return phy_write(phydev, MDIO_MMD_PMAPMD, 0x0900, reg);
+}
+
+static void m88q2112_apply_ge(struct phy_device *phydev, const bool aneg)
+{
+    m88q2112_set_aneg(phydev, aneg, aneg);
+
+    switch (phy_rev(phydev)) {
+    case MRVL_88Q2112_A2:       // fall-through to MRVL_88Q2112_A1 intentional
+    case MRVL_88Q2112_A1:       // fall-through to MRVL_88Q2112_A0 intentional
+    case MRVL_88Q2112_A0:
+
+        m88q2112_set_tx_enable(phydev, false);
+        m88q2112_set_speed(phydev);
+
+        phy_write(phydev, MDIO_MMD_PCS, 0xFFE4, 0x07B5);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFFE4, 0x06B6);
+        udelay(5*1000);
+
+        phy_write(phydev, MDIO_MMD_PCS, 0xFFDE, 0x402F);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE2A, 0x3C3D);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE34, 0x4040);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE4B, 0x9337);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE2A, 0x3C1D);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE34, 0x0040);
+        phy_write(phydev, MDIO_MMD_AN, 0x8032, 0x0064);
+        phy_write(phydev, MDIO_MMD_AN, 0x8031, 0x0A01);
+        phy_write(phydev, MDIO_MMD_AN, 0x8031, 0x0C01);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE0F, 0x0000);
+        phy_write(phydev, MDIO_MMD_PCS, 0x800C, 0x0000);
+        phy_write(phydev, MDIO_MMD_PCS, 0x801D, 0x0800);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC00, 0x01C0);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC17, 0x0425);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC94, 0x5470);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC95, 0x0055);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC19, 0x08D8);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC1a, 0x0110);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC1b, 0x0A10);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC3A, 0x2725);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC61, 0x2627);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC3B, 0x1612);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC62, 0x1C12);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC9D, 0x6367);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC9E, 0x8060);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC00, 0x01C8);
+        phy_write(phydev, MDIO_MMD_PCS, 0x8000, 0x0000);
+        phy_write(phydev, MDIO_MMD_PCS, 0x8016, 0x0011);
+
+        if (MRVL_88Q2112_A0 != phy_rev(phydev))
+            phy_write(phydev, MDIO_MMD_PCS, 0xFDA3, 0x1800);
+
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE02, 0x00C0);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFFDB, 0x0010);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFFF3, 0x0020);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE40, 0x00A6);
+
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE60, 0x0000);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE04, 0x0008);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE2A, 0x3C3D);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE4B, 0x9334);
+
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC10, 0xF600);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC11, 0x073D);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC12, 0x000D);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC13, 0x0010);
+        break;
+
+    default:    // Z1 case
+        // port init.
+        phy_write(phydev, MDIO_MMD_PCS, 0x0000, 0x0000);
+        phy_write(phydev, MDIO_MMD_PMAPMD, 0x0900, 0x0000);
+        phy_write(phydev, MDIO_MMD_PCS, 0x800d, 0x0000);
+        // Link LED
+        phy_write(phydev, MDIO_MMD_PCS, 0x8000, 0x0000);
+        phy_write(phydev, MDIO_MMD_PCS, 0x8016, 0x0011);
+        // restore default from 100M
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE05, 0x0000);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE07, 0x6A10);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFB95, 0x5720);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE5D, 0x175C);
+        phy_write(phydev, MDIO_MMD_PCS, 0x8016, 0x0071);
+        //set speed
+        m88q2112_set_speed(phydev);
+        // Init code
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE12, 0x000E);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE05, 0x05AA);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE04, 0x0016);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE07, 0x681F);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE5D, 0x045C);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE7C, 0x001E);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC00, 0x01C0);
+        phy_write(phydev, MDIO_MMD_AN, 0x8032, 0x0020);
+        phy_write(phydev, MDIO_MMD_AN, 0x8031, 0x0012);
+        phy_write(phydev, MDIO_MMD_AN, 0x8031, 0x0A12);
+        phy_write(phydev, MDIO_MMD_AN, 0x8032, 0x003C);
+        phy_write(phydev, MDIO_MMD_AN, 0x8031, 0x0001);
+        phy_write(phydev, MDIO_MMD_AN, 0x8031, 0x0A01);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC10, 0xD870);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC11, 0x1522);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC12, 0x07FA);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC13, 0x010B);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC15, 0x35A4);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC2D, 0x3C34);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC2E, 0x104B);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC2F, 0x1C15);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC30, 0x3C3C);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC31, 0x3C3C);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC3A, 0x2A2A);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC61, 0x2829);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC3B, 0x0E0E);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC62, 0x1C12);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC32, 0x03D2);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC46, 0x0200);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC86, 0x0401);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC4E, 0x1820);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC9C, 0x0101);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC95, 0x007A);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC3E, 0x221F);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC3F, 0x0A08);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x020E);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0077);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x0210);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0088);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x0215);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x00AA);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x01D5);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x00AA);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x0216);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x00AB);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x01D6);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x00AB);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x0213);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x00A0);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x01D3);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x00A0);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x0214);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x00AB);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x01D4);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x00AB);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x046B);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x00FA);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x046C);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x01F4);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x046E);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x01F4);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x0455);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0320);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x0416);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0323);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x0004);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0000);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x03CC);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0055);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x03CD);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0055);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x03CE);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0022);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x03CF);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0022);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x03D0);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0022);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x03D1);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0022);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x03E4);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0055);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x03E5);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0055);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x03E6);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0022);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x03E7);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0022);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x03E8);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0022);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x03E9);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0022);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC03, 0x040C);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC04, 0x0033);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC5D, 0x06BF);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC89, 0x0003);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC5C, 0x007F);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC69, 0x383A);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC6A, 0x383A);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC6B, 0x0082);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC6F, 0x888F);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC70, 0x0D1A);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC71, 0x0505);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC72, 0x090C);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC73, 0x0C0F);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC74, 0x0400);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC75, 0x0103);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC7A, 0x081E);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC8C, 0xBC40);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC8D, 0x9830);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC91, 0x0000);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC63, 0x4440);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC64, 0x3C3F);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC65, 0x783C);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC66, 0x0002);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC7B, 0x7818);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC7C, 0xC440);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC7D, 0x5360);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC5F, 0x4034);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC60, 0x7858);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC7E, 0x003F);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC8E, 0x0003);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC57, 0x1820);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC00, 0x01C8);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC93, 0x141C);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC9B, 0x0091);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFC94, 0x6D88);
+        phy_write(phydev, MDIO_MMD_PCS, 0xFE4A, 0x5653);
+        phy_write(phydev, MDIO_MMD_PCS, 0x0900, 0x8000);
+        break;
+    }
+}
+
+static bool m88q2112_apply_mode(struct phy_device *phydev, const int opMode)
+{
+    bool result = false;
+    switch (phy_rev(phydev)) {
+
+    case MRVL_88Q2112_A1:
+        phy_write(phydev, MDIO_MMD_PCS, 0xFDB8, 0x0001);    //Set A1 to legacy mode
+        phy_write(phydev, MDIO_MMD_PMAPMD, 0x0902, MRVL_88Q2112_MODE_LEGACY | MRVL_88Q2112_MODE_ADVERTISE);
+        result = true;
+        break;
+
+    case MRVL_88Q2112_A0:   // fall-through to MRVL_88Q2112_Z1 intentional
+    case MRVL_88Q2112_Z1:
+        phy_write(phydev, MDIO_MMD_PMAPMD, 0x0902, MRVL_88Q2112_MODE_LEGACY | MRVL_88Q2112_MODE_ADVERTISE);
+        result = true;
+        break;
+
+    case MRVL_88Q2112_A2:
+        if (MRVL_88Q2112_MODE_LEGACY == opMode) {
+            // Enable 1000 BASE-T1 legacy mode support
+            phy_write(phydev, MDIO_MMD_PCS, 0xFDB8, 0x0001);
+            phy_write(phydev, MDIO_MMD_PCS, 0xFD3D, 0x0C14);
+        }
+        else {
+            // Set back to default compliant mode setting
+            phy_write(phydev, MDIO_MMD_PCS, 0xFDB8, 0x0000);
+            phy_write(phydev, MDIO_MMD_PCS, 0xFD3D, 0x0000);
+        }
+        phy_write(phydev, MDIO_MMD_PMAPMD, 0x0902, opMode | MRVL_88Q2112_MODE_ADVERTISE);
+        result = true;
+        break;
+
+    default:    // error case - unexpected revision
+        break;
+    }
+
+    return result;
+}
+
+static int  m88q2112_set_low_power_mode(struct phy_device *phydev)
+{
+    int reg = phy_read(phydev, MDIO_MMD_PMAPMD, 0x0000);
+
+    phy_write(phydev, MDIO_MMD_PMAPMD, 0x0000, reg | 0x0800);
+
+    udelay(10*1000);
+
+    return reg;
+}
+
+static int  m88q2112_leave_low_power_mode(struct phy_device *phydev)
+{
+    int reg = phy_read(phydev, MDIO_MMD_PMAPMD, 0x0000);
+
+    phy_write(phydev, MDIO_MMD_PMAPMD, 0x0000, reg & 0xF7FF);
+
+    udelay(10*1000);
+
+    return reg;
+}
+
+void m88q2112_ge_soft_reset(struct phy_device *phydev)
+{
+    uint16_t regDataAuto = 0;
+
+    if (MRVL_88Q2112_Z1 != phy_rev(phydev)) {    // A2/A1/A0
+        if (m88q2112_aneg_enabled(phydev)) {
+            phy_write(phydev, 3, 0xFFF3, 0x0024);
+        }
+        //enable low-power mode
+        m88q2112_set_low_power_mode(phydev);
+
+        phy_write(phydev, 3, 0xFFF3, 0x0020);
+        phy_write(phydev, 3, 0xFFE4, 0x000C);
+        udelay(1000);
+
+        phy_write(phydev, 3, 0xffe4, 0x06B6);
+
+        // disable low-power mode
+        m88q2112_leave_low_power_mode(phydev);
+
+        phy_write(phydev, 3, 0xFC47, 0x0030);
+        phy_write(phydev, 3, 0xFC47, 0x0031);
+        phy_write(phydev, 3, 0xFC47, 0x0030);
+        phy_write(phydev, 3, 0xFC47, 0x0000);
+        phy_write(phydev, 3, 0xFC47, 0x0001);
+        phy_write(phydev, 3, 0xFC47, 0x0000);
+
+        phy_write(phydev, 3, 0x0900, 0x8000);
+
+        m88q2112_set_tx_enable(phydev, true);
+
+        phy_write(phydev, 3, 0xFFE4, 0x000C);
+    }
+    else {  // Z1 Case
+        regDataAuto = phy_read(phydev, 3, 0x0900);
+        phy_write(phydev, 3, 0x0900, regDataAuto | 0x8000);
+        udelay(5*1000);
+    }
+}
+
+void m88q2112_apply_fe(struct phy_device *phydev, const int isAneg)
+{
+    uint16_t regData = 0;
+
+    udelay(1000);
+    if (isAneg == MRVL_88Q2112_AN_ENABLE)
+        phy_write(phydev, 7, 0x0200, MRVL_88Q2112_AN_ENABLE | MRVL_88Q2112_AN_RESTART);
+    else
+        phy_write(phydev, 7, 0x0200, MRVL_88Q2112_AN_DISABLE);
+
+    if (MRVL_88Q2112_Z1 != phy_rev(phydev)) {    // A2/A1/A0
+        phy_write(phydev, 3, 0xFA07, 0x0202);
+
+        regData = phy_read(phydev, 1, 0x0834);
+        regData = regData & 0xFFF0;
+        phy_write(phydev, 1, 0x0834, regData);
+        udelay(5*1000);
+
+        phy_write(phydev, 3, 0x8000, 0x0000);
+        phy_write(phydev, 3, 0x8100, 0x0200);
+        phy_write(phydev, 3, 0xFA1E, 0x0002);
+        phy_write(phydev, 3, 0xFE5C, 0x2402);
+        phy_write(phydev, 3, 0xFA12, 0x001F);
+        phy_write(phydev, 3, 0xFA0C, 0x9E05);
+        phy_write(phydev, 3, 0xFBDD, 0x6862);
+        phy_write(phydev, 3, 0xFBDE, 0x736E);
+        phy_write(phydev, 3, 0xFBDF, 0x7F79);
+        phy_write(phydev, 3, 0xFBE0, 0x8A85);
+        phy_write(phydev, 3, 0xFBE1, 0x9790);
+        phy_write(phydev, 3, 0xFBE3, 0xA39D);
+        phy_write(phydev, 3, 0xFBE4, 0xB0AA);
+        phy_write(phydev, 3, 0xFBE5, 0x00B8);
+        phy_write(phydev, 3, 0xFBFD, 0x0D0A);
+        phy_write(phydev, 3, 0xFBFE, 0x0906);
+        phy_write(phydev, 3, 0x801D, 0x8000);
+        phy_write(phydev, 3, 0x8016, 0x0011);
+    }
+    else {  // Z1 Case
+        // port init.
+        phy_write(phydev, 3, 0x0000, 0x0000);
+        phy_write(phydev, 1, 0x0900, 0x0000);
+        phy_write(phydev, 3, 0x800D, 0x0000);
+        // Link LED
+        phy_write(phydev, 3, 0x8000, 0x0000);
+        phy_write(phydev, 3, 0x8016, 0x0011);
+        //set speed
+        regData = phy_read(phydev, 1, 0x0834);
+        regData = regData & 0xFFF0;
+        phy_write(phydev, 1, 0x0834, regData);
+        udelay(500*1000);
+        // Init code
+        phy_write(phydev, 3, 0x8000, 0x0000);
+        phy_write(phydev, 3, 0xFE05, 0x3DAA);
+        phy_write(phydev, 3, 0xFE07, 0x6BFF);
+        phy_write(phydev, 3, 0xFB95, 0x52F0);
+        phy_write(phydev, 3, 0xFE5D, 0x171C);
+        phy_write(phydev, 3, 0x8016, 0x0011);
+        phy_write(phydev, 3, 0x0900, 0x8000);
+    }
+}
+
+void m88q2112_fe_soft_reset(struct phy_device *phydev)
+{
+    uint16_t regData = 0;
+    if (MRVL_88Q2112_Z1 != phy_rev(phydev)) {    // A2/A1/A0
+        phy_write(phydev, 3, 0x0900, 0x8000);
+        phy_write(phydev, 3, 0xFA07, 0x0200);
+    }
+    else {    // Z1 Case
+        regData = phy_read(phydev, 3, 0x0900);
+        phy_write(phydev, 3, 0x0900, regData | 0x8000);
+        udelay(5*1000);
+    }
+}
+
+static void m88q2112_init_fe(struct phy_device *phydev)
+{
+    m88q2112_apply_fe(phydev, MRVL_88Q2112_AN_DISABLE);
+    m88q2112_fe_soft_reset(phydev);
+}
+
+static bool m88q2112_init_ge(struct phy_device *phydev)
+{
+    m88q2112_apply_ge(phydev, false);
+    if (!m88q2112_apply_mode(phydev, MRVL_88Q2112_MODE_DEFAULT))
+        return false;
+    m88q2112_ge_soft_reset(phydev);
+    return true;
+}
+
+static int m88q2112_setup_speed_during_linkup(struct phy_device *phydev)
+{
+    if (m88q2112_aneg_enabled(phydev)) return 0;
+
+    if (phydev->speed != m88q2112_get_speed(phydev)) {
+
+        m88q2112_set_low_power_mode(phydev);
+
+        m88q2112_set_speed(phydev);
+
+        if (SPEED_1000 == phydev->speed) {
+            phy_write(phydev, MDIO_MMD_PCS, 0xffe4, 0x07B6);
+        }
+
+        m88q2112_leave_low_power_mode(phydev);
+    }
+
+    //apply the init script according to target speed.
+    if (SPEED_1000 == phydev->speed) {
+         return m88q2112_init_ge(phydev);
+    }
+    else {
+        m88q2112_init_fe(phydev);
+    }
+
+    return 0;
+}
+
+int m88q2112_startup(struct phy_device *phydev)
+{
+    phydev->link = m88q2112_check_link(phydev);
+
+    if (phydev->link)
+        m88q2112_setup_speed_during_linkup(phydev);
+    else {
+        if (phydev->speed == SPEED_1000)
+            m88q2112_init_ge(phydev);
+        else
+            m88q2112_init_fe(phydev);
+
+        phydev->link = m88q2112_check_link(phydev);
+
+    }
+
+    return 0;
+}
+
+//static int m88q2112_rgmii_reset(struct phy_device *phydev)
+//{
+//    int reg = phy_read(phydev, 3, 0x8000);
+//
+//    reg |= BIT(15);
+//
+//    return phy_write(phydev, 3, 0x8000, reg);
+//}
+
+int m88q2112_config(struct phy_device *phydev)
+{
+    gen10g_discover_mmds(phydev);
+
+    if (!m88q2112_is_master(phydev))
+        m88q2112_set_master(phydev, true);
+
+//    if (phy_interface_is_rgmii(phydev)) {
+//        ret = phy_read(phydev, MDIO_MMD_VEND2, 0x8001);
+//        if (ret & BIT(14)) {
+//            ret &= ~BIT(14);
+//            phy_write(phydev, MDIO_MMD_VEND2, 0x8001, ret);
+//            m88q2112_rgmii_reset(phydev);
+//            udelay(20*1000);
+//        }
+//    }
+
+    phydev->speed = m88q2112_get_speed(phydev);
+
+    return 0;
+}
+
 static struct phy_driver M88E1011S_driver = {
 	.name = "Marvell 88E1011S",
 	.uid = 0x1410c60,
@@ -690,6 +1573,36 @@ static struct phy_driver M88E1680_driver = {
 	.shutdown = &genphy_shutdown,
 };
 
+static struct phy_driver M88E1548_driver = {
+	.name = "Marvell 88E1548P",
+	.uid = 0x1410ec0,
+	.mask = 0xffffff0,
+	.features = PHY_GBIT_FEATURES | SUPPORTED_MII,
+	.config = &m88e1548p_config,
+	.startup = &m88e1011s_startup,
+	.shutdown = &genphy_shutdown,
+};
+
+static struct phy_driver M88X3310_driver = {
+	.name = "Marvell 88X3310",
+	.uid = 0x002b09a0,
+	.mask = 0xffffff0,
+	.features = PHY_10G_FEATURES | SUPPORTED_MII,
+	.config = &gen10g_config,
+	.startup = &gen10g_startup,
+	.shutdown = &gen10g_shutdown,
+};
+
+static struct phy_driver M88Q2112_driver = {
+	.name = "Marvell 88Q2112",
+	.uid = 0x002b0980,
+	.mask = 0xffffff0,
+	.features = PHY_GBIT_FEATURES | SUPPORTED_MII,
+	.config = &m88q2112_config,
+	.startup = &m88q2112_startup,
+	.shutdown = &gen10g_shutdown,
+};
+
 int phy_marvell_init(void)
 {
 	phy_register(&M88E1310_driver);
@@ -702,6 +1615,8 @@ int phy_marvell_init(void)
 	phy_register(&M88E1011S_driver);
 	phy_register(&M88E151x_driver);
 	phy_register(&M88E1680_driver);
-
+	phy_register(&M88E1548_driver);
+	phy_register(&M88X3310_driver);
+	phy_register(&M88Q2112_driver);
 	return 0;
 }
diff --git a/drivers/net/phy/phy.c b/drivers/net/phy/phy.c
index 5990fb9164..53eaefc028 100644
--- a/drivers/net/phy/phy.c
+++ b/drivers/net/phy/phy.c
@@ -734,7 +734,12 @@ int __weak get_phy_id(struct mii_dev *bus, int addr, int devad, u32 *phy_id)
 
 	*phy_id |= (phy_reg & 0xffff);
 
-	return 0;
+	/*
+	 * Not every MDIO controller returns with an error when the access
+	 * did not succeed. To cover this we assume that a PHYID can never
+	 * be 0x00000000 or 0xffffffff:
+	 */
+	return ((*phy_id != 0) && (*phy_id != 0xffffffff)) ? 0 : -EIO;
 }
 
 static struct phy_device *create_phy_by_mask(struct mii_dev *bus,
@@ -846,7 +851,7 @@ int phy_reset(struct phy_device *phydev)
 
 #ifdef CONFIG_PHYLIB_10G
 	/* If it's 10G, we need to issue reset through one of the MMDs */
-	if (is_10g_interface(phydev->interface)) {
+	if (is_10g_interface(phydev->interface) || phydev->is_c45) {
 		if (!phydev->mmds)
 			gen10g_discover_mmds(phydev);
 
diff --git a/drivers/pci/pcie_s32gen1.c b/drivers/pci/pcie_s32gen1.c
index 515e2920d8..18175603b7 100644
--- a/drivers/pci/pcie_s32gen1.c
+++ b/drivers/pci/pcie_s32gen1.c
@@ -1281,7 +1281,8 @@ static void show_pci_devices(struct udevice *bus, struct udevice *dev,
 	pplat = dev_get_parent_platdata(dev);
 	printf("%02x:%02x.%02x", bus->seq,
 	       PCI_DEV(pplat->devfn), PCI_FUNC(pplat->devfn));
-	parsed_bus[bus->seq] = true;
+	if (bus->seq >= 0 && bus->seq < PCI_MAX_BUS_NUM)
+		parsed_bus[bus->seq] = true;
 
 	for (i = (PCIE_ALIGNMENT - depth); i > 0; i--)
 		printf("    ");
@@ -1333,7 +1334,7 @@ void show_pcie_devices(void)
 			int depth = pci_get_depth(dev);
 			int is_last = list_is_last(&dev->sibling_node,
 					&bus->child_head);
-			if (dev->seq < 0)
+			if (dev->seq < 0 || dev->seq >= PCI_MAX_BUS_NUM)
 				continue;
 			show_pci_devices(bus, dev, depth - 3,
 					is_last, parsed_bus);
diff --git a/drivers/phy/nxp/s32cc-serdes.c b/drivers/phy/nxp/s32cc-serdes.c
index 5005ce8444..50168e7885 100644
--- a/drivers/phy/nxp/s32cc-serdes.c
+++ b/drivers/phy/nxp/s32cc-serdes.c
@@ -349,7 +349,7 @@ static int xpcs_phy_init(struct serdes *serdes, unsigned long id)
 	/* Mode 5 is virtual mode, a particularization of mode 2 */
 	if (ctrl->ss_mode == 1 || ctrl->ss_mode == 2)
 		shared = PCIE_XPCS_1G;
-	else if (ctrl->ss_mode == 5)
+	else if (/*(ctrl->ss_mode == 3) || */(ctrl->ss_mode == 5))
 		shared = PCIE_XPCS_2G5;
 
 	return xpcs->ops->init(&xpcs->phys[id], dev, id, base,
diff --git a/drivers/rtc/Kconfig b/drivers/rtc/Kconfig
index 59e2fc44ba..5854de1a97 100644
--- a/drivers/rtc/Kconfig
+++ b/drivers/rtc/Kconfig
@@ -85,6 +85,17 @@ config RTC_RV3029
 	  This driver supports reading and writing the RTC/calendar and the
 	  battery-baced SRAM section.
 
+config RTC_RV3028
+	bool "Enable RV3028 driver"
+	depends on DM_RTC
+	depends on OF_CONTROL
+	help
+	  The MicroCrystal RV3028 is a I2C Real Time Clock (RTC) with 8-byte
+	  battery-backed SRAM.
+
+	  This driver supports reading and writing the RTC/calendar and the
+	  battery-baced SRAM section.
+
 config RTC_RV8803
 	bool "Enable RV8803 driver"
 	depends on DM_RTC
diff --git a/drivers/rtc/Makefile b/drivers/rtc/Makefile
index 02b6d23697..e724ccbd75 100644
--- a/drivers/rtc/Makefile
+++ b/drivers/rtc/Makefile
@@ -46,6 +46,7 @@ obj-$(CONFIG_RTC_PCF2127) += pcf2127.o
 obj-$(CONFIG_RTC_PL031) += pl031.o
 obj-$(CONFIG_RTC_PT7C4338) += pt7c4338.o
 obj-$(CONFIG_RTC_RS5C372A) += rs5c372.o
+obj-$(CONFIG_RTC_RV3028) += rv3028.o
 obj-$(CONFIG_RTC_RV3029) += rv3029.o
 obj-$(CONFIG_RTC_RV8803) += rv8803.o
 obj-$(CONFIG_RTC_RX8025) += rx8025.o
diff --git a/drivers/rtc/rv3028.c b/drivers/rtc/rv3028.c
new file mode 100644
index 0000000000..a1e9678823
--- /dev/null
+++ b/drivers/rtc/rv3028.c
@@ -0,0 +1,202 @@
+/* SPDX-License-Identifier:    GPL-2.0+ */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ * Author: Kay Potthoff <kay.potthoff@microsys.de>
+ *
+ */
+
+/*!
+ * \addtogroup <group> <title>
+ * @{
+ *
+ * \file
+ * <description>
+ */
+
+#include <common.h>
+#include <command.h>
+#include <dm.h>
+#include <eeprom.h>
+#include <i2c.h>
+#include <rtc.h>
+#include <dm/device_compat.h>
+
+#define RV3028_SEC_REG		0x0
+#define RV3028_MIN_REG		0x1
+
+#define RV3028_HOURS_REG	0x2
+#define RV3028_HOURS_PM		BIT(5)
+
+#define RV3028_WDAY_REG		0x3
+#define RV3028_DATE_REG		0x4
+#define RV3028_MONTH_REG	0x5
+#define RV3028_YEAR_REG		0x6
+
+#define RV3028_CTRL2_REG	0x10
+#define RV3028_CTRL2_12_24	BIT(1)
+#define RV3028_CTRL2_RESET	BIT(0)
+
+#define RV3028_STATUS_REG	0x0e
+#define RV3028_STATUS_PORF      BIT(0)
+
+#define RV3038_DATE_REGS_LEN 7
+
+static int rv3028_rtc_read8(struct udevice *dev, unsigned int reg)
+{
+	u8 data;
+	int ret;
+
+	ret = dm_i2c_read(dev, reg, &data, sizeof(data));
+
+	return ret < 0 ? ret : data;
+}
+
+static int rv3028_rtc_write8(struct udevice *dev, unsigned int reg, int val)
+{
+	u8 data = val;
+
+	return dm_i2c_write(dev, reg, &data, 1);
+}
+
+static int rv3028_get_control2(struct udevice *dev)
+{
+	return rv3028_rtc_read8(dev, RV3028_CTRL2_REG);
+}
+
+static int rv3028_set_control2(struct udevice *dev, int val)
+{
+	return rv3028_rtc_write8(dev, RV3028_CTRL2_REG, val);
+}
+
+static int rv3028_get_status(struct udevice *dev)
+{
+	return rv3028_rtc_read8(dev, RV3028_STATUS_REG);
+}
+
+static int rv3028_set_status(struct udevice *dev, int val)
+{
+	return rv3028_rtc_write8(dev, RV3028_STATUS_REG, val);
+}
+
+static int rv3028_rtc_get(struct udevice *dev, struct rtc_time *tm)
+{
+	u8 regs[RV3038_DATE_REGS_LEN];
+	int ret;
+
+	ret = dm_i2c_read(dev, 0, regs, sizeof(regs));
+	if (ret < 0) {
+		printf("%s: error reading RTC: %x\n", __func__, ret);
+		return -EIO;
+	}
+
+	tm->tm_sec = bcd2bin(regs[RV3028_SEC_REG]);
+	tm->tm_min = bcd2bin(regs[RV3028_MIN_REG]);
+
+	{
+		const int status = rv3028_get_control2(dev);
+		if (status < 0)
+			return -EIO;
+
+		const u8 hours = regs[RV3028_HOURS_REG];
+
+		if (status & RV3028_CTRL2_12_24) {
+			tm->tm_hour = bcd2bin(hours & 0x1f);
+			if (hours & RV3028_HOURS_PM)
+				tm->tm_hour += 12;
+		} else {
+			tm->tm_hour = bcd2bin(hours & 0x3f);
+		}
+	}
+
+	tm->tm_mday = bcd2bin(regs[RV3028_DATE_REG]);
+	tm->tm_mon = bcd2bin(regs[RV3028_MONTH_REG]);
+	tm->tm_year = bcd2bin(regs[RV3028_YEAR_REG]) + 2000;
+	tm->tm_wday = bcd2bin(regs[RV3028_WDAY_REG]) - 1;
+
+	tm->tm_yday = 0;
+	tm->tm_isdst = 0;
+
+	debug("%s: %4d-%02d-%02d (wday=%d) %2d:%02d:%02d\n",
+	      __func__, tm->tm_year, tm->tm_mon, tm->tm_mday,
+	      tm->tm_wday, tm->tm_hour, tm->tm_min, tm->tm_sec);
+
+	return 0;
+}
+
+static int rv3028_rtc_set(struct udevice *dev, const struct rtc_time *tm)
+{
+	u8 regs[RV3038_DATE_REGS_LEN];
+	int ret, status;
+
+	debug("%s: %4d-%02d-%02d (wday=%d( %2d:%02d:%02d\n",
+	      __func__, tm->tm_year, tm->tm_mon, tm->tm_mday,
+	      tm->tm_wday, tm->tm_hour, tm->tm_min, tm->tm_sec);
+
+	if (tm->tm_year < 2000) {
+		printf("%s: year %d (before 2000) not supported\n",
+		       __func__, tm->tm_year);
+		return -EINVAL;
+	}
+
+	regs[RV3028_SEC_REG] = bin2bcd(tm->tm_sec);
+	regs[RV3028_MIN_REG] = bin2bcd(tm->tm_min);
+	regs[RV3028_HOURS_REG] = bin2bcd(tm->tm_hour);
+	regs[RV3028_WDAY_REG] = bin2bcd(tm->tm_wday + 1) & 0x7;
+	regs[RV3028_DATE_REG] = bin2bcd(tm->tm_mday);
+	regs[RV3028_MONTH_REG] = bin2bcd(tm->tm_mon);
+	regs[RV3028_YEAR_REG] = bin2bcd(tm->tm_year - 2000);
+
+	ret = dm_i2c_write(dev, 0, regs, sizeof(regs));
+	if (ret < 0)
+		return ret;
+
+	status = rv3028_get_status(dev);
+	status &= ~RV3028_STATUS_PORF;
+	rv3028_set_status(dev, status);
+
+	return ret;
+}
+
+static int rv3028_rtc_reset(struct udevice *dev)
+{
+	int ctrl2 = rv3028_get_control2(dev);
+
+	if (ctrl2 < 0)
+		return ctrl2;
+
+	ctrl2 |= RV3028_CTRL2_RESET;
+
+	return rv3028_set_control2(dev, ctrl2);
+}
+
+static int rv3028_probe(struct udevice *dev)
+{
+	i2c_set_chip_flags(dev, DM_I2C_CHIP_RD_ADDRESS |
+				DM_I2C_CHIP_WR_ADDRESS);
+
+	return 0;
+}
+
+static const struct rtc_ops rv3028_rtc_ops = {
+	.get = rv3028_rtc_get,
+	.set = rv3028_rtc_set,
+	.read8 = rv3028_rtc_read8,
+	.write8 = rv3028_rtc_write8,
+	.reset = rv3028_rtc_reset,
+};
+
+static const struct udevice_id rv3028_rtc_ids[] = {
+	{ .compatible = "mc,rv3028" },
+	{ .compatible = "mc,rv3028c7" },
+	{ }
+};
+
+U_BOOT_DRIVER(rtc_rv3028) = {
+	.name	= "rtc-rv3028",
+	.id	= UCLASS_RTC,
+	.probe	= rv3028_probe,
+	.of_match = rv3028_rtc_ids,
+	.ops	= &rv3028_rtc_ops,
+};
+
+/*!@}*/
diff --git a/drivers/spi/fsl_qspi.c b/drivers/spi/fsl_qspi.c
index e5b724c35d..7453f92c5a 100644
--- a/drivers/spi/fsl_qspi.c
+++ b/drivers/spi/fsl_qspi.c
@@ -1277,12 +1277,57 @@ static int fsl_qspi_set_mode(struct udevice *bus, uint mode)
 	return 0;
 }
 
+static int fsl_qspi_restore(struct udevice *dev)
+{
+	/*
+	 * This function is called from pfeng_drv.c:pfeng_fw_load()
+	 *
+	 * The implication is that it is only called when U-Boot
+	 * loads the PFE-firmware from the QSPI-flash.
+	 * Again this is the case when booting from QSPI-flash.
+	 */
+
+#if defined(CONFIG_NXP_S32CC) && defined(CONFIG_SPI_FLASH_STMICRO)
+	struct fsl_qspi_priv *priv = dev_get_priv(dev_get_parent(dev));
+
+	/*
+	 * micron_mem_enable_ddr(): this call resets the default
+	 * settings in the Micron chip to SDR (extended SPI) mode.
+	 * Note that this sets volatile configuration registers.
+	 * The changes in the volatile configuration registers are
+	 * going to be effective after a chip reset.
+	 *
+	 * It is assumed here that the chip is currently configured
+	 * for Octal/DDR mode.
+	 */
+	micron_mem_enable_ddr(priv, false);
+
+	/*
+	 * The effect is to send the commands RESET_EN followed by
+	 * RESET_MEM. This makes the changes from the call of
+	 * micron_mem_enable_ddr() effective.
+	 * Note that this commands have to be issued in Octal/DDR mode.
+	 *
+	 * After this call the chip is in SDR (extended SPI) mode.
+	 */
+	s32cc_mem_reset(priv);
+
+	/*
+	 * Finally, reset the controller to its standard (default) mode,
+	 * which is SDR mode.
+	 */
+	s32cc_enable_spi(priv, true);
+#endif
+	return 0;
+}
+
 static const struct dm_spi_ops fsl_qspi_ops = {
 	.claim_bus	= fsl_qspi_claim_bus,
 	.release_bus	= fsl_qspi_release_bus,
 	.xfer		= fsl_qspi_xfer,
 	.set_speed	= fsl_qspi_set_speed,
 	.set_mode	= fsl_qspi_set_mode,
+	.restore        = fsl_qspi_restore,
 #ifdef CONFIG_NXP_S32CC
 	.mem_ops	= &s32cc_mem_ops,
 #endif
diff --git a/drivers/spi/fsl_qspi.h b/drivers/spi/fsl_qspi.h
index 244aa6ce9a..04a3529b8c 100644
--- a/drivers/spi/fsl_qspi.h
+++ b/drivers/spi/fsl_qspi.h
@@ -12,6 +12,7 @@
 #include <clk.h>
 #include <linux/sizes.h>
 #include <linux/types.h>
+#include <linux/iopoll.h>
 
 #ifdef CONFIG_NXP_S32CC
 #define MAX_LUT_ENTRIES 80
@@ -362,12 +363,37 @@ int s32cc_mem_exec_write_op(struct fsl_qspi_priv *q,
 			    const struct spi_mem_op *op, u8 lut_cfg);
 int s32cc_mem_enable_ddr(struct fsl_qspi_priv *q, struct qspi_config *config);
 int macronix_mem_enable_ddr(struct fsl_qspi_priv *q);
-int micron_mem_enable_ddr(struct fsl_qspi_priv *q);
+int micron_mem_enable_ddr(struct fsl_qspi_priv *q, const bool enable);
 void macronix_get_ddr_config(struct qspi_config *ddr_config);
 void micron_get_ddr_config(struct qspi_config *ddr_config);
 int s32cc_mem_reset(struct fsl_qspi_priv *q);
 u32 *s32cc_get_lut_seq_start(struct fsl_qspi_regs *regs, u32 index);
 
+/*!
+ *****************************************************************************
+ * Function: s32cc_controller_busy()
+ *
+ * \brief Waits until the SPI-controller is not busy.
+ *
+ * This function polls the status register with timeout.
+ *
+ * @return 0 on success, else timeout error.
+ *
+ * @date 01.12.2023
+ *****************************************************************************
+ */
+static inline int s32cc_controller_busy(const struct fsl_qspi_priv *priv)
+{
+	u32 val;
+	u32 mask = QSPI_SR_BUSY_MASK | QSPI_SR_AHB_ACC_MASK |
+		   QSPI_SR_IP_ACC_MASK;
+
+	if (priv->flags & QSPI_FLAG_REGMAP_ENDIAN_BIG)
+		mask = (u32)cpu_to_be32(mask);
+
+	return readl_poll_timeout(&priv->regs->sr, val, !(val & mask), 1000);
+}
+
 #endif
 
 #endif /* _FSL_QSPI_H_ */
diff --git a/drivers/spi/s32cc_qspi.c b/drivers/spi/s32cc_qspi.c
index b9862b8943..29dafaa812 100644
--- a/drivers/spi/s32cc_qspi.c
+++ b/drivers/spi/s32cc_qspi.c
@@ -28,6 +28,7 @@ struct lut_config {
 static u8 luts_next_config;
 static struct lut_config lut_configs[MAX_OPCODE];
 
+extern void print_mem_op(struct spi_mem_op *op);
 
 #ifdef DEBUG
 static void dump_op(const struct spi_mem_op *op)
@@ -75,6 +76,8 @@ int s32cc_mem_exec_write_op(struct fsl_qspi_priv *priv,
 	const u32 *txbuf = op->data.buf.out;
 	u32 len = op->data.nbytes;
 
+	print_mem_op(op);
+
 	mcr_reg = clear_fifos(priv);
 
 	/* Controller isn't busy */
@@ -138,6 +141,7 @@ int s32cc_mem_exec_read_op(struct fsl_qspi_priv *priv,
 	int i;
 	u32 len = op->data.nbytes;
 	u32 *rxbuf = op->data.buf.in;
+	int rv;
 
 	mcr_reg = clear_fifos(priv);
 
@@ -157,8 +161,9 @@ int s32cc_mem_exec_read_op(struct fsl_qspi_priv *priv,
 	qspi_write32(priv->flags, &regs->ipcr,
 		     (lut_cfg << QSPI_IPCR_SEQID_SHIFT) | len);
 
-	while (qspi_read32(priv->flags, &regs->sr) & QSPI_SR_BUSY_MASK)
-		;
+	rv = s32cc_controller_busy(priv);
+	if (rv)
+		return rv;
 
 	i = 0;
 	while (len > 0) {
@@ -176,6 +181,9 @@ int s32cc_mem_exec_read_op(struct fsl_qspi_priv *priv,
 	}
 
 	qspi_write32(priv->flags, &regs->mcr, mcr_reg);
+
+	print_mem_op(op);
+
 	return 0;
 }
 
@@ -721,6 +729,7 @@ int s32cc_enable_spi(struct fsl_qspi_priv *priv, bool force)
 {
 	struct fsl_qspi_regs *regs = priv->regs;
 	u32 mcr;
+	int rv;
 
 	if (!priv->ddr_mode && !force)
 		return 0;
@@ -734,8 +743,9 @@ int s32cc_enable_spi(struct fsl_qspi_priv *priv, bool force)
 #endif
 
 	/* Controller isn't busy */
-	while (qspi_read32(priv->flags, &regs->sr) & QSPI_SR_BUSY_MASK)
-		;
+	rv = s32cc_controller_busy(priv);
+	if (rv)
+		return rv;
 
 	/* Disable the module */
 	mcr = qspi_read32(priv->flags, &regs->mcr);
@@ -922,11 +932,13 @@ static bool s32cc_supports_op(struct spi_slave *slave,
 	/* Enable DTR for 8D-8D-8D mode only */
 	if (op->cmd.buswidth == 8 && op->addr.buswidth == 8 &&
 	    op->dummy.buswidth == 8 && op->data.buswidth == 8) {
-		if (enable_ddr(priv))
-			return -1;
+		if (enable_ddr(priv)) {
+			puts("Error: cannot enable DDR!\n");
+			return false; // return type is bool
+		}
 	} else {
 		if (s32cc_enable_spi(priv, false))
-			return -1;
+			return false; // return type is bool
 	}
 
 	return enable_op(priv, op);
diff --git a/drivers/spi/s32cc_qspi_mem_common.c b/drivers/spi/s32cc_qspi_mem_common.c
index 684aece0be..362f904115 100644
--- a/drivers/spi/s32cc_qspi_mem_common.c
+++ b/drivers/spi/s32cc_qspi_mem_common.c
@@ -32,6 +32,96 @@ SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_RDID, 1),
 	   SPI_MEM_OP_NO_DUMMY,
 	   SPI_MEM_OP_DATA_IN(SPI_NOR_MAX_ID_LEN, NULL, 1));
 
+#undef OCTAL_DEBUG
+
+#if defined(OCTAL_DEBUG)
+
+static char *cmd2str(const u8 opcode)
+{
+	static char c[16];
+
+	switch (opcode) {
+	case 0x5:
+		return "READ SR";
+	case 0x6:
+		return "WRITE EN";
+	case 0x12:
+		return "4B PPROG";
+	case 0x66:
+		return "RESET EN";
+	case 0x70:
+		return "READ FLAG SR";
+	case 0x99:
+		return "RESET MEM";
+	case 0x81:
+		return "WRITE VCFG";
+	case 0x9f:
+		return "READ ID";
+	case 0xfd:
+		return "DDR OCTAL FAST READ";
+	default:
+		sprintf(c, "%02x", opcode);
+		break;
+	}
+
+	return &c[0];
+}
+
+void print_mem_op(struct spi_mem_op *op)
+{
+	unsigned char *out, *in;
+	unsigned int i, n;
+
+	puts("-----------------------------\n");
+	printf("CMD:   %s w:%d\n", cmd2str(op->cmd.opcode), op->cmd.buswidth);
+	if (op->addr.buswidth > 0)
+		printf("ADDR:  %04x w:%d n:%d\n", op->addr.val, op->addr.buswidth, op->addr.nbytes);
+	if (op->dummy.buswidth > 0)
+		printf("DUMMY: w:%d n:%d\n", op->dummy.buswidth, op->dummy.nbytes);
+
+	if (op->data.nbytes > 0) {
+
+		printf("DATA:  w:%d n:%d dir:%s\n", op->data.buswidth,
+				op->data.nbytes,
+				op->data.dir==SPI_MEM_DATA_IN ? "in" : "out");
+
+		n = op->data.nbytes > 32 ? 32 : op->data.nbytes;
+
+		if (op->data.dir == SPI_MEM_DATA_OUT) {
+			puts("      ");
+			out = (unsigned char *) op->data.buf.out;
+			for (i=0; i<n; i++) {
+				printf(" %02x", out[i]);
+			}
+			if (n < op->data.nbytes)
+				puts(" ...");
+			puts("\n");
+		}
+		else {
+			puts("      ");
+			in = (unsigned char *) op->data.buf.in;
+			for (i=0; i<n; i++) {
+				printf(" %02x", in[i]);
+			}
+			if (n < op->data.nbytes)
+				puts(" ...");
+			puts("\n");
+		}
+	}
+}
+
+void print_qspi_op(struct qspi_op *op)
+{
+	print_mem_op(op->op);
+}
+
+#else
+
+void print_qspi_op(struct qspi_op *op) {}
+void print_mem_op(struct spi_mem_op *op) {}
+
+#endif
+
 int s32cc_mem_reset(struct fsl_qspi_priv *priv)
 {
 	struct fsl_qspi_regs *regs = priv->regs;
@@ -68,6 +158,14 @@ int s32cc_mem_reset(struct fsl_qspi_priv *priv)
 	udelay(40);
 	s32cc_disable_operators(ops, ARRAY_SIZE(ops));
 
+	/*
+	 * Reset ddr_mode and num_pads, because the reset command
+	 * above did this on the chip. From here we need to go
+	 * with these new settings.
+	 */
+	priv->ddr_mode = false;
+	priv->num_pads = 1;
+
 	return 0;
 }
 
@@ -149,7 +247,7 @@ int s32cc_mem_enable_ddr(struct fsl_qspi_priv *priv,
 		return macronix_mem_enable_ddr(priv);
 	case MT35XU512ABA_ID:
 		micron_get_ddr_config(ddr_config);
-		return micron_mem_enable_ddr(priv);
+		return micron_mem_enable_ddr(priv, true);
 	default:
 		printf("Unknown memory found 0x%llx\n", jedec_id);
 	}
diff --git a/drivers/spi/s32cc_qspi_micron.c b/drivers/spi/s32cc_qspi_micron.c
index 342c87d7d4..66ed0c0bd1 100644
--- a/drivers/spi/s32cc_qspi_micron.c
+++ b/drivers/spi/s32cc_qspi_micron.c
@@ -11,6 +11,7 @@
 #define SPINOR_REG_MT_CFR0V	0x00	/* For setting octal DTR mode */
 #define SPINOR_REG_MT_CFR1V	0x01	/* For setting dummy cycles */
 #define SPINOR_MT_OCT_DTR	0xe7	/* Enable Octal DTR. */
+#define SPINOR_MT_EXT_SPI	0xff	/* Extended SPI (Default) w/ DQS */
 
 static struct spi_mem_op wren_sdr_op =
 SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_WREN, 1),
@@ -18,18 +19,36 @@ SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_WREN, 1),
 	   SPI_MEM_OP_NO_DUMMY,
 	   SPI_MEM_OP_DATA_IN(0, NULL, 1));
 
+static struct spi_mem_op wren_ddr_op =
+SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_WREN, 8),
+	   SPI_MEM_OP_NO_ADDR,
+	   SPI_MEM_OP_NO_DUMMY,
+	   SPI_MEM_OP_DATA_IN(0, NULL, 8));
+
 static struct spi_mem_op micron_io_mode =
 SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_MT_WR_ANY_REG, 1),
 	   SPI_MEM_OP_ADDR(3, SPINOR_REG_MT_CFR0V, 1),
 	   SPI_MEM_OP_NO_DUMMY,
 	   SPI_MEM_OP_DATA_OUT(1, NULL, 1));
 
+static struct spi_mem_op micron_io_mode8 =
+SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_MT_WR_ANY_REG, 8),
+	   SPI_MEM_OP_ADDR(3, SPINOR_REG_MT_CFR0V, 8),
+	   SPI_MEM_OP_NO_DUMMY,
+	   SPI_MEM_OP_DATA_OUT(1, NULL, 8));
+
 static struct spi_mem_op micron_set_dummy =
 SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_MT_WR_ANY_REG, 1),
 	   SPI_MEM_OP_ADDR(3, SPINOR_REG_MT_CFR1V, 1),
 	   SPI_MEM_OP_NO_DUMMY,
 	   SPI_MEM_OP_DATA_OUT(1, NULL, 1));
 
+static struct spi_mem_op micron_set_dummy8 =
+SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_MT_WR_ANY_REG, 8),
+	   SPI_MEM_OP_ADDR(3, SPINOR_REG_MT_CFR1V, 8),
+	   SPI_MEM_OP_NO_DUMMY,
+	   SPI_MEM_OP_DATA_OUT(1, NULL, 8));
+
 static struct qspi_config ddr_config_micron = {
 	.mcr = QSPI_MCR_END_CFD_MASK |
 		QSPI_MCR_DQS_EN |
@@ -63,16 +82,41 @@ void micron_get_ddr_config(struct qspi_config *ddr_config)
 	memcpy(ddr_config, &ddr_config_micron, sizeof(ddr_config_micron));
 }
 
-int micron_mem_enable_ddr(struct fsl_qspi_priv *priv)
+int micron_mem_enable_ddr(struct fsl_qspi_priv *priv, const bool enable)
 {
+	/*
+	 * Added additional parameter "enable". This parameter determines
+	 * if Octal/DDR mode should be enabled or disabled.
+	 * To disabled Octal/DDR mode means to configure the chip
+	 * to work in SDR mode.
+	 *
+	 * When Octal/DDR mode should be enabled it is assumed that the
+	 * chip is in SDR (extended SPI) mode. The other way around when
+	 * SDR mode should be enabled it is assumed that the chip is in
+	 * Octal/DDR mode.
+	 *
+	 * Also note that a reset of the chip is necessary to make the
+	 * changes to be effective. The reset can be issued via
+	 * sending the commands RESET_EN (0x66) and RESET_MEM (0x99).
+	 * Please check the function s32cc_reset_mem() for details.
+	 */
+
+#define OP_WREN 0
+#define OP_DUMMY 1
+#define OP_IO 2
+
 	struct fsl_qspi_regs *regs = priv->regs;
 	u8 wren_cfg, micron_set_dummy_cfg, micron_io_mode_cfg;
 	u8 dummy = 20;
-	u8 io_mode = SPINOR_MT_OCT_DTR;
-	u32 mcr2;
 
-	micron_set_dummy.data.buf.out = &dummy;
-	micron_io_mode.data.buf.out = &io_mode;
+	/*
+	 * io_mode8 and io_mode1: values for the volatile
+	 * configuration register 0:
+	 */
+	u8 io_mode8 = SPINOR_MT_OCT_DTR; // octal DDR w/ DQS
+	u8 io_mode1 = SPINOR_MT_EXT_SPI; // extended SPI
+
+	u32 mcr2;
 
 	struct qspi_op ops[] = {
 		{
@@ -89,6 +133,27 @@ int micron_mem_enable_ddr(struct fsl_qspi_priv *priv)
 		 },
 	};
 
+	if (enable) {
+		/* If Octal/DDR mode should be enabled we assume to
+		 * be in SDR mode:
+		 */
+		ops[OP_WREN].op = &wren_sdr_op;
+		ops[OP_DUMMY].op = &micron_set_dummy;
+		ops[OP_IO].op = &micron_io_mode;
+		micron_io_mode.data.buf.out = &io_mode8;
+		micron_set_dummy.data.buf.out = &dummy;
+	}
+	else {
+		/* If SDR mode should be enabled we assume to
+		 * be in Octal/DDR mode:
+		 */
+		ops[OP_WREN].op = &wren_ddr_op;
+		ops[OP_DUMMY].op = &micron_set_dummy8;
+		ops[OP_IO].op = &micron_io_mode8;
+		micron_io_mode8.data.buf.out = &io_mode1;
+		micron_set_dummy8.data.buf.out = &dummy;
+	}
+
 	while (qspi_read32(priv->flags, &regs->sr) & QSPI_SR_BUSY_MASK)
 		;
 
@@ -101,18 +166,18 @@ int micron_mem_enable_ddr(struct fsl_qspi_priv *priv)
 	qspi_write32(priv->flags, &regs->mcr, mcr2 & ~QSPI_MCR_MDIS_MASK);
 
 	/* Enable write */
-	if (s32cc_mem_exec_write_op(priv, &wren_sdr_op, wren_cfg))
+	if (s32cc_mem_exec_write_op(priv, ops[OP_WREN].op, wren_cfg))
 		return -1;
 
-	if (s32cc_mem_exec_write_op(priv, &micron_set_dummy,
+	if (s32cc_mem_exec_write_op(priv, ops[OP_DUMMY].op,
 				    micron_set_dummy_cfg))
 		return -1;
 
 	/* Enable write */
-	if (s32cc_mem_exec_write_op(priv, &wren_sdr_op, wren_cfg))
+	if (s32cc_mem_exec_write_op(priv, ops[OP_WREN].op, wren_cfg))
 		return -1;
 
-	if (s32cc_mem_exec_write_op(priv, &micron_io_mode,
+	if (s32cc_mem_exec_write_op(priv, ops[OP_IO].op,
 				    micron_io_mode_cfg))
 		return -1;
 
diff --git a/drivers/spi/spi-uclass.c b/drivers/spi/spi-uclass.c
index 4a02d95a34..7a00f91d00 100644
--- a/drivers/spi/spi-uclass.c
+++ b/drivers/spi/spi-uclass.c
@@ -81,6 +81,15 @@ void dm_spi_release_bus(struct udevice *dev)
 		ops->release_bus(dev);
 }
 
+void dm_spi_restore(struct udevice *dev)
+{
+	struct udevice *bus = dev->parent;
+	struct dm_spi_ops *ops = spi_get_ops(bus);
+
+	if (ops->restore)
+		ops->restore(dev);
+}
+
 int dm_spi_xfer(struct udevice *dev, unsigned int bitlen,
 		const void *dout, void *din, unsigned long flags)
 {
@@ -119,6 +128,11 @@ void spi_release_bus(struct spi_slave *slave)
 	dm_spi_release_bus(slave->dev);
 }
 
+void spi_restore(struct spi_slave *slave)
+{
+	dm_spi_restore(slave->dev);
+}
+
 int spi_xfer(struct spi_slave *slave, unsigned int bitlen,
 	     const void *dout, void *din, unsigned long flags)
 {
diff --git a/drivers/usb/host/Kconfig b/drivers/usb/host/Kconfig
index 0987ff25b1..be10a5a87f 100644
--- a/drivers/usb/host/Kconfig
+++ b/drivers/usb/host/Kconfig
@@ -135,7 +135,7 @@ config USB_EHCI_MX5
 
 config USB_EHCI_MX6
 	bool "Support for i.MX6/i.MX7ULP on-chip EHCI USB controller"
-	depends on ARCH_MX6 || ARCH_MX7ULP
+	depends on ARCH_MX6 || ARCH_MX7ULP || ARCH_S32G2 || ARCH_S32G3
 	default y
 	---help---
 	  Enables support for the on-chip EHCI controller on i.MX6 SoCs.
diff --git a/drivers/usb/host/ehci-mx6.c b/drivers/usb/host/ehci-mx6.c
index 11c88ff958..a18de298f6 100644
--- a/drivers/usb/host/ehci-mx6.c
+++ b/drivers/usb/host/ehci-mx6.c
@@ -148,14 +148,23 @@ static void usb_power_config(int index)
 #endif
 
 #if defined(CONFIG_MX6) || defined(CONFIG_TARGET_S32G2XXAEVB) || \
-	defined(CONFIG_TARGET_S32G3XXAEVB)
+	defined(CONFIG_TARGET_S32G3XXAEVB) || \
+	defined(CONFIG_MICROSYS_MPXS32G274AR2) || \
+	defined(CONFIG_MICROSYS_MPXS32G274AR3) || \
+	defined(CONFIG_MICROSYS_MPXS32G274AR5) || \
+	defined(CONFIG_MICROSYS_MPXS32G399AR5)
 /* Return 0 : host node, <>0 : device mode */
 static int usb_phy_enable(int index, struct usb_ehci *ehci)
 {
 	int ret;
 	void __iomem *usb_cmd;
 #if !defined(CONFIG_TARGET_S32G2XXAEVB) && \
-	!defined(CONFIG_TARGET_S32G3XXAEVB)
+	!defined(CONFIG_TARGET_S32G3XXAEVB) && \
+	!defined(CONFIG_MICROSYS_MPXS32G274AR2) && \
+	!defined(CONFIG_MICROSYS_MPXS32G274AR3) && \
+	!defined(CONFIG_MICROSYS_MPXS32G274AR5) && \
+	!defined(CONFIG_MICROSYS_MPXS32G399AR5)
+
 	void __iomem *phy_reg;
 	void __iomem *phy_ctrl;
 
@@ -179,7 +188,12 @@ static int usb_phy_enable(int index, struct usb_ehci *ehci)
 		return ret;
 
 #if !defined(CONFIG_TARGET_S32G2XXAEVB) && \
-	!defined(CONFIG_TARGET_S32G3XXAEVB)
+	!defined(CONFIG_TARGET_S32G3XXAEVB) && \
+	!defined(CONFIG_MICROSYS_MPXS32G274AR2) && \
+	!defined(CONFIG_MICROSYS_MPXS32G274AR3) && \
+	!defined(CONFIG_MICROSYS_MPXS32G274AR5) && \
+	!defined(CONFIG_MICROSYS_MPXS32G399AR5)
+
 	/* Reset USBPHY module */
 	setbits_le32(phy_ctrl, USBPHY_CTRL_SFTRST);
 	udelay(10);
@@ -282,7 +296,11 @@ int usb_phy_mode(int port)
 static void usb_oc_config(int index)
 {
 #if !defined(CONFIG_TARGET_S32G2XXAEVB) && \
-	!defined(CONFIG_TARGET_S32G3XXAEVB)
+	!defined(CONFIG_TARGET_S32G3XXAEVB) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G274AR2) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G274AR3) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G274AR5) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G399AR5)
 #if defined(CONFIG_MX6)
 	struct usbnc_regs *usbnc = (struct usbnc_regs *)(USB_BASE_ADDR +
 			USB_OTHERREGS_OFFSET);
@@ -360,7 +378,11 @@ int __weak board_ehci_power(int port, int on)
 int ehci_mx6_common_init(struct usb_ehci *ehci, int index)
 {
 #if !defined(CONFIG_TARGET_S32G2XXAEVB) && \
-	!defined(CONFIG_TARGET_S32G3XXAEVB)
+	!defined(CONFIG_TARGET_S32G3XXAEVB) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G274AR2) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G274AR3) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G274AR5) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G399AR5)
 	int ret;
 
 	enable_usboh3_clk(1);
@@ -380,7 +402,11 @@ int ehci_mx6_common_init(struct usb_ehci *ehci, int index)
 #endif
 
 #if defined(CONFIG_MX6) || defined(CONFIG_TARGET_S32G2XXAEVB) || \
-	defined(CONFIG_TARGET_S32G3XXAEVB)
+	defined(CONFIG_TARGET_S32G3XXAEVB) || \
+	defined(CONFIG_MICROSYS_MPXS32G274AR2) || \
+	defined(CONFIG_MICROSYS_MPXS32G274AR3) || \
+	defined(CONFIG_MICROSYS_MPXS32G274AR5) || \
+	defined(CONFIG_MICROSYS_MPXS32G399AR5)
 	usb_phy_enable(index, ehci);
 #endif
 
@@ -487,7 +513,11 @@ static const struct ehci_ops mx6_ehci_ops = {
 static int ehci_usb_phy_mode(struct udevice *dev)
 {
 #if !defined(CONFIG_TARGET_S32G2XXAEVB) && \
-	!defined(CONFIG_TARGET_S32G3XXAEVB)
+	!defined(CONFIG_TARGET_S32G3XXAEVB) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G274AR2) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G274AR3) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G274AR5) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G399AR5)
 	struct usb_platdata *plat = dev_get_platdata(dev);
 	void *__iomem addr = (void *__iomem)devfdt_get_addr(dev);
 	void *__iomem phy_ctrl, *__iomem phy_status;
@@ -560,7 +590,11 @@ static int ehci_usb_ofdata_to_platdata(struct udevice *dev)
 static int ehci_usb_bind(struct udevice *dev)
 {
 #if !defined(CONFIG_TARGET_S32G2XXAEVB) && \
-	!defined(CONFIG_TARGET_S32G3XXAEVB)
+	!defined(CONFIG_TARGET_S32G3XXAEVB) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G274AR2) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G274AR3) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G274AR5) \
+	&& !defined(CONFIG_MICROSYS_MPXS32G399AR5)
 	/*
 	 * TODO:
 	 * This driver is only partly converted to DT probing and still uses
diff --git a/env/Makefile b/env/Makefile
index e2a165b8f1..0b9c099f77 100644
--- a/env/Makefile
+++ b/env/Makefile
@@ -12,7 +12,7 @@ obj-$(CONFIG_$(SPL_TPL_)ENV_SUPPORT) += callback.o
 ifndef CONFIG_SPL_BUILD
 obj-$(CONFIG_ENV_IS_IN_EEPROM) += eeprom.o
 extra-$(CONFIG_ENV_IS_EMBEDDED) += embedded.o
-obj-$(CONFIG_ENV_IS_IN_EEPROM) += embedded.o
+#obj-$(CONFIG_ENV_IS_IN_EEPROM) += embedded.o
 extra-$(CONFIG_ENV_IS_IN_FLASH) += embedded.o
 obj-$(CONFIG_ENV_IS_IN_NVRAM) += embedded.o
 obj-$(CONFIG_ENV_IS_IN_NVRAM) += nvram.o
diff --git a/env/eeprom.c b/env/eeprom.c
index e8126cfe39..ad20bdb7a5 100644
--- a/env/eeprom.c
+++ b/env/eeprom.c
@@ -17,6 +17,9 @@
 #if defined(CONFIG_I2C_ENV_EEPROM_BUS)
 #include <i2c.h>
 #endif
+#ifdef CONFIG_DM_I2C
+#include <i2c_eeprom.h>
+#endif
 #include <search.h>
 #include <errno.h>
 #include <linux/compiler.h>	/* for BUG_ON */
@@ -27,6 +30,9 @@ static int eeprom_bus_read(unsigned dev_addr, unsigned offset,
 			   uchar *buffer, unsigned cnt)
 {
 	int rcode;
+
+#ifndef CONFIG_DM_I2C
+    unsigned int cur_speed;
 #if defined(CONFIG_I2C_ENV_EEPROM_BUS)
 	int old_bus = i2c_get_bus_num();
 
@@ -34,11 +40,27 @@ static int eeprom_bus_read(unsigned dev_addr, unsigned offset,
 		i2c_set_bus_num(CONFIG_I2C_ENV_EEPROM_BUS);
 #endif
 
+    cur_speed = i2c_get_bus_speed();
+
+    if (cur_speed != EEPROM_I2C_SPEED)
+        i2c_set_bus_speed(EEPROM_I2C_SPEED);
+
 	rcode = eeprom_read(dev_addr, offset, buffer, cnt);
 
+    if (cur_speed != EEPROM_I2C_SPEED)
+        i2c_set_bus_speed(cur_speed);
+
 #if defined(CONFIG_I2C_ENV_EEPROM_BUS)
+    if (old_bus != CONFIG_I2C_ENV_EEPROM_BUS)
 	i2c_set_bus_num(old_bus);
 #endif
+#else
+    struct udevice *dev;
+    rcode = i2c_get_chip_for_busnum(CONFIG_I2C_ENV_EEPROM_BUS,
+            dev_addr, CONFIG_SYS_I2C_EEPROM_ADDR_LEN, &dev);
+    if (!rcode)
+        rcode = i2c_eeprom_read(dev, offset, buffer, cnt);
+#endif
 
 	return rcode;
 }
@@ -47,6 +69,9 @@ static int eeprom_bus_write(unsigned dev_addr, unsigned offset,
 			    uchar *buffer, unsigned cnt)
 {
 	int rcode;
+
+#ifndef CONFIG_DM_I2C
+	unsigned int cur_speed;
 #if defined(CONFIG_I2C_ENV_EEPROM_BUS)
 	int old_bus = i2c_get_bus_num();
 
@@ -54,11 +79,27 @@ static int eeprom_bus_write(unsigned dev_addr, unsigned offset,
 		i2c_set_bus_num(CONFIG_I2C_ENV_EEPROM_BUS);
 #endif
 
+    cur_speed = i2c_get_bus_speed();
+
+    if (cur_speed != EEPROM_I2C_SPEED)
+        i2c_set_bus_speed(EEPROM_I2C_SPEED);
+
 	rcode = eeprom_write(dev_addr, offset, buffer, cnt);
 
+    if (cur_speed != EEPROM_I2C_SPEED)
+        i2c_set_bus_speed(cur_speed);
+
 #if defined(CONFIG_I2C_ENV_EEPROM_BUS)
+    if (old_bus != CONFIG_I2C_ENV_EEPROM_BUS)
 	i2c_set_bus_num(old_bus);
 #endif
+#else
+    struct udevice *dev;
+    rcode = i2c_get_chip_for_busnum(CONFIG_I2C_ENV_EEPROM_BUS,
+            dev_addr, CONFIG_SYS_I2C_EEPROM_ADDR_LEN, &dev);
+    if (!rcode)
+        rcode = i2c_eeprom_write(dev, offset, buffer, cnt);
+#endif
 
 	return rcode;
 }
@@ -85,6 +126,7 @@ static int env_eeprom_load(void)
 {
 	char buf_env[CONFIG_ENV_SIZE];
 	unsigned int off = CONFIG_ENV_OFFSET;
+	int rc;
 
 #ifdef CONFIG_ENV_OFFSET_REDUND
 	ulong len, crc[2], crc_tmp;
@@ -148,7 +190,7 @@ static int env_eeprom_load(void)
 			gd->env_valid = ENV_VALID;
 	}
 
-#else /* CONFIG_ENV_OFFSET_REDUND */
+#elif 0 /* CONFIG_ENV_OFFSET_REDUND */
 	ulong crc, len, new;
 	uchar rdbuf[64];
 
@@ -188,7 +230,12 @@ static int env_eeprom_load(void)
 	eeprom_bus_read(CONFIG_SYS_DEF_EEPROM_ADDR,
 		off, (uchar *)buf_env, CONFIG_ENV_SIZE);
 
-	return env_import(buf_env, 1);
+	rc = env_import(buf_env, 1);
+
+	if (rc == 0) gd->env_valid = ENV_VALID;
+	else gd->env_valid = ENV_INVALID;
+
+	return rc;
 }
 
 static int env_eeprom_save(void)
diff --git a/include/configs/mpxs32g274ar2.h b/include/configs/mpxs32g274ar2.h
new file mode 100644
index 0000000000..e1b067649f
--- /dev/null
+++ b/include/configs/mpxs32g274ar2.h
@@ -0,0 +1,178 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2020-2022 MicroSys Electronics GmbH
+ */
+
+#ifndef __MPXS32G274AR2_H
+#define __MPXS32G274AR2_H
+
+#include <configs/s32g2.h>
+
+#undef CONFIG_MMC_HS400_SUPPORT
+#undef CONFIG_MMC_HS400_ES_SUPPORT
+
+#ifndef CONFIG_BOARD_EARLY_INIT_R
+#define CONFIG_BOARD_EARLY_INIT_R
+#endif
+
+#undef CONFIG_LOADADDR
+#undef CONFIG_SYS_LOAD_ADDR
+#define CONFIG_LOADADDR 0x90000000
+#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
+
+#if CONFIG_IS_ENABLED(USB_EHCI_MX6)
+#define CONFIG_MXC_USB_PORTSC        PORT_PTS_ULPI
+#endif
+
+#ifndef CONFIG_SYS_I2C_MXC_I2C1
+#define CONFIG_SYS_I2C_MXC_I2C1
+#endif
+#ifndef CONFIG_SYS_I2C_MXC_I2C2
+#define CONFIG_SYS_I2C_MXC_I2C2
+#endif
+#ifndef CONFIG_SYS_I2C_MXC_I2C3
+#define CONFIG_SYS_I2C_MXC_I2C3
+#endif
+#ifndef CONFIG_SYS_I2C_MXC_I2C5
+#define CONFIG_SYS_I2C_MXC_I2C5
+#endif
+
+/*
+ * EEPROM for environment is 54@I2C0 (BR24G128)
+ */
+#define CONFIG_SYS_I2C_SPEED 100000
+#define CONFIG_I2C_ENV_EEPROM_BUS             0
+#undef CONFIG_SYS_I2C_EEPROM_ADDR
+#define CONFIG_SYS_I2C_EEPROM_ADDR            0x54
+#undef CONFIG_SYS_I2C_EEPROM_ADDR_LEN
+#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN        2
+#undef CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS
+#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
+#undef CONFIG_SYS_EEPROM_SIZE
+#define CONFIG_SYS_EEPROM_SIZE                (16*1024)
+#undef CONFIG_ENV_OFFSET
+#define CONFIG_ENV_OFFSET                     0x2000
+
+/*
+ * Enables command 'mac':
+ */
+#define CONFIG_ID_EEPROM
+#define CONFIG_SYS_EEPROM_BUS_NUM 0
+//#define CONFIG_SYS_I2C_EEPROM_ADDR 0x54
+//#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
+#define CONFIG_SYS_I2C_EEPROM_NXID
+#define CONFIG_SYS_I2C_EEPROM_NXID_MAC 4
+
+#undef CONFIG_ENV_SIZE
+#define CONFIG_ENV_SIZE                       0x2000
+#ifndef CONFIG_CMD_EEPROM
+#define CONFIG_CMD_EEPROM
+#endif
+
+/*
+ * SJA1110
+ * =======
+ *
+ * CS1: SPI_HAP_SS0: Switch Subsystem
+ * CS2: SPI_HAP_SS1: Microcontroller Subsystem
+ */
+//#define CONFIG_SYS_DSPI_CTAR1 (DSPI_CTAR_TRSZ(0xf) | DSPI_CTAR_CPHA)
+//#define CONFIG_SYS_DSPI_CTAR2 (DSPI_CTAR_TRSZ(0xf) | DSPI_CTAR_CPHA)
+
+#define BOOTARGS_SD                                                 \
+    "bootargs_sd=console=ttyLF0,115200 "                            \
+        " root=/dev/mmcblk0p1 rootwait rw earlycon "                \
+        CONFIG_EXTRA_KERNEL_BOOT_ARGS "\0"
+
+#define BOOTFIT_SD \
+    "bootfit_sd=setenv bootargs ${bootargs_sd} ${sja1110_cfg}; ext4load mmc ${mmcdev}:1 ${loadaddr} boot/fitImage.itb; bootm ${loadaddr}${kconfig}\0"
+
+#define BOOTIMG_SD \
+    "bootimg_sd=setenv bootargs ${bootargs_sd} ${sja1110_cfg}; ext4load mmc ${mmcdev}:1 ${loadaddr} boot/Image; ext4load mmc ${mmcdev}:1 ${fdt_addr} boot/s32g274sbc.dtb; bootm ${loadaddr} - ${fdt_addr}\0"
+
+#undef CONFIG_EXTRA_ENV_SETTINGS
+
+#undef CONFIG_S32CC_HWCONFIG
+#if CONFIG_IS_ENABLED(MICROSYS_CRXS32GR2) \
+	|| CONFIG_IS_ENABLED(MICROSYS_CRXS32GR3)
+#define CONFIG_S32CC_HWCONFIG \
+	"serdes0:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs0_1:speed=1G;pcie0:mode=rc;serdes1:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs1_1:speed=1G;pcie1:mode=rc"
+#else
+#define CONFIG_S32CC_HWCONFIG \
+	"serdes0:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs0_1:speed=1G;pcie0:mode=rc;serdes1:mode=xpcs0,clock=ext,fmhz=125;xpcs1_1:speed=2G5"
+#endif
+
+#if CONFIG_IS_ENABLED(MICROSYS_CRXS32GR2) || CONFIG_IS_ENABLED(MICROSYS_CRXS32GR3)
+#define PFENG_MODE "enable,sgmii,rgmii,rgmii"
+#define PFENG_EMAC "1"
+#endif
+
+#undef PFE_EXTRA_ENV_SETTINGS
+#define PFE_EXTRA_ENV_SETTINGS \
+    "pfeng_mode=" PFENG_MODE "\0" \
+    "ethact=eth_pfeng\0" \
+    "pfengemac=" PFENG_EMAC "\0"
+#define PFE_INIT_CMD "pfeng stop; "
+
+#define PFENG_FLASH_FW_OFFSET 3000000
+
+//#ifdef CONFIG_S32_ATF_BOOT_FLOW
+#define FLASH_IMG "flash_img=boot/fip.s32-qspi\0"
+//#else
+//#define FLASH_IMG "flash_img=boot/u-boot-" CONFIG_SYS_BOARD ".s32-qspi\0"
+//#endif
+
+#define FLASH_CMD "flash=ext4load mmc 0:1 ${loadaddr} ${flash_img}; sf probe 6:0; sf update ${loadaddr} 0 ${filesize}\0"
+
+#define FLASH_FW_IMG "flashfw_img=s32g_pfe_class.fw\0"
+#define FLASH_FW_CMD "flashfw=ext4load mmc 0:1 ${loadaddr} ${flashfw_img}; sf probe 6:0; sf update ${loadaddr} "__stringify(PFENG_FLASH_FW_OFFSET)" ${filesize}\0"
+
+#define RCWSD   "rcwsd=mw.l ${loadaddr} 000f0140 1; i2c dev 0; i2c write ${loadaddr} 50 0.1 4 -s; i2c mw 4d 0.1 13 1\0"
+#define RCWEMMC "rcwemmc=mw.l ${loadaddr} 00070160 1; i2c dev 0; i2c write ${loadaddr} 50 0.1 4 -s; i2c mw 4d 0.1 1b 1\0"
+#define RCWQSPI "rcwqspi=mw.l ${loadaddr} 00000100 1; i2c dev 0; i2c write ${loadaddr} 50 0.1 4 -s\0"
+
+#if CONFIG_IS_ENABLED(FSL_PFENG_FW_LOC_QSPI)
+#define PFENGFW "pfengfw="__stringify(PFENG_FLASH_FW_OFFSET)"@6:0"
+#else
+#define PFENGFW "pfengfw=mmc@0:1:s32g_pfe_class.fw"
+#endif
+
+#define CONFIG_EXTRA_ENV_SETTINGS                                 \
+    XEN_EXTRA_ENV_SETTINGS                                        \
+    PFE_EXTRA_ENV_SETTINGS                                        \
+    "fdt_addr=" __stringify(S32CC_FDT_ADDR) "\0"                        \
+    "mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0"            \
+    "mmcroot=/dev/mmcblk0p1 rootwait rw\0"                        \
+    "sja1110_cfg=sja1110.firmware_name=sja1110_uc.bin\0"           \
+    BOOTARGS_SD                                                   \
+    BOOTFIT_SD \
+    BOOTIMG_SD \
+    PCIE_EXTRA_ENV_SETTINGS \
+    PFENGFW "\0" \
+    FLASH_IMG FLASH_CMD \
+    FLASH_FW_IMG FLASH_FW_CMD \
+    RCWSD RCWEMMC RCWQSPI
+
+#undef CONFIG_BOOTCOMMAND
+
+#if defined(CONFIG_FLASH_BOOT)
+#define CONFIG_BOOTCOMMAND \
+    PFE_INIT_CMD "run bootcmd_flash"
+#elif defined(CONFIG_SD_BOOT)
+#define CONFIG_BOOTCOMMAND                                   \
+    PFE_INIT_CMD "mmc dev ${mmcdev}; if mmc rescan; then "   \
+               "run bootfit_sd; "                            \
+       "fi"
+#endif
+
+#undef CONFIG_SPI_FLASH_MACRONIX
+
+/*
+ * Task #4484:
+ * Support of higher baud rate
+ * Background is to reduce software update time via serial
+ * connection in production.
+ */
+#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400, 460800 }
+
+#endif
diff --git a/include/configs/mpxs32g274ar3.h b/include/configs/mpxs32g274ar3.h
new file mode 100644
index 0000000000..5f58c2af08
--- /dev/null
+++ b/include/configs/mpxs32g274ar3.h
@@ -0,0 +1,20 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#ifndef __MPXS32G274AR3_H
+#define __MPXS32G274AR3_H
+
+#include <configs/mpxs32g274ar2.h>
+
+#undef CONFIG_SYS_EEPROM_SIZE
+#define CONFIG_SYS_EEPROM_SIZE                (0x2000)
+
+#undef CONFIG_ENV_SIZE
+#define CONFIG_ENV_SIZE                       (0x1e00)
+
+#undef CONFIG_ENV_OFFSET
+#define CONFIG_ENV_OFFSET                     (0x200)
+
+#endif
diff --git a/include/configs/mpxs32g274ar5.h b/include/configs/mpxs32g274ar5.h
new file mode 100644
index 0000000000..d009daf810
--- /dev/null
+++ b/include/configs/mpxs32g274ar5.h
@@ -0,0 +1,11 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#ifndef __MPXS32G274AR5_H
+#define __MPXS32G274AR5_H
+
+#include <configs/mpxs32g274ar3.h>
+
+#endif
diff --git a/include/configs/mpxs32g399ar5.h b/include/configs/mpxs32g399ar5.h
new file mode 100644
index 0000000000..3d95d62aeb
--- /dev/null
+++ b/include/configs/mpxs32g399ar5.h
@@ -0,0 +1,172 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#ifndef __MPXS32G399AR5_H
+#define __MPXS32G399AR5_H
+
+#include <configs/s32g3.h>
+
+#undef CONFIG_MMC_HS400_SUPPORT
+#undef CONFIG_MMC_HS400_ES_SUPPORT
+
+#ifndef CONFIG_BOARD_EARLY_INIT_R
+#define CONFIG_BOARD_EARLY_INIT_R
+#endif
+
+#undef CONFIG_LOADADDR
+#undef CONFIG_SYS_LOAD_ADDR
+#define CONFIG_LOADADDR 0x90000000
+#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
+
+#if CONFIG_IS_ENABLED(USB_EHCI_MX6)
+#define CONFIG_MXC_USB_PORTSC        PORT_PTS_ULPI
+#endif
+
+#ifndef CONFIG_SYS_I2C_MXC_I2C1
+#define CONFIG_SYS_I2C_MXC_I2C1
+#endif
+#ifndef CONFIG_SYS_I2C_MXC_I2C2
+#define CONFIG_SYS_I2C_MXC_I2C2
+#endif
+#ifndef CONFIG_SYS_I2C_MXC_I2C3
+#define CONFIG_SYS_I2C_MXC_I2C3
+#endif
+#ifndef CONFIG_SYS_I2C_MXC_I2C5
+#define CONFIG_SYS_I2C_MXC_I2C5
+#endif
+
+/*
+ * EEPROM for environment is 54@I2C0 (BR24G128)
+ */
+#define CONFIG_SYS_I2C_SPEED 100000
+#define CONFIG_I2C_ENV_EEPROM_BUS             0
+#undef CONFIG_SYS_I2C_EEPROM_ADDR
+#define CONFIG_SYS_I2C_EEPROM_ADDR            0x54
+#undef CONFIG_SYS_I2C_EEPROM_ADDR_LEN
+#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN        2
+#undef CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS
+#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
+
+/*
+ * Enables command 'mac':
+ */
+#define CONFIG_ID_EEPROM
+#define CONFIG_SYS_EEPROM_BUS_NUM 0
+#define CONFIG_SYS_I2C_EEPROM_NXID
+#define CONFIG_SYS_I2C_EEPROM_NXID_MAC 4
+
+#ifndef CONFIG_CMD_EEPROM
+#define CONFIG_CMD_EEPROM
+#endif
+
+#undef CONFIG_SYS_EEPROM_SIZE
+#define CONFIG_SYS_EEPROM_SIZE     (8192)
+
+#undef CONFIG_ENV_OFFSET
+#define CONFIG_ENV_OFFSET          (512)
+
+#undef CONFIG_ENV_SIZE
+#define CONFIG_ENV_SIZE            (CONFIG_SYS_EEPROM_SIZE-CONFIG_ENV_OFFSET)
+
+#define BOOTARGS_SD                                                 \
+    "bootargs_sd=console=ttyLF0,115200 "                            \
+        " root=/dev/mmcblk0p1 rootwait rw earlycon "                \
+        CONFIG_EXTRA_KERNEL_BOOT_ARGS "\0"
+
+#define BOOTFIT_SD \
+    "bootfit_sd=setenv bootargs ${bootargs_sd} ${sja1110_cfg}; ext4load mmc ${mmcdev}:1 ${loadaddr} boot/fitImage.itb; bootm ${loadaddr}${kconfig}\0"
+
+#define BOOTIMG_SD \
+    "bootimg_sd=setenv bootargs ${bootargs_sd} ${sja1110_cfg}; ext4load mmc ${mmcdev}:1 ${loadaddr} boot/Image; ext4load mmc ${mmcdev}:1 ${fdt_addr} boot/s32g274sbc.dtb; bootm ${loadaddr} - ${fdt_addr}\0"
+
+#undef CONFIG_EXTRA_ENV_SETTINGS
+
+#undef CONFIG_S32CC_HWCONFIG
+#if CONFIG_IS_ENABLED(MICROSYS_CRXS32GR2) \
+	|| CONFIG_IS_ENABLED(MICROSYS_CRXS32GR3)
+#define CONFIG_S32CC_HWCONFIG \
+	"serdes0:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs0_1:speed=1G;pcie0:mode=rc;serdes1:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs1_1:speed=1G;pcie1:mode=rc"
+#else
+#define CONFIG_S32CC_HWCONFIG \
+	"serdes0:mode=pcie&xpcs0,clock=ext,fmhz=100;xpcs0_1:speed=1G;pcie0:mode=rc;serdes1:mode=xpcs0,clock=ext,fmhz=125;xpcs1_1:speed=2G5"
+#endif
+
+#if CONFIG_IS_ENABLED(MICROSYS_CRXS32GR2) || CONFIG_IS_ENABLED(MICROSYS_CRXS32GR3)
+#define PFENG_MODE "enable,sgmii,rgmii,rgmii"
+#define PFENG_EMAC "1"
+#endif
+
+#undef PFE_EXTRA_ENV_SETTINGS
+#define PFE_EXTRA_ENV_SETTINGS \
+    "pfeng_mode=" PFENG_MODE "\0" \
+    "ethact=eth_pfeng\0" \
+    "pfengemac=" PFENG_EMAC "\0"
+#define PFE_INIT_CMD "pfeng stop; "
+
+#define EXTRA_BOOTCOMMAND		PFE_INIT_CMD
+#define EXTRA_BOOT_ARGS			PFE_EXTRA_BOOT_ARGS
+
+#define PFENG_FLASH_FW_OFFSET 3000000
+
+//#ifdef CONFIG_S32_ATF_BOOT_FLOW
+#define FLASH_IMG "flash_img=boot/fip.s32-qspi\0"
+//#else
+//#define FLASH_IMG "flash_img=boot/u-boot-" CONFIG_SYS_BOARD ".s32-qspi\0"
+//#endif
+
+#define FLASH_CMD "flash=ext4load mmc 0:1 ${loadaddr} ${flash_img}; sf probe 6:0; sf update ${loadaddr} 0 ${filesize}\0"
+
+#define FLASH_FW_IMG "flashfw_img=s32g_pfe_class.fw\0"
+#define FLASH_FW_CMD "flashfw=ext4load mmc 0:1 ${loadaddr} ${flashfw_img}; sf probe 6:0; sf update ${loadaddr} "__stringify(PFENG_FLASH_FW_OFFSET)" ${filesize}\0"
+
+#define RCWSD   "rcwsd=mw.l ${loadaddr} 000f0140 1; i2c dev 0; i2c write ${loadaddr} 50 0.1 4 -s; i2c mw 4d 0.1 13 1\0"
+#define RCWEMMC "rcwemmc=mw.l ${loadaddr} 00070160 1; i2c dev 0; i2c write ${loadaddr} 50 0.1 4 -s; i2c mw 4d 0.1 1b 1\0"
+#define RCWQSPI "rcwqspi=mw.l ${loadaddr} 00000100 1; i2c dev 0; i2c write ${loadaddr} 50 0.1 4 -s\0"
+
+#if CONFIG_IS_ENABLED(FSL_PFENG_FW_LOC_QSPI)
+#define PFENGFW "pfengfw="__stringify(PFENG_FLASH_FW_OFFSET)"@6:0"
+#else
+#define PFENGFW "pfengfw=mmc@0:1:s32g_pfe_class.fw"
+#endif
+
+#define CONFIG_EXTRA_ENV_SETTINGS                                 \
+    XEN_EXTRA_ENV_SETTINGS                                        \
+    PFE_EXTRA_ENV_SETTINGS                                        \
+    "fdt_addr=" __stringify(S32CC_FDT_ADDR) "\0"                        \
+    "mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0"            \
+    "mmcroot=/dev/mmcblk0p1 rootwait rw\0"                        \
+    "sja1110_cfg=sja1110.firmware_name=sja1110_uc.bin\0"           \
+    BOOTARGS_SD                                                   \
+    BOOTFIT_SD \
+    BOOTIMG_SD \
+    PCIE_EXTRA_ENV_SETTINGS \
+    PFENGFW "\0" \
+    FLASH_IMG FLASH_CMD \
+    FLASH_FW_IMG FLASH_FW_CMD \
+    RCWSD RCWEMMC RCWQSPI
+
+#undef CONFIG_BOOTCOMMAND
+
+#if defined(CONFIG_FLASH_BOOT)
+#define CONFIG_BOOTCOMMAND \
+    PFE_INIT_CMD "run bootcmd_flash"
+#elif defined(CONFIG_SD_BOOT)
+#define CONFIG_BOOTCOMMAND                                   \
+    PFE_INIT_CMD "mmc dev ${mmcdev}; if mmc rescan; then "   \
+               "run bootfit_sd; "                            \
+       "fi"
+#endif
+
+#undef CONFIG_SPI_FLASH_MACRONIX
+
+/*
+ * Task #4484:
+ * Support of higher baud rate
+ * Background is to reduce software update time via serial
+ * connection in production.
+ */
+#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400, 460800 }
+
+#endif
diff --git a/include/configs/s32g274ar2sbc2.h b/include/configs/s32g274ar2sbc2.h
new file mode 100644
index 0000000000..ba77e24d7b
--- /dev/null
+++ b/include/configs/s32g274ar2sbc2.h
@@ -0,0 +1,11 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2021 MicroSys Electronics GmbH
+ */
+
+#ifndef __S32G274AR2SBC2_H
+#define __S32G274AR2SBC2_H
+
+#include <configs/mpxs32g274ar2.h>
+
+#endif
diff --git a/include/configs/s32g274ar2sbc3.h b/include/configs/s32g274ar2sbc3.h
new file mode 100644
index 0000000000..86265f4b10
--- /dev/null
+++ b/include/configs/s32g274ar2sbc3.h
@@ -0,0 +1,11 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2022 MicroSys Electronics GmbH
+ */
+
+#ifndef __S32G274AR2SBC3_H
+#define __S32G274AR2SBC3_H
+
+#include <configs/mpxs32g274ar2.h>
+
+#endif
diff --git a/include/configs/s32g274ar3sbc2.h b/include/configs/s32g274ar3sbc2.h
new file mode 100644
index 0000000000..5622e9310f
--- /dev/null
+++ b/include/configs/s32g274ar3sbc2.h
@@ -0,0 +1,11 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#ifndef __S32G274AR3SBC2_H
+#define __S32G274AR3SBC2_H
+
+#include <configs/mpxs32g274ar3.h>
+
+#endif
diff --git a/include/configs/s32g274ar3sbc3.h b/include/configs/s32g274ar3sbc3.h
new file mode 100644
index 0000000000..19da88f6ac
--- /dev/null
+++ b/include/configs/s32g274ar3sbc3.h
@@ -0,0 +1,11 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#ifndef __S32G274AR3SBC3_H
+#define __S32G274AR3SBC3_H
+
+#include <configs/mpxs32g274ar3.h>
+
+#endif
diff --git a/include/configs/s32g274ar5sbc3.h b/include/configs/s32g274ar5sbc3.h
new file mode 100644
index 0000000000..8a98cf1e3e
--- /dev/null
+++ b/include/configs/s32g274ar5sbc3.h
@@ -0,0 +1,11 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#ifndef __S32G274AR5SBC3_H
+#define __S32G274AR5SBC3_H
+
+#include <configs/mpxs32g274ar5.h>
+
+#endif
diff --git a/include/configs/s32g399ar5sbc2.h b/include/configs/s32g399ar5sbc2.h
new file mode 100644
index 0000000000..d3ed306102
--- /dev/null
+++ b/include/configs/s32g399ar5sbc2.h
@@ -0,0 +1,11 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#ifndef __S32G399AR5SBC2_H
+#define __S32G399AR5SBC2_H
+
+#include "mpxs32g399ar5.h"
+
+#endif
diff --git a/include/configs/s32g399ar5sbc3.h b/include/configs/s32g399ar5sbc3.h
new file mode 100644
index 0000000000..5578535e8a
--- /dev/null
+++ b/include/configs/s32g399ar5sbc3.h
@@ -0,0 +1,11 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+/*
+ * Copyright (C) 2023 MicroSys Electronics GmbH
+ */
+
+#ifndef __S32G399AR5SBC3_H
+#define __S32G399AR5SBC3_H
+
+#include "mpxs32g399ar5.h"
+
+#endif
diff --git a/include/dm/of_extra.h b/include/dm/of_extra.h
index ca15df21b0..f54f0ed3aa 100644
--- a/include/dm/of_extra.h
+++ b/include/dm/of_extra.h
@@ -86,4 +86,24 @@ int ofnode_decode_memory_region(ofnode config_node, const char *mem_type,
 				const char *suffix, fdt_addr_t *basep,
 				fdt_size_t *sizep);
 
+/**
+ * ofnode_phy_is_fixed_link() - Detect fixed-link pseudo-PHY device
+ *
+ * This function detects whether the ethernet controller connects to a
+ * fixed-link pseudo-PHY device.
+ *
+ * This function supports the following two DT bindings:
+ * - the new DT binding, where 'fixed-link' is a sub-node of the
+ *   Ethernet device
+ * - the old DT binding, where 'fixed-link' is a property with 5
+ *   cells encoding various information about the fixed PHY
+ *
+ * If both new and old bindings exist, the new one is preferred.
+ *
+ * @param eth_node	ofnode containing the fixed-link subnode/property
+ * @param phy_node	if fixed-link PHY detected, containing the PHY ofnode
+ * @return true if a fixed-link pseudo-PHY device exists, false otherwise
+ */
+bool ofnode_phy_is_fixed_link(ofnode eth_node, ofnode *phy_node);
+
 #endif
diff --git a/include/dm/ofnode.h b/include/dm/ofnode.h
index d24b040da4..b8e72f981f 100644
--- a/include/dm/ofnode.h
+++ b/include/dm/ofnode.h
@@ -908,6 +908,21 @@ ofnode ofnode_by_prop_value(ofnode from, const char *propname,
 	     ofnode_valid(node); \
 	     node = ofnode_next_subnode(node))
 
+#define ofnode_for_each_available_child(node, parent) \
+    for (node = ofnode_first_subnode(parent); \
+         ofnode_is_available(node); \
+         node = ofnode_next_subnode(node))
+
+#define ofnode_for_each_available_compatible_child(node, parent, compat) \
+    for (node = ofnode_first_subnode(parent); \
+         ofnode_is_available(node) && ofnode_device_is_compatible(node, compat); \
+         node = ofnode_next_subnode(node))
+
+#define ofnode_for_each_compatible_child(node, parent, compat) \
+    for (node = ofnode_first_subnode(parent); \
+         ofnode_device_is_compatible(node, compat); \
+         node = ofnode_next_subnode(node))
+
 /**
  * ofnode_translate_address() - Translate a device-tree address
  *
diff --git a/include/i2c_eeprom.h b/include/i2c_eeprom.h
index b96254ae79..98e3e169e8 100644
--- a/include/i2c_eeprom.h
+++ b/include/i2c_eeprom.h
@@ -1,6 +1,10 @@
 /* SPDX-License-Identifier: GPL-2.0+ */
 /*
  * Copyright (c) 2014 Google, Inc
+ *
+ * Copyright (C) 2019 MicroSys Electronics GmbH
+ *   Implemented i2c_eeprom_std_write(). Parameters are
+ *   read from the devicetree.
  */
 
 #ifndef __I2C_EEPROM
@@ -20,6 +24,8 @@ struct i2c_eeprom {
 	unsigned pagewidth;
 	/* The EEPROM's capacity in bytes */
 	unsigned long size;
+	/* The EEPROM's page write delay in microseconds */
+	unsigned long page_write_delay;
 };
 
 /*
diff --git a/include/spi.h b/include/spi.h
index 852f570eaa..f009088458 100644
--- a/include/spi.h
+++ b/include/spi.h
@@ -213,6 +213,15 @@ int spi_claim_bus(struct spi_slave *slave);
  */
 void spi_release_bus(struct spi_slave *slave);
 
+/**
+ * \fn void spi_restore(struct spi_slave*)
+ * \brief Restores settings in the controller/flash
+ *
+ * \param slave The SPI slave device
+ * \return void
+ */
+void spi_restore(struct spi_slave *slave);
+
 /**
  * Set the word length for SPI transactions
  *
@@ -477,6 +486,14 @@ struct dm_spi_ops {
 	 */
 	int (*get_mmap)(struct udevice *dev, ulong *map_basep,
 			uint *map_sizep, uint *offsetp);
+
+	/**
+	 * restore() - restore controller/flash
+	 *
+	 * @param dev The SPI flash device
+	 * @return 0 if OK, otherwise error code
+	 */
+	int (*restore)(struct udevice *dev);
 };
 
 struct dm_spi_emul_ops {
diff --git a/include/spi_flash.h b/include/spi_flash.h
index 0b23f57a71..e129a1629e 100644
--- a/include/spi_flash.h
+++ b/include/spi_flash.h
@@ -34,6 +34,17 @@ struct dm_spi_flash_ops {
 	int (*write)(struct udevice *dev, u32 offset, size_t len,
 		     const void *buf);
 	int (*erase)(struct udevice *dev, u32 offset, size_t len);
+	/**
+	 * \fn int (*restore)(struct udevice*)
+	 * \brief Restores controller/flash settings
+	 *
+	 * called from spi_flash_restore()->spi_flash_restore_dm()
+	 * defined in sf_probe.c: spi_flash_std_restore()
+	 *
+	 * \param dev The SPI device
+	 * \return 0 on success, otherwise error
+	 */
+	int (*restore)(struct udevice *dev);
 	/**
 	 * get_sw_write_prot() - Check state of software write-protect feature
 	 *
@@ -88,6 +99,8 @@ int spi_flash_write_dm(struct udevice *dev, u32 offset, size_t len,
  */
 int spi_flash_erase_dm(struct udevice *dev, u32 offset, size_t len);
 
+int spi_flash_restore_dm(struct udevice *dev);
+
 /**
  * spl_flash_get_sw_write_prot() - Check state of software write-protect feature
  *
@@ -143,6 +156,11 @@ static inline int spi_flash_erase(struct spi_flash *flash, u32 offset,
 	return spi_flash_erase_dm(flash->dev, offset, len);
 }
 
+static inline int spi_flash_restore(struct spi_flash *flash)
+{
+	return spi_flash_restore_dm(flash->dev);
+}
+
 struct sandbox_state;
 
 int sandbox_sf_bind_emul(struct sandbox_state *state, int busnum, int cs,
diff --git a/localversion-microsys b/localversion-microsys
new file mode 100644
index 0000000000..7cadbe28ee
--- /dev/null
+++ b/localversion-microsys
@@ -0,0 +1 @@
+-6.2.5
diff --git a/net/mdio-uclass.c b/net/mdio-uclass.c
index e279f74bd7..78355a3302 100644
--- a/net/mdio-uclass.c
+++ b/net/mdio-uclass.c
@@ -10,6 +10,7 @@
 #include <miiphy.h>
 #include <dm/device-internal.h>
 #include <dm/device_compat.h>
+#include <dm/of_extra.h>
 #include <dm/uclass-internal.h>
 #include <linux/compat.h>
 
@@ -152,7 +153,7 @@ static struct phy_device *dm_eth_connect_phy_handle(struct udevice *ethdev,
 			break;
 
 	if (!ofnode_valid(phandle.node)) {
-		dev_dbg(dev, "can't find PHY node\n");
+		dev_dbg(ethdev, "can't find PHY node\n");
 		return NULL;
 	}
 
@@ -165,16 +166,33 @@ static struct phy_device *dm_eth_connect_phy_handle(struct udevice *ethdev,
 		return NULL;
 	}
 
+	{
+	    struct udevice *dev;
+	    ofnode n = phandle.node;
+
+	    while (ofnode_valid(n)) {
+	        if (!device_get_global_by_ofnode(n, &dev)) {
+	            device_probe(dev);
+	            break;
+	        }
+	        else {
+	            dev_dbg(ethdev, "can't find device for %s!\n", ofnode_get_name(n));
+	        }
+	        n = ofnode_get_parent(n);
+	    }
+	}
+
 	if (uclass_get_device_by_ofnode(UCLASS_MDIO,
 					ofnode_get_parent(phandle.node),
 					&mdiodev)) {
-		dev_dbg(dev, "can't find MDIO bus for node %s\n",
+		dev_dbg(ethdev, "can't find MDIO bus for node %s\n",
 			ofnode_get_name(ofnode_get_parent(phandle.node)));
 		return NULL;
 	}
 
 	phy = dm_mdio_phy_connect(mdiodev, phy_addr, ethdev, interface);
 
+out:
 	if (phy)
 		phy->node = phandle.node;
 
diff --git a/scripts/dtc/pylibfdt/Makefile b/scripts/dtc/pylibfdt/Makefile
index 42342c75bb..607487e534 100644
--- a/scripts/dtc/pylibfdt/Makefile
+++ b/scripts/dtc/pylibfdt/Makefile
@@ -13,12 +13,14 @@ include $(LIBFDT_srcdir)/Makefile.libfdt
 PYLIBFDT_srcs = $(addprefix $(LIBFDT_srcdir)/,$(LIBFDT_SRCS)) \
 		$(obj)/libfdt.i
 
+python_inc = $(shell $(PYTHON3) -c "from sysconfig import get_paths; print(get_paths()['include'])")
+
 quiet_cmd_pymod = PYMOD   $@
       cmd_pymod = unset CROSS_COMPILE; unset CFLAGS; \
 		CC="$(HOSTCC)" LDSHARED="$(HOSTCC) -shared " \
 		LDFLAGS="$(HOSTLDFLAGS)" \
 		VERSION="u-boot-$(UBOOTVERSION)" \
-		CPPFLAGS="$(HOSTCFLAGS) -I$(LIBFDT_srcdir)" OBJDIR=$(obj) \
+		CPPFLAGS="$(HOSTCFLAGS) -I$(LIBFDT_srcdir) -I$(python_inc) -I/usr/include/python3.8" OBJDIR=$(obj) \
 		SOURCES="$(PYLIBFDT_srcs)" \
 		SWIG_OPTS="-I$(LIBFDT_srcdir) -I$(LIBFDT_srcdir)/.." \
 		$(PYTHON3) $< --quiet build_ext --inplace
-- 
2.45.2

