{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600297918083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600297918089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 11:11:57 2020 " "Processing started: Thu Sep 17 11:11:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600297918089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297918089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297918089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600297919045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600297919045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/memory_access/line_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/memory_access/line_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer " "Found entity 1: line_buffer" {  } { { "../../../../../../verilog/memory_access/line_buffer.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/memory_access/line_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/machine_learning/sum_of_products.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/machine_learning/sum_of_products.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_of_products " "Found entity 1: sum_of_products" {  } { { "../../../../../../verilog/machine_learning/sum_of_products.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/sum_of_products.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/machine_learning/convolution_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/machine_learning/convolution_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_calc " "Found entity 1: convolution_calc" {  } { { "../../../../../../verilog/machine_learning/convolution_calc.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/convolution_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/math_functions/floating_point/zero_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/zero_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_count " "Found entity 1: zero_count" {  } { { "../../../../../../verilog/math_functions/floating_point/zero_count.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/zero_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_mlt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_mlt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mlt " "Found entity 1: fp_mlt" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_mlt.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_mlt.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_tree " "Found entity 1: fp_add_tree" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add_tree.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add_tree.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/math_functions/floating_point/fp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../../../../../../verilog/math_functions/floating_point/fp_add.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/math_functions/floating_point/fp_add.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/faccel-cnn/hardware/verilog/common/system_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /github/faccel-cnn/hardware/verilog/common/system_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_monitor " "Found entity 1: system_monitor" {  } { { "../../../../../../verilog/common/system_monitor.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/common/system_monitor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/pd_block.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/pd_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block " "Found entity 1: pd_block" {  } { { "pd_block/synthesis/pd_block.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/pd_block.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pd_block/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pd_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_irq_mapper " "Found entity 1: pd_block_irq_mapper" {  } { { "pd_block/synthesis/submodules/pd_block_irq_mapper.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0 " "Found entity 1: pd_block_mm_interconnect_0" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "pd_block/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_mux_003 " "Found entity 1: pd_block_mm_interconnect_0_rsp_mux_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928438 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_mux_002 " "Found entity 1: pd_block_mm_interconnect_0_rsp_mux_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_mux " "Found entity 1: pd_block_mm_interconnect_0_rsp_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_demux_003 " "Found entity 1: pd_block_mm_interconnect_0_rsp_demux_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_demux_001 " "Found entity 1: pd_block_mm_interconnect_0_rsp_demux_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_demux " "Found entity 1: pd_block_mm_interconnect_0_rsp_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_mux_003 " "Found entity 1: pd_block_mm_interconnect_0_cmd_mux_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_mux_001 " "Found entity 1: pd_block_mm_interconnect_0_cmd_mux_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_mux " "Found entity 1: pd_block_mm_interconnect_0_cmd_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_demux_003 " "Found entity 1: pd_block_mm_interconnect_0_cmd_demux_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_demux_002 " "Found entity 1: pd_block_mm_interconnect_0_cmd_demux_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_demux " "Found entity 1: pd_block_mm_interconnect_0_cmd_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928497 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928497 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928497 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928497 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "pd_block/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "pd_block/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_007_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_007_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928530 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_007 " "Found entity 2: pd_block_mm_interconnect_0_router_007" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_005_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_005_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928536 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_005 " "Found entity 2: pd_block_mm_interconnect_0_router_005" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_004_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_004_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928541 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_004 " "Found entity 2: pd_block_mm_interconnect_0_router_004" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_003_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_003_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928547 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_003 " "Found entity 2: pd_block_mm_interconnect_0_router_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_002_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_002_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928553 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_002 " "Found entity 2: pd_block_mm_interconnect_0_router_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600297928556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928559 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router " "Found entity 2: pd_block_mm_interconnect_0_router" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pd_block/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pd_block/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_sdram_input_efifo_module " "Found entity 1: pd_block_sdram_input_efifo_module" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928590 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_sdram " "Found entity 2: pd_block_sdram" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/rgb_to_tensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/rgb_to_tensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_tensor " "Found entity 1: rgb_to_tensor" {  } { { "pd_block/synthesis/submodules/rgb_to_tensor.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/rgb_to_tensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/fp_lut6.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/fp_lut6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_lut6 " "Found entity 1: fp_lut6" {  } { { "pd_block/synthesis/submodules/fp_lut6.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/fp_lut6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_onchip_ram " "Found entity 1: pd_block_onchip_ram" {  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e " "Found entity 1: pd_block_nios2e" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_register_bank_a_module " "Found entity 1: pd_block_nios2e_cpu_register_bank_a_module" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_nios2e_cpu_register_bank_b_module " "Found entity 2: pd_block_nios2e_cpu_register_bank_b_module" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "3 pd_block_nios2e_cpu_nios2_oci_debug " "Found entity 3: pd_block_nios2e_cpu_nios2_oci_debug" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "4 pd_block_nios2e_cpu_nios2_oci_break " "Found entity 4: pd_block_nios2e_cpu_nios2_oci_break" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "5 pd_block_nios2e_cpu_nios2_oci_xbrk " "Found entity 5: pd_block_nios2e_cpu_nios2_oci_xbrk" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "6 pd_block_nios2e_cpu_nios2_oci_dbrk " "Found entity 6: pd_block_nios2e_cpu_nios2_oci_dbrk" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "7 pd_block_nios2e_cpu_nios2_oci_itrace " "Found entity 7: pd_block_nios2e_cpu_nios2_oci_itrace" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "8 pd_block_nios2e_cpu_nios2_oci_td_mode " "Found entity 8: pd_block_nios2e_cpu_nios2_oci_td_mode" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "9 pd_block_nios2e_cpu_nios2_oci_dtrace " "Found entity 9: pd_block_nios2e_cpu_nios2_oci_dtrace" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "10 pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "11 pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "12 pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "13 pd_block_nios2e_cpu_nios2_oci_fifo " "Found entity 13: pd_block_nios2e_cpu_nios2_oci_fifo" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "14 pd_block_nios2e_cpu_nios2_oci_pib " "Found entity 14: pd_block_nios2e_cpu_nios2_oci_pib" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "15 pd_block_nios2e_cpu_nios2_oci_im " "Found entity 15: pd_block_nios2e_cpu_nios2_oci_im" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "16 pd_block_nios2e_cpu_nios2_performance_monitors " "Found entity 16: pd_block_nios2e_cpu_nios2_performance_monitors" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "17 pd_block_nios2e_cpu_nios2_avalon_reg " "Found entity 17: pd_block_nios2e_cpu_nios2_avalon_reg" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "18 pd_block_nios2e_cpu_ociram_sp_ram_module " "Found entity 18: pd_block_nios2e_cpu_ociram_sp_ram_module" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "19 pd_block_nios2e_cpu_nios2_ocimem " "Found entity 19: pd_block_nios2e_cpu_nios2_ocimem" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "20 pd_block_nios2e_cpu_nios2_oci " "Found entity 20: pd_block_nios2e_cpu_nios2_oci" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""} { "Info" "ISGN_ENTITY_NAME" "21 pd_block_nios2e_cpu " "Found entity 21: pd_block_nios2e_cpu" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_debug_slave_sysclk " "Found entity 1: pd_block_nios2e_cpu_debug_slave_sysclk" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_debug_slave_tck " "Found entity 1: pd_block_nios2e_cpu_debug_slave_tck" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_debug_slave_wrapper " "Found entity 1: pd_block_nios2e_cpu_debug_slave_wrapper" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_test_bench " "Found entity 1: pd_block_nios2e_cpu_test_bench" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_led.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_led " "Found entity 1: pd_block_led" {  } { { "pd_block/synthesis/submodules/pd_block_led.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file pd_block/synthesis/submodules/pd_block_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_jtag_uart_sim_scfifo_w " "Found entity 1: pd_block_jtag_uart_sim_scfifo_w" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928692 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_jtag_uart_scfifo_w " "Found entity 2: pd_block_jtag_uart_scfifo_w" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928692 ""} { "Info" "ISGN_ENTITY_NAME" "3 pd_block_jtag_uart_sim_scfifo_r " "Found entity 3: pd_block_jtag_uart_sim_scfifo_r" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928692 ""} { "Info" "ISGN_ENTITY_NAME" "4 pd_block_jtag_uart_scfifo_r " "Found entity 4: pd_block_jtag_uart_scfifo_r" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928692 ""} { "Info" "ISGN_ENTITY_NAME" "5 pd_block_jtag_uart " "Found entity 5: pd_block_jtag_uart" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/convolution_burst.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/convolution_burst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_burst " "Found entity 1: convolution_burst" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/convolution_burst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator/synthesis/oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator/synthesis/oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator " "Found entity 1: oscillator" {  } { { "oscillator/synthesis/oscillator.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/oscillator/synthesis/oscillator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "oscillator/synthesis/submodules/altera_int_osc.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/oscillator/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297928708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297928708 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "convolution_calc.sv(167) " "Verilog HDL Instantiation warning at convolution_calc.sv(167): instance has no name" {  } { { "../../../../../../verilog/machine_learning/convolution_calc.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/verilog/machine_learning/convolution_calc.sv" 167 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1600297928711 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(318) " "Verilog HDL or VHDL warning at pd_block_sdram.v(318): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1600297928726 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(328) " "Verilog HDL or VHDL warning at pd_block_sdram.v(328): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1600297928727 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(338) " "Verilog HDL or VHDL warning at pd_block_sdram.v(338): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1600297928727 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(682) " "Verilog HDL or VHDL warning at pd_block_sdram.v(682): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/pd_block_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1600297928728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite.sv 1 1 " "Using design file de10_lite.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 de10_lite " "Found entity 1: de10_lite" {  } { { "de10_lite.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297929082 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600297929082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_lite " "Elaborating entity \"de10_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600297929088 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vga_rgb de10_lite.sv(28) " "Verilog HDL warning at de10_lite.sv(28): object vga_rgb used but never assigned" {  } { { "de10_lite.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.sv" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1600297929088 "|de10_lite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga_rgb\[15..12\] 0 de10_lite.sv(28) " "Net \"vga_rgb\[15..12\]\" at de10_lite.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "de10_lite.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1600297929089 "|de10_lite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga_rgb\[10..7\] 0 de10_lite.sv(28) " "Net \"vga_rgb\[10..7\]\" at de10_lite.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "de10_lite.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1600297929089 "|de10_lite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga_rgb\[4..1\] 0 de10_lite.sv(28) " "Net \"vga_rgb\[4..1\]\" at de10_lite.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "de10_lite.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1600297929089 "|de10_lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_hsync de10_lite.sv(10) " "Output port \"vga_hsync\" at de10_lite.sv(10) has no driver" {  } { { "de10_lite.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600297929089 "|de10_lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_vsync de10_lite.sv(11) " "Output port \"vga_vsync\" at de10_lite.sv(11) has no driver" {  } { { "de10_lite.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600297929089 "|de10_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator:oscillator " "Elaborating entity \"oscillator\" for hierarchy \"oscillator:oscillator\"" {  } { { "de10_lite.sv" "oscillator" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600297929110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc oscillator:oscillator\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"oscillator:oscillator\|altera_int_osc:int_osc_0\"" {  } { { "oscillator/synthesis/oscillator.v" "int_osc_0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/oscillator/synthesis/oscillator.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600297929127 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll0.v 1 1 " "Using design file pll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "pll0.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297929165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1600297929165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:pll0 " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:pll0\"" {  } { { "de10_lite.sv" "pll0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600297929168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "pll0.v" "altpll_component" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pll0.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600297929246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "pll0.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pll0.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600297929247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:pll0\|altpll:altpll_component " "Instantiated megafunction \"PLL0:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600297929248 ""}  } { { "pll0.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pll0.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600297929248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0_altpll " "Found entity 1: PLL0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/db/pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600297929312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297929312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0_altpll PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated " "Elaborating entity \"PLL0_altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600297929317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_monitor system_monitor:monitor0 " "Elaborating entity \"system_monitor\" for hierarchy \"system_monitor:monitor0\"" {  } { { "de10_lite.sv" "monitor0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600297929346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block pd_block:qsys " "Elaborating entity \"pd_block\" for hierarchy \"pd_block:qsys\"" {  } { { "de10_lite.sv" "qsys" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600297929364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_burst pd_block:qsys\|convolution_burst:convolution0 " "Elaborating entity \"convolution_burst\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\"" {  } { { "pd_block/synthesis/pd_block.v" "convolution0" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/pd_block.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600297929404 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "convolution_burst.sv(219) " "Verilog HDL Case Statement warning at convolution_burst.sv(219): incomplete case statement has no default case item" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/convolution_burst.sv" 219 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1600297929408 "|de10_lite|pd_block:qsys|convolution_burst:convolution0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "convolution_burst.sv(219) " "Verilog HDL Case Statement information at convolution_burst.sv(219): all case item expressions in this case statement are onehot" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/convolution_burst.sv" 219 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1600297929408 "|de10_lite|pd_block:qsys|convolution_burst:convolution0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_calc pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution " "Elaborating entity \"convolution_calc\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\"" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "convolution" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/convolution_burst.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600297929460 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600297930190 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600297930190 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer_taps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer_taps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1600297930190 ""}
{ "Error" "ESGN_PARAM_UNKNOWN" "convolution CHAN " "Node instance \"convolution\" instantiated with unknown parameter \"CHAN\"" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "convolution" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/convolution_burst.sv" 108 0 0 } }  } 0 12077 "Node instance \"%1!s!\" instantiated with unknown parameter \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600297930271 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution " "Can't elaborate user hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\"" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "convolution" { Text "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/pd_block/synthesis/submodules/convolution_burst.sv" 108 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600297930271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.map.smsg " "Generated suppressed messages file C:/GitHub/FAccel-CNN/hardware/intel_fpga/development_kits/terasic_de10_lite/quartus_projects/18.1/inference_engine/de10_lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297930385 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600297931756 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 17 11:12:11 2020 " "Processing ended: Thu Sep 17 11:12:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600297931756 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600297931756 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600297931756 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600297931756 ""}
