module contador2(

	input clk,
	input rst,
	input wire[3:0] modo,
	output reg[16:0] selection,
	output reg[16:0] q_onda

);

//Seleccionamos el modo
//reg[3:0] modo = 4'b0000;
//reg[16:0] limite8 = 0;
//reg[16:0] limite16 = 0;
reg[16:0] i = 3839;
reg[10:0] n = 15359;


always @(posedge clk or posedge rst) begin

	case (modo)
	4'b0000: begin
		if(rst)begin
			selection <= 3839;
			end else if (i == 0) begin
				selection <= 3839;
				n <= n + 1;
				q_onda <= n;
			end else begin
				i <= i - 1;
				selection <= i;
			end
	end

	4'b0001: begin
		if(rst)begin
			selection <= 15359;
			end else if (i == 0) begin
				selection <= 15359;
				n <= n + 1;
				q_onda <= n;
			end else begin
				i <= i - 1;
				selection <= i;
			end
		end
	
	
	endcase
	
end
	


endmodule