A!NET_NAME!NET_LOGICAL_PATH!NET_VOLTAGE!
J!F:/3-MyLaptopDIR/DPU_PoE_Version/PCB/DPU_PoE_A1_Oct-9-25.brd!Fri Oct 10 09:52:39 2025!-993.3420!-721.1548!2158.7580!1380.9452!0.0001!millimeters!DPU!65.600000 mil!8!OUT OF DATE!
S!PWR_EN_EXT!@dpu.schematic1(sch_1):pwr_en_ext!!
S!SPARE8!@dpu.schematic1(sch_1):spare8!!
S!SPARE7!@dpu.schematic1(sch_1):spare7!!
S!CENTER56!@dpu.schematic1(sch_1):center56!!
S!CENTER12!@dpu.schematic1(sch_1):center12!!
S!BIO-7_3296077!@dpu.schematic1(sch_1):\bio-7_3296077\!!
S!IO_H14!@dpu.schematic1(sch_1):io_h14!!
S!IO_G14!@dpu.schematic1(sch_1):io_g14!!
S!IO_G12!@dpu.schematic1(sch_1):io_g12!!
S!IO_G13!@dpu.schematic1(sch_1):io_g13!!
S!IO_F10!@dpu.schematic1(sch_1):io_f10!!
S!IO_E10!@dpu.schematic1(sch_1):io_e10!!
S!IO_R2!@dpu.schematic1(sch_1):io_r2!!
S!IO_T9!@dpu.schematic1(sch_1):io_t9!!
S!IO_T4!@dpu.schematic1(sch_1):io_t4!!
S!IO_T3!@dpu.schematic1(sch_1):io_t3!!
S!IO_T2!@dpu.schematic1(sch_1):io_t2!!
S!IO_R1!@dpu.schematic1(sch_1):io_r1!!
S!IO_P1!@dpu.schematic1(sch_1):io_p1!!
S!N3309472!@dpu.schematic1(sch_1):n3309472!!
S!DVP_RST!@dpu.schematic1(sch_1):dvp_rst!!
S!N3115101!@dpu.schematic1(sch_1):n3115101!!
S!N3115078!@dpu.schematic1(sch_1):n3115078!!
S!N3115055!@dpu.schematic1(sch_1):n3115055!!
S!N3115032!@dpu.schematic1(sch_1):n3115032!!
S!N3115963!@dpu.schematic1(sch_1):n3115963!!
S!N3115124!@dpu.schematic1(sch_1):n3115124!!
S!E_RST!@dpu.schematic1(sch_1):e_rst!!
S!ETH_RST!@dpu.schematic1(sch_1):eth_rst!!
S!UPLD_TXD2!@dpu.schematic1(sch_1):upld_txd2!!
S!UPLD_TXD1!@dpu.schematic1(sch_1):upld_txd1!!
S!N3195213!@dpu.schematic1(sch_1):n3195213!!
S!N3195021!@dpu.schematic1(sch_1):n3195021!!
S!N3194934!@dpu.schematic1(sch_1):n3194934!!
S!N3194743!@dpu.schematic1(sch_1):n3194743!!
S!N3194698!@dpu.schematic1(sch_1):n3194698!!
S!N3194519!@dpu.schematic1(sch_1):n3194519!!
S!FP_LED1!@dpu.schematic1(sch_1):fp_led1!!
S!FP_LED0!@dpu.schematic1(sch_1):fp_led0!!
S!BIO-7!@dpu.schematic1(sch_1):\bio-7\!!
S!BIO-2!@dpu.schematic1(sch_1):\bio-2\!!
S!EIO-8!@dpu.schematic1(sch_1):\eio-8\!!
S!EIO-7!@dpu.schematic1(sch_1):\eio-7\!!
S!EIO-6!@dpu.schematic1(sch_1):\eio-6\!!
S!EIO-5!@dpu.schematic1(sch_1):\eio-5\!!
S!EIO-4!@dpu.schematic1(sch_1):\eio-4\!!
S!EIO-1!@dpu.schematic1(sch_1):\eio-1\!!
S!IO-15!@dpu.schematic1(sch_1):\io-15\!!
S!IO-14!@dpu.schematic1(sch_1):\io-14\!!
S!IO-13!@dpu.schematic1(sch_1):\io-13\!!
S!IO-12!@dpu.schematic1(sch_1):\io-12\!!
S!IO-11!@dpu.schematic1(sch_1):\io-11\!!
S!IO-10!@dpu.schematic1(sch_1):\io-10\!!
S!IO-9!@dpu.schematic1(sch_1):\io-9\!!
S!IO-8!@dpu.schematic1(sch_1):\io-8\!!
S!IO-7!@dpu.schematic1(sch_1):\io-7\!!
S!IO-5!@dpu.schematic1(sch_1):\io-5\!!
S!IO-4!@dpu.schematic1(sch_1):\io-4\!!
S!PWR_EN1!@dpu.schematic1(sch_1):pwr_en1!!
S!EN_ME1!@dpu.schematic1(sch_1):en_me1!!
S!PWR_EN2!@dpu.schematic1(sch_1):pwr_en2!!
S!EN_ME2!@dpu.schematic1(sch_1):en_me2!!
S!E_MOSI!@dpu.schematic1(sch_1):e_mosi!!
S!E_MISO!@dpu.schematic1(sch_1):e_miso!!
S!E_SCLK!@dpu.schematic1(sch_1):e_sclk!!
S!E_CSN!@dpu.schematic1(sch_1):e_csn!!
S!E_INT!@dpu.schematic1(sch_1):e_int!!
S!BIO-6!@dpu.schematic1(sch_1):\bio-6\!!
S!EIO-3!@dpu.schematic1(sch_1):\eio-3\!!
S!BIO-5!@dpu.schematic1(sch_1):\bio-5\!!
S!BIO-9!@dpu.schematic1(sch_1):\bio-9\!!
S!BIO-8!@dpu.schematic1(sch_1):\bio-8\!!
S!IR_D15!@dpu.schematic1(sch_1):ir_d15!!
S!IR_D14!@dpu.schematic1(sch_1):ir_d14!!
S!N2934366!@dpu.schematic1(sch_1):n2934366!!
S!N2933507!@dpu.schematic1(sch_1):n2933507!!
S!IR_3V3!@dpu.schematic1(sch_1):ir_3v3!!
S!N2872169!@dpu.schematic1(sch_1):n2872169!!
S!ETH_CSN!@dpu.schematic1(sch_1):eth_csn!!
S!N2872165!@dpu.schematic1(sch_1):n2872165!!
S!ETH_SCLK!@dpu.schematic1(sch_1):eth_sclk!!
S!ETH_MISO!@dpu.schematic1(sch_1):eth_miso!!
S!ETH_MOSI!@dpu.schematic1(sch_1):eth_mosi!!
S!ETH_INT!@dpu.schematic1(sch_1):eth_int!!
S!N2922742!@dpu.schematic1(sch_1):n2922742!!
S!N2920519!@dpu.schematic1(sch_1):n2920519!!
S!RP!@dpu.schematic1(sch_1):rp!!
S!TP!@dpu.schematic1(sch_1):tp!!
S!TN!@dpu.schematic1(sch_1):tn!!
S!N2902207!@dpu.schematic1(sch_1):n2902207!!
S!LD_3V3_EN!@dpu.schematic1(sch_1):ld_3v3_en!!
S!IR_3V3_EN!@dpu.schematic1(sch_1):ir_3v3_en!!
S!P3V3A!@dpu.schematic1(sch_1):p3v3a!!
S!N2910858!@dpu.schematic1(sch_1):n2910858!!
S!LD_3V3!@dpu.schematic1(sch_1):ld_3v3!!
S!N2851539!@dpu.schematic1(sch_1):n2851539!!
S!N2851475!@dpu.schematic1(sch_1):n2851475!!
S!N2902219!@dpu.schematic1(sch_1):n2902219!!
S!N2902195!@dpu.schematic1(sch_1):n2902195!!
S!N2902183!@dpu.schematic1(sch_1):n2902183!!
S!IR_1V8_EN!@dpu.schematic1(sch_1):ir_1v8_en!!
S!IR_1V8!@dpu.schematic1(sch_1):ir_1v8!!
S!N2837561!@dpu.schematic1(sch_1):n2837561!!
S!NC.12!@dpu.schematic1(sch_1):\nc.12\!!
S!N2837557!@dpu.schematic1(sch_1):n2837557!!
S!P3V3!@dpu.schematic1(sch_1):p3v3!!
S!GND_EARTH!@dpu.schematic1(sch_1):gnd_earth!!
S!N2982594!@dpu.schematic1(sch_1):n2982594!!
S!N29812690!@dpu.schematic1(sch_1):n29812690!!
S!N29812430!@dpu.schematic1(sch_1):n29812430!!
S!N29812170!@dpu.schematic1(sch_1):n29812170!!
S!N29811470!@dpu.schematic1(sch_1):n29811470!!
S!N2822416!@dpu.schematic1(sch_1):n2822416!!
S!N2822398!@dpu.schematic1(sch_1):n2822398!!
S!RN!@dpu.schematic1(sch_1):rn!!
S!N2966270!@dpu.schematic1(sch_1):n2966270!!
S!N2966266!@dpu.schematic1(sch_1):n2966266!!
S!LINKLED!@dpu.schematic1(sch_1):linkled!!
S!ACTLED!@dpu.schematic1(sch_1):actled!!
S!N2690332!@dpu.schematic1(sch_1):n2690332!!
S!TP_P2!@dpu.schematic1(sch_1):tp_p2!!
S!EIO-2!@dpu.schematic1(sch_1):\eio-2\!!
S!C13!@dpu.schematic1(sch_1):c13!!
S!P5V0_IN!@dpu.schematic1(sch_1):p5v0_in!!
S!IO-6!@dpu.schematic1(sch_1):\io-6\!!
S!H2_RST!@dpu.schematic1(sch_1):h2_rst!!
S!H1_RST!@dpu.schematic1(sch_1):h1_rst!!
S!H1_D1!@dpu.schematic1(sch_1):h1_d1!!
S!H1_D0!@dpu.schematic1(sch_1):h1_d0!!
S!H1_RWDS1!@dpu.schematic1(sch_1):h1_rwds1!!
S!H1_RWDS0!@dpu.schematic1(sch_1):h1_rwds0!!
S!H1_CKN!@dpu.schematic1(sch_1):h1_ckn!!
S!H1_CKP!@dpu.schematic1(sch_1):h1_ckp!!
S!H1_CS!@dpu.schematic1(sch_1):h1_cs!!
S!H1_D15!@dpu.schematic1(sch_1):h1_d15!!
S!H1_D14!@dpu.schematic1(sch_1):h1_d14!!
S!H1_D13!@dpu.schematic1(sch_1):h1_d13!!
S!H1_D12!@dpu.schematic1(sch_1):h1_d12!!
S!H1_D11!@dpu.schematic1(sch_1):h1_d11!!
S!H1_D10!@dpu.schematic1(sch_1):h1_d10!!
S!H1_D9!@dpu.schematic1(sch_1):h1_d9!!
S!H1_D8!@dpu.schematic1(sch_1):h1_d8!!
S!H1_D7!@dpu.schematic1(sch_1):h1_d7!!
S!H1_D6!@dpu.schematic1(sch_1):h1_d6!!
S!H1_D5!@dpu.schematic1(sch_1):h1_d5!!
S!H1_D4!@dpu.schematic1(sch_1):h1_d4!!
S!H1_D3!@dpu.schematic1(sch_1):h1_d3!!
S!H1_D2!@dpu.schematic1(sch_1):h1_d2!!
S!H2_D3!@dpu.schematic1(sch_1):h2_d3!!
S!H2_RWDS1!@dpu.schematic1(sch_1):h2_rwds1!!
S!H2_RWDS0!@dpu.schematic1(sch_1):h2_rwds0!!
S!H2_CKN!@dpu.schematic1(sch_1):h2_ckn!!
S!H2_CKP!@dpu.schematic1(sch_1):h2_ckp!!
S!H2_CS!@dpu.schematic1(sch_1):h2_cs!!
S!H2_D2!@dpu.schematic1(sch_1):h2_d2!!
S!H2_D0!@dpu.schematic1(sch_1):h2_d0!!
S!H2_D5!@dpu.schematic1(sch_1):h2_d5!!
S!H2_D4!@dpu.schematic1(sch_1):h2_d4!!
S!H2_D11!@dpu.schematic1(sch_1):h2_d11!!
S!H2_D1!@dpu.schematic1(sch_1):h2_d1!!
S!H2_D10!@dpu.schematic1(sch_1):h2_d10!!
S!H2_D12!@dpu.schematic1(sch_1):h2_d12!!
S!H2_D14!@dpu.schematic1(sch_1):h2_d14!!
S!H2_D13!@dpu.schematic1(sch_1):h2_d13!!
S!H2_D7!@dpu.schematic1(sch_1):h2_d7!!
S!H2_D8!@dpu.schematic1(sch_1):h2_d8!!
S!H2_D9!@dpu.schematic1(sch_1):h2_d9!!
S!H2_D15!@dpu.schematic1(sch_1):h2_d15!!
S!H2_D6!@dpu.schematic1(sch_1):h2_d6!!
S!SYNC-2!@dpu.schematic1(sch_1):\sync-2\!!
S!N2071767!@dpu.schematic1(sch_1):n2071767!!
S!N2072181!@dpu.schematic1(sch_1):n2072181!!
S!N2071731!@dpu.schematic1(sch_1):n2071731!!
S!N2072229!@dpu.schematic1(sch_1):n2072229!!
S!N2072149!@dpu.schematic1(sch_1):n2072149!!
S!N2072037!@dpu.schematic1(sch_1):n2072037!!
S!N2071821!@dpu.schematic1(sch_1):n2071821!!
S!IR_PWR_EN!@dpu.schematic1(sch_1):ir_pwr_en!!
S!P5V0!@dpu.schematic1(sch_1):p5v0!!
S!P1V0!@dpu.schematic1(sch_1):p1v0!!
S!SYNC-1!@dpu.schematic1(sch_1):\sync-1\!!
S!N1630418!@dpu.schematic1(sch_1):n1630418!!
S!N1627713!@dpu.schematic1(sch_1):n1627713!!
S!N1616720!@dpu.schematic1(sch_1):n1616720!!
S!N1616768!@dpu.schematic1(sch_1):n1616768!!
S!N1613601!@dpu.schematic1(sch_1):n1613601!!
S!N1609517!@dpu.schematic1(sch_1):n1609517!!
S!N1599549!@dpu.schematic1(sch_1):n1599549!!
S!P2V8!@dpu.schematic1(sch_1):p2v8!!
S!P1V8!@dpu.schematic1(sch_1):p1v8!!
S!N1026851!@dpu.schematic1(sch_1):n1026851!!
S!N1026841!@dpu.schematic1(sch_1):n1026841!!
S!IO-3!@dpu.schematic1(sch_1):\io-3\!!
S!IO-1!@dpu.schematic1(sch_1):\io-1\!!
S!IO-2!@dpu.schematic1(sch_1):\io-2\!!
S!BIO-1!@dpu.schematic1(sch_1):\bio-1\!!
S!BIO-4!@dpu.schematic1(sch_1):\bio-4\!!
S!BIO-3!@dpu.schematic1(sch_1):\bio-3\!!
S!IR_D4!@dpu.schematic1(sch_1):ir_d4!!
S!N760503!@dpu.schematic1(sch_1):n760503!!
S!IR_D13!@dpu.schematic1(sch_1):ir_d13!!
S!MIPI1_D1-!@dpu.schematic1(sch_1):\mipi1_d1-\!!
S!IR_D9!@dpu.schematic1(sch_1):ir_d9!!
S!MIPI1_D1+!@dpu.schematic1(sch_1):\mipi1_d1+\!!
S!MIPI1_D0-!@dpu.schematic1(sch_1):\mipi1_d0-\!!
S!N762812!@dpu.schematic1(sch_1):n762812!!
S!MIPI1_D0+!@dpu.schematic1(sch_1):\mipi1_d0+\!!
S!MIPI1_CLK-!@dpu.schematic1(sch_1):\mipi1_clk-\!!
S!MIPI1_CLK+!@dpu.schematic1(sch_1):\mipi1_clk+\!!
S!N760129!@dpu.schematic1(sch_1):n760129!!
S!N1593181!@dpu.schematic1(sch_1):n1593181!!
S!N1593241!@dpu.schematic1(sch_1):n1593241!!
S!N763219!@dpu.schematic1(sch_1):n763219!!
S!IO_LED_3!@dpu.schematic1(sch_1):io_led_3!!
S!N1593329!@dpu.schematic1(sch_1):n1593329!!
S!MIPI2_D1-!@dpu.schematic1(sch_1):\mipi2_d1-\!!
S!MIPI2_D1+!@dpu.schematic1(sch_1):\mipi2_d1+\!!
S!MIPI2_D0-!@dpu.schematic1(sch_1):\mipi2_d0-\!!
S!MIPI2_D0+!@dpu.schematic1(sch_1):\mipi2_d0+\!!
S!MIPI2_CLK-!@dpu.schematic1(sch_1):\mipi2_clk-\!!
S!MIPI2_CLK+!@dpu.schematic1(sch_1):\mipi2_clk+\!!
S!SPI_SI!@dpu.schematic1(sch_1):spi_si!!
S!SPI_SO!@dpu.schematic1(sch_1):spi_so!!
S!SPI_CS!@dpu.schematic1(sch_1):spi_cs!!
S!SPI_SCK!@dpu.schematic1(sch_1):spi_sck!!
S!JTAG_EN!@dpu.schematic1(sch_1):jtag_en!!
S!TDO!@dpu.schematic1(sch_1):tdo!!
S!TDI!@dpu.schematic1(sch_1):tdi!!
S!TMS!@dpu.schematic1(sch_1):tms!!
S!PROGRAM_N!@dpu.schematic1(sch_1):program_n!!
S!TCK!@dpu.schematic1(sch_1):tck!!
S!MD3!@dpu.schematic1(sch_1):md3!!
S!MD2!@dpu.schematic1(sch_1):md2!!
S!MD1!@dpu.schematic1(sch_1):md1!!
S!MD0!@dpu.schematic1(sch_1):md0!!
S!MCSN!@dpu.schematic1(sch_1):mcsn!!
S!MCLK!@dpu.schematic1(sch_1):mclk!!
S!DONE!@dpu.schematic1(sch_1):done!!
S!INIT_N!@dpu.schematic1(sch_1):init_n!!
S!DVP_MCLK!@dpu.schematic1(sch_1):dvp_mclk!!
S!SYS_CLK!@dpu.schematic1(sch_1):sys_clk!!
S!N990170!@dpu.schematic1(sch_1):n990170!!
S!N900708!@dpu.schematic1(sch_1):n900708!!
S!N990230!@dpu.schematic1(sch_1):n990230!!
S!P1V5!@dpu.schematic1(sch_1):p1v5!!
S!DVP_D2!@dpu.schematic1(sch_1):dvp_d2!!
S!DVP_D1!@dpu.schematic1(sch_1):dvp_d1!!
S!DVP_D3!@dpu.schematic1(sch_1):dvp_d3!!
S!DVP_D0!@dpu.schematic1(sch_1):dvp_d0!!
S!DVP_D4!@dpu.schematic1(sch_1):dvp_d4!!
S!DVP_PCLK!@dpu.schematic1(sch_1):dvp_pclk!!
S!DVP_D5!@dpu.schematic1(sch_1):dvp_d5!!
S!DVP_D6!@dpu.schematic1(sch_1):dvp_d6!!
S!DVP_D7!@dpu.schematic1(sch_1):dvp_d7!!
S!DVP_HSYNC!@dpu.schematic1(sch_1):dvp_hsync!!
S!DVP_VSYNC!@dpu.schematic1(sch_1):dvp_vsync!!
S!IO_LED_2!@dpu.schematic1(sch_1):io_led_2!!
S!DVP_PWDN!@dpu.schematic1(sch_1):dvp_pwdn!!
S!IO_LED_1!@dpu.schematic1(sch_1):io_led_1!!
S!DVP_SCL!@dpu.schematic1(sch_1):dvp_scl!!
S!DVP_SDA!@dpu.schematic1(sch_1):dvp_sda!!
S!N1593177!@dpu.schematic1(sch_1):n1593177!!
S!N1593237!@dpu.schematic1(sch_1):n1593237!!
S!N1593325!@dpu.schematic1(sch_1):n1593325!!
S!IR_UART_TX!@dpu.schematic1(sch_1):ir_uart_tx!!
S!IR_D7!@dpu.schematic1(sch_1):ir_d7!!
S!N1593173!@dpu.schematic1(sch_1):n1593173!!
S!IR_UART_RX!@dpu.schematic1(sch_1):ir_uart_rx!!
S!GND!@dpu.schematic1(sch_1):gnd!!
S!N1593233!@dpu.schematic1(sch_1):n1593233!!
S!IR_D2!@dpu.schematic1(sch_1):ir_d2!!
S!IR_HSYNC!@dpu.schematic1(sch_1):ir_hsync!!
S!N1593321!@dpu.schematic1(sch_1):n1593321!!
S!IR_D3!@dpu.schematic1(sch_1):ir_d3!!
S!IR_D1!@dpu.schematic1(sch_1):ir_d1!!
S!IR_D8!@dpu.schematic1(sch_1):ir_d8!!
S!IR_D0!@dpu.schematic1(sch_1):ir_d0!!
S!IR_PCLK!@dpu.schematic1(sch_1):ir_pclk!!
S!IR_D10!@dpu.schematic1(sch_1):ir_d10!!
S!IR_VSYNC!@dpu.schematic1(sch_1):ir_vsync!!
S!IR_5V0!@dpu.schematic1(sch_1):ir_5v0!!
S!IR_D5!@dpu.schematic1(sch_1):ir_d5!!
S!IR_D6!@dpu.schematic1(sch_1):ir_d6!!
S!IR_D12!@dpu.schematic1(sch_1):ir_d12!!
S!IR_D11!@dpu.schematic1(sch_1):ir_d11!!
