#add_file options
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/n_pluse_acq.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/plusestate.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/dds_change.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/qq_state.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/qq_coder.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/bri_timer.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/bri_coder.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/qq_timer.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/bri_state.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/para_load.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/PLUSE/PLUSE.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/dds_timer.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/dds_state.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/dds_coder.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/DDS/DDS.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/top_code.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/nsctrl_choice.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/1ms_dump_choice.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/off_on_state.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/off_on_coder.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/off_on_timer.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/DUMP_OFF/DUMP_OFF.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/sd_acq_coder.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/sd_acq_state.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/smartgen/sd_sacq_inc/sd_sacq_inc.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/sd_acq_timer.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/sd_acq_top/sd_acq_top.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/smartgen/Timer_Cmp/Timer_Cmp.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/timer.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/state_switch.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/timer_top/timer_top.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/smartgen/cmp_constant_4b/cmp_constant_4b.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/dump_sustain_timer.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/DSTimer/DSTimer.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/bri_dump_sw.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/scan_scale_sw.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/s_acq_change.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/scanstate.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/state_1ms.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/noisestate.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/bridge_div.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/pd_pluse_coder.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/pd_pluse_state.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/smartgen/pd_pluse_inc/pd_pluse_inc.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/pd_pluse_timer.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/pd_pluse_top/pd_pluse_top.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/DUMP_ON/DUMP_ON.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/cal_load.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/cal_div.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/CAL/CAL.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/topctrlchange.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/dump_state.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/dump_coder.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/dump_timer.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/DUMP/DUMP.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/long_timer.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/clk_div500.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/smartgen/pllclk/pllclk.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/clk_10k.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/ClockManagement/ClockManagement.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/add_reg.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/s_clk_div.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/signalclkctrl.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/readata_choice.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/ctrl_addr.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/ten_choice_one.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/signal_acq/signal_acq.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/n_rdclk_syn.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/noise_addr.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/noiseclk.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/noiseclkctrl.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/smartgen/RAM/RAM.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/link.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/noise_acq/noise_acq.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/n_s_change.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/Signal_Noise_Acq/Signal_Noise_Acq.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/smartgen/necount_inc/necount_inc.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/smartgen/necount_cmp/necount_cmp.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/scalestate.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/xwe_xzcs2_syn.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/tri_state.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/hdl/reset_module.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/GPMI/GPMI.v"
add_file -verilog "D:/FPGA/2D_NMR_EC_FPGA_150205/component/work/NMR_TOP/NMR_TOP.v"
add_file -constraint "D:/FPGA/2D_NMR_EC_FPGA_150205/constraint/NMR_TOP_syn.sdc"
set_option -top_module NMR_TOP

#device options
set_option -technology ProASIC3
set_option -part A3P1000
set_option -vlog_std v2001


#project files

#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -num_startend_points 5
set_option -package PQFP208
set_option -speed_grade -2
#compilation/mapping options
set_option -use_fsm_explorer 0
# mapper_options
set_option -frequency 105
set_option -write_verilog 0
set_option -write_vhdl 0

# Actel 500K
set_option -run_prop_extract 1
set_option -maxfan 24
set_option -maxfan_hard3 0
set_option -retiming 1
set_option -report_path 0
set_option -opcond COMWC
set_option -update_models_cp 0
set_option -preserve_registers 0
# Actel 500K
set_option -globalthreshold 50

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# timing_analyst_options
set_option -reporting_filter {-from {{i:GPMI_0.xwe_xzcs2_syn_0.code_en}} }
set_option -reporting_filename NMR_TOP_syn.ta
set_option -reporting_output_srm 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
impl -active "synthesis"
project -result_file "D:/FPGA/2D_NMR_EC_FPGA_150205/synthesis/NMR_TOP.edn"
