$date
	Fri Jan 31 22:21:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_divisible_by_3_or_5 $end
$var wire 1 ! div_by_5_o $end
$var wire 1 " div_by_3_o $end
$var reg 4 # in_word [3:0] $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 4 % in_word [3:0] $end
$var wire 1 ! div_by_5_o $end
$var wire 1 " div_by_3_o $end
$scope module div3_inst $end
$var wire 1 " div_by_3_o $end
$var wire 4 & word [3:0] $end
$upscope $end
$scope module div5_inst $end
$var wire 1 ! div_by_5_o $end
$var wire 4 ' word [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
1"
1!
$end
#5000
0"
0!
b1 #
b1 %
b1 &
b1 '
b1 $
#10000
0"
0!
b10 #
b10 %
b10 &
b10 '
b10 $
#15000
1"
b11 #
b11 %
b11 &
b11 '
b11 $
#20000
0"
0!
b100 #
b100 %
b100 &
b100 '
b100 $
#25000
1!
b101 #
b101 %
b101 &
b101 '
b101 $
#30000
1"
0!
b110 #
b110 %
b110 &
b110 '
b110 $
#35000
0"
b111 #
b111 %
b111 &
b111 '
b111 $
#40000
b1000 #
b1000 %
b1000 &
b1000 '
b1000 $
#45000
1"
b1001 #
b1001 %
b1001 &
b1001 '
b1001 $
#50000
0"
1!
b1010 #
b1010 %
b1010 &
b1010 '
b1010 $
#55000
0!
b1011 #
b1011 %
b1011 &
b1011 '
b1011 $
#60000
1"
b1100 #
b1100 %
b1100 &
b1100 '
b1100 $
#65000
0"
b1101 #
b1101 %
b1101 &
b1101 '
b1101 $
#70000
0"
b1110 #
b1110 %
b1110 &
b1110 '
b1110 $
#75000
1"
1!
b1111 #
b1111 %
b1111 &
b1111 '
b1111 $
#80000
b10000 $
