-- Project:   D:\Files\Uni\Embedded_4\Emb4\Schak_RTC_Test.cydsn\Schak_RTC_Test.cyprj
-- Generated: 10/16/2024 17:34:06
-- PSoC Creator  4.4

ENTITY Schak_RTC_Test IS
    PORT(
        RTC(0)_PAD : IN std_ulogic;
        RTC(1)_PAD : OUT std_ulogic;
        RTC(2)_PAD : IN std_ulogic;
        i2c_scl(0)_PAD : INOUT std_ulogic;
        i2c_sda(0)_PAD : INOUT std_ulogic;
        DebugLED(0)_PAD : OUT std_ulogic;
        DebugLED(1)_PAD : OUT std_ulogic;
        DebugLED(2)_PAD : OUT std_ulogic;
        DebugPin_1(0)_PAD : OUT std_ulogic;
        Button(0)_PAD : IN std_ulogic;
        Button(1)_PAD : IN std_ulogic;
        Button(2)_PAD : IN std_ulogic;
        Button(3)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Schak_RTC_Test;

ARCHITECTURE __DEFAULT__ OF Schak_RTC_Test IS
    SIGNAL Button(0)__PA : bit;
    SIGNAL Button(1)__PA : bit;
    SIGNAL Button(2)__PA : bit;
    SIGNAL Button(3)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Counters_EN : bit;
    ATTRIBUTE placement_force OF Counters_EN : SIGNAL IS "U(2,3,A)2";
    SIGNAL DebugLED(0)__PA : bit;
    SIGNAL DebugLED(1)__PA : bit;
    SIGNAL DebugLED(2)__PA : bit;
    SIGNAL DebugPin_1(0)__PA : bit;
    SIGNAL Net_129 : bit;
    SIGNAL Net_3368 : bit;
    ATTRIBUTE global_signal OF Net_3368 : SIGNAL IS true;
    SIGNAL Net_3368_local : bit;
    SIGNAL Net_4112 : bit;
    SIGNAL Net_4352 : bit;
    SIGNAL Net_4909 : bit;
    SIGNAL Net_5904 : bit;
    SIGNAL Net_5918 : bit;
    ATTRIBUTE placement_force OF Net_5918 : SIGNAL IS "U(2,2,B)0";
    SIGNAL Net_6297 : bit;
    ATTRIBUTE placement_force OF Net_6297 : SIGNAL IS "U(3,2,B)0";
    SIGNAL Net_6922 : bit;
    SIGNAL Net_6948 : bit;
    SIGNAL RTC(0)__PA : bit;
    SIGNAL RTC(1)__PA : bit;
    SIGNAL RTC(2)__PA : bit;
    SIGNAL RTC_SEC_CTR_TC : bit;
    ATTRIBUTE placement_force OF RTC_SEC_CTR_TC : SIGNAL IS "U(3,1,A)3";
    SIGNAL RTC_SQW_1Hz : bit;
    SIGNAL RTC_SQW_1Hz_SYNCOUT : bit;
    SIGNAL RTC_f32kHz : bit;
    ATTRIBUTE clock_driver OF RTC_f32kHz : SIGNAL IS "RTC_f32kHz";
    ATTRIBUTE placement_force OF RTC_f32kHz : SIGNAL IS "U(2,0,A)2";
    SIGNAL RTC_f32kHz__SYNC_OUT : bit;
    SIGNAL RTC_f32kHz__SYNC_OUT_1 : bit;
    SIGNAL \CTR_SYNC_EN:control_1\ : bit;
    SIGNAL \CTR_SYNC_EN:control_2\ : bit;
    SIGNAL \CTR_SYNC_EN:control_3\ : bit;
    SIGNAL \CTR_SYNC_EN:control_4\ : bit;
    SIGNAL \CTR_SYNC_EN:control_5\ : bit;
    SIGNAL \CTR_SYNC_EN:control_6\ : bit;
    SIGNAL \CTR_SYNC_EN:control_7\ : bit;
    SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_0\ : bit;
    ATTRIBUTE placement_force OF \Debouncer_1:DEBOUNCER[0]:d_sync_0\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : bit;
    ATTRIBUTE placement_force OF \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \EdgeDetect_1:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_1:last\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \EdgeDetect_3:last\ : bit;
    ATTRIBUTE placement_force OF \EdgeDetect_3:last\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \I2C:Net_1109_0\ : bit;
    SIGNAL \I2C:Net_1109_1\ : bit;
    SIGNAL \I2C:Net_643_0\ : bit;
    SIGNAL \I2C:Net_697\ : bit;
    SIGNAL \I2C:sda_x_wire\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:control_0\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:control_1\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:control_2\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:control_3\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:control_4\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:control_5\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:control_6\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:control_7\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \MILLIS_COUNTER:CounterUDB:count_enable\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \MILLIS_COUNTER:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \MILLIS_COUNTER:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \MILLIS_COUNTER:CounterUDB:hwCapture\ : bit;
    ATTRIBUTE placement_force OF \MILLIS_COUNTER:CounterUDB:hwCapture\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \MILLIS_COUNTER:CounterUDB:prevCapture\ : bit;
    ATTRIBUTE placement_force OF \MILLIS_COUNTER:CounterUDB:prevCapture\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \MILLIS_COUNTER:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \MILLIS_COUNTER:CounterUDB:prevCompare\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \MILLIS_COUNTER:CounterUDB:reload\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \MILLIS_COUNTER:CounterUDB:status_0\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \MILLIS_COUNTER:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \MILLIS_COUNTER:CounterUDB:status_3\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \MILLIS_COUNTER:CounterUDB:status_5\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:status_6\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \MILLIS_COUNTER:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \MILLIS_CTR_CAPTSEL:control_1\ : bit;
    SIGNAL \MILLIS_CTR_CAPTSEL:control_2\ : bit;
    SIGNAL \MILLIS_CTR_CAPTSEL:control_3\ : bit;
    SIGNAL \MILLIS_CTR_CAPTSEL:control_4\ : bit;
    SIGNAL \MILLIS_CTR_CAPTSEL:control_5\ : bit;
    SIGNAL \MILLIS_CTR_CAPTSEL:control_6\ : bit;
    SIGNAL \MILLIS_CTR_CAPTSEL:control_7\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:control_0\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:control_1\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:control_2\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:control_3\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:control_4\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:control_5\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:control_6\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:control_7\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:per_zero\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \RTC_SEC_COUNTER:TimerUDB:run_mode\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:status_2\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:status_3\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \RTC_SEC_COUNTER:TimerUDB:status_tc\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \RTC_SEC_COUNTER:TimerUDB:timer_enable\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \RTC_SEC_COUNTER:TimerUDB:trig_disable\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \SEC_COUNTER:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \SEC_COUNTER:CounterUDB:control_0\ : bit;
    SIGNAL \SEC_COUNTER:CounterUDB:control_1\ : bit;
    SIGNAL \SEC_COUNTER:CounterUDB:control_2\ : bit;
    SIGNAL \SEC_COUNTER:CounterUDB:control_3\ : bit;
    SIGNAL \SEC_COUNTER:CounterUDB:control_4\ : bit;
    SIGNAL \SEC_COUNTER:CounterUDB:control_5\ : bit;
    SIGNAL \SEC_COUNTER:CounterUDB:control_6\ : bit;
    SIGNAL \SEC_COUNTER:CounterUDB:control_7\ : bit;
    SIGNAL \SEC_COUNTER:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \SEC_COUNTER:CounterUDB:count_enable\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \SEC_COUNTER:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \SEC_COUNTER:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \SEC_COUNTER:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \SEC_COUNTER:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \SEC_COUNTER:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \SEC_COUNTER:CounterUDB:prevCompare\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \SEC_COUNTER:CounterUDB:reload\ : bit;
    SIGNAL \SEC_COUNTER:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \SEC_COUNTER:CounterUDB:status_0\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \SEC_COUNTER:CounterUDB:status_1\ : bit;
    SIGNAL \SEC_COUNTER:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \SEC_COUNTER:CounterUDB:status_2\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \SEC_COUNTER:CounterUDB:status_5\ : bit;
    SIGNAL \SEC_COUNTER:CounterUDB:status_6\ : bit;
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_1876\ : bit;
    SIGNAL \USBUART:Net_1889\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_request_0\ : bit;
    SIGNAL \USBUART:dma_request_1\ : bit;
    SIGNAL \USBUART:dma_request_2\ : bit;
    SIGNAL \USBUART:dma_request_3\ : bit;
    SIGNAL \USBUART:dma_request_4\ : bit;
    SIGNAL \USBUART:dma_request_5\ : bit;
    SIGNAL \USBUART:dma_request_6\ : bit;
    SIGNAL \USBUART:dma_request_7\ : bit;
    SIGNAL \USBUART:dma_terminate\ : bit;
    SIGNAL \USBUART:ep_int_0\ : bit;
    SIGNAL \USBUART:ep_int_1\ : bit;
    SIGNAL \USBUART:ep_int_2\ : bit;
    SIGNAL \USBUART:ep_int_3\ : bit;
    SIGNAL \USBUART:ep_int_4\ : bit;
    SIGNAL \USBUART:ep_int_5\ : bit;
    SIGNAL \USBUART:ep_int_6\ : bit;
    SIGNAL \USBUART:ep_int_7\ : bit;
    SIGNAL \USBUART:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(3,0,A)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL i2c_scl(0)__PA : bit;
    SIGNAL i2c_sda(0)__PA : bit;
    SIGNAL millis_ctr_debugout : bit;
    ATTRIBUTE placement_force OF millis_ctr_debugout : SIGNAL IS "U(3,2,B)3";
    SIGNAL ms_clock_synced : bit;
    SIGNAL tmpOE__RTC_net_2 : bit;
    ATTRIBUTE POWER OF tmpOE__RTC_net_2 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.z0__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.z1__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.sor__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.z0__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.z1__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2.sor__sig\ : bit;
    SIGNAL \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF RTC(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF RTC(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF RTC(1) : LABEL IS "iocell2";
    ATTRIBUTE Location OF RTC(1) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF RTC(2) : LABEL IS "iocell3";
    ATTRIBUTE Location OF RTC(2) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell5";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF i2c_scl(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF i2c_scl(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF i2c_sda(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF i2c_sda(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF DebugLED(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF DebugLED(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF DebugLED(1) : LABEL IS "iocell9";
    ATTRIBUTE Location OF DebugLED(1) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF DebugLED(2) : LABEL IS "iocell10";
    ATTRIBUTE Location OF DebugLED(2) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF DebugPin_1(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF DebugPin_1(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Button(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Button(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Button(1) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Button(1) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Button(2) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Button(2) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Button(3) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Button(3) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:hwCapture\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:hwCapture\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:status_0\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:status_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:status_3\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:status_3\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:count_enable\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:count_enable\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SEC_COUNTER:CounterUDB:status_0\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \SEC_COUNTER:CounterUDB:status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SEC_COUNTER:CounterUDB:status_2\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \SEC_COUNTER:CounterUDB:status_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SEC_COUNTER:CounterUDB:count_enable\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \SEC_COUNTER:CounterUDB:count_enable\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \RTC_SEC_COUNTER:TimerUDB:status_tc\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \RTC_SEC_COUNTER:TimerUDB:status_tc\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF RTC_f32kHz : LABEL IS "macrocell9";
    ATTRIBUTE Location OF RTC_f32kHz : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF MILLIS_COUNTER_CAPT_INT : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \I2C:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF \I2C:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \CTR_SYNC_EN:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \CTR_SYNC_EN:Sync:ctrl_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \Sync_2:genblk1[0]:INST\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SEC_COUNTER:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \SEC_COUNTER:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SEC_COUNTER:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \SEC_COUNTER:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \MILLIS_CTR_CAPTSEL:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \MILLIS_CTR_CAPTSEL:Sync:ctrl_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \BUTTONPRESS_REG:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \BUTTONPRESS_REG:sts:sts_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF SEC_CTR_TC_INT : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:prevCapture\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:prevCapture\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:underflow_reg_i\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:prevCompare\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:prevCompare\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \MILLIS_COUNTER:CounterUDB:count_stored_i\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \MILLIS_COUNTER:CounterUDB:count_stored_i\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Counters_EN : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Counters_EN : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF millis_ctr_debugout : LABEL IS "macrocell16";
    ATTRIBUTE Location OF millis_ctr_debugout : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \SEC_COUNTER:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \SEC_COUNTER:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \SEC_COUNTER:CounterUDB:prevCompare\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \SEC_COUNTER:CounterUDB:prevCompare\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \SEC_COUNTER:CounterUDB:count_stored_i\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \SEC_COUNTER:CounterUDB:count_stored_i\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_5918 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF Net_5918 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \EdgeDetect_1:last\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \EdgeDetect_1:last\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \RTC_SEC_COUNTER:TimerUDB:run_mode\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \RTC_SEC_COUNTER:TimerUDB:run_mode\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF RTC_SEC_CTR_TC : LABEL IS "macrocell23";
    ATTRIBUTE Location OF RTC_SEC_CTR_TC : LABEL IS "U(3,1)";
    ATTRIBUTE Location OF RTC_f32kHz__SYNC_1 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \RTC_SEC_COUNTER:TimerUDB:timer_enable\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \RTC_SEC_COUNTER:TimerUDB:timer_enable\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \RTC_SEC_COUNTER:TimerUDB:trig_disable\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \RTC_SEC_COUNTER:TimerUDB:trig_disable\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Debouncer_1:DEBOUNCER[0]:d_sync_0\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \Debouncer_1:DEBOUNCER[0]:d_sync_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \Debouncer_1:DEBOUNCER[0]:d_sync_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_6297 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_6297 : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF RTC_f32kHz__SYNC : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF RTC(2)_SYNC : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \EdgeDetect_3:last\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \EdgeDetect_3:last\ : LABEL IS "U(2,0)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => RTC_f32kHz,
            dsi_glb_div => open,
            dclk_glb_0 => Net_3368,
            dclk_0 => Net_3368_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\);

    RTC:logicalport
        GENERIC MAP(
            drive_mode => "001010001",
            ibuf_enabled => "111",
            id => "5262c36d-66f6-4074-85a8-39f9fb81d0ff",
            init_dr_st => "010",
            input_buffer_sel => "000000",
            input_clk_en => 0,
            input_sync => "011",
            input_sync_mode => "000",
            intr_mode => "000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "000",
            oe_reset => 0,
            oe_sync => "000",
            output_clk_en => 0,
            output_clock_mode => "000",
            output_conn => "000",
            output_mode => "000",
            output_reset => 0,
            output_sync => "000",
            ovt_hyst_trim => "000",
            ovt_needed => "000",
            ovt_slew_control => "000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "f32kHz,RST,INT",
            pin_mode => "IOI",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "111",
            sio_ibuf => "00000000",
            sio_info => "000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "000",
            vtrip => "001000",
            width => 3,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RTC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTC(0)__PA,
            oe => open,
            fb => Net_4909,
            pad_in => RTC(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTC(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTC",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => RTC(1)__PA,
            oe => open,
            pad_in => RTC(1)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTC(2):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTC",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RTC(2)__PA,
            oe => open,
            fb => RTC_SQW_1Hz,
            pad_in => RTC(2)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    i2c_scl:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "c62c824d-dae5-4a37-87fe-d8205f96c0b4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    i2c_scl(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "i2c_scl",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => i2c_scl(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_0\,
            pin_input => \I2C:Net_643_0\,
            pad_out => i2c_scl(0)_PAD,
            pad_in => i2c_scl(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    i2c_sda:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "1ac57fb8-fd67-417b-bf68-e27d51784dd2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    i2c_sda(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "i2c_sda",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => i2c_sda(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_1\,
            pin_input => \I2C:sda_x_wire\,
            pad_out => i2c_sda(0)_PAD,
            pad_in => i2c_sda(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DebugLED:logicalport
        GENERIC MAP(
            drive_mode => "010010010",
            ibuf_enabled => "111",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "111",
            input_buffer_sel => "000000",
            input_clk_en => 0,
            input_sync => "111",
            input_sync_mode => "000",
            intr_mode => "000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "000",
            oe_reset => 0,
            oe_sync => "000",
            output_clk_en => 0,
            output_clock_mode => "000",
            output_conn => "101",
            output_mode => "000",
            output_reset => 0,
            output_sync => "000",
            ovt_hyst_trim => "000",
            ovt_needed => "000",
            ovt_slew_control => "000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "Grn,Blu,Red",
            pin_mode => "OOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "111",
            sio_ibuf => "00000000",
            sio_info => "000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "000",
            vtrip => "101010",
            width => 3,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DebugLED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DebugLED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DebugLED(0)__PA,
            oe => open,
            pin_input => millis_ctr_debugout,
            pad_out => DebugLED(0)_PAD,
            pad_in => DebugLED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DebugLED(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DebugLED",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DebugLED(1)__PA,
            oe => open,
            pad_in => DebugLED(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DebugLED(2):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DebugLED",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DebugLED(2)__PA,
            oe => open,
            pin_input => Counters_EN,
            pad_out => DebugLED(2)_PAD,
            pad_in => DebugLED(2)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DebugPin_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "da8fcd25-ddcc-4051-b69c-495d71552ed9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DebugPin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DebugPin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DebugPin_1(0)__PA,
            oe => open,
            pin_input => Net_5918,
            pad_out => DebugPin_1(0)_PAD,
            pad_in => DebugPin_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Button:logicalport
        GENERIC MAP(
            drive_mode => "011011011011",
            ibuf_enabled => "1111",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0000",
            input_buffer_sel => "00000000",
            input_clk_en => 0,
            input_sync => "0000",
            input_sync_mode => "0000",
            intr_mode => "00000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000",
            oe_reset => 0,
            oe_sync => "0000",
            output_clk_en => 0,
            output_clock_mode => "0000",
            output_conn => "0000",
            output_mode => "0000",
            output_reset => 0,
            output_sync => "0000",
            ovt_hyst_trim => "0000",
            ovt_needed => "0000",
            ovt_slew_control => "00000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "UP,DOWN,BACK,OK",
            pin_mode => "IIII",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1111",
            sio_ibuf => "00000000",
            sio_info => "00000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000",
            vtrip => "00000000",
            width => 4,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Button(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Button",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Button(0)__PA,
            oe => open,
            pad_in => Button(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Button(1):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Button",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Button(1)__PA,
            oe => open,
            pad_in => Button(1)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Button(2):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Button",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Button(2)__PA,
            oe => open,
            pad_in => Button(2)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Button(3):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Button",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Button(3)__PA,
            oe => open,
            fb => Net_6948,
            pad_in => Button(3)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \MILLIS_COUNTER:CounterUDB:hwCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MILLIS_COUNTER:CounterUDB:hwCapture\,
            main_0 => \MILLIS_COUNTER:CounterUDB:prevCapture\,
            main_1 => Net_5904,
            main_2 => RTC_SEC_CTR_TC,
            main_3 => \EdgeDetect_1:last\,
            main_4 => RTC_SQW_1Hz_SYNCOUT);

    \MILLIS_COUNTER:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MILLIS_COUNTER:CounterUDB:status_0\,
            main_0 => \MILLIS_COUNTER:CounterUDB:cmp_out_i\,
            main_1 => \MILLIS_COUNTER:CounterUDB:prevCompare\);

    \MILLIS_COUNTER:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MILLIS_COUNTER:CounterUDB:status_3\,
            main_0 => \MILLIS_COUNTER:CounterUDB:reload\,
            main_1 => \MILLIS_COUNTER:CounterUDB:underflow_reg_i\);

    \MILLIS_COUNTER:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MILLIS_COUNTER:CounterUDB:count_enable\,
            main_0 => Counters_EN,
            main_1 => \MILLIS_COUNTER:CounterUDB:control_7\,
            main_2 => \MILLIS_COUNTER:CounterUDB:count_stored_i\,
            main_3 => ms_clock_synced);

    \SEC_COUNTER:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SEC_COUNTER:CounterUDB:status_0\,
            main_0 => \SEC_COUNTER:CounterUDB:cmp_out_i\,
            main_1 => \SEC_COUNTER:CounterUDB:prevCompare\);

    \SEC_COUNTER:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SEC_COUNTER:CounterUDB:status_2\,
            main_0 => \SEC_COUNTER:CounterUDB:reload\,
            main_1 => \SEC_COUNTER:CounterUDB:overflow_reg_i\);

    \SEC_COUNTER:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SEC_COUNTER:CounterUDB:count_enable\,
            main_0 => Counters_EN,
            main_1 => \MILLIS_COUNTER:CounterUDB:underflow_reg_i\,
            main_2 => \SEC_COUNTER:CounterUDB:control_7\,
            main_3 => \SEC_COUNTER:CounterUDB:count_stored_i\);

    \RTC_SEC_COUNTER:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \RTC_SEC_COUNTER:TimerUDB:status_tc\,
            main_0 => \RTC_SEC_COUNTER:TimerUDB:run_mode\,
            main_1 => \RTC_SEC_COUNTER:TimerUDB:per_zero\);

    RTC_f32kHz:macrocell
        GENERIC MAP(
            clock_driver => "RTC_f32kHz",
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => RTC_f32kHz,
            main_0 => Net_4909,
            main_1 => \EdgeDetect_3:last\);

    MILLIS_COUNTER_CAPT_INT:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_4352,
            clock => ClockBlock_BUS_CLK);

    \I2C:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C:Net_1109_0\,
            sda_in => \I2C:Net_1109_1\,
            scl_out => \I2C:Net_643_0\,
            sda_out => \I2C:sda_x_wire\,
            interrupt => \I2C:Net_697\);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_129,
            arb_int => \USBUART:Net_1889\,
            usb_int => \USBUART:Net_1876\,
            ept_int_8 => \USBUART:ep_int_8\,
            ept_int_7 => \USBUART:ep_int_7\,
            ept_int_6 => \USBUART:ep_int_6\,
            ept_int_5 => \USBUART:ep_int_5\,
            ept_int_4 => \USBUART:ep_int_4\,
            ept_int_3 => \USBUART:ep_int_3\,
            ept_int_2 => \USBUART:ep_int_2\,
            ept_int_1 => \USBUART:ep_int_1\,
            ept_int_0 => \USBUART:ep_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_request_7\,
            dma_req_6 => \USBUART:dma_request_6\,
            dma_req_5 => \USBUART:dma_request_5\,
            dma_req_4 => \USBUART:dma_request_4\,
            dma_req_3 => \USBUART:dma_request_3\,
            dma_req_2 => \USBUART:dma_request_2\,
            dma_req_1 => \USBUART:dma_request_1\,
            dma_req_0 => \USBUART:dma_request_0\,
            dma_termin => \USBUART:dma_terminate\);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_129,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \MILLIS_COUNTER:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \MILLIS_COUNTER:CounterUDB:control_7\,
            control_6 => \MILLIS_COUNTER:CounterUDB:control_6\,
            control_5 => \MILLIS_COUNTER:CounterUDB:control_5\,
            control_4 => \MILLIS_COUNTER:CounterUDB:control_4\,
            control_3 => \MILLIS_COUNTER:CounterUDB:control_3\,
            control_2 => \MILLIS_COUNTER:CounterUDB:control_2\,
            control_1 => \MILLIS_COUNTER:CounterUDB:control_1\,
            control_0 => \MILLIS_COUNTER:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \MILLIS_COUNTER:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \MILLIS_COUNTER:CounterUDB:status_6\,
            status_5 => \MILLIS_COUNTER:CounterUDB:status_5\,
            status_4 => \MILLIS_COUNTER:CounterUDB:hwCapture\,
            status_3 => \MILLIS_COUNTER:CounterUDB:status_3\,
            status_2 => open,
            status_1 => \MILLIS_COUNTER:CounterUDB:reload\,
            status_0 => \MILLIS_COUNTER:CounterUDB:status_0\,
            interrupt => Net_4352);

    \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \MILLIS_COUNTER:CounterUDB:count_enable\,
            cs_addr_0 => \MILLIS_COUNTER:CounterUDB:reload\,
            f0_load => \MILLIS_COUNTER:CounterUDB:hwCapture\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.ce0__sig\,
            cl0 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.cl0__sig\,
            z0 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.z0__sig\,
            ff0 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.ff0__sig\,
            ce1 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.ce1__sig\,
            cl1 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.cl1__sig\,
            z1 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.z1__sig\,
            ff1 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.ff1__sig\,
            co_msb => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.co_msb__sig\,
            sol_msb => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.sol_msb__sig\,
            cfbo => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.cfbo__sig\,
            sil => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.sor__sig\,
            cmsbi => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.cmsbo__sig\);

    \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \MILLIS_COUNTER:CounterUDB:count_enable\,
            cs_addr_0 => \MILLIS_COUNTER:CounterUDB:reload\,
            f0_load => \MILLIS_COUNTER:CounterUDB:hwCapture\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.ce0__sig\,
            cl0i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.cl0__sig\,
            z0i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.z0__sig\,
            ff0i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.ff0__sig\,
            ce1i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.ce1__sig\,
            cl1i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.cl1__sig\,
            z1i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.z1__sig\,
            ff1i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.ff1__sig\,
            ci => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.co_msb__sig\,
            sir => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.sol_msb__sig\,
            cfbi => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u0.cfbo__sig\,
            sor => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.sor__sig\,
            cmsbo => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.cmsbo__sig\,
            ce0 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.ce0__sig\,
            cl0 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.cl0__sig\,
            z0 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.z0__sig\,
            ff0 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.ff0__sig\,
            ce1 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.ce1__sig\,
            cl1 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.cl1__sig\,
            z1 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.z1__sig\,
            ff1 => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.ff1__sig\,
            co_msb => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.co_msb__sig\,
            sol_msb => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.sol_msb__sig\,
            cfbo => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.cfbo__sig\,
            sil => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2.sor__sig\,
            cmsbi => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2.cmsbo__sig\);

    \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \MILLIS_COUNTER:CounterUDB:count_enable\,
            cs_addr_0 => \MILLIS_COUNTER:CounterUDB:reload\,
            f0_load => \MILLIS_COUNTER:CounterUDB:hwCapture\,
            z0_comb => \MILLIS_COUNTER:CounterUDB:reload\,
            ce1_comb => \MILLIS_COUNTER:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \MILLIS_COUNTER:CounterUDB:status_6\,
            f0_blk_stat_comb => \MILLIS_COUNTER:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.ce0__sig\,
            cl0i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.cl0__sig\,
            z0i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.z0__sig\,
            ff0i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.ff0__sig\,
            ce1i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.ce1__sig\,
            cl1i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.cl1__sig\,
            z1i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.z1__sig\,
            ff1i => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.ff1__sig\,
            ci => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.co_msb__sig\,
            sir => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.sol_msb__sig\,
            cfbi => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u1.cfbo__sig\,
            sor => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2.sor__sig\,
            cmsbo => \MILLIS_COUNTER:CounterUDB:sC24:counterdp:u2.cmsbo__sig\);

    \CTR_SYNC_EN:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \CTR_SYNC_EN:control_7\,
            control_6 => \CTR_SYNC_EN:control_6\,
            control_5 => \CTR_SYNC_EN:control_5\,
            control_4 => \CTR_SYNC_EN:control_4\,
            control_3 => \CTR_SYNC_EN:control_3\,
            control_2 => \CTR_SYNC_EN:control_2\,
            control_1 => \CTR_SYNC_EN:control_1\,
            control_0 => Net_4112,
            busclk => ClockBlock_BUS_CLK);

    \Sync_2:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => Net_3368_local,
            out => ms_clock_synced);

    \SEC_COUNTER:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \SEC_COUNTER:CounterUDB:control_7\,
            control_6 => \SEC_COUNTER:CounterUDB:control_6\,
            control_5 => \SEC_COUNTER:CounterUDB:control_5\,
            control_4 => \SEC_COUNTER:CounterUDB:control_4\,
            control_3 => \SEC_COUNTER:CounterUDB:control_3\,
            control_2 => \SEC_COUNTER:CounterUDB:control_2\,
            control_1 => \SEC_COUNTER:CounterUDB:control_1\,
            control_0 => \SEC_COUNTER:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \SEC_COUNTER:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \SEC_COUNTER:CounterUDB:status_6\,
            status_5 => \SEC_COUNTER:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \SEC_COUNTER:CounterUDB:status_2\,
            status_1 => \SEC_COUNTER:CounterUDB:status_1\,
            status_0 => \SEC_COUNTER:CounterUDB:status_0\,
            interrupt => Net_6922);

    \SEC_COUNTER:CounterUDB:sC8:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \SEC_COUNTER:CounterUDB:count_enable\,
            cs_addr_0 => \SEC_COUNTER:CounterUDB:reload\,
            ce0_comb => \SEC_COUNTER:CounterUDB:reload\,
            z0_comb => \SEC_COUNTER:CounterUDB:status_1\,
            ce1_comb => \SEC_COUNTER:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \SEC_COUNTER:CounterUDB:status_6\,
            f0_blk_stat_comb => \SEC_COUNTER:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK);

    \RTC_SEC_COUNTER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \RTC_SEC_COUNTER:TimerUDB:control_7\,
            control_6 => \RTC_SEC_COUNTER:TimerUDB:control_6\,
            control_5 => \RTC_SEC_COUNTER:TimerUDB:control_5\,
            control_4 => \RTC_SEC_COUNTER:TimerUDB:control_4\,
            control_3 => \RTC_SEC_COUNTER:TimerUDB:control_3\,
            control_2 => \RTC_SEC_COUNTER:TimerUDB:control_2\,
            control_1 => \RTC_SEC_COUNTER:TimerUDB:control_1\,
            control_0 => \RTC_SEC_COUNTER:TimerUDB:control_0\,
            clk_en => RTC_f32kHz__SYNC_OUT_1,
            busclk => ClockBlock_BUS_CLK);

    \RTC_SEC_COUNTER:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2,
            reset_inv => '0')
        PORT MAP(
            reset => millis_ctr_debugout,
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \RTC_SEC_COUNTER:TimerUDB:status_3\,
            status_2 => \RTC_SEC_COUNTER:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \RTC_SEC_COUNTER:TimerUDB:status_tc\,
            clk_en => RTC_f32kHz__SYNC_OUT);

    \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => millis_ctr_debugout,
            cs_addr_1 => \RTC_SEC_COUNTER:TimerUDB:timer_enable\,
            cs_addr_0 => \RTC_SEC_COUNTER:TimerUDB:per_zero\,
            clk_en => RTC_f32kHz__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => millis_ctr_debugout,
            cs_addr_1 => \RTC_SEC_COUNTER:TimerUDB:timer_enable\,
            cs_addr_0 => \RTC_SEC_COUNTER:TimerUDB:per_zero\,
            z0_comb => \RTC_SEC_COUNTER:TimerUDB:per_zero\,
            f0_bus_stat_comb => \RTC_SEC_COUNTER:TimerUDB:status_3\,
            f0_blk_stat_comb => \RTC_SEC_COUNTER:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => RTC_f32kHz__SYNC_OUT,
            ce0i => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \RTC_SEC_COUNTER:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \MILLIS_CTR_CAPTSEL:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \MILLIS_CTR_CAPTSEL:control_7\,
            control_6 => \MILLIS_CTR_CAPTSEL:control_6\,
            control_5 => \MILLIS_CTR_CAPTSEL:control_5\,
            control_4 => \MILLIS_CTR_CAPTSEL:control_4\,
            control_3 => \MILLIS_CTR_CAPTSEL:control_3\,
            control_2 => \MILLIS_CTR_CAPTSEL:control_2\,
            control_1 => \MILLIS_CTR_CAPTSEL:control_1\,
            control_0 => Net_5904,
            busclk => ClockBlock_BUS_CLK);

    \BUTTONPRESS_REG:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_6297);

    SEC_CTR_TC_INT:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_6922,
            clock => ClockBlock_BUS_CLK);

    \MILLIS_COUNTER:CounterUDB:prevCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MILLIS_COUNTER:CounterUDB:prevCapture\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_5904,
            main_1 => RTC_SEC_CTR_TC,
            main_2 => \EdgeDetect_1:last\,
            main_3 => RTC_SQW_1Hz_SYNCOUT);

    \MILLIS_COUNTER:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MILLIS_COUNTER:CounterUDB:underflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \MILLIS_COUNTER:CounterUDB:reload\);

    \MILLIS_COUNTER:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MILLIS_COUNTER:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \MILLIS_COUNTER:CounterUDB:cmp_out_i\);

    \MILLIS_COUNTER:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \MILLIS_COUNTER:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => ms_clock_synced);

    Counters_EN:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_1 * !main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Counters_EN,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Counters_EN,
            main_1 => Net_4112,
            main_2 => \EdgeDetect_1:last\,
            main_3 => RTC_SQW_1Hz_SYNCOUT);

    millis_ctr_debugout:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => millis_ctr_debugout,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \MILLIS_COUNTER:CounterUDB:underflow_reg_i\);

    \SEC_COUNTER:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SEC_COUNTER:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SEC_COUNTER:CounterUDB:reload\);

    \SEC_COUNTER:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SEC_COUNTER:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \SEC_COUNTER:CounterUDB:cmp_out_i\);

    \SEC_COUNTER:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SEC_COUNTER:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \MILLIS_COUNTER:CounterUDB:underflow_reg_i\);

    Net_5918:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_5918,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_5904,
            main_1 => RTC_SEC_CTR_TC,
            main_2 => \EdgeDetect_1:last\,
            main_3 => RTC_SQW_1Hz_SYNCOUT);

    \EdgeDetect_1:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_1:last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => RTC_SQW_1Hz_SYNCOUT);

    \RTC_SEC_COUNTER:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \RTC_SEC_COUNTER:TimerUDB:run_mode\,
            clk_en => RTC_f32kHz__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RTC_SEC_COUNTER:TimerUDB:control_7\);

    RTC_SEC_CTR_TC:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => RTC_SEC_CTR_TC,
            clk_en => RTC_f32kHz__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \RTC_SEC_COUNTER:TimerUDB:run_mode\,
            main_1 => \RTC_SEC_COUNTER:TimerUDB:per_zero\);

    RTC_f32kHz__SYNC_1:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => RTC_f32kHz,
            out => RTC_f32kHz__SYNC_OUT_1,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    \RTC_SEC_COUNTER:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_5) + (!main_0 * main_1 * !main_3 * !main_5) + (!main_0 * main_1 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \RTC_SEC_COUNTER:TimerUDB:timer_enable\,
            clk_en => RTC_f32kHz__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => millis_ctr_debugout,
            main_1 => \RTC_SEC_COUNTER:TimerUDB:control_7\,
            main_2 => \RTC_SEC_COUNTER:TimerUDB:timer_enable\,
            main_3 => \RTC_SEC_COUNTER:TimerUDB:run_mode\,
            main_4 => \RTC_SEC_COUNTER:TimerUDB:per_zero\,
            main_5 => \RTC_SEC_COUNTER:TimerUDB:trig_disable\);

    \RTC_SEC_COUNTER:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \RTC_SEC_COUNTER:TimerUDB:trig_disable\,
            clk_en => RTC_f32kHz__SYNC_OUT,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => millis_ctr_debugout,
            main_1 => \RTC_SEC_COUNTER:TimerUDB:timer_enable\,
            main_2 => \RTC_SEC_COUNTER:TimerUDB:run_mode\,
            main_3 => \RTC_SEC_COUNTER:TimerUDB:per_zero\,
            main_4 => \RTC_SEC_COUNTER:TimerUDB:trig_disable\);

    \Debouncer_1:DEBOUNCER[0]:d_sync_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debouncer_1:DEBOUNCER[0]:d_sync_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_6948);

    \Debouncer_1:DEBOUNCER[0]:d_sync_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Debouncer_1:DEBOUNCER[0]:d_sync_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Debouncer_1:DEBOUNCER[0]:d_sync_0\);

    Net_6297:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_6297,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Debouncer_1:DEBOUNCER[0]:d_sync_0\,
            main_1 => \Debouncer_1:DEBOUNCER[0]:d_sync_1\);

    RTC_f32kHz__SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => RTC_f32kHz,
            out => RTC_f32kHz__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    RTC(2)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => RTC_SQW_1Hz,
            out => RTC_SQW_1Hz_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \EdgeDetect_3:last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \EdgeDetect_3:last\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_4909);

END __DEFAULT__;
