#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Sep 27 16:00:43 2018
# Process ID: 30776
# Current directory: /home/lab018/shida.chen/superstar/project
# Command line: vivado
# Log file: /home/lab018/shida.chen/superstar/project/vivado.log
# Journal file: /home/lab018/shida.chen/superstar/project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/lab018/shida.chen/superstar/project/my_project/my_project.xpr
INFO: [Project 1-313] Project file moved from 'F:/Vivado2017/My_project/my_project/my_project' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2017) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2017) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-505] Unrecognized Option Name CompiledLibDirXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ProjectType
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '$PIPUSERFILESDIR'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimTypes
WARNING: [Project 1-231] Project 'my_project.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/Vivado/2016.4/data/ip'.
save_project_as project_1 /home/lab018/shida.chen/superstar/project/project_1 -force
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lab018/shida.chen/superstar/project/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj counter_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lab018/shida.chen/superstar/project/project_1/project_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lab018/shida.chen/superstar/project/project_1/project_1.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lab018/shida.chen/superstar/project/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lab018/shida.chen/superstar/project/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 947aa08d535f4ace9389d2f16872bc26 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/lab018/shida.chen/superstar/project/project_1/project_1.sim/sim_1/behav/xsim.dir/counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/lab018/shida.chen/superstar/project/project_1/project_1.sim/sim_1/behav/xsim.dir/counter_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Sep 27 16:04:02 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 27 16:04:02 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lab018/shida.chen/superstar/project/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_tb_behav -key {Behavioral:sim_1:Functional:counter_tb} -tclbatch {counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
	 time,	 clk,	 reset,	 enable,	 count
                   0,	 0,	 0,	 0,	  x
                   5,	 1,	 0,	 0,	  x
                  10,	 0,	 1,	 0,	  x
                  15,	 1,	 1,	 0,	  0
                  20,	 0,	 0,	 1,	  0
                  25,	 1,	 0,	 1,	  1
                  30,	 0,	 0,	 1,	  1
                  35,	 1,	 0,	 1,	  2
                  40,	 0,	 0,	 1,	  2
                  45,	 1,	 0,	 1,	  3
                  50,	 0,	 0,	 1,	  3
                  55,	 1,	 0,	 1,	  4
                  60,	 0,	 0,	 1,	  4
                  65,	 1,	 0,	 1,	  5
                  70,	 0,	 0,	 1,	  5
                  75,	 1,	 0,	 1,	  6
                  80,	 0,	 0,	 1,	  6
                  85,	 1,	 0,	 1,	  7
                  90,	 0,	 0,	 1,	  7
                  95,	 1,	 0,	 1,	  8
                 100,	 0,	 0,	 1,	  8
                 105,	 1,	 0,	 1,	  9
                 110,	 0,	 0,	 1,	  9
                 115,	 1,	 0,	 1,	 10
                 120,	 0,	 0,	 1,	 10
                 125,	 1,	 0,	 1,	 11
                 130,	 0,	 0,	 1,	 11
                 135,	 1,	 0,	 1,	 12
                 140,	 0,	 0,	 1,	 12
                 145,	 1,	 0,	 1,	  0
                 150,	 0,	 0,	 0,	  0
DUT Error at time                  155
Expected value 13,Actual value  0
                 155,	 1,	 0,	 0,	  0
                 160,	 0,	 1,	 0,	  0
DUT Error at time                  165
Expected value 13,Actual value  0
                 165,	 1,	 1,	 0,	  0
                 170,	 0,	 0,	 1,	  0
                 175,	 1,	 0,	 1,	  1
                 180,	 0,	 0,	 1,	  1
                 185,	 1,	 0,	 1,	  2
                 190,	 0,	 0,	 1,	  2
                 195,	 1,	 0,	 1,	  3
                 200,	 0,	 0,	 1,	  3
                 205,	 1,	 0,	 1,	  4
                 210,	 0,	 0,	 0,	  4
                 215,	 1,	 0,	 0,	  4
                 220,	 0,	 0,	 0,	  4
                 225,	 1,	 0,	 0,	  4
                 230,	 0,	 0,	 1,	  4
                 235,	 1,	 0,	 1,	  5
                 240,	 0,	 0,	 1,	  5
                 245,	 1,	 0,	 1,	  6
                 250,	 0,	 0,	 1,	  6
                 255,	 1,	 0,	 1,	  7
                 260,	 0,	 0,	 1,	  7
                 265,	 1,	 0,	 1,	  8
                 270,	 0,	 0,	 1,	  8
                 275,	 1,	 0,	 1,	  9
                 280,	 0,	 0,	 1,	  9
                 285,	 1,	 0,	 1,	 10
                 290,	 0,	 0,	 1,	 10
                 295,	 1,	 0,	 1,	 11
$finish called at time : 300 ns : File "/home/lab018/shida.chen/superstar/project/project_1/project_1.srcs/sim_1/new/counter_tb.v" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6158.121 ; gain = 58.137 ; free physical = 7036 ; free virtual = 34232
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 27 16:06:21 2018...
