# compile vhdl design source files
vhdl xil_defaultlib  "../../../cnp_exos.srcs/sources_1/new/full_adder.vhd"
vhdl xil_defaultlib  "../../../cnp_exos.srcs/sources_1/new/full_adder_tb.vhd"

# Do not sort compile order
nosort
