{
    "id": "1819865070",
    "title": "High-level modelling, analysis, and verification on FPGA-based hardware design",
    "venue": "Lecture Notes in Computer Science",
    "year": 2005,
    "authors": [
        {
            "name": "Petr Matousek",
            "id": "1494573443",
            "org": "FIT, Brno University of Technology, Brno, Czech Republic#TAB#"
        },
        {
            "name": "Ales Smrcka",
            "id": "2137956279",
            "org": "FIT, Brno University of Technology, Brno, Czech Republic#TAB#"
        },
        {
            "name": "Tomas Vojnar",
            "id": "100721418",
            "org": "FIT, Brno University of Technology, Brno, Czech Republic#TAB#"
        }
    ],
    "fields_of_study": [
        "Field-programmable gate array",
        "Throughput",
        "Formal verification",
        "Circuit design",
        "Computer science",
        "Network monitoring",
        "Correctness",
        "Intrusion detection system",
        "Formal methods",
        "Real-time computing"
    ],
    "references": [
        "1546101340"
    ]
}