# do SineGenerator.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:45:47 on Dec 11,2022
# vcom -work work SineGenerator.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclone10lp_atom_pack
# -- Loading package cyclone10lp_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity SineGenerator
# -- Compiling architecture structure of SineGenerator
# End time: 12:45:47 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:45:47 on Dec 11,2022
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SineGenerator_vhd_vec_tst
# -- Compiling architecture SineGenerator_arch of SineGenerator_vhd_vec_tst
# End time: 12:45:47 on Dec 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -c -t 1ps -L cyclone10lp -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.SineGenerator_vhd_vec_tst 
# Start time: 12:45:47 on Dec 11,2022
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sinegenerator_vhd_vec_tst(sinegenerator_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cyclone10lp.cyclone10lp_atom_pack(body)
# Loading cyclone10lp.cyclone10lp_components
# Loading work.sinegenerator(structure)#1
# Loading work.hard_block(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cyclone10lp.cyclone10lp_io_obuf(arch)#1
# Loading cyclone10lp.cyclone10lp_io_ibuf(arch)#1
# Loading cyclone10lp.cyclone10lp_clkctrl(vital_clkctrl)#1
# Loading cyclone10lp.cyclone10lp_ena_reg(behave)#1
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#1
# Loading altera.dffeas(vital_dffeas)#1
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#2
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#3
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#4
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#5
# Loading cyclone10lp.cyclone10lp_ram_block(block_arch)#1
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#1
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#2
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#3
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#4
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#5
# Loading cyclone10lp.cyclone10lp_ram_pulse_generator(pgen_arch)#1
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#6
# after#36
# End time: 12:45:48 on Dec 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
