<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d6.cpp:22:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="mem" VarName="arg1" LoopLoc="d6.cpp:22:2" LoopName="ARRAY_1_READ" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="9" Direction="read" AccessID="arg110seq" OrigID="for.inc.load.23" OrigAccess-DebugLoc="d6.cpp:24:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d6.cpp:29:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="mem" VarName="arg2" LoopLoc="d6.cpp:29:2" LoopName="ARRAY_2_READ" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="9" Direction="read" AccessID="arg211seq" OrigID="for.inc12.load.23" OrigAccess-DebugLoc="d6.cpp:31:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d6.cpp:56:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="mem" VarName="arg1" LoopLoc="d6.cpp:56:20" LoopName="VITIS_LOOP_56_5" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="3" Direction="read" AccessID="scevgepseq" OrigID="islist for.inc84.load.40 for.inc84.load.28 for.inc84.load.17" OrigAccess-DebugLoc="isList d6.cpp:62:33 d6.cpp:62:33 d6.cpp:62:33" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d6.cpp:56:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" BundleName="mem" VarName="arg2" LoopLoc="d6.cpp:56:20" LoopName="VITIS_LOOP_56_5" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="9" Direction="read" AccessID="arg211seq12" OrigID="islist for.inc84.load.25 for.inc84.load.37 for.inc84.load.49" OrigAccess-DebugLoc="isList d6.cpp:62:52 d6.cpp:62:52 d6.cpp:62:52" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d6.cpp:99:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 9 has been inferred" BundleName="mem" VarName="out1" LoopLoc="d6.cpp:99:2" LoopName="ARRAY_WRITE" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Length="9" Direction="write" AccessID="out113seq" OrigID="for.inc403.store.6" OrigAccess-DebugLoc="d6.cpp:101:11" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="d6.cpp:56:20" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem" VarName="arg1" LoopLoc="d6.cpp:56:20" LoopName="VITIS_LOOP_56_5" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="scevgepseq" OrigAccess-DebugLoc="d6.cpp:62:33" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d6.cpp:99:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="out1" LoopLoc="d6.cpp:99:2" LoopName="ARRAY_WRITE" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="out113seq" OrigAccess-DebugLoc="d6.cpp:99:2" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d6.cpp:62:33" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="arg1" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="scevgepseq" OrigAccess-DebugLoc="d6.cpp:62:33" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d6.cpp:56:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="arg2" LoopLoc="d6.cpp:56:20" LoopName="VITIS_LOOP_56_5" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="arg211seq12" OrigAccess-DebugLoc="d6.cpp:56:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d6.cpp:29:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="arg2" LoopLoc="d6.cpp:29:2" LoopName="ARRAY_2_READ" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="arg211seq" OrigAccess-DebugLoc="d6.cpp:29:2" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d6.cpp:22:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="arg1" LoopLoc="d6.cpp:22:2" LoopName="ARRAY_1_READ" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" OrigID="arg110seq" OrigAccess-DebugLoc="d6.cpp:22:2" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="d6.cpp:56:20" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="mem" ParentFunc="test(unsigned long*, unsigned long*, unsigned long*)" Direction="read" OrigID="seq2" OrigAccess-DebugLoc="d6.cpp:56:20" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d6.cpp:22:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 64 in loop 'ARRAY_1_READ' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="d6.cpp:22:2" LoopName="ARRAY_1_READ" Length="9" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d6.cpp:29:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 9 and bit width 64 in loop 'ARRAY_2_READ' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="d6.cpp:29:2" LoopName="ARRAY_2_READ" Length="9" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d6.cpp:99:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 9 and bit width 64 in loop 'ARRAY_WRITE' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="d6.cpp:99:2" LoopName="ARRAY_WRITE" Length="9" Width="64" Direction="write"/>
</VitisHLS:BurstInfo>

