Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: ref_design.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ref_design.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ref_design"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff665

---- Source Options
Top Module Name                    : ref_design
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../source/v5coregen" "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5chipscope" "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_calib_0.vhd" in Library work.
Entity <mig20_phy_calib_0> compiled.
Entity <mig20_phy_calib_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dqs_iob.vhd" in Library work.
Entity <mig20_phy_dqs_iob> compiled.
Entity <mig20_phy_dqs_iob> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dm_iob.vhd" in Library work.
Entity <mig20_phy_dm_iob> compiled.
Entity <mig20_phy_dm_iob> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" in Library work.
Entity <mig20_phy_dq_iob> compiled.
Entity <mig20_phy_dq_iob> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_usr_rd_0.vhd" in Library work.
Entity <mig20_usr_rd_0> compiled.
Entity <mig20_usr_rd_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_usr_addr_fifo_0.vhd" in Library work.
Entity <mig20_usr_addr_fifo_0> compiled.
Entity <mig20_usr_addr_fifo_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_usr_wr_0.vhd" in Library work.
Entity <mig20_usr_wr_0> compiled.
Entity <mig20_usr_wr_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_write_0.vhd" in Library work.
Entity <mig20_phy_write_0> compiled.
Entity <mig20_phy_write_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_io_0.vhd" in Library work.
Entity <mig20_phy_io_0> compiled.
Entity <mig20_phy_io_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_ctl_io_0.vhd" in Library work.
Entity <mig20_phy_ctl_io_0> compiled.
Entity <mig20_phy_ctl_io_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_init_0.vhd" in Library work.
Entity <mig20_phy_init_0> compiled.
Entity <mig20_phy_init_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_top_0.vhd" in Library work.
Entity <mig20_phy_top_0> compiled.
Entity <mig20_phy_top_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_usr_top_0.vhd" in Library work.
Entity <mig20_usr_top_0> compiled.
Entity <mig20_usr_top_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_ctrl_0.vhd" in Library work.
Entity <mig20_ctrl_0> compiled.
Entity <mig20_ctrl_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/dpa64x8_b16x32.vhd" in Library work.
Entity <dpa64x8_b16x32> compiled.
Entity <dpa64x8_b16x32> (Architecture <dpa64x8_b16x32_a>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/pciegtx_wrapper/src/pciegtx_wrapper_tile.vhd" in Library work.
Entity <PCIEGTX_WRAPPER_TILE> compiled.
Entity <PCIEGTX_WRAPPER_TILE> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/pciegtp_wrapper_tile.vhd" in Library work.
Entity <PCIEGTP_WRAPPER_TILE> compiled.
Entity <PCIEGTP_WRAPPER_TILE> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_mem_if_top_0.vhd" in Library work.
Entity <mig20_mem_if_top_0> compiled.
Entity <mig20_mem_if_top_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/common/ctiUtil.vhd" in Library work.
Package <ctiUtil> compiled.
Package body <ctiUtil> compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/kcuart_rx.vhd" in Library work.
Entity <kcuart_rx> compiled.
Entity <kcuart_rx> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/bbfifo_16x8.vhd" in Library work.
Entity <bbfifo_16x8> compiled.
Entity <bbfifo_16x8> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/kcuart_tx.vhd" in Library work.
Entity <kcuart_tx> compiled.
Entity <kcuart_tx> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/client/fifo/tx_client_fifo_8.vhd" in Library work.
Entity <tx_client_fifo_8> compiled.
Entity <tx_client_fifo_8> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/client/fifo/rx_client_fifo_8.vhd" in Library work.
Entity <rx_client_fifo_8> compiled.
Entity <rx_client_fifo_8> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/physical/mii_if.vhd" in Library work.
Entity <mii_if> compiled.
Entity <mii_if> (Architecture <PHY_IF>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3.vhd" in Library work.
Entity <v5_emac_v1_3> compiled.
Entity <v5_emac_v1_3> (Architecture <WRAPPER>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/pciegtx_wrapper/src/mgt_usrclk_source_pll.vhd" in Library work.
Entity <MGT_USRCLK_SOURCE_PLL> compiled.
Entity <MGT_USRCLK_SOURCE_PLL> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/pciegtp_wrapper.vhd" in Library work.
Entity <PCIEGTP_WRAPPER> compiled.
Entity <PCIEGTP_WRAPPER> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/pciegtx_wrapper/src/pciegtx_wrapper.vhd" in Library work.
Entity <PCIEGTX_WRAPPER> compiled.
Entity <PCIEGTX_WRAPPER> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/gtp_frame_tx.vhd" in Library work.
Entity <gtp_frame_tx> compiled.
Entity <gtp_frame_tx> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/gtp_frame_rx.vhd" in Library work.
Entity <gtp_frame_rx> compiled.
Entity <gtp_frame_rx> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/gen200Mhz.vhd" in Library work.
Entity <gen200Mhz> compiled.
Entity <gen200Mhz> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5clock/clkfwd_mod.vhd" in Library work.
Entity <clkfwd_mod> compiled.
Entity <clkfwd_mod> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/lclkDeskew.vhd" in Library work.
Entity <lclkDeskew> compiled.
Entity <lclkDeskew> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/fifo_42x16.vhd" in Library work.
Entity <fifo_42x16> compiled.
Entity <fifo_42x16> (Architecture <fifo_42x16_a>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/dp_32_64.vhd" in Library work.
Entity <dp_32_64> compiled.
Entity <dp_32_64> (Architecture <dp_32_64_a>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_idelay_ctrl.vhd" in Library work.
Entity <mig20_idelay_ctrl> compiled.
Entity <mig20_idelay_ctrl> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_infrastructure.vhd" in Library work.
Entity <mig20_infrastructure> compiled.
Entity <mig20_infrastructure> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_ddr2_top_0.vhd" in Library work.
Entity <mig20_ddr2_top_0> compiled.
Entity <mig20_ddr2_top_0> (Architecture <syn>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/common/shiftRegXX.vhd" in Library work.
Entity <shiftRegXX> compiled.
Entity <shiftRegXX> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/uart_tx_plus.vhd" in Library work.
Entity <uart_tx_plus> compiled.
Entity <uart_tx_plus> (Architecture <macro_level_definition>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/uart_rx.vhd" in Library work.
Entity <uart_rx> compiled.
Entity <uart_rx> (Architecture <macro_level_definition>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3_block.vhd" in Library work.
Entity <v5_emac_v1_3_block> compiled.
Entity <v5_emac_v1_3_block> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/client/fifo/eth_fifo_8.vhd" in Library work.
Entity <eth_fifo_8> compiled.
Entity <eth_fifo_8> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/dp_a256x8_b256x8.vhd" in Library work.
Entity <dp_a256x8_b256x8> compiled.
Entity <dp_a256x8_b256x8> (Architecture <dp_a256x8_b256x8_a>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" in Library work.
Entity <kcpsm3> compiled.
Entity <kcpsm3> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/emac/ICMPPROG.VHD" in Library work.
Entity <icmpprog> compiled.
Entity <icmpprog> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/dp_a32x8_b8x32.vhd" in Library work.
Entity <dp_a32x8_b8x32> compiled.
Entity <dp_a32x8_b8x32> (Architecture <dp_a32x8_b8x32_a>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" in Library work.
Entity <pbprogf2> compiled.
Entity <pbprogf2> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/spi_module_cti.vhd" in Library work.
Entity <spi_module_cti> compiled.
Entity <spi_module_cti> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/common/Xto1Mux_32.vhd" in Library work.
Entity <XTo1Mux_32> compiled.
Entity <XTo1Mux_32> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design_fcg006rd_pkg.vhd" in Library work.
Package <ffpci104_pkg> compiled.
Package body <ffpci104_pkg> compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/plxControl/plx32BitSlave.vhd" in Library work.
Entity <plx32BitSlave> compiled.
Entity <plx32BitSlave> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/common/regBank_32.vhd" in Library work.
Entity <regBank_32> compiled.
Entity <regBank_32> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/plxControl/plxArb.vhd" in Library work.
Entity <plxArb> compiled.
Entity <plxArb> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/plxControl/plx32BitMaster.vhd" in Library work.
Entity <plx32BitMaster> compiled.
Entity <plx32BitMaster> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/plxControl/plxCfgRom.vhd" in Library work.
Entity <plxCfgRom> compiled.
Entity <plxCfgRom> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/plxControl/plxBusMonitor.vhd" in Library work.
Entity <plxBusMonitor> compiled.
Entity <plxBusMonitor> (Architecture <chipscope>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/ctiSPIf2.vhd" in Library work.
Entity <plxSPIf2> compiled.
Entity <plxSPIf2> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/dpRam32_8.vhd" in Library work.
Entity <dpRam32_8> compiled.
Entity <dpRam32_8> (Architecture <dpRam32_8_a>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5config/v5InternalConfig.vhd" in Library work.
Entity <v5InternalConfig> compiled.
Entity <v5InternalConfig> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/emac/emac_init.vhd" in Library work.
Entity <emac_init> compiled.
Entity <emac_init> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/emac/emacTx.vhd" in Library work.
Entity <emacTx> compiled.
Entity <emacTx> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/emac/emacRx.vhd" in Library work.
Entity <emacRx> compiled.
Entity <emacRx> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/emac/emacICMP.vhd" in Library work.
Entity <emacICMP> compiled.
Entity <emacICMP> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3_locallink.vhd" in Library work.
Entity <v5_emac_v1_3_locallink> compiled.
Entity <v5_emac_v1_3_locallink> (Architecture <TOP_LEVEL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/serialSimple.vhd" in Library work.
Entity <serialSimple> compiled.
Entity <serialSimple> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/eeprom/eepromMaster.vhd" in Library work.
Entity <eepromMaster> compiled.
Entity <eepromMaster> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_app.vhd" in Library work.
Entity <mig20_app> compiled.
Entity <mig20_app> (Architecture <arc_mem_interface_top>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/ddr2_interface.vhd" in Library work.
Entity <ddr2_interface> compiled.
Entity <ddr2_interface> (Architecture <rtl>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5clock/clkControlMem.vhd" in Library work.
Entity <clkControlMem> compiled.
Entity <clkControlMem> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/mgt_tester.vhd" in Library work.
Entity <mgt_tester> compiled.
Entity <mgt_tester> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" in Library work.
Entity <ref_design> compiled.
Entity <ref_design> (Architecture <rtl>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ref_design> in library <work> (architecture <rtl>) with generics.
	c_revBuild = "00000000"
	c_revMajor = "00000100"
	c_revMinor = "00000000"

Analyzing hierarchy for entity <plx32BitSlave> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <regBank_32> in library <work> (architecture <rtl>) with generics.
	busReadOnly = "1111111111111111111111111111111110110010101010001000001001001010"
	selWidth = 5

Analyzing hierarchy for entity <regBank_32> in library <work> (architecture <rtl>) with generics.
	busReadOnly = "1111111111111111111111111111111111111111111111111111111110001100"
	selWidth = 3

Analyzing hierarchy for entity <plxArb> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <plx32BitMaster> in library <work> (architecture <rtl>) with generics.
	c_cfgRomSize = 20
	c_enPlxCfg = true
	c_ramWidth = 6
	c_txfrCntWidth = 6

Analyzing hierarchy for entity <plxCfgRom> in library <work> (architecture <rtl>) with generics.
	c_ds0BaseAddr = "0000000000000000000000000000"
	c_ds0ByteSz = 1024
	c_ds0En = '1'
	c_ds1BaseAddr = "1000000000000000000000000000"
	c_ds1ByteSz = 512
	c_ds1En = '1'
	c_romSize = 20

Analyzing hierarchy for entity <plxSPIf2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <v5internalConfig> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <emac_init> in library <work> (architecture <rtl>) with generics.
	c_lbtest = true
	c_porCntBit = 24

Analyzing hierarchy for entity <emacTx> in library <work> (architecture <rtl>) with generics.
	c_dpAddrBWidth = 5

Analyzing hierarchy for entity <emacRx> in library <work> (architecture <rtl>) with generics.
	c_dpAddrBWidth = 5

Analyzing hierarchy for entity <v5_emac_v1_3_locallink> in library <work> (architecture <TOP_LEVEL>).

Analyzing hierarchy for entity <serialSimple> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <eepromMaster> in library <work> (architecture <rtl>) with generics.
	c_numReg = 16

Analyzing hierarchy for entity <mig20_app> in library <work> (architecture <arc_mem_interface_top>) with generics.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DEBUG_EN = 0
	DLL_FREQ_MODE = "HIGH"
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_IO_COL = "00001000"
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_IO_MS = "11001100100101011011001000100011"
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	MULTI_BANK_EN = 1
	ODT_TYPE = 1
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	RST_ACT_LOW = 1
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500

Analyzing hierarchy for entity <ddr2_interface> in library <work> (architecture <rtl>) with generics.
	APPDATA_WIDTH = 64
	BURST_LEN = 4
	BURST_SZ_WIDTH = 4
	DP_A_WIDTH = 6
	MAX_BURST = 16

Analyzing hierarchy for entity <clkControlMem> in library <work> (architecture <Behavioral>) with generics.
	c_ddr2type = 0
	c_pcbrev = 'D'
	c_simulation = false

Analyzing hierarchy for entity <mgt_tester> in library <work> (architecture <RTL>) with generics.
	EXAMPLE_SIM_GTPRESET_SPEEDUP = 1
	EXAMPLE_SIM_PLL_PERDIV2 = "000111110100"
	EXAMPLE_USE_CHIPSCOPE = 0
	c_numgtp = 4
	c_v5type = "LXT"

Analyzing hierarchy for entity <XTo1Mux_32> in library <work> (architecture <rtl>) with generics.
	selWidth = 5

Analyzing hierarchy for entity <XTo1Mux_32> in library <work> (architecture <rtl>) with generics.
	selWidth = 3

Analyzing hierarchy for entity <kcpsm3> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <pbProgf2> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <bbfifo_16x8> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <spi_module_cti> in library <work> (architecture <imp>) with generics.
	C_NUM_SS_BITS = 1
	C_NUM_TRANSFER_BITS = 8
	C_SCK_RATIO = 4
WARNING:Xst:1748 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/spi_module_cti.vhd" line 224: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <v5_emac_v1_3_block> in library <work> (architecture <TOP_LEVEL>).

Analyzing hierarchy for entity <eth_fifo_8> in library <work> (architecture <RTL>) with generics.
	FULL_DUPLEX_ONLY = false

Analyzing hierarchy for entity <uart_tx_plus> in library <work> (architecture <macro_level_definition>).

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <macro_level_definition>).

Analyzing hierarchy for entity <shiftRegXX> in library <work> (architecture <rtl>) with generics.
	c_width = 27

Analyzing hierarchy for entity <shiftRegXX> in library <work> (architecture <rtl>) with generics.
	c_width = 16

Analyzing hierarchy for entity <mig20_idelay_ctrl> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <mig20_infrastructure> in library <work> (architecture <syn>) with generics.
	CLK_PERIOD = 5000
	DLL_FREQ_MODE = "HIGH"
	RST_ACT_LOW = 1

Analyzing hierarchy for entity <mig20_ddr2_top_0> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_IO_COL = "00001000"
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_IO_MS = "11001100100101011011001000100011"
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	MULTI_BANK_EN = 1
	ODT_TYPE = 1
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500

Analyzing hierarchy for entity <gen200mhz> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <lclkDeskew> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <PCIEGTP_WRAPPER> in library <work> (architecture <RTL>) with generics.
	WRAPPER_SIM_GTPRESET_SPEEDUP = 1
	WRAPPER_SIM_PLL_PERDIV2 = "000111110100"

Analyzing hierarchy for entity <gtp_frame_tx> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <gtp_frame_rx> in library <work> (architecture <RTL>) with generics.
	c_comma_char = "10111100"
	c_start_char = "11111111"

Analyzing hierarchy for entity <mii_if> in library <work> (architecture <PHY_IF>).

Analyzing hierarchy for entity <v5_emac_v1_3> in library <work> (architecture <WRAPPER>).

Analyzing hierarchy for entity <tx_client_fifo_8> in library <work> (architecture <RTL>) with generics.
	FULL_DUPLEX_ONLY = false

Analyzing hierarchy for entity <rx_client_fifo_8> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <kcuart_tx> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <bbfifo_16x8> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <kcuart_rx> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <mig20_mem_if_top_0> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_IO_COL = "00001000"
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_IO_MS = "11001100100101011011001000100011"
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	MULTI_BANK_EN = 1
	ODT_TYPE = 1
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500

Analyzing hierarchy for entity <PCIEGTP_WRAPPER_TILE> in library <work> (architecture <RTL>) with generics.
	TILE_CHAN_BOND_LEVEL_0 = 0
	TILE_CHAN_BOND_LEVEL_1 = 0
	TILE_CHAN_BOND_MODE_0 = "OFF"
	TILE_CHAN_BOND_MODE_1 = "OFF"
	TILE_SIM_GTPRESET_SPEEDUP = 1
	TILE_SIM_PLL_PERDIV2 = "000111110100"

Analyzing hierarchy for entity <mig20_phy_top_0> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_NUM = 1
	CS_WIDTH = 1
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_IO_COL = "00001000"
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_IO_MS = "11001100100101011011001000100011"
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ODT_TYPE = 1
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TWO_T_TIME_EN = 0

Analyzing hierarchy for entity <mig20_usr_top_0> in library <work> (architecture <syn>) with generics.
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	DQS_WIDTH = 4
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ROW_WIDTH = 13

Analyzing hierarchy for entity <mig20_ctrl_0> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	CAS_LAT = 3
	CLK_PERIOD = 5000
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	DDR_TYPE = 1
	ECC_ENABLE = 0
	MULTI_BANK_EN = 1
	REG_ENABLE = 0
	ROW_WIDTH = 13
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRRD = 10000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500

Analyzing hierarchy for entity <mig20_phy_write_0> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	DDR_TYPE = 1
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ODT_TYPE = 1
	REG_ENABLE = 0

Analyzing hierarchy for entity <mig20_phy_io_0> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_IO_COL = "00001000"
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_IO_MS = "11001100100101011011001000100011"
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ODT_WIDTH = 1
	REG_ENABLE = 0
	SIM_ONLY = 0

Analyzing hierarchy for entity <mig20_phy_ctl_io_0> in library <work> (architecture <syn>) with generics.
	BANK_WIDTH = 2
	CKE_WIDTH = 1
	COL_WIDTH = 10
	CS_NUM = 1
	CS_WIDTH = 1
	DDR_TYPE = 1
	ODT_WIDTH = 1
	ROW_WIDTH = 13
	TWO_T_TIME_EN = 0

Analyzing hierarchy for entity <mig20_phy_init_0> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	COL_WIDTH = 10
	CS_NUM = 1
	DDR_TYPE = 1
	DQ_WIDTH = 32
	ODT_TYPE = 1
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TWO_T_TIME_EN = 0

Analyzing hierarchy for entity <mig20_usr_rd_0> in library <work> (architecture <syn>) with generics.
	APPDATA_WIDTH = 64
	DQS_WIDTH = 4
	DQ_PER_DQS = 8
	ECC_ENABLE = 0

Analyzing hierarchy for entity <mig20_usr_addr_fifo_0> in library <work> (architecture <syn>) with generics.
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	ROW_WIDTH = 13

Analyzing hierarchy for entity <mig20_usr_wr_0> in library <work> (architecture <syn>) with generics.
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ROW_WIDTH = 13

Analyzing hierarchy for entity <mig20_phy_calib_0> in library <work> (architecture <syn>) with generics.
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CLK_PERIOD = 5000
	DEBUG_EN = 0
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	REG_ENABLE = 0
	SIM_ONLY = 0

Analyzing hierarchy for entity <mig20_phy_dqs_iob> in library <work> (architecture <syn>) with generics.
	DDR_TYPE = 1

Analyzing hierarchy for entity <mig20_phy_dm_iob> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <mig20_phy_dq_iob> in library <work> (architecture <syn>) with generics.
	DQ_COL = "00"
	DQ_MS = '1'

Analyzing hierarchy for entity <mig20_phy_dq_iob> in library <work> (architecture <syn>) with generics.
	DQ_COL = "00"
	DQ_MS = '0'

Analyzing hierarchy for entity <mig20_phy_dq_iob> in library <work> (architecture <syn>) with generics.
	DQ_COL = "10"
	DQ_MS = '0'

Analyzing hierarchy for entity <mig20_phy_dq_iob> in library <work> (architecture <syn>) with generics.
	DQ_COL = "10"
	DQ_MS = '1'

WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 289: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 1200: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 452: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 483: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 606: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 614: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 381: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 423: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 525: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 597: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 682: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 1109: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 1136: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 1220: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 1269: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/bbfifo_16x8.vhd" line 257: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/kcuart_tx.vhd" line 270: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/kcuart_tx.vhd" line 318: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/kcuart_rx.vhd" line 254: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 332: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 371: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 403: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 413: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 432: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 442: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 468: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 493: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 554: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 587: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 794: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 871: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 886: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 937: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 956: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 1244: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 1301: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 1311: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 1327: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 1415: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 1448: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/bbfifo_16x8.vhd" line 158: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/bbfifo_16x8.vhd" line 239: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/kcuart_tx.vhd" line 133: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/kcuart_tx.vhd" line 281: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/kcuart_tx.vhd" line 300: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/kcuart_tx.vhd" line 354: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/kcuart_rx.vhd" line 236: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 828: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 1368: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd" line 906: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INITP_00> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INITP_01> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INITP_02> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INITP_03> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INITP_04> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INITP_05> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INITP_06> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INITP_07> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_00> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_01> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_02> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_03> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_04> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_05> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_06> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_07> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_08> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_09> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_0A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_0B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_0C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_0D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_0E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_0F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_10> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_11> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_12> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_13> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_14> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_15> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_16> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_17> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_18> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_19> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_1A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_1B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_1C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_1D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_1E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_1F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_20> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_21> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_22> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_23> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_24> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_25> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_26> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_27> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_28> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_29> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_2A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_2B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_2C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_2D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_2E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_2F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_30> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_31> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_32> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_33> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_34> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_35> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_36> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_37> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_38> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_39> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_3A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_3B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_3C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_3D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_3E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD" line 182: attribute on instance <INIT_3F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/bbfifo_16x8.vhd" line 124: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <ref_design> in library <work> (Architecture <rtl>).
	c_revBuild = "00000000"
	c_revMajor = "00000100"
	c_revMinor = "00000000"
    Set user-defined property "IOB =  FALSE" for signal <gpio_p> in unit <ref_design>.
    Set user-defined property "IOB =  FALSE" for signal <gpio_n> in unit <ref_design>.
    Set user-defined property "ASYNC_REG =  true" for signal <ll_pre_reset_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <ll_pre_reset_1_i>.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 1493: Unconnected output port 'stateOut' of component 'plx32BitMaster'.
INFO:Xst:1561 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 1636: Mux is complete : default of case is discarded
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 1786: Instantiating black box module <dpRam32_8>.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'TX_PHY_CLK_OUT_0' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'RX_LL_FIFO_STATUS_0' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC0CLIENTRXDVLD' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC0CLIENTRXFRAMEDROP' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC0CLIENTRXSTATS' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC0CLIENTRXSTATSVLD' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC0CLIENTRXSTATSBYTEVLD' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC0CLIENTTXSTATS' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC0CLIENTTXSTATSVLD' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC0CLIENTTXSTATSBYTEVLD' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'MII_TX_ER_0' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'TX_PHY_CLK_OUT_1' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'RX_LL_FIFO_STATUS_1' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC1CLIENTRXDVLD' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC1CLIENTRXFRAMEDROP' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC1CLIENTRXSTATS' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC1CLIENTRXSTATSVLD' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC1CLIENTRXSTATSBYTEVLD' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC1CLIENTTXSTATS' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC1CLIENTTXSTATSVLD' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'EMAC1CLIENTTXSTATSBYTEVLD' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2088: Unconnected output port 'MII_TX_ER_1' of component 'v5_emac_v1_3_locallink'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2300: Unconnected output port 'stateOut' of component 'eepromMaster'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd" line 2425: Unconnected output port 'clkfx' of component 'clkControlMem'.
Entity <ref_design> analyzed. Unit <ref_design> generated.

Analyzing Entity <plx32BitSlave> in library <work> (Architecture <rtl>).
Entity <plx32BitSlave> analyzed. Unit <plx32BitSlave> generated.

Analyzing generic Entity <regBank_32.1> in library <work> (Architecture <rtl>).
	busReadOnly = "1111111111111111111111111111111110110010101010001000001001001010"
	selWidth = 5
Entity <regBank_32.1> analyzed. Unit <regBank_32.1> generated.

Analyzing generic Entity <XTo1Mux_32.1> in library <work> (Architecture <rtl>).
	selWidth = 5
Entity <XTo1Mux_32.1> analyzed. Unit <XTo1Mux_32.1> generated.

Analyzing generic Entity <regBank_32.2> in library <work> (Architecture <rtl>).
	busReadOnly = "1111111111111111111111111111111111111111111111111111111110001100"
	selWidth = 3
Entity <regBank_32.2> analyzed. Unit <regBank_32.2> generated.

Analyzing generic Entity <XTo1Mux_32.2> in library <work> (Architecture <rtl>).
	selWidth = 3
Entity <XTo1Mux_32.2> analyzed. Unit <XTo1Mux_32.2> generated.

Analyzing Entity <plxArb> in library <work> (Architecture <rtl>).
Entity <plxArb> analyzed. Unit <plxArb> generated.

Analyzing generic Entity <plx32BitMaster> in library <work> (Architecture <rtl>).
	c_cfgRomSize = 20
	c_enPlxCfg = true
	c_ramWidth = 6
	c_txfrCntWidth = 6
Entity <plx32BitMaster> analyzed. Unit <plx32BitMaster> generated.

Analyzing generic Entity <plxCfgRom> in library <work> (Architecture <rtl>).
	c_ds0BaseAddr = "0000000000000000000000000000"
	c_ds0ByteSz = 1024
	c_ds0En = '1'
	c_ds1BaseAddr = "1000000000000000000000000000"
	c_ds1ByteSz = 512
	c_ds1En = '1'
	c_romSize = 20
WARNING:Xst:790 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/plxControl/plxCfgRom.vhd" line 195: Index value(s) does not match array range, simulation mismatch.
Entity <plxCfgRom> analyzed. Unit <plxCfgRom> generated.

Analyzing Entity <plxSPIf2> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/ctiSPIf2.vhd" line 193: Mux is complete : default of case is discarded
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/ctiSPIf2.vhd" line 307: Unconnected output port 'DTR_underrun' of component 'spi_module_cti'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/ctiSPIf2.vhd" line 307: Unconnected output port 'SCK_T' of component 'spi_module_cti'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/ctiSPIf2.vhd" line 307: Unconnected output port 'MISO_O' of component 'spi_module_cti'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/ctiSPIf2.vhd" line 307: Unconnected output port 'MISO_T' of component 'spi_module_cti'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/ctiSPIf2.vhd" line 307: Unconnected output port 'MOSI_T' of component 'spi_module_cti'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/ctiSPIf2.vhd" line 307: Unconnected output port 'SS_T' of component 'spi_module_cti'.
Entity <plxSPIf2> analyzed. Unit <plxSPIf2> generated.

Analyzing Entity <kcpsm3> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  1" for instance <t_state_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <toggle_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop1> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_capture_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0080" for instance <int_pulse_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <ack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_zero_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  EAAA" for instance <int_update_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  04" for instance <int_value_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_enable_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  7400" for instance <move_group_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5A3C" for instance <condition_met_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  2F" for instance <normal_count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  1000" for instance <call_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5400" for instance <push_pop_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  D" for instance <valid_move_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  41FC" for instance <flag_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <flag_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <flag_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <low_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <high_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3F" for instance <sel_shadow_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <zero_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <low_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <high_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3FF" for instance <sel_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3" for instance <sel_arith_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  C" for instance <sel_shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3" for instance <sel_shadow_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <carry_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[5].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[6].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[7].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[8].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[9].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0145" for instance <register_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <register_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <register_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[0].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[1].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[2].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[3].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[4].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[5].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[5].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[6].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[6].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[7].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[7].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0400" for instance <memory_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <memory_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8000" for instance <memory_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[0].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[0].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[1].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[1].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[2].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[2].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[3].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[3].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[4].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[4].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[5].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[5].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[6].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[6].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[7].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[7].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FFE2" for instance <sel_logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[0].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[0].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[1].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[1].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[2].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[2].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[3].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[3].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[4].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[4].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[5].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[5].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[6].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[6].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[7].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[7].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <high_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <low_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pipeline_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[0].lsb_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[0].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[1].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[1].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[2].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[2].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[3].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[3].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[4].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[4].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[5].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[5].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[6].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[6].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[7].msb_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[7].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1F" for instance <sel_arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6C" for instance <arith_loop[0].lsb_arith.arith_carry_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[0].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[0].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[1].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[1].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[2].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[2].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[3].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[3].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[4].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[4].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[5].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[5].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[6].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[6].arith_flop> in unit <kcpsm3>.
WARNING:Xst:1961 - The length of the hex value for the attribute INIT on instance arith_loop[7].msb_arith.arith_carry_out_lut should be 2 bits long. The current value set is 4 bits long.  Value has been truncated
    Set user-defined property "INIT =  2" for instance <arith_loop[7].msb_arith.arith_carry_out_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].msb_arith.arith_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[7].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0002" for instance <input_fetch_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <sel_group_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[0].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[0].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[1].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[1].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[2].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[2].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[3].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[3].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[4].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[4].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[5].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[5].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[6].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[6].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[7].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[7].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0010" for instance <io_decode_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  4000" for instance <write_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <write_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0100" for instance <read_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <read_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[0].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[0].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[1].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[1].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[2].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[2].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[3].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[3].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[4].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[4].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[5].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[5].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[6].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[6].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[7].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[7].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[8].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[8].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[9].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[9].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  6555" for instance <stack_count_loop[0].lsb_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[1].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[2].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[3].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[4].msb_stack_count.count_lut> in unit <kcpsm3>.
Entity <kcpsm3> analyzed. Unit <kcpsm3> generated.

Analyzing Entity <pbProgf2> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INITP_00 =  834D58234DA0C003CE337373737373737EFABE38A80EAA348F7777777774D238" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INITP_01 =  BFA830C33282A3282A3282A3CA08D2B48D2D2A2CCCCA0ECD577C03F63468303E" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INITP_02 =  000000000000000B72DCB72DCB4A83CCCCA0B7A0B333283F7A3283B7A3333283" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_00 =  4013505E400250834011506140060100500540004000C6010600C001C0400006" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_01 =  C601C6014005503640055114400150954012503E4003503B400850334007502A" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_02 =  C708C804C9024703480249014005C620C608C604C602C6010600542040004000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_03 =  42100138401EC2020138401EC708C804C90200E9401ECF024F01401EC001C602" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_04 =  4214405C0F10544F4213405C0F08544B4212405C0F0454474211405C0F045443" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_05 =  01004901401ECF020F00405C0F80545B4216405C0F4054574215405C0F205453" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_06 =  2308430650724A08E004C040E008600401220A0005004404470348024901401E" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_07 =  C040E0086004507A23024306546C55408A018501C28042051FF0C5200A00546C" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_08 =  4207548C231043068501C520C2800200050000A6470348024901401E0130E004" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_09 =  A900A800870154A342FF00B700A60700080009000F32401E00B354884500C210" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_0A =  00B7128000B7129000B70203E004C040E0040006401ECF0200B30F31549A4908" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_0B =  A000420754BB23104306C28054B723044306A000E004C040E004A00000B71270" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_0C =  00B70205E004C040E0040006A000420754C523104306A000C28054C023044306" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_0D =  0006A000E004C040E00400B70206E004C040E0040006A000E004C040E00400B7" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_0E =  020000B7029FE004C040E0040006A000E004C040E00400B70204E004C040E004" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_0F =  A00000B300B700A6A000E004C040E004172000B70200182000B70200192000B7" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_10 =  E004C040E00400B7127000B7128000B7129000B702D8E004C040E004000600D5" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_11 =  220100CAE004C040E00400B702C7E004C040E004000600D5A0005510220100CA" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_12 =  A00000B7127000B7128000B7129000B70202E004C040E004000600D5401E551E" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_13 =  00B7020000B702ABE004C040E0040006A0005534220100CAE004C040E0046004" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_14 =  014A0128A000554BC001000FA000E004C040E004192000B700B7020000B70200" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_15 =  C40101580414A0005559C30101530314A0005554C201014E0219A000554FC101" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_16 =  00000000000000000000000000000000000000000000000000000000A000555E" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "SRVAL =  000000000" for instance <ram_1024_x_18> in unit <pbProgf2>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <ram_1024_x_18> in unit <pbProgf2>.
Entity <pbProgf2> analyzed. Unit <pbProgf2> generated.

Analyzing Entity <bbfifo_16x8> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0000" for instance <data_width_loop[0].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[1].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[2].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[3].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[4].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[5].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[6].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[7].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[0].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[0].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[1].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[1].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[2].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[2].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[3].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[3].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0001" for instance <zero_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  8000" for instance <full_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  BFA0" for instance <dp_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <dp_flop> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  C4" for instance <valid_lut> in unit <bbfifo_16x8>.
Entity <bbfifo_16x8> analyzed. Unit <bbfifo_16x8> generated.

Analyzing generic Entity <spi_module_cti> in library <work> (Architecture <imp>).
	C_NUM_SS_BITS = 1
	C_NUM_TRANSFER_BITS = 8
	C_SCK_RATIO = 4
WARNING:Xst:1748 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/spi_module_cti.vhd" line 224: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  1" for instance <SPI_TRISTATE_CONTROL_II> in unit <spi_module_cti>.
    Set user-defined property "IOB =  true" for instance <SPI_TRISTATE_CONTROL_II> in unit <spi_module_cti>.
    Set user-defined property "INIT =  1" for instance <SPI_TRISTATE_CONTROL_III> in unit <spi_module_cti>.
    Set user-defined property "IOB =  true" for instance <SPI_TRISTATE_CONTROL_III> in unit <spi_module_cti>.
    Set user-defined property "INIT =  1" for instance <SPI_TRISTATE_CONTROL_IV> in unit <spi_module_cti>.
    Set user-defined property "IOB =  true" for instance <SPI_TRISTATE_CONTROL_IV> in unit <spi_module_cti>.
    Set user-defined property "INIT =  1" for instance <SPI_TRISTATE_CONTROL_V> in unit <spi_module_cti>.
    Set user-defined property "IOB =  true" for instance <SPI_TRISTATE_CONTROL_V> in unit <spi_module_cti>.
INFO:Xst:2679 - Register <DTR_underrun> in unit <spi_module_cti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MODF_strobe> in unit <spi_module_cti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Allow_MODF_Strobe> in unit <spi_module_cti> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Slave_MODF_strobe> in unit <spi_module_cti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Allow_Slave_MODF_Strobe> in unit <spi_module_cti> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <SR_3_modf_i> in unit <spi_module_cti> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <spi_module_cti> analyzed. Unit <spi_module_cti> generated.

Analyzing Entity <v5internalConfig> in library <work> (Architecture <rtl>).
    Set user-defined property "INIT =  1" for signal <icapCe>.
    Set user-defined property "INIT =  1" for signal <icapWrn>.
    Set user-defined property "ICAP_WIDTH =  X32" for instance <u_icap> in unit <v5internalConfig>.
Entity <v5internalConfig> analyzed. Unit <v5internalConfig> generated.

Analyzing generic Entity <emac_init> in library <work> (Architecture <rtl>).
	c_lbtest = true
	c_porCntBit = 24
WARNING:Xst:790 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/emac/emac_init.vhd" line 430: Index value(s) does not match array range, simulation mismatch.
Entity <emac_init> analyzed. Unit <emac_init> generated.

Analyzing generic Entity <emacTx> in library <work> (Architecture <rtl>).
	c_dpAddrBWidth = 5
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/emac/emacTx.vhd" line 145: Instantiating black box module <dp_a32x8_b8x32>.
Entity <emacTx> analyzed. Unit <emacTx> generated.

Analyzing generic Entity <emacRx> in library <work> (Architecture <rtl>).
	c_dpAddrBWidth = 5
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/emac/emacRx.vhd" line 139: Instantiating black box module <dp_a32x8_b8x32>.
Entity <emacRx> analyzed. Unit <emacRx> generated.

Analyzing Entity <v5_emac_v1_3_locallink> in library <work> (Architecture <TOP_LEVEL>).
    Set user-defined property "KEEP =  true" for signal <tx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_ack_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_0_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_valid_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <tx_pre_reset_0_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <rx_pre_reset_0_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_1_i>.
    Set user-defined property "KEEP =  true" for signal <tx_data_valid_1_i>.
    Set user-defined property "KEEP =  true" for signal <tx_ack_1_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_1_i>.
    Set user-defined property "KEEP =  true" for signal <rx_data_valid_1_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <tx_pre_reset_1_i>.
    Set user-defined property "ASYNC_REG =  true" for signal <rx_pre_reset_1_i>.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3_locallink.vhd" line 659: Unconnected output port 'tx_fifo_status' of component 'eth_fifo_8'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3_locallink.vhd" line 659: Unconnected output port 'tx_overflow' of component 'eth_fifo_8'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3_locallink.vhd" line 659: Unconnected output port 'rx_overflow' of component 'eth_fifo_8'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3_locallink.vhd" line 756: Unconnected output port 'tx_fifo_status' of component 'eth_fifo_8'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3_locallink.vhd" line 756: Unconnected output port 'tx_overflow' of component 'eth_fifo_8'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3_locallink.vhd" line 756: Unconnected output port 'rx_overflow' of component 'eth_fifo_8'.
Entity <v5_emac_v1_3_locallink> analyzed. Unit <v5_emac_v1_3_locallink> generated.

Analyzing Entity <v5_emac_v1_3_block> in library <work> (Architecture <TOP_LEVEL>).
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3_block.vhd" line 592: Unconnected output port 'EMAC0CLIENTRXDVLDMSW' of component 'v5_emac_v1_3'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3_block.vhd" line 592: Unconnected output port 'EMAC1CLIENTRXDVLDMSW' of component 'v5_emac_v1_3'.
Entity <v5_emac_v1_3_block> analyzed. Unit <v5_emac_v1_3_block> generated.

Analyzing Entity <mii_if> in library <work> (Architecture <PHY_IF>).
Entity <mii_if> analyzed. Unit <mii_if> generated.

Analyzing Entity <v5_emac_v1_3> in library <work> (Architecture <WRAPPER>).
    Set user-defined property "EMAC0_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_HOST_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_MDIO_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_PAUSEADDR =  FFEEDDCCBBAA" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_PHYRESET =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_RX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_SPEED_LSB =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_TX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC0_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_1000BASEX_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_ADDRFILTER_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_BYTEPHY =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_CONFIGVEC_79 =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_DCRBASEADDR =  00" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_GTLOOPBACK =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_HOST_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_LINKTIMERVAL =  000" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_LTCHECK_DISABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_MDIO_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_PAUSEADDR =  FFEEDDCCBBAA" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_PHYINITAUTONEG_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_PHYISOLATE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_PHYLOOPBACKMSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_PHYPOWERDOWN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_PHYRESET =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_RGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_RX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_RXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_RXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_RXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_RXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_RXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_RXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_RX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_SGMII_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_SPEED_LSB =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_SPEED_MSB =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_TX16BITCLIENT_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_TXFLOWCTRL_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_TXHALFDUPLEX =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_TXIFGADJUST_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_TXINBANDFCS_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_TXJUMBOFRAME_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_TXRESET =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_TXVLAN_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_TX_ENABLE =  TRUE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_UNICASTADDR =  000000000000" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_UNIDIRECTION_ENABLE =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
    Set user-defined property "EMAC1_USECLKEN =  FALSE" for instance <v5_emac> in unit <v5_emac_v1_3>.
Entity <v5_emac_v1_3> analyzed. Unit <v5_emac_v1_3> generated.

Analyzing generic Entity <eth_fifo_8> in library <work> (Architecture <RTL>).
	FULL_DUPLEX_ONLY = false
Entity <eth_fifo_8> analyzed. Unit <eth_fifo_8> generated.

Analyzing generic Entity <tx_client_fifo_8> in library <work> (Architecture <RTL>).
	FULL_DUPLEX_ONLY = false
    Set user-defined property "ASYNC_REG =  TRUE" for signal <frame_in_fifo_sync>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_tran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_retran_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_txfer_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_col_window_pipe>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <tx_client_fifo_8>.
Entity <tx_client_fifo_8> analyzed. Unit <tx_client_fifo_8> generated.

Analyzing Entity <rx_client_fifo_8> in library <work> (Architecture <RTL>).
    Set user-defined property "ASYNC_REG =  TRUE" for signal <rd_store_frame_tog>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <wr_rd_addr_gray_sync>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_l> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "INIT_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_A =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "SRVAL_B =  000000000" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <ramgen_u> in unit <rx_client_fifo_8>.
Entity <rx_client_fifo_8> analyzed. Unit <rx_client_fifo_8> generated.

Analyzing Entity <serialSimple> in library <work> (Architecture <rtl>).
Entity <serialSimple> analyzed. Unit <serialSimple> generated.

Analyzing Entity <uart_tx_plus> in library <work> (Architecture <macro_level_definition>).
Entity <uart_tx_plus> analyzed. Unit <uart_tx_plus> generated.

Analyzing Entity <kcuart_tx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  E4FF" for instance <mux1_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux2_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux3_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux4_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <pipeline_serial> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[0].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[0].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[1].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[1].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[2].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[2].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  10" for instance <ready_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0190" for instance <start_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_start_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  1540" for instance <run_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_run_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  94" for instance <hot_state_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <hot_state_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0000" for instance <delay14_srl> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_bit_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0180" for instance <stop_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_stop_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <complete_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_complete_reg> in unit <kcuart_tx>.
Entity <kcuart_tx> analyzed. Unit <kcuart_tx> generated.

Analyzing Entity <uart_rx> in library <work> (Architecture <macro_level_definition>).
Entity <uart_rx> analyzed. Unit <uart_rx> generated.

Analyzing Entity <kcuart_rx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0" for instance <sync_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <stop_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[0].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[1].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[2].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[3].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[4].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[5].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[6].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[7].msb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <start_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <start_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <edge_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <edge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0040" for instance <valid_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  54" for instance <purge_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <purge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[0].lsb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[1].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[2].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[3].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[4].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[5].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[6].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[7].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[8].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[8].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  8" for instance <strobe_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <strobe_reg> in unit <kcuart_rx>.
Entity <kcuart_rx> analyzed. Unit <kcuart_rx> generated.

Analyzing generic Entity <eepromMaster> in library <work> (Architecture <rtl>).
	c_numReg = 16
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/eeprom/eepromMaster.vhd" line 215: Unconnected output port 'do' of component 'shiftRegXX'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/eeprom/eepromMaster.vhd" line 252: Unconnected output port 'so' of component 'shiftRegXX'.
Entity <eepromMaster> analyzed. Unit <eepromMaster> generated.

Analyzing generic Entity <shiftRegXX.1> in library <work> (Architecture <rtl>).
	c_width = 27
Entity <shiftRegXX.1> analyzed. Unit <shiftRegXX.1> generated.

Analyzing generic Entity <shiftRegXX.2> in library <work> (Architecture <rtl>).
	c_width = 16
Entity <shiftRegXX.2> analyzed. Unit <shiftRegXX.2> generated.

Analyzing generic Entity <mig20_app> in library <work> (Architecture <arc_mem_interface_top>).
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DEBUG_EN = 0
	DLL_FREQ_MODE = "HIGH"
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_IO_COL = "00001000"
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_IO_MS = "11001100100101011011001000100011"
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	MULTI_BANK_EN = 1
	ODT_TYPE = 1
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	RST_ACT_LOW = 1
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_app.vhd" line 409: Unconnected output port 'rd_ecc_error' of component 'mig20_ddr2_top_0'.
Entity <mig20_app> analyzed. Unit <mig20_app> generated.

Analyzing Entity <mig20_idelay_ctrl> in library <work> (Architecture <syn>).
Entity <mig20_idelay_ctrl> analyzed. Unit <mig20_idelay_ctrl> generated.

Analyzing generic Entity <mig20_infrastructure> in library <work> (Architecture <syn>).
	CLK_PERIOD = 5000
	DLL_FREQ_MODE = "HIGH"
	RST_ACT_LOW = 1
    Set property "max_fanout = 10" for signal <rst0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "max_fanout = 10" for signal <rst200_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst200_sync_r>.
    Set property "max_fanout = 10" for signal <rst90_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst90_sync_r>.
    Set property "max_fanout = 10" for signal <rstdiv0_sync_r>.
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "CLKIN_PERIOD =  5.0000000000000000" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "DLL_FREQUENCY_MODE =  HIGH" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <u_dcm_base> in unit <mig20_infrastructure>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <u_dcm_base> in unit <mig20_infrastructure>.
Entity <mig20_infrastructure> analyzed. Unit <mig20_infrastructure> generated.

Analyzing generic Entity <mig20_ddr2_top_0> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_IO_COL = "00001000"
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_IO_MS = "11001100100101011011001000100011"
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	MULTI_BANK_EN = 1
	ODT_TYPE = 1
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500
Entity <mig20_ddr2_top_0> analyzed. Unit <mig20_ddr2_top_0> generated.

Analyzing generic Entity <mig20_mem_if_top_0> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	CS_WIDTH = 1
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_IO_COL = "00001000"
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_IO_MS = "11001100100101011011001000100011"
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	MULTI_BANK_EN = 1
	ODT_TYPE = 1
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500
Entity <mig20_mem_if_top_0> analyzed. Unit <mig20_mem_if_top_0> generated.

Analyzing generic Entity <mig20_phy_top_0> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	COL_WIDTH = 10
	CS_NUM = 1
	CS_WIDTH = 1
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_IO_COL = "00001000"
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_IO_MS = "11001100100101011011001000100011"
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ODT_TYPE = 1
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TWO_T_TIME_EN = 0
Entity <mig20_phy_top_0> analyzed. Unit <mig20_phy_top_0> generated.

Analyzing generic Entity <mig20_phy_write_0> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	DDR_TYPE = 1
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ODT_TYPE = 1
	REG_ENABLE = 0
    Set property "syn_maxfan = 10" for signal <rst90_r>.
Entity <mig20_phy_write_0> analyzed. Unit <mig20_phy_write_0> generated.

Analyzing generic Entity <mig20_phy_io_0> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CLK_PERIOD = 5000
	CLK_WIDTH = 1
	DDR_TYPE = 1
	DEBUG_EN = 0
	DM_WIDTH = 4
	DQS_BITS = 2
	DQS_IO_COL = "00001000"
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_IO_MS = "11001100100101011011001000100011"
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ODT_WIDTH = 1
	REG_ENABLE = 0
	SIM_ONLY = 0
    Set user-defined property "KEEP =  true" for signal <en_dqs>.
    Set property "syn_keep = TRUE" for signal <en_dqs>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <gen_ck[0].u_oddr_ck_i> in unit <mig20_phy_io_0>.
    Set user-defined property "INIT =  0" for instance <gen_ck[0].u_oddr_ck_i> in unit <mig20_phy_io_0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_ck[0].u_oddr_ck_i> in unit <mig20_phy_io_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ck[0].u_obuf_ck_i> in unit <mig20_phy_io_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ck[0].u_obuf_ck_i> in unit <mig20_phy_io_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ck[0].u_obuf_ck_i> in unit <mig20_phy_io_0>.
Entity <mig20_phy_io_0> analyzed. Unit <mig20_phy_io_0> generated.

Analyzing generic Entity <mig20_phy_calib_0> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	CAS_LAT = 3
	CLK_PERIOD = 5000
	DEBUG_EN = 0
	DQS_BITS = 2
	DQS_WIDTH = 4
	DQ_BITS = 5
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	REG_ENABLE = 0
	SIM_ONLY = 0
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[0].u_ff_rd_data_sel> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[1].u_ff_rd_data_sel> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[2].u_ff_rd_data_sel> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rd_data_sel[3].u_ff_rd_data_sel> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[0].u_ff_cal_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[1].u_ff_cal_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[2].u_ff_cal_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[3].u_ff_cal_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_cal_rden_dly[4].u_ff_cal_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <u_calib_rden_srl> in unit <mig20_phy_calib_0>.
    Set user-defined property "INIT =  0" for instance <u_calib_rden_srl_out_r> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[0].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[1].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[2].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[3].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[4].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[5].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[6].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[7].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[8].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[9].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[10].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[11].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[12].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[13].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[14].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[15].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[16].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[17].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[18].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_dly[19].u_ff_rden_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[0].u_rden_srl> in unit <mig20_phy_calib_0>.
    Set user-defined property "INIT =  0" for instance <gen_rden[0].u_calib_rden_r> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[1].u_rden_srl> in unit <mig20_phy_calib_0>.
    Set user-defined property "INIT =  0" for instance <gen_rden[1].u_calib_rden_r> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[2].u_rden_srl> in unit <mig20_phy_calib_0>.
    Set user-defined property "INIT =  0" for instance <gen_rden[2].u_calib_rden_r> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_rden[3].u_rden_srl> in unit <mig20_phy_calib_0>.
    Set user-defined property "INIT =  0" for instance <gen_rden[3].u_calib_rden_r> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[0].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[1].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[2].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[3].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[4].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[5].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[6].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[7].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[8].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[9].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[10].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[11].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[12].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[13].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[14].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[15].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[16].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[17].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[18].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_gate_dly[19].u_ff_gate_dly> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[0].u_gate_srl> in unit <mig20_phy_calib_0>.
    Set user-defined property "INIT =  0" for instance <gen_gate[0].u_en_dqs_ff> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[1].u_gate_srl> in unit <mig20_phy_calib_0>.
    Set user-defined property "INIT =  0" for instance <gen_gate[1].u_en_dqs_ff> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[2].u_gate_srl> in unit <mig20_phy_calib_0>.
    Set user-defined property "INIT =  0" for instance <gen_gate[2].u_en_dqs_ff> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "INIT =  00000000" for instance <gen_gate[3].u_gate_srl> in unit <mig20_phy_calib_0>.
    Set user-defined property "INIT =  0" for instance <gen_gate[3].u_en_dqs_ff> in unit <mig20_phy_calib_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
INFO:Xst:2679 - Register <calib_err<0>> in unit <mig20_phy_calib_0> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <calib_err<1>> in unit <mig20_phy_calib_0> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <mig20_phy_calib_0> analyzed. Unit <mig20_phy_calib_0> generated.

Analyzing generic Entity <mig20_phy_dqs_iob> in library <work> (Architecture <syn>).
	DDR_TYPE = 1
    Set property "max_fanout = 1" for signal <dqs_rst_n_r>.
    Set property "syn_maxfan = 1" for signal <dqs_rst_n_r>.
    Set property "equivalent_register_removal = no" for signal <dqs_rst_n_r>.
    Set property "syn_preserve = TRUE" for signal <dqs_rst_n_r>.
    Set property "syn_keep = TRUE" for signal <dqs_rst_n_r>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dqs_iob.vhd" line 127: Instantiating black box module <IODELAY>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dqs> in unit <mig20_phy_dqs_iob>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dqs_iob.vhd" line 170: Instantiating black box module <IODELAY>.
    Set user-defined property "DELAY_SRC =  DATAIN" for instance <u_iodelay_dq_ce> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_iodelay_dq_ce> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_iodelay_dq_ce> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_iodelay_dq_ce> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <u_iddr_dq_ce> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "INIT_Q1 =  0" for instance <u_iddr_dq_ce> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "INIT_Q2 =  0" for instance <u_iddr_dq_ce> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_iddr_dq_ce> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <u_oddr_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "INIT =  1" for instance <u_tri_state_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "IOB =  true" for instance <u_tri_state_dqs> in unit <mig20_phy_dqs_iob>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <mig20_phy_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs> in unit <mig20_phy_dqs_iob>.
Entity <mig20_phy_dqs_iob> analyzed. Unit <mig20_phy_dqs_iob> generated.

Analyzing Entity <mig20_phy_dm_iob> in library <work> (Architecture <syn>).
    Set user-defined property "INIT =  1" for instance <u_dm_ce> in unit <mig20_phy_dm_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dm> in unit <mig20_phy_dm_iob>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dm> in unit <mig20_phy_dm_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dm> in unit <mig20_phy_dm_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_obuf_dm> in unit <mig20_phy_dm_iob>.
    Set user-defined property "DRIVE =  12" for instance <u_obuf_dm> in unit <mig20_phy_dm_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_obuf_dm> in unit <mig20_phy_dm_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <u_obuf_dm> in unit <mig20_phy_dm_iob>.
Entity <mig20_phy_dm_iob> analyzed. Unit <mig20_phy_dm_iob> generated.

Analyzing generic Entity <mig20_phy_dq_iob.1> in library <work> (Architecture <syn>).
	DQ_COL = "00"
	DQ_MS = '1'
    Set user-defined property "S =  TRUE" for signal <dummy_carry4_co_a>.
    Set property "syn_keep = TRUE" for signal <dummy_carry4_co_a>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_carry4_co_a> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_carry4_co_b>.
    Set property "syn_keep = TRUE" for signal <dummy_carry4_co_b>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_carry4_co_b> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o5_a>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o5_a>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o5_a> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o5_b>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o5_b>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o5_b> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o6_a>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o6_a>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o6_a> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o6_b>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o6_b>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o6_b> (previous value was "KEEP soft").
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_0m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_0m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;93a1e3bb!-1;-78112;-4200;S!0;-143;-1248!1;-452;0!2;2747;1575!3;2461;81!4;2732;-960!4;2732;-984!5;404;8!6;404;8!7;683;-568;L!8;843;24;L!}" for signal <stg1_out_rise_0m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_0m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_0m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;907923a!-1;-78112;-4192;S!0;-143;-1192!0;-143;-1272!1;-452;0!2;-452;0!3;2723;-385!4;2731;-311!5;3823;-1983!6;5209;1271!7;1394;3072!8;0;-8!9;404;8!10;0;-144!11;683;-536;L!12;404;8!14;843;8;L!}" for signal <stg1_out_fall_0m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_0s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_0s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;53bb9d6f!-1;-78112;-4600;S!0;-143;-712!1;-452;0!2;1008;-552!3;2780;1360!4;0;-8!5;0;-240!5;0;-264!6;404;8!7;404;8!8;683;-568;L!9;843;24;L!}" for signal <stg1_out_rise_0s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_0s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_0s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;46bf60d8!-1;-78112;-4592;S!0;-143;-800!1;-452;0!2;1040;1592!3;5875;-85!4;-3127;-843!4;-3127;-939!5;404;8!6;404;8!7;683;-696;L!8;843;-136;L!}" for signal <stg1_out_fall_0s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_1m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_1m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;9ee47800!-1;-6504;-50024;S!0;-175;-1136!1;-484;0!2;-3208;1552!3;-4160;-2092!4;-1428;1172!4;-1428;1076!5;404;8!6;404;8!7;843;-152;L!8;683;-728;L!}" for signal <stg1_out_rise_1m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_1m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_1m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;e7df31c2!-1;-6504;-50016;S!0;-175;-1192!1;-484;0!2;-5701;1523!3;-3095;-715!3;-4423;2421!4;0;-8!5;1328;-3288!6;0;-240!7;404;8!8;404;8!9;683;-696;L!10;843;-136;L!}" for signal <stg1_out_fall_1m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_1s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_1s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;a8c11eb3!-1;-6504;-50424;S!0;-175;-856!1;-484;0!2;-5677;-337!3;1033;1217!3;-295;4353!4;0;-8!5;1328;-3288!6;0;-120!7;404;8!8;404;8!9;683;-696;L!10;843;-152;L!}" for signal <stg1_out_rise_1s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_1s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_1s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;ed30cce!-1;-6504;-50416;S!0;-175;-848!1;-484;0!2;-3192;-432!3;-1452;1368!3;-6645;85!4;0;-8!5;5193;1035!6;0;-264!7;404;8!8;404;8!9;683;-568;L!10;843;24;L!}" for signal <stg1_out_fall_1s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_2m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_2m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;4d035a44!-1;54728;-108896;S!0;-175;-1248!1;-484;0!2;-3192;-424!3;-4208;2092!4;-1396;-972!4;-1396;-996!5;404;8!6;404;8!7;683;-568;L!8;843;24;L!}" for signal <stg1_out_rise_2m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_2m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_2m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;92ae8739!-1;54728;-108888;S!0;-175;-1272!1;-484;0!2;-5677;-329!3;-1691;-83!4;-1428;1076!4;-1428;1052!5;404;8!6;404;8!7;683;-728;L!8;843;-136;L!}" for signal <stg1_out_fall_2m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_2s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_2s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;9de34bf1!-1;54728;-109296;S!0;-175;-712!1;-484;0!2;-5685;-475!3;1041;1107!3;1041;1011!4;404;8!5;404;8!6;683;-536;L!7;843;24;L!}" for signal <stg1_out_rise_2s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_2s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_2s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;1df9e65d!-1;54728;-109288;S!0;-175;-800!1;-484;0!2;-3208;1608!3;-1436;-792!4;0;-8!5;0;-240!5;0;-144!6;404;8!7;404;8!8;843;-136;L!9;683;-696;L!}" for signal <stg1_out_fall_2s>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "IOB =  true" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 331: Instantiating black box module <IODELAY>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <gen_stg2_0m.u_iddr_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT_Q1 =  0" for instance <gen_stg2_0m.u_iddr_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT_Q2 =  0" for instance <gen_stg2_0m.u_iddr_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_stg2_0m.u_iddr_dq> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "BEL =  DFF" for instance <gen_stg2_0m.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0m.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "BEL =  CFF" for instance <gen_stg2_0m.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0m.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "BEL =  BFF" for instance <gen_stg2_0m.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0m.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "BEL =  AFF" for instance <gen_stg2_0m.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0m.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "BEL =  DFF" for instance <gen_stg2_0m.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0m.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_0m.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "BEL =  CFF" for instance <gen_stg2_0m.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0m.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_0m.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.1>.
    Set property "syn_noprune = TRUE" for instance <gen_stg2_0m.u_dummy_carry_stg2a> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_dummy_carry_stg2a> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_dummy_carry_stg2a> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 545: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  A6LUT" for instance <gen_stg2_0m.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0m.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0m.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 559: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  B6LUT" for instance <gen_stg2_0m.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0m.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0m.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 573: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  C6LUT" for instance <gen_stg2_0m.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0m.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0m.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 587: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  D6LUT" for instance <gen_stg2_0m.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0m.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0m.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_0m.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.1>.
    Set property "syn_noprune = TRUE" for instance <gen_stg2_0m.u_dummy_carry_stg2b> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_dummy_carry_stg2b> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_0m.u_dummy_carry_stg2b> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 610: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  A6LUT" for instance <gen_stg2_0m.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0m.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0m.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_0m.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 624: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  B6LUT" for instance <gen_stg2_0m.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0m.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0m.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_0m.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 638: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  C6LUT" for instance <gen_stg2_0m.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0m.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0m.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_0m.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.1>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 652: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  D6LUT" for instance <gen_stg2_0m.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0m.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0m.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0m.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.1>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_0m.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.1>.
Entity <mig20_phy_dq_iob.1> analyzed. Unit <mig20_phy_dq_iob.1> generated.

Analyzing generic Entity <mig20_phy_dq_iob.2> in library <work> (Architecture <syn>).
	DQ_COL = "00"
	DQ_MS = '0'
    Set user-defined property "S =  TRUE" for signal <dummy_carry4_co_a>.
    Set property "syn_keep = TRUE" for signal <dummy_carry4_co_a>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_carry4_co_a> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_carry4_co_b>.
    Set property "syn_keep = TRUE" for signal <dummy_carry4_co_b>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_carry4_co_b> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o5_a>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o5_a>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o5_a> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o5_b>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o5_b>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o5_b> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o6_a>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o6_a>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o6_a> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o6_b>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o6_b>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o6_b> (previous value was "KEEP soft").
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_0m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_0m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;93a1e3bb!-1;-78112;-4200;S!0;-143;-1248!1;-452;0!2;2747;1575!3;2461;81!4;2732;-960!4;2732;-984!5;404;8!6;404;8!7;683;-568;L!8;843;24;L!}" for signal <stg1_out_rise_0m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_0m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_0m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;907923a!-1;-78112;-4192;S!0;-143;-1192!0;-143;-1272!1;-452;0!2;-452;0!3;2723;-385!4;2731;-311!5;3823;-1983!6;5209;1271!7;1394;3072!8;0;-8!9;404;8!10;0;-144!11;683;-536;L!12;404;8!14;843;8;L!}" for signal <stg1_out_fall_0m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_0s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_0s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;53bb9d6f!-1;-78112;-4600;S!0;-143;-712!1;-452;0!2;1008;-552!3;2780;1360!4;0;-8!5;0;-240!5;0;-264!6;404;8!7;404;8!8;683;-568;L!9;843;24;L!}" for signal <stg1_out_rise_0s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_0s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_0s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;46bf60d8!-1;-78112;-4592;S!0;-143;-800!1;-452;0!2;1040;1592!3;5875;-85!4;-3127;-843!4;-3127;-939!5;404;8!6;404;8!7;683;-696;L!8;843;-136;L!}" for signal <stg1_out_fall_0s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_1m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_1m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;9ee47800!-1;-6504;-50024;S!0;-175;-1136!1;-484;0!2;-3208;1552!3;-4160;-2092!4;-1428;1172!4;-1428;1076!5;404;8!6;404;8!7;843;-152;L!8;683;-728;L!}" for signal <stg1_out_rise_1m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_1m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_1m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;e7df31c2!-1;-6504;-50016;S!0;-175;-1192!1;-484;0!2;-5701;1523!3;-3095;-715!3;-4423;2421!4;0;-8!5;1328;-3288!6;0;-240!7;404;8!8;404;8!9;683;-696;L!10;843;-136;L!}" for signal <stg1_out_fall_1m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_1s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_1s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;a8c11eb3!-1;-6504;-50424;S!0;-175;-856!1;-484;0!2;-5677;-337!3;1033;1217!3;-295;4353!4;0;-8!5;1328;-3288!6;0;-120!7;404;8!8;404;8!9;683;-696;L!10;843;-152;L!}" for signal <stg1_out_rise_1s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_1s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_1s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;ed30cce!-1;-6504;-50416;S!0;-175;-848!1;-484;0!2;-3192;-432!3;-1452;1368!3;-6645;85!4;0;-8!5;5193;1035!6;0;-264!7;404;8!8;404;8!9;683;-568;L!10;843;24;L!}" for signal <stg1_out_fall_1s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_2m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_2m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;4d035a44!-1;54728;-108896;S!0;-175;-1248!1;-484;0!2;-3192;-424!3;-4208;2092!4;-1396;-972!4;-1396;-996!5;404;8!6;404;8!7;683;-568;L!8;843;24;L!}" for signal <stg1_out_rise_2m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_2m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_2m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;92ae8739!-1;54728;-108888;S!0;-175;-1272!1;-484;0!2;-5677;-329!3;-1691;-83!4;-1428;1076!4;-1428;1052!5;404;8!6;404;8!7;683;-728;L!8;843;-136;L!}" for signal <stg1_out_fall_2m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_2s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_2s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;9de34bf1!-1;54728;-109296;S!0;-175;-712!1;-484;0!2;-5685;-475!3;1041;1107!3;1041;1011!4;404;8!5;404;8!6;683;-536;L!7;843;24;L!}" for signal <stg1_out_rise_2s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_2s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_2s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;1df9e65d!-1;54728;-109288;S!0;-175;-800!1;-484;0!2;-3208;1608!3;-1436;-792!4;0;-8!5;0;-240!5;0;-144!6;404;8!7;404;8!8;843;-136;L!9;683;-696;L!}" for signal <stg1_out_fall_2s>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "IOB =  true" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 331: Instantiating black box module <IODELAY>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <gen_stg2_0s.u_iddr_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT_Q1 =  0" for instance <gen_stg2_0s.u_iddr_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT_Q2 =  0" for instance <gen_stg2_0s.u_iddr_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_stg2_0s.u_iddr_dq> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "BEL =  BFF" for instance <gen_stg2_0s.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0s.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "BEL =  CFF" for instance <gen_stg2_0s.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0s.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "BEL =  DFF" for instance <gen_stg2_0s.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0s.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "BEL =  AFF" for instance <gen_stg2_0s.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0s.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "BEL =  AFF" for instance <gen_stg2_0s.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0s.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_0s.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "BEL =  CFF" for instance <gen_stg2_0s.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_0s.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_0s.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.2>.
    Set property "syn_noprune = TRUE" for instance <gen_stg2_0s.u_dummy_carry_stg2a> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_dummy_carry_stg2a> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_dummy_carry_stg2a> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 816: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  A6LUT" for instance <gen_stg2_0s.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0s.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0s.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 830: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  B6LUT" for instance <gen_stg2_0s.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0s.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0s.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 844: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  C6LUT" for instance <gen_stg2_0s.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0s.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0s.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 858: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  D6LUT" for instance <gen_stg2_0s.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0s.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0s.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_0s.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.2>.
    Set property "syn_noprune = TRUE" for instance <gen_stg2_0s.u_dummy_carry_stg2b> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_dummy_carry_stg2b> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_0s.u_dummy_carry_stg2b> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 881: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  A6LUT" for instance <gen_stg2_0s.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0s.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0s.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_0s.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 895: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  B6LUT" for instance <gen_stg2_0s.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0s.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0s.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_0s.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 909: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  C6LUT" for instance <gen_stg2_0s.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0s.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0s.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_0s.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.2>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 923: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  D6LUT" for instance <gen_stg2_0s.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_0s.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_0s.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_0s.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.2>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_0s.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.2>.
Entity <mig20_phy_dq_iob.2> analyzed. Unit <mig20_phy_dq_iob.2> generated.

Analyzing generic Entity <mig20_phy_dq_iob.3> in library <work> (Architecture <syn>).
	DQ_COL = "10"
	DQ_MS = '0'
    Set user-defined property "S =  TRUE" for signal <dummy_carry4_co_a>.
    Set property "syn_keep = TRUE" for signal <dummy_carry4_co_a>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_carry4_co_a> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_carry4_co_b>.
    Set property "syn_keep = TRUE" for signal <dummy_carry4_co_b>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_carry4_co_b> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o5_a>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o5_a>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o5_a> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o5_b>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o5_b>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o5_b> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o6_a>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o6_a>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o6_a> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o6_b>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o6_b>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o6_b> (previous value was "KEEP soft").
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_0m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_0m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;93a1e3bb!-1;-78112;-4200;S!0;-143;-1248!1;-452;0!2;2747;1575!3;2461;81!4;2732;-960!4;2732;-984!5;404;8!6;404;8!7;683;-568;L!8;843;24;L!}" for signal <stg1_out_rise_0m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_0m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_0m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;907923a!-1;-78112;-4192;S!0;-143;-1192!0;-143;-1272!1;-452;0!2;-452;0!3;2723;-385!4;2731;-311!5;3823;-1983!6;5209;1271!7;1394;3072!8;0;-8!9;404;8!10;0;-144!11;683;-536;L!12;404;8!14;843;8;L!}" for signal <stg1_out_fall_0m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_0s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_0s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;53bb9d6f!-1;-78112;-4600;S!0;-143;-712!1;-452;0!2;1008;-552!3;2780;1360!4;0;-8!5;0;-240!5;0;-264!6;404;8!7;404;8!8;683;-568;L!9;843;24;L!}" for signal <stg1_out_rise_0s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_0s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_0s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;46bf60d8!-1;-78112;-4592;S!0;-143;-800!1;-452;0!2;1040;1592!3;5875;-85!4;-3127;-843!4;-3127;-939!5;404;8!6;404;8!7;683;-696;L!8;843;-136;L!}" for signal <stg1_out_fall_0s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_1m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_1m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;9ee47800!-1;-6504;-50024;S!0;-175;-1136!1;-484;0!2;-3208;1552!3;-4160;-2092!4;-1428;1172!4;-1428;1076!5;404;8!6;404;8!7;843;-152;L!8;683;-728;L!}" for signal <stg1_out_rise_1m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_1m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_1m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;e7df31c2!-1;-6504;-50016;S!0;-175;-1192!1;-484;0!2;-5701;1523!3;-3095;-715!3;-4423;2421!4;0;-8!5;1328;-3288!6;0;-240!7;404;8!8;404;8!9;683;-696;L!10;843;-136;L!}" for signal <stg1_out_fall_1m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_1s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_1s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;a8c11eb3!-1;-6504;-50424;S!0;-175;-856!1;-484;0!2;-5677;-337!3;1033;1217!3;-295;4353!4;0;-8!5;1328;-3288!6;0;-120!7;404;8!8;404;8!9;683;-696;L!10;843;-152;L!}" for signal <stg1_out_rise_1s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_1s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_1s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;ed30cce!-1;-6504;-50416;S!0;-175;-848!1;-484;0!2;-3192;-432!3;-1452;1368!3;-6645;85!4;0;-8!5;5193;1035!6;0;-264!7;404;8!8;404;8!9;683;-568;L!10;843;24;L!}" for signal <stg1_out_fall_1s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_2m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_2m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;4d035a44!-1;54728;-108896;S!0;-175;-1248!1;-484;0!2;-3192;-424!3;-4208;2092!4;-1396;-972!4;-1396;-996!5;404;8!6;404;8!7;683;-568;L!8;843;24;L!}" for signal <stg1_out_rise_2m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_2m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_2m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;92ae8739!-1;54728;-108888;S!0;-175;-1272!1;-484;0!2;-5677;-329!3;-1691;-83!4;-1428;1076!4;-1428;1052!5;404;8!6;404;8!7;683;-728;L!8;843;-136;L!}" for signal <stg1_out_fall_2m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_2s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_2s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;9de34bf1!-1;54728;-109296;S!0;-175;-712!1;-484;0!2;-5685;-475!3;1041;1107!3;1041;1011!4;404;8!5;404;8!6;683;-536;L!7;843;24;L!}" for signal <stg1_out_rise_2s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_2s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_2s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;1df9e65d!-1;54728;-109288;S!0;-175;-800!1;-484;0!2;-3208;1608!3;-1436;-792!4;0;-8!5;0;-240!5;0;-144!6;404;8!7;404;8!8;843;-136;L!9;683;-696;L!}" for signal <stg1_out_fall_2s>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "IOB =  true" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 331: Instantiating black box module <IODELAY>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <gen_stg2_2s.u_iddr_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT_Q1 =  0" for instance <gen_stg2_2s.u_iddr_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT_Q2 =  0" for instance <gen_stg2_2s.u_iddr_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_stg2_2s.u_iddr_dq> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "BEL =  BFF" for instance <gen_stg2_2s.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_2s.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_2s.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "BEL =  DFF" for instance <gen_stg2_2s.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_2s.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_2s.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "BEL =  CFF" for instance <gen_stg2_2s.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_2s.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_2s.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "BEL =  AFF" for instance <gen_stg2_2s.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_2s.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_2s.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "BEL =  AFF" for instance <gen_stg2_2s.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_2s.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_2s.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "BEL =  CFF" for instance <gen_stg2_2s.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_2s.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_2s.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.3>.
    Set property "syn_noprune = TRUE" for instance <gen_stg2_2s.u_dummy_carry_stg2a> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_dummy_carry_stg2a> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_2s.u_dummy_carry_stg2a> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1900: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  A6LUT" for instance <gen_stg2_2s.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2s.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2s.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_2s.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1914: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  B6LUT" for instance <gen_stg2_2s.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2s.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2s.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_2s.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1928: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  C6LUT" for instance <gen_stg2_2s.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2s.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2s.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_2s.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1942: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  D6LUT" for instance <gen_stg2_2s.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2s.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2s.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X2Y0" for instance <gen_stg2_2s.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.3>.
    Set property "syn_noprune = TRUE" for instance <gen_stg2_2s.u_dummy_carry_stg2b> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_dummy_carry_stg2b> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_2s.u_dummy_carry_stg2b> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1965: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  A6LUT" for instance <gen_stg2_2s.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2s.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2s.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_2s.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1979: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  B6LUT" for instance <gen_stg2_2s.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2s.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2s.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_2s.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1993: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  C6LUT" for instance <gen_stg2_2s.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2s.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2s.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_2s.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.3>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 2007: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  D6LUT" for instance <gen_stg2_2s.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2s.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2s.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2s.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.3>.
    Set user-defined property "RLOC =  X3Y0" for instance <gen_stg2_2s.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.3>.
Entity <mig20_phy_dq_iob.3> analyzed. Unit <mig20_phy_dq_iob.3> generated.

Analyzing generic Entity <mig20_phy_dq_iob.4> in library <work> (Architecture <syn>).
	DQ_COL = "10"
	DQ_MS = '1'
    Set user-defined property "S =  TRUE" for signal <dummy_carry4_co_a>.
    Set property "syn_keep = TRUE" for signal <dummy_carry4_co_a>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_carry4_co_a> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_carry4_co_b>.
    Set property "syn_keep = TRUE" for signal <dummy_carry4_co_b>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_carry4_co_b> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o5_a>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o5_a>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o5_a> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o5_b>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o5_b>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o5_b> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o6_a>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o6_a>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o6_a> (previous value was "KEEP soft").
    Set user-defined property "S =  TRUE" for signal <dummy_lut_o6_b>.
    Set property "syn_keep = TRUE" for signal <dummy_lut_o6_b>.
    Set user-defined property "KEEP =  TRUE" for signal <dummy_lut_o6_b> (previous value was "KEEP soft").
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_0m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_0m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;93a1e3bb!-1;-78112;-4200;S!0;-143;-1248!1;-452;0!2;2747;1575!3;2461;81!4;2732;-960!4;2732;-984!5;404;8!6;404;8!7;683;-568;L!8;843;24;L!}" for signal <stg1_out_rise_0m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_0m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_0m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;907923a!-1;-78112;-4192;S!0;-143;-1192!0;-143;-1272!1;-452;0!2;-452;0!3;2723;-385!4;2731;-311!5;3823;-1983!6;5209;1271!7;1394;3072!8;0;-8!9;404;8!10;0;-144!11;683;-536;L!12;404;8!14;843;8;L!}" for signal <stg1_out_fall_0m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_0s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_0s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;53bb9d6f!-1;-78112;-4600;S!0;-143;-712!1;-452;0!2;1008;-552!3;2780;1360!4;0;-8!5;0;-240!5;0;-264!6;404;8!7;404;8!8;683;-568;L!9;843;24;L!}" for signal <stg1_out_rise_0s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_0s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_0s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;46bf60d8!-1;-78112;-4592;S!0;-143;-800!1;-452;0!2;1040;1592!3;5875;-85!4;-3127;-843!4;-3127;-939!5;404;8!6;404;8!7;683;-696;L!8;843;-136;L!}" for signal <stg1_out_fall_0s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_1m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_1m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;9ee47800!-1;-6504;-50024;S!0;-175;-1136!1;-484;0!2;-3208;1552!3;-4160;-2092!4;-1428;1172!4;-1428;1076!5;404;8!6;404;8!7;843;-152;L!8;683;-728;L!}" for signal <stg1_out_rise_1m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_1m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_1m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;e7df31c2!-1;-6504;-50016;S!0;-175;-1192!1;-484;0!2;-5701;1523!3;-3095;-715!3;-4423;2421!4;0;-8!5;1328;-3288!6;0;-240!7;404;8!8;404;8!9;683;-696;L!10;843;-136;L!}" for signal <stg1_out_fall_1m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_1s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_1s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;a8c11eb3!-1;-6504;-50424;S!0;-175;-856!1;-484;0!2;-5677;-337!3;1033;1217!3;-295;4353!4;0;-8!5;1328;-3288!6;0;-120!7;404;8!8;404;8!9;683;-696;L!10;843;-152;L!}" for signal <stg1_out_rise_1s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_1s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_1s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;ed30cce!-1;-6504;-50416;S!0;-175;-848!1;-484;0!2;-3192;-432!3;-1452;1368!3;-6645;85!4;0;-8!5;5193;1035!6;0;-264!7;404;8!8;404;8!9;683;-568;L!10;843;24;L!}" for signal <stg1_out_fall_1s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_2m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_2m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;4d035a44!-1;54728;-108896;S!0;-175;-1248!1;-484;0!2;-3192;-424!3;-4208;2092!4;-1396;-972!4;-1396;-996!5;404;8!6;404;8!7;683;-568;L!8;843;24;L!}" for signal <stg1_out_rise_2m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_2m>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_2m> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;92ae8739!-1;54728;-108888;S!0;-175;-1272!1;-484;0!2;-5677;-329!3;-1691;-83!4;-1428;1076!4;-1428;1052!5;404;8!6;404;8!7;683;-728;L!8;843;-136;L!}" for signal <stg1_out_fall_2m>.
    Set property "syn_keep = TRUE" for signal <stg1_out_rise_2s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_rise_2s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;9de34bf1!-1;54728;-109296;S!0;-175;-712!1;-484;0!2;-5685;-475!3;1041;1107!3;1041;1011!4;404;8!5;404;8!6;683;-536;L!7;843;24;L!}" for signal <stg1_out_rise_2s>.
    Set property "syn_keep = TRUE" for signal <stg1_out_fall_2s>.
    Set user-defined property "KEEP =  TRUE" for signal <stg1_out_fall_2s> (previous value was "KEEP soft").
    Set user-defined property "ROUTE =  {3;1;5vlx50tff1136;1df9e65d!-1;54728;-109288;S!0;-175;-800!1;-484;0!2;-3208;1608!3;-1436;-792!4;0;-8!5;0;-240!5;0;-144!6;404;8!7;404;8!8;843;-136;L!9;683;-696;L!}" for signal <stg1_out_fall_2s>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "DRIVE =  12" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "SLEW =  SLOW" for instance <u_iobuf_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_oddr_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0" for instance <u_oddr_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "SRTYPE =  SYNC" for instance <u_oddr_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "IOB =  true" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <u_tri_state_dq> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 331: Instantiating black box module <IODELAY>.
    Set user-defined property "DELAY_SRC =  I" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <u_idelay_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <gen_stg2_2m.u_iddr_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT_Q1 =  0" for instance <gen_stg2_2m.u_iddr_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT_Q2 =  0" for instance <gen_stg2_2m.u_iddr_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "SRTYPE =  SYNC" for instance <gen_stg2_2m.u_iddr_dq> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "BEL =  AFF" for instance <gen_stg2_2m.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_2m.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_2m.u_ff_stg2a_fall> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "BEL =  CFF" for instance <gen_stg2_2m.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_2m.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_2m.u_ff_stg2a_rise> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "BEL =  DFF" for instance <gen_stg2_2m.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_2m.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_2m.u_ff_stg3b_fall> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "BEL =  BFF" for instance <gen_stg2_2m.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_2m.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_2m.u_ff_stg3b_rise> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "BEL =  AFF" for instance <gen_stg2_2m.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_2m.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_2m.u_ff_stg2b_fall> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "BEL =  CFF" for instance <gen_stg2_2m.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0" for instance <gen_stg2_2m.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_2m.u_ff_stg2b_rise> in unit <mig20_phy_dq_iob.4>.
    Set property "syn_noprune = TRUE" for instance <gen_stg2_2m.u_dummy_carry_stg2a> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_dummy_carry_stg2a> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_2m.u_dummy_carry_stg2a> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1629: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  A6LUT" for instance <gen_stg2_2m.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2m.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2m.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_2m.u_dummy_lut_stg2a_a> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1643: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  B6LUT" for instance <gen_stg2_2m.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2m.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2m.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_2m.u_dummy_lut_stg2a_b> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1657: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  C6LUT" for instance <gen_stg2_2m.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2m.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2m.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_2m.u_dummy_lut_stg2a_c> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1671: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  D6LUT" for instance <gen_stg2_2m.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2m.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2m.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <gen_stg2_2m.u_dummy_lut_stg2a_d> in unit <mig20_phy_dq_iob.4>.
    Set property "syn_noprune = TRUE" for instance <gen_stg2_2m.u_dummy_carry_stg2b> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_dummy_carry_stg2b> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_2m.u_dummy_carry_stg2b> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1694: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  A6LUT" for instance <gen_stg2_2m.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2m.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2m.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_2m.u_dummy_lut_stg2b_a> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1708: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  B6LUT" for instance <gen_stg2_2m.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2m.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2m.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_2m.u_dummy_lut_stg2b_b> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1722: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  C6LUT" for instance <gen_stg2_2m.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2m.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2m.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_2m.u_dummy_lut_stg2b_c> in unit <mig20_phy_dq_iob.4>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd" line 1736: Instantiating black box module <LUT6_2>.
    Set user-defined property "BEL =  D6LUT" for instance <gen_stg2_2m.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "INIT =  0000000000000000" for instance <gen_stg2_2m.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "syn_noprune =  TRUE" for instance <gen_stg2_2m.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "HU_SET =  stg2_capture" for instance <gen_stg2_2m.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.4>.
    Set user-defined property "RLOC =  X1Y0" for instance <gen_stg2_2m.u_dummy_lut_stg2b_d> in unit <mig20_phy_dq_iob.4>.
Entity <mig20_phy_dq_iob.4> analyzed. Unit <mig20_phy_dq_iob.4> generated.

Analyzing generic Entity <mig20_phy_ctl_io_0> in library <work> (Architecture <syn>).
	BANK_WIDTH = 2
	CKE_WIDTH = 1
	COL_WIDTH = 10
	CS_NUM = 1
	CS_WIDTH = 1
	DDR_TYPE = 1
	ODT_WIDTH = 1
	ROW_WIDTH = 13
	TWO_T_TIME_EN = 0
    Set user-defined property "INIT =  0" for instance <u_ff_ras_n> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <u_ff_ras_n> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <u_ff_cas_n> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <u_ff_cas_n> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <u_ff_we_n> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <u_ff_we_n> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_cke[0].u_ff_cke> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_cke[0].u_ff_cke> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_cs_n[0].gen_cs_two_t_1.u_ff_cs_n> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[0].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[1].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[2].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[3].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[4].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[5].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[6].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[7].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[8].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[9].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[10].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[11].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_addr[12].u_ff_addr> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].u_ff_ba> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_ba[0].u_ff_ba> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].u_ff_ba> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_ba[1].u_ff_ba> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt> in unit <mig20_phy_ctl_io_0>.
    Set user-defined property "IOB =  true" for instance <gen_odt_ddr2_ddr3.gen_odt[0].u_ff_odt> in unit <mig20_phy_ctl_io_0>.
WARNING:Xst:37 - Detected unknown constraint/property "syn_useioff". This constraint/property is not supported by the current software release and will be ignored.
Entity <mig20_phy_ctl_io_0> analyzed. Unit <mig20_phy_ctl_io_0> generated.

Analyzing generic Entity <mig20_phy_init_0> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	BURST_TYPE = 0
	CAS_LAT = 3
	CKE_WIDTH = 1
	COL_WIDTH = 10
	CS_NUM = 1
	DDR_TYPE = 1
	DQ_WIDTH = 32
	ODT_TYPE = 1
	ODT_WIDTH = 1
	REDUCE_DRV = 0
	REG_ENABLE = 0
	ROW_WIDTH = 13
	SIM_ONLY = 0
	TWO_T_TIME_EN = 0
WARNING:Xst:790 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_init_0.vhd" line 698: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_init_0.vhd" line 700: Index value(s) does not match array range, simulation mismatch.
    Set user-defined property "INIT =  0" for instance <u_ff_phy_init_data_sel> in unit <mig20_phy_init_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "register_duplication" not applicable on a instance.
INFO:Xst:1561 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_init_0.vhd" line 959: Mux is complete : default of case is discarded
WARNING:Xst:790 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_init_0.vhd" line 1268: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_init_0.vhd" line 1269: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_init_0.vhd" line 1275: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_init_0.vhd" line 1275: Index value(s) does not match array range, simulation mismatch.
Entity <mig20_phy_init_0> analyzed. Unit <mig20_phy_init_0> generated.

Analyzing generic Entity <mig20_usr_top_0> in library <work> (Architecture <syn>).
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	DQS_WIDTH = 4
	DQ_PER_DQS = 8
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ROW_WIDTH = 13
Entity <mig20_usr_top_0> analyzed. Unit <mig20_usr_top_0> generated.

Analyzing generic Entity <mig20_usr_rd_0> in library <work> (Architecture <syn>).
	APPDATA_WIDTH = 64
	DQS_WIDTH = 4
	DQ_PER_DQS = 8
	ECC_ENABLE = 0
    Set property "syn_preserve = TRUE" for signal <rden_sel_r>.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[0].u_ff_rden_sel_mux> in unit <mig20_usr_rd_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[1].u_ff_rden_sel_mux> in unit <mig20_usr_rd_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[2].u_ff_rden_sel_mux> in unit <mig20_usr_rd_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set user-defined property "INIT =  0" for instance <gen_rden_sel_mux[3].u_ff_rden_sel_mux> in unit <mig20_usr_rd_0>.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
Entity <mig20_usr_rd_0> analyzed. Unit <mig20_usr_rd_0> generated.

Analyzing generic Entity <mig20_usr_addr_fifo_0> in library <work> (Architecture <syn>).
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	ROW_WIDTH = 13
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0007" for instance <u_af> in unit <mig20_usr_addr_fifo_0>.
    Set user-defined property "ALMOST_FULL_OFFSET =  000F" for instance <u_af> in unit <mig20_usr_addr_fifo_0>.
    Set user-defined property "DATA_WIDTH =  36" for instance <u_af> in unit <mig20_usr_addr_fifo_0>.
    Set user-defined property "DO_REG =  1" for instance <u_af> in unit <mig20_usr_addr_fifo_0>.
    Set user-defined property "EN_SYN =  TRUE" for instance <u_af> in unit <mig20_usr_addr_fifo_0>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <u_af> in unit <mig20_usr_addr_fifo_0>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <u_af> in unit <mig20_usr_addr_fifo_0>.
Entity <mig20_usr_addr_fifo_0> analyzed. Unit <mig20_usr_addr_fifo_0> generated.

Analyzing generic Entity <mig20_usr_wr_0> in library <work> (Architecture <syn>).
	APPDATA_WIDTH = 64
	BANK_WIDTH = 2
	COL_WIDTH = 10
	CS_BITS = 0
	DQ_WIDTH = 32
	ECC_ENABLE = 0
	ROW_WIDTH = 13
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <mig20_usr_wr_0>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <mig20_usr_wr_0>.
    Set user-defined property "DO_REG =  1" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <mig20_usr_wr_0>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <mig20_usr_wr_0>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <mig20_usr_wr_0>.
    Set user-defined property "EN_SYN =  FALSE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <mig20_usr_wr_0>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <mig20_usr_wr_0>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <gen_no_ecc.gen_wdf[0].u_wdf> in unit <mig20_usr_wr_0>.
Entity <mig20_usr_wr_0> analyzed. Unit <mig20_usr_wr_0> generated.

Analyzing generic Entity <mig20_ctrl_0> in library <work> (Architecture <syn>).
	ADDITIVE_LAT = 0
	BANK_WIDTH = 2
	BURST_LEN = 4
	CAS_LAT = 3
	CLK_PERIOD = 5000
	COL_WIDTH = 10
	CS_BITS = 0
	CS_NUM = 1
	DDR_TYPE = 1
	ECC_ENABLE = 0
	MULTI_BANK_EN = 1
	REG_ENABLE = 0
	ROW_WIDTH = 13
	TRAS = 40000
	TRCD = 15000
	TREFI_NS = 7800
	TRFC = 105000
	TRP = 15000
	TRRD = 10000
	TRTP = 7500
	TWO_T_TIME_EN = 0
	TWR = 15000
	TWTR = 7500
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_preserve = TRUE" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r1>.
    Set property "syn_maxfan = 10" for signal <rst_r1>.
INFO:Xst:2679 - Register <wrburst_ok_r> in unit <mig20_ctrl_0> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <rdburst_ok_r> in unit <mig20_ctrl_0> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <mig20_ctrl_0> analyzed. Unit <mig20_ctrl_0> generated.

Analyzing generic Entity <ddr2_interface> in library <work> (Architecture <rtl>).
	APPDATA_WIDTH = 64
	BURST_LEN = 4
	BURST_SZ_WIDTH = 4
	DP_A_WIDTH = 6
	MAX_BURST = 16
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/ddr2_interface.vhd" line 275: Instantiating black box module <fifo_42x16>.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/ddr2_interface.vhd" line 294: Instantiating black box module <dp_32_64>.
Entity <ddr2_interface> analyzed. Unit <ddr2_interface> generated.

Analyzing generic Entity <clkControlMem> in library <work> (Architecture <Behavioral>).
	c_ddr2type = 0
	c_pcbrev = 'D'
	c_simulation = false
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5clock/clkControlMem.vhd" line 226: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'lclkDeskew'.
Entity <clkControlMem> analyzed. Unit <clkControlMem> generated.

Analyzing Entity <gen200mhz> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFGDS_INST> in unit <gen200mhz>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <CLKIN_IBUFGDS_INST> in unit <gen200mhz>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFGDS_INST> in unit <gen200mhz>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFGDS_INST> in unit <gen200mhz>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFGDS_INST> in unit <gen200mhz>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "CLKFX_DIVIDE =  6" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <gen200mhz>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <gen200mhz>.
Entity <gen200mhz> analyzed. Unit <gen200mhz> generated.

Analyzing Entity <lclkDeskew> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <lclkDeskew>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <lclkDeskew>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <lclkDeskew>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <lclkDeskew>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <lclkDeskew>.
Entity <lclkDeskew> analyzed. Unit <lclkDeskew> generated.

Analyzing generic Entity <mgt_tester> in library <work> (Architecture <RTL>).
	EXAMPLE_SIM_GTPRESET_SPEEDUP = 1
	EXAMPLE_SIM_PLL_PERDIV2 = "000111110100"
	EXAMPLE_USE_CHIPSCOPE = 0
	c_numgtp = 4
	c_v5type = "LXT"
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <tile0_refclk_ibufds_i> in unit <mgt_tester>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <tile0_refclk_ibufds_i> in unit <mgt_tester>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <tile0_refclk_ibufds_i> in unit <mgt_tester>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <tile0_refclk_ibufds_i> in unit <mgt_tester>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <tile0_refclk_ibufds_i> in unit <mgt_tester>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <tile0_refclk_ibufds_i> in unit <mgt_tester>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <tile0_refclk_ibufds_i> in unit <mgt_tester>.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/mgt_tester.vhd" line 990: Unconnected output port 'RX_ENCHAN_SYNC' of component 'gtp_frame_rx'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/mgt_tester.vhd" line 990: Unconnected output port 'RX_ENCHAN_SYNC' of component 'gtp_frame_rx'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/mgt_tester.vhd" line 990: Unconnected output port 'RX_ENCHAN_SYNC' of component 'gtp_frame_rx'.
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/mgt_tester.vhd" line 990: Unconnected output port 'RX_ENCHAN_SYNC' of component 'gtp_frame_rx'.
Entity <mgt_tester> analyzed. Unit <mgt_tester> generated.

Analyzing generic Entity <PCIEGTP_WRAPPER> in library <work> (Architecture <RTL>).
	WRAPPER_SIM_GTPRESET_SPEEDUP = 1
	WRAPPER_SIM_PLL_PERDIV2 = "000111110100"
Entity <PCIEGTP_WRAPPER> analyzed. Unit <PCIEGTP_WRAPPER> generated.

Analyzing generic Entity <PCIEGTP_WRAPPER_TILE> in library <work> (Architecture <RTL>).
	TILE_CHAN_BOND_LEVEL_0 = 0
	TILE_CHAN_BOND_LEVEL_1 = 0
	TILE_CHAN_BOND_MODE_0 = "OFF"
	TILE_CHAN_BOND_MODE_1 = "OFF"
	TILE_SIM_GTPRESET_SPEEDUP = 1
	TILE_SIM_PLL_PERDIV2 = "000111110100"
    Set user-defined property "AC_CAP_DIS_0 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "AC_CAP_DIS_1 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "ALIGN_COMMA_WORD_0 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "ALIGN_COMMA_WORD_1 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_0 =  7" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_1 =  7" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_0 =  7" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_1 =  7" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_LEVEL_0 =  0" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_LEVEL_1 =  0" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_MODE_0 =  OFF" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_MODE_1 =  OFF" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_0 =  0000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_1 =  0000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_0 =  0000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_1 =  0000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_0 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_1 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK25_DIVIDER =  4" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLKINDC_B =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_CORRECT_USE_0 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_CORRECT_USE_1 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_ADJ_LEN_0 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_ADJ_LEN_1 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_DET_LEN_0 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_DET_LEN_1 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_KEEP_IDLE_0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_KEEP_IDLE_1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_MAX_LAT_0 =  18" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_MAX_LAT_1 =  18" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_MIN_LAT_0 =  16" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_MIN_LAT_1 =  16" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_PRECEDENCE_0 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_PRECEDENCE_1 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_0 =  0" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_1 =  0" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_1_0 =  0100011100" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_1_1 =  0100011100" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_2_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_2_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_3_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_3_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_4_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_4_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_0 =  0001" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_1 =  0001" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_1_0 =  0100011100" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_1_1 =  0100011100" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_2_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_2_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_3_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_3_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_4_0 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_4_1 =  0000000000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_0 =  0000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_1 =  0000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_USE_0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "CLK_COR_SEQ_2_USE_1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "COMMA_10B_ENABLE_0 =  1111111111" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "COMMA_10B_ENABLE_1 =  1111111111" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "COMMA_DOUBLE_0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "COMMA_DOUBLE_1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "COM_BURST_VAL_0 =  1111" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "COM_BURST_VAL_1 =  1111" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "DEC_MCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "DEC_MCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "DEC_PCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "DEC_PCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "MCOMMA_10B_VALUE_0 =  1010000011" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "MCOMMA_10B_VALUE_1 =  1010000011" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "MCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "MCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "OOBDETECT_THRESHOLD_0 =  001" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "OOBDETECT_THRESHOLD_1 =  001" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "OOB_CLK_DIVIDER =  4" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "OVERSAMPLE_MODE =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PCI_EXPRESS_MODE_0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PCI_EXPRESS_MODE_1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PCOMMA_10B_VALUE_0 =  0101111100" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PCOMMA_10B_VALUE_1 =  0101111100" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PCOMMA_DETECT_0 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PCOMMA_DETECT_1 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PCS_COM_CFG =  1680A0E" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PLL_DIVSEL_FB =  5" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PLL_DIVSEL_REF =  2" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PLL_RXDIVSEL_OUT_0 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PLL_RXDIVSEL_OUT_1 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PLL_SATA_0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PLL_SATA_1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PLL_TXDIVSEL_COMM_OUT =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PLL_TXDIVSEL_OUT_0 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PLL_TXDIVSEL_OUT_1 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PMA_CDR_SCAN_0 =  6C07640" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PMA_CDR_SCAN_1 =  6C07640" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PMA_RX_CFG_0 =  09F0089" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PMA_RX_CFG_1 =  09F0089" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PRBS_ERR_THRESHOLD_0 =  00000001" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "PRBS_ERR_THRESHOLD_1 =  00000001" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RCV_TERM_GND_0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RCV_TERM_GND_1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RCV_TERM_MID_0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RCV_TERM_MID_1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RCV_TERM_VTTRX_0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RCV_TERM_VTTRX_1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_BUFFER_USE_0 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_BUFFER_USE_1 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_0 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_1 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_LOS_INVALID_INCR_0 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_LOS_INVALID_INCR_1 =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_LOS_THRESHOLD_0 =  4" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_LOS_THRESHOLD_1 =  4" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_SLIDE_MODE_0 =  PCS" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_SLIDE_MODE_1 =  PCS" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_STATUS_FMT_0 =  PCIE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_STATUS_FMT_1 =  PCIE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_XCLK_SEL_0 =  RXREC" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "RX_XCLK_SEL_1 =  RXREC" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_BURST_VAL_0 =  100" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_BURST_VAL_1 =  100" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_IDLE_VAL_0 =  100" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_IDLE_VAL_1 =  100" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_MAX_BURST_0 =  7" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_MAX_BURST_1 =  7" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_MAX_INIT_0 =  22" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_MAX_INIT_1 =  22" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_MAX_WAKE_0 =  7" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_MAX_WAKE_1 =  7" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_MIN_BURST_0 =  4" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_MIN_BURST_1 =  4" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_MIN_INIT_0 =  12" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_MIN_INIT_1 =  12" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_MIN_WAKE_0 =  4" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SATA_MIN_WAKE_1 =  4" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SIM_GTPRESET_SPEEDUP =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SIM_MODE =  FAST" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SIM_PLL_PERDIV2 =  1F4" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS0 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS1 =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TERMINATION_CTRL =  10100" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TERMINATION_IMP_0 =  50" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TERMINATION_IMP_1 =  50" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TERMINATION_OVRD =  FALSE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TRANS_TIME_FROM_P2_0 =  0000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TRANS_TIME_FROM_P2_1 =  0000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TRANS_TIME_NON_P2_0 =  0000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TRANS_TIME_NON_P2_1 =  0000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TRANS_TIME_TO_P2_0 =  0000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TRANS_TIME_TO_P2_1 =  0000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TXRX_INVERT_0 =  00000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TXRX_INVERT_1 =  00000" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TX_BUFFER_USE_0 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TX_BUFFER_USE_1 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TX_DIFF_BOOST_0 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TX_DIFF_BOOST_1 =  TRUE" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TX_SYNC_FILTERB =  1" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TX_XCLK_SEL_0 =  TXOUT" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
    Set user-defined property "TX_XCLK_SEL_1 =  TXOUT" for instance <gtp_dual_i> in unit <PCIEGTP_WRAPPER_TILE>.
Entity <PCIEGTP_WRAPPER_TILE> analyzed. Unit <PCIEGTP_WRAPPER_TILE> generated.

Analyzing Entity <gtp_frame_tx> in library <work> (Architecture <RTL>).
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/gtp_frame_tx.vhd" line 170: Instantiating black box module <dpa64x8_b16x32>.
Entity <gtp_frame_tx> analyzed. Unit <gtp_frame_tx> generated.

Analyzing generic Entity <gtp_frame_rx> in library <work> (Architecture <RTL>).
	c_comma_char = "10111100"
	c_start_char = "11111111"
WARNING:Xst:753 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/gtp_frame_rx.vhd" line 284: Unconnected output port 'douta' of component 'dpa64x8_b16x32'.
WARNING:Xst:2211 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/gtp_frame_rx.vhd" line 284: Instantiating black box module <dpa64x8_b16x32>.
INFO:Xst:2679 - Register <lb_sz<7>> in unit <gtp_frame_rx> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <gtp_frame_rx> analyzed. Unit <gtp_frame_rx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <miia_rxd> in unit <ref_design> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <miia_rxd> in unit <ref_design> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <miib_rxd> in unit <ref_design> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <miib_rxd> in unit <ref_design> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <lb_eotn> in unit <ref_design> is removed.
INFO:Xst:2679 - Register <app_wdf_mask_data> in unit <ddr2_interface> has a constant value of 00000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <plx32BitSlave>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/plxControl/plx32BitSlave.vhd".
WARNING:Xst:646 - Signal <rd1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <ctrlState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 9                                              |
    | Clock              | lclk                      (rising_edge)        |
    | Reset              | lresetn                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit xor2 for signal <addrSpaceValid>.
    Found 8-bit comparator greatequal for signal <ctrlState$cmp_ge0000> created at line 162.
    Found 8-bit comparator less for signal <ctrlState$cmp_lt0000> created at line 155.
    Found 8-bit up counter for signal <tmpcnt0>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 Comparator(s).
Unit <plx32BitSlave> synthesized.


Synthesizing Unit <plxArb>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/plxControl/plxArb.vhd".
    Found finite state machine <FSM_1> for signal <curState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | lclk                      (rising_edge)        |
    | Reset              | curState$or0000           (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ds_check                                       |
    | Power Up State     | ds_check                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <plxArb> synthesized.


Synthesizing Unit <plx32BitMaster>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/plxControl/plx32BitMaster.vhd".
WARNING:Xst:647 - Input <txfrAddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfgRomDout<37:36>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfgRomDout<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <nextAddr<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <ctrlState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 21                                             |
    | Inputs             | 10                                             |
    | Outputs            | 10                                             |
    | Clock              | lclk                      (rising_edge)        |
    | Reset              | lresetn                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cfgPending>.
    Found 5-bit adder for signal <cfgRomPtr$addsub0000> created at line 192.
    Found 5-bit up counter for signal <cfgRomPtrCur>.
    Found 4-bit comparator less for signal <ctrlState$cmp_lt0000> created at line 302.
    Found 6-bit comparator greatequal for signal <lastBurst$cmp_ge0000> created at line 390.
    Found 30-bit adder for signal <nextAddr>.
    Found 30-bit up counter for signal <v_cnt0>.
    Found 7-bit adder for signal <v_cnt1$addsub0000> created at line 382.
    Found 7-bit register for signal <v_cnt1$mux0000> created at line 376.
    Found 4-bit up counter for signal <v_cnt2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <plx32BitMaster> synthesized.


Synthesizing Unit <plxCfgRom>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/plxControl/plxCfgRom.vhd".
    Found 20x48-bit ROM for signal <dout$rom0000> created at line 194.
    Found 48-bit register for signal <dout>.
    Found 5-bit comparator less for signal <dout$cmp_lt0000> created at line 194.
    Summary:
	inferred   1 ROM(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <plxCfgRom> synthesized.


Synthesizing Unit <emac_init>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/emac/emac_init.vhd".
WARNING:Xst:647 - Input <temac_rstni> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <porCnt<23:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17x44-bit ROM for signal <cfgRomOut$rom0000> created at line 430.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rstn                      (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | por                                            |
    | Power Up State     | por                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <busi_req_prev>.
    Found 44-bit register for signal <cfgRomOut>.
    Found 5-bit comparator less for signal <cfgRomOut$cmp_lt0000> created at line 429.
    Found 9-bit comparator greatequal for signal <state$cmp_ge0000> created at line 272.
    Found 9-bit comparator greatequal for signal <state$cmp_ge0001> created at line 281.
    Found 5-bit comparator lessequal for signal <state$cmp_le0000> created at line 293.
    Found 25-bit up counter for signal <v_cnt>.
    Found 9-bit up counter for signal <v_cnt0>.
    Found 5-bit up counter for signal <v_cnt1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  45 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <emac_init> synthesized.


Synthesizing Unit <XTo1Mux_32_1>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/common/Xto1Mux_32.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <dout>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <XTo1Mux_32_1> synthesized.


Synthesizing Unit <XTo1Mux_32_2>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/common/Xto1Mux_32.vhd".
    Found 32-bit 8-to-1 multiplexer for signal <dout>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <XTo1Mux_32_2> synthesized.


Synthesizing Unit <mii_if>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/physical/mii_if.vhd".
WARNING:Xst:646 - Signal <vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gnd_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <MII_TXD>.
    Found 4-bit register for signal <RXD_TO_MAC>.
    Found 1-bit register for signal <RX_ER_TO_MAC>.
    Found 1-bit register for signal <MII_TX_EN>.
    Found 1-bit register for signal <MII_TX_ER>.
    Found 1-bit register for signal <RX_DV_TO_MAC>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <mii_if> synthesized.


Synthesizing Unit <shiftRegXX_1>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/common/shiftRegXX.vhd".
    Found 27-bit register for signal <reg>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <shiftRegXX_1> synthesized.


Synthesizing Unit <shiftRegXX_2>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/common/shiftRegXX.vhd".
    Found 16-bit register for signal <reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <shiftRegXX_2> synthesized.


Synthesizing Unit <mig20_ctrl_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_ctrl_0.vhd".
WARNING:Xst:646 - Signal <two_t_enable_r1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sb_open_add_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <no_precharge_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_af_rden_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bank_hit_r1<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <af_addr_r3<30:26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <af_addr_r3<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 60                                             |
    | Inputs             | 19                                             |
    | Outputs            | 26                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_r1                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | ctrl_idle                                      |
    | Power Up State     | ctrl_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <state_r1>.
    Found 1-bit register for signal <ctrl_rden>.
    Found 1-bit register for signal <ctrl_wren>.
    Found 16-bit register for signal <act_addr_r>.
    Found 31-bit register for signal <af_addr_r1>.
    Found 31-bit register for signal <af_addr_r2>.
    Found 31-bit register for signal <af_addr_r3>.
    Found 3-bit register for signal <af_cmd_r1>.
    Found 3-bit register for signal <af_cmd_r2>.
    Found 1-bit register for signal <af_valid_r>.
    Found 1-bit register for signal <af_valid_r1>.
    Found 1-bit register for signal <af_valid_r2>.
    Found 2-bit up counter for signal <auto_cnt_r>.
    Found 1-bit register for signal <auto_ref_r>.
    Found 64-bit register for signal <bank_cmp_addr_r>.
    Found 1-bit register for signal <bank_conflict_r>.
    Found 3-bit comparator equal for signal <bank_hit_0$cmp_eq0000> created at line 575.
    Found 3-bit comparator equal for signal <bank_hit_1$cmp_eq0000> created at line 575.
    Found 3-bit comparator equal for signal <bank_hit_2$cmp_eq0000> created at line 575.
    Found 3-bit comparator equal for signal <bank_hit_3$cmp_eq0000> created at line 575.
    Found 4-bit register for signal <bank_hit_r>.
    Found 4-bit register for signal <bank_hit_r1>.
    Found 4-bit register for signal <bank_valid_r>.
    Found 1-bit register for signal <conflict_detect_r>.
    Found 1-bit register for signal <conflict_resolved_r>.
    Found 16-bit comparator equal for signal <conflict_resolved_r$cmp_eq0000> created at line 553.
    Found 1-bit register for signal <ctrl_af_rden_r>.
    Found 13-bit register for signal <ddr_addr_r>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <no_precharge_wait_r>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 5-bit register for signal <precharge_ok_cnt_r>.
    Found 5-bit subtractor for signal <precharge_ok_cnt_r$addsub0000> created at line 924.
    Found 5-bit comparator less for signal <precharge_ok_cnt_r$cmp_lt0000> created at line 916.
    Found 1-bit register for signal <precharge_ok_r>.
    Found 5-bit comparator lessequal for signal <precharge_ok_r$cmp_le0000> created at line 935.
    Found 5-bit down counter for signal <ras_cnt_r>.
    Found 1-bit register for signal <rcd_cnt_ok_r>.
    Found 3-bit comparator lessequal for signal <rcd_cnt_ok_r$cmp_le0000> created at line 860.
    Found 3-bit down counter for signal <rcd_cnt_r>.
    Found 1-bit register for signal <rd_af_flag_r>.
    Found 1-bit register for signal <rd_flag_r>.
    Found 5-bit down counter for signal <rd_to_wr_cnt_r>.
    Found 1-bit register for signal <rd_to_wr_ok_r>.
    Found 5-bit comparator lessequal for signal <rd_to_wr_ok_r$cmp_le0000> created at line 986.
    Found 3-bit down counter for signal <rdburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <rdburst_cnt_r$cmp_ge0000> created at line 742.
    Found 1-bit register for signal <rdburst_rden_ok_r>.
    Found 1-bit register for signal <ref_flag_r>.
    Found 1-bit register for signal <refi_cnt_ok_r>.
    Found 12-bit up counter for signal <refi_cnt_r>.
    Found 8-bit down counter for signal <rfc_cnt_r>.
    Found 1-bit register for signal <rfc_ok_r>.
    Found 8-bit comparator lessequal for signal <rfc_ok_r$cmp_le0000> created at line 837.
    Found 4-bit register for signal <row_conflict_r>.
    Found 13-bit comparator not equal for signal <row_miss_0$cmp_ne0000> created at line 584.
    Found 13-bit comparator not equal for signal <row_miss_1$cmp_ne0000> created at line 584.
    Found 13-bit comparator not equal for signal <row_miss_2$cmp_ne0000> created at line 584.
    Found 13-bit comparator not equal for signal <row_miss_3$cmp_ne0000> created at line 584.
    Found 1-bit register for signal <rp_cnt_ok_r>.
    Found 3-bit comparator lessequal for signal <rp_cnt_ok_r$cmp_le0000> created at line 814.
    Found 3-bit down counter for signal <rp_cnt_r>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <rst_r1>.
    Found 1-bit register for signal <sm_rden_r>.
    Found 2-bit comparator less for signal <state_r$cmp_lt0000> created at line 1136.
    Found 12-bit register for signal <state_r1>.
    Found 1-bit register for signal <trrd_cnt_ok_r>.
    Found 3-bit comparator lessequal for signal <trrd_cnt_ok_r$cmp_le0000> created at line 883.
    Found 3-bit down counter for signal <trrd_cnt_r>.
    Found 1-bit register for signal <wr_flag_r>.
    Found 5-bit down counter for signal <wr_to_rd_cnt_r>.
    Found 1-bit register for signal <wr_to_rd_ok_r>.
    Found 5-bit comparator lessequal for signal <wr_to_rd_ok_r$cmp_le0000> created at line 961.
    Found 3-bit down counter for signal <wrburst_cnt_r>.
    Found 3-bit comparator greatequal for signal <wrburst_cnt_r$cmp_ge0000> created at line 692.
    Found 1-bit register for signal <wrburst_wren_ok_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 Counter(s).
	inferred 260 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 Comparator(s).
Unit <mig20_ctrl_0> synthesized.


Synthesizing Unit <mig20_phy_write_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_write_0.vhd".
WARNING:Xst:646 - Signal <wr_stages<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wdf_mask_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ecc_dm_error_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <init_data_f<12>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<16>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<20>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<24>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<28>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<4>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<8>> equivalent to <init_data_f<0>> has been removed
    Register <init_data_f<11>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<13>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<14>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<15>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<17>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<18>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<19>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<1>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<21>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<22>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<23>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<25>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<26>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<27>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<29>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<2>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<30>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<31>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<3>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<5>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<6>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<7>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_f<9>> equivalent to <init_data_f<10>> has been removed
    Register <init_data_r<12>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<16>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<20>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<24>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<28>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<4>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<8>> equivalent to <init_data_r<0>> has been removed
    Register <init_data_r<11>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<13>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<14>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<15>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<17>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<18>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<19>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<1>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<21>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<22>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<23>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<25>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<26>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<27>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<29>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<2>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<30>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<31>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<3>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<5>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<6>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<7>> equivalent to <init_data_r<10>> has been removed
    Register <init_data_r<9>> equivalent to <init_data_r<10>> has been removed
    Found 1-bit register for signal <dqs_oe_n>.
    Found 2-bit register for signal <dq_oe_n>.
    Found 1-bit register for signal <dm_ce>.
    Found 1-bit register for signal <dqs_rst_n>.
    Found 1-bit register for signal <dm_ce_r>.
    Found 2-bit register for signal <dq_oe_270>.
    Found 2-bit register for signal <dq_oe_n_90_r1>.
    Found 1-bit register for signal <dqs_oe_270>.
    Found 1-bit register for signal <dqs_oe_n_180_r1>.
    Found 1-bit register for signal <dqs_rst_270>.
    Found 1-bit register for signal <dqs_rst_n_180_r1>.
    Found 1-bit register for signal <init_data_f<10>>.
    Found 1-bit register for signal <init_data_f<0>>.
    Found 1-bit register for signal <init_data_r<10>>.
    Found 1-bit register for signal <init_data_r<0>>.
    Found 4-bit up counter for signal <init_wdf_cnt_r>.
    Found 1-bit register for signal <rst90_r>.
    Found 64-bit register for signal <wdf_data_r>.
    Found 8-bit register for signal <wdf_mask_r>.
    Found 1-bit register for signal <wdf_rden_270>.
    Found 1-bit register for signal <wdf_rden_90_r>.
    Found 2-bit register for signal <wr_stages<2:1>>.
    Summary:
	inferred   1 Counter(s).
	inferred  95 D-type flip-flop(s).
Unit <mig20_phy_write_0> synthesized.


Synthesizing Unit <regBank_32_1>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/common/regBank_32.vhd".
WARNING:Xst:647 - Input <localIn<30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localIn<27:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localIn<24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localIn<22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localIn<20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localIn<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localIn<14:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localIn<8:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localIn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localIn<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localIn<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<27:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<14:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<8:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wren<31>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren<29:28>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren<25>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren<23>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren<21>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren<19>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren<15>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren<9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren<6>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren<3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <regQ<15><10>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><11>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><12>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><13>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><14>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><15>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><16>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><17>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><19>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><1>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><20>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><21>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><22>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><23>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><24>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><25>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><26>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><27>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><28>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><29>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><2>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><30>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><31>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><3>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><4>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><5>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><6>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><7>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><8>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<15><9>> equivalent to <regQ<15><0>> has been removed
    Register <regQ<28><11>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><12>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><13>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><14>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><15>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><16>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><17>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><18>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><19>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><20>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><21>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><22>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><23>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><24>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><25>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><26>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><27>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><28>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><29>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><30>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><31>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><8>> equivalent to <regQ<28><10>> has been removed
    Register <regQ<28><9>> equivalent to <regQ<28><10>> has been removed
INFO:Xst:738 - HDL ADVISOR - 971 flip-flops were inferred for signal <regQ>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 971 D-type flip-flop(s).
Unit <regBank_32_1> synthesized.


Synthesizing Unit <regBank_32_2>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/common/regBank_32.vhd".
WARNING:Xst:647 - Input <localIn<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localIn<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <localWr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wren<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wren<3:2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <regQ>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
Unit <regBank_32_2> synthesized.


Synthesizing Unit <v5internalConfig>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5config/v5InternalConfig.vhd".
WARNING:Xst:646 - Signal <icapDo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <icapBusy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x32-bit ROM for signal <icapDi$rom0000> created at line 133.
    Register <icapWrn> equivalent to <icapCe> has been removed
    Found 1-bit register for signal <icapCe>.
    Found 4-bit up counter for signal <romAddr>.
    Found 1-bit register for signal <startPrev>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <v5internalConfig> synthesized.


Synthesizing Unit <emacTx>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/emac/emacTx.vhd".
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | ll_clk_i                  (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <pktSzAdj>.
    Found 6-bit comparator greater for signal <tx_last$cmp_gt0000> created at line 269.
    Found 6-bit adder for signal <v_cnt$add0000> created at line 291.
    Found 6-bit register for signal <v_cnt$mux0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <emacTx> synthesized.


Synthesizing Unit <emacRx>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/emac/emacRx.vhd".
WARNING:Xst:646 - Signal <ramRxDo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | ll_clk_i                  (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit register for signal <pktSz>.
    Found 6-bit adder for signal <pktSz$add0000> created at line 316.
    Found 5-bit comparator less for signal <ramRxAddrInc$cmp_lt0000> created at line 276.
    Found 5-bit comparator greatequal for signal <state$cmp_ge0000> created at line 235.
    Found 6-bit adder for signal <v_cnt$add0000> created at line 301.
    Found 6-bit register for signal <v_cnt$mux0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <emacRx> synthesized.


Synthesizing Unit <eepromMaster>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/eeprom/eepromMaster.vhd".
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 25                                             |
    | Inputs             | 10                                             |
    | Outputs            | 13                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rstn                      (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 256-bit register for signal <regQ>.
    Found 1-bit tristate buffer for signal <sd>.
    Found 4-bit comparator greater for signal <rdBulkDone$cmp_gt0000> created at line 435.
    Found 1-bit register for signal <skPrev>.
    Found 5-bit comparator less for signal <state$cmp_lt0000> created at line 331.
    Found 6-bit up counter for signal <v_cnt>.
    Found 5-bit up counter for signal <v_cnt0>.
    Found 5-bit up counter for signal <v_cnt1>.
    Found 5-bit adder for signal <v_cnt2$addsub0000> created at line 449.
    Found 5-bit register for signal <v_cnt2$mux0000> created at line 443.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred 262 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Tristate(s).
Unit <eepromMaster> synthesized.


Synthesizing Unit <ddr2_interface>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/ddr2_interface.vhd".
WARNING:Xst:1780 - Signal <txfrCtrlA_r<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifoOutB<41:38>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifoEmptyB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <v_app_af_addr> equivalent to <app_af_addrD> has been removed
    Register <v_burstCnt> equivalent to <burstCnt> has been removed
    Register <v_dpAddrB> equivalent to <dpAddrB> has been removed
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 21                                             |
    | Inputs             | 8                                              |
    | Outputs            | 8                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | rst0_r                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64-bit register for signal <app_wdf_data>.
    Found 1-bit register for signal <app_wdf_wren>.
    Found 3-bit register for signal <txfrStatusA<2:0>>.
    Found 31-bit register for signal <app_af_addr>.
    Found 1-bit register for signal <app_af_wren>.
    Found 3-bit register for signal <app_af_cmd>.
    Found 1-bit register for signal <ack_m>.
    Found 1-bit register for signal <ackB>.
    Found 31-bit register for signal <app_af_addrD>.
    Found 1-bit register for signal <app_af_afull_r>.
    Found 1-bit register for signal <app_wdf_afull_r>.
    Found 4-bit register for signal <burstCnt>.
    Found 4-bit register for signal <burstSz>.
    Found 1-bit register for signal <busy_m>.
    Found 3-bit register for signal <cmd>.
    Found 1-bit register for signal <complete_m>.
    Found 5-bit register for signal <dpAddrB>.
    Found 1-bit register for signal <phy_init_done_m>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 64-bit register for signal <rd_data_fifo_out_r>.
    Found 1-bit register for signal <rd_data_valid_r>.
    Found 1-bit register for signal <rst0_r>.
    Found 4-bit comparator greatequal for signal <state$cmp_ge0000> created at line 369.
    Found 5-bit comparator greatequal for signal <state$cmp_ge0001> created at line 386.
    Found 1-bit register for signal <txfrCtrlA_r<0>>.
    Found 31-bit adder for signal <v_app_af_addr$addsub0000> created at line 463.
    Found 4-bit adder for signal <v_burstCnt$addsub0000> created at line 469.
    Found 5-bit adder for signal <v_dpAddrB$addsub0000> created at line 477.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 225 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <ddr2_interface> synthesized.


Synthesizing Unit <kcpsm3>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/kcpsm3.vhd".
Unit <kcpsm3> synthesized.


Synthesizing Unit <pbProgf2>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/PBPROGF2.VHD".
Unit <pbProgf2> synthesized.


Synthesizing Unit <bbfifo_16x8>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/bbfifo_16x8.vhd".
Unit <bbfifo_16x8> synthesized.


Synthesizing Unit <spi_module_cti>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/spi_module_cti.vhd".
WARNING:Xst:647 - Input <SS_I<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <modf_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MOSI_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <spisel_pulse> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <spisel_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sck_o_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sck_i_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edge_sck_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Slave_MODF_strobe> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Allow_Slave_MODF_Strobe> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Allow_MODF_Strobe> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <SS_O<0>>.
    Found 8-bit register for signal <Receive_Data>.
    Found 5-bit up counter for signal <Count>.
    Found 1-bit register for signal <Count_trigger>.
    Found 1-bit register for signal <Count_trigger_d1>.
    Found T flip-flop for signal <Ratio_Count<0>>.
    Found 1-bit register for signal <sck_o_int>.
    Found 1-bit xor2 for signal <sck_o_int$xor0000> created at line 720.
    Found 1-bit register for signal <Serial_Din>.
    Found 1-bit register for signal <Serial_Dout>.
    Found 8-bit register for signal <Shift_Reg>.
    Found 1-bit register for signal <SPIXfer_done_int>.
    Found 1-bit register for signal <SPIXfer_done_int_d1>.
    Found 1-bit register for signal <SPIXfer_done_int_pulse_d1>.
    Found 1-bit register for signal <SS_Asserted>.
    Found 1-bit register for signal <SS_Asserted_1dly>.
    Found 1-bit register for signal <transfer_start>.
    Found 1-bit register for signal <transfer_start_d1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 T-type flip-flop(s).
	inferred  29 D-type flip-flop(s).
Unit <spi_module_cti> synthesized.


Synthesizing Unit <v5_emac_v1_3>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3.vhd".
WARNING:Xst:646 - Signal <mii_txd_1_i<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mii_txd_0_i<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gnd_v48_i<47:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client_rx_data_1_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <client_rx_data_0_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v5_emac_v1_3> synthesized.


Synthesizing Unit <tx_client_fifo_8>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/client/fifo/tx_client_fifo_8.vhd".
    Found finite state machine <FSM_9> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 15                                             |
    | Clock              | rd_clk                    (rising_edge)        |
    | Clock enable       | rd_enable                 (positive)           |
    | Reset              | rd_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | wr_clk                    (rising_edge)        |
    | Reset              | wr_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_data_valid>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit register for signal <frame_in_fifo_sync>.
    Found 4-bit up counter for signal <rd_16_count>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit adder for signal <rd_addr$addsub0000> created at line 885.
    Found 12-bit register for signal <rd_addr_txfer>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 1-bit register for signal <rd_col_window_expire>.
    Found 2-bit register for signal <rd_col_window_pipe>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 12-bit register for signal <rd_dec_addr>.
    Found 12-bit subtractor for signal <rd_dec_addr$sub0000> created at line 972.
    Found 1-bit register for signal <rd_drop_frame>.
    Found 1-bit register for signal <rd_enable_delay>.
    Found 1-bit register for signal <rd_enable_delay2>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_pipe>.
    Found 1-bit register for signal <rd_eof_reg>.
    Found 1-bit register for signal <rd_retran_frame_tog>.
    Found 1-bit register for signal <rd_retransmit>.
    Found 10-bit up counter for signal <rd_slot_timer>.
    Found 12-bit register for signal <rd_start_addr>.
    Found 12-bit subtractor for signal <rd_start_addr$sub0000> created at line 898.
    Found 1-bit register for signal <rd_tran_frame_tog>.
    Found 1-bit register for signal <rd_txfer_tog>.
    Found 1-bit register for signal <wr_accept_bram>.
    Found 2-bit register for signal <wr_accept_pipe>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 1201.
    Found 1-bit register for signal <wr_col_window_expire>.
    Found 2-bit register for signal <wr_col_window_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 2-bit register for signal <wr_eof_pipe>.
    Found 1-bit register for signal <wr_eof_state_reg>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 1-bit register for signal <wr_frame_in_fifo>.
    Found 9-bit updown counter for signal <wr_frames>.
    Found 9-bit adder for signal <wr_frames$add0000> created at line 764.
    Found 1-bit register for signal <wr_ovflow_dst_rdy>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 1-bit register for signal <wr_retran_frame_delay>.
    Found 1-bit register for signal <wr_retran_frame_sync>.
    Found 1-bit register for signal <wr_retran_frame_tog>.
    Found 1-bit register for signal <wr_retransmit_frame>.
    Found 1-bit xor2 for signal <wr_retransmit_frame$xor0000> created at line 744.
    Found 2-bit register for signal <wr_sof_pipe>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit adder for signal <wr_start_addr$add0000> created at line 833.
    Found 1-bit register for signal <wr_tran_frame_delay>.
    Found 1-bit register for signal <wr_tran_frame_sync>.
    Found 1-bit register for signal <wr_tran_frame_tog>.
    Found 1-bit register for signal <wr_transmit_frame>.
    Found 1-bit xor2 for signal <wr_transmit_frame$xor0000> created at line 681.
    Found 1-bit xor2 for signal <wr_txfer_en>.
    Found 1-bit register for signal <wr_txfer_tog>.
    Found 1-bit register for signal <wr_txfer_tog_delay>.
    Found 1-bit register for signal <wr_txfer_tog_sync>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred 188 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <tx_client_fifo_8> synthesized.


Synthesizing Unit <rx_client_fifo_8>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/client/fifo/rx_client_fifo_8.vhd".
    Found finite state machine <FSM_11> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 17                                             |
    | Clock              | rd_clk                    (rising_edge)        |
    | Reset              | rd_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_s                                         |
    | Power Up State     | wait_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | wr_clk                    (rising_edge)        |
    | Clock enable       | wr_enable                 (positive)           |
    | Reset              | wr_sreset                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_s                                         |
    | Power Up State     | idle_s                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <rd_data_out>.
    Found 1-bit register for signal <rd_src_rdy_n>.
    Found 1-bit register for signal <rd_sof_n>.
    Found 1-bit xor6 for signal <binary_1$xor0000> created at line 223.
    Found 1-bit xor2 for signal <binary_1$xor0001> created at line 223.
    Found 1-bit xor2 for signal <binary_1$xor0002> created at line 223.
    Found 1-bit xor2 for signal <binary_1$xor0003> created at line 223.
    Found 1-bit xor2 for signal <binary_1$xor0004> created at line 223.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 12-bit updown accumulator for signal <rd_addr>.
    Found 12-bit register for signal <rd_addr_gray>.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0000> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0001> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0002> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0003> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0004> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0005> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0006> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0007> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0008> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0009> created at line 239.
    Found 1-bit xor2 for signal <rd_addr_gray$xor0010> created at line 239.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_n_int>.
    Found 9-bit updown counter for signal <rd_frames>.
    Found 1-bit register for signal <rd_store_frame>.
    Found 1-bit xor2 for signal <rd_store_frame$xor0000> created at line 486.
    Found 1-bit register for signal <rd_store_frame_delay>.
    Found 1-bit register for signal <rd_store_frame_sync>.
    Found 1-bit register for signal <rd_store_frame_tog>.
    Found 12-bit up counter for signal <wr_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 12-bit subtractor for signal <wr_addr_diff$sub0000> created at line 811.
    Found 2-bit register for signal <wr_bf_pipe>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 16-bit register for signal <wr_data_pipe>.
    Found 2-bit register for signal <wr_dv_pipe>.
    Found 1-bit register for signal <wr_eof_bram<0>>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 2-bit register for signal <wr_gf_pipe>.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0000> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0001> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0002> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0003> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0004> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0005> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0006> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0007> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0008> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0009> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0010> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0011> created at line 223.
    Found 1-bit xor2 for signal <wr_rd_addr$xor0012> created at line 223.
    Found 12-bit register for signal <wr_rd_addr_gray>.
    Found 12-bit register for signal <wr_rd_addr_gray_sync>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 1-bit register for signal <wr_store_frame_tog>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred 140 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Xor(s).
Unit <rx_client_fifo_8> synthesized.


Synthesizing Unit <kcuart_tx>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/kcuart_tx.vhd".
Unit <kcuart_tx> synthesized.


Synthesizing Unit <kcuart_rx>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/kcuart_rx.vhd".
Unit <kcuart_rx> synthesized.


Synthesizing Unit <mig20_idelay_ctrl>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_idelay_ctrl.vhd".
Unit <mig20_idelay_ctrl> synthesized.


Synthesizing Unit <mig20_infrastructure>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_infrastructure.vhd".
    Found 25-bit register for signal <rst0_sync_r>.
    Found 25-bit register for signal <rst200_sync_r>.
    Found 25-bit register for signal <rst90_sync_r>.
    Found 12-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <mig20_infrastructure> synthesized.


Synthesizing Unit <mig20_phy_ctl_io_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_ctl_io_0.vhd".
WARNING:Xst:647 - Input <clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 13-bit register for signal <addr_mux>.
    Found 2-bit register for signal <ba_mux>.
    Found 1-bit register for signal <cas_n_mux>.
    Found 1-bit register for signal <cs_n_mux<0>>.
    Found 1-bit register for signal <ras_n_mux>.
    Found 1-bit register for signal <we_n_mux>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <mig20_phy_ctl_io_0> synthesized.


Synthesizing Unit <mig20_phy_init_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_init_0.vhd".
WARNING:Xst:1780 - Signal <load_mode_reg3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <load_mode_reg0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <load_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ext_mode_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_we_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ras_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_cs_n_r1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_cas_n_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_ba_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_addr_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ddr_addr_r<11>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<12>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<3>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<6>> equivalent to <ddr_addr_r<0>> has been removed
    Register <ddr_addr_r<5>> equivalent to <ddr_addr_r<4>> has been removed
INFO:Xst:1799 - State init_wait_dllk_zqinit is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State init_zqcl is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State init_deep_memory_st is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_13> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 26                                             |
    | Transitions        | 75                                             |
    | Inputs             | 31                                             |
    | Outputs            | 43                                             |
    | Clock              | clkdiv0                   (rising_edge)        |
    | Reset              | rstdiv0                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | init_idle                                      |
    | Power Up State     | init_cal1_read                                 |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <init_state_r1>.
    Using one-hot encoding for signal <init_state_r2>.
    Found 1-bit register for signal <phy_init_rden>.
    Found 1-bit register for signal <phy_init_wren>.
    Found 1-bit register for signal <calib_ref_done>.
    Found 2-bit up accumulator for signal <burst_addr_r>.
    Found 2-bit down counter for signal <burst_cnt_r>.
    Found 1-bit register for signal <cal1_started_r>.
    Found 1-bit register for signal <cal2_started_r>.
    Found 1-bit register for signal <cal4_started_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_ref_req_posedge>.
    Found 1-bit register for signal <calib_ref_req_r>.
    Found 16-bit register for signal <calib_start_shift0_r>.
    Found 16-bit register for signal <calib_start_shift1_r>.
    Found 16-bit register for signal <calib_start_shift2_r>.
    Found 16-bit register for signal <calib_start_shift3_r>.
    Found 2-bit up counter for signal <chip_cnt_r>.
    Found 1-bit register for signal <cke_200us_cnt_en_r>.
    Found 5-bit down counter for signal <cke_200us_cnt_r>.
    Found 1-bit register for signal <cnt_200_cycle_done_r>.
    Found 8-bit down counter for signal <cnt_200_cycle_r>.
    Found 1-bit register for signal <cnt_cmd_ok_r>.
    Found 5-bit up counter for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_rd_ok_r>.
    Found 4-bit up counter for signal <cnt_rd_r>.
    Found 1-bit register for signal <ctrl_ref_flag_r>.
    Found 4-bit register for signal <ddr_addr_r<10:7>>.
    Found 1-bit register for signal <ddr_addr_r<4>>.
    Found 3-bit register for signal <ddr_addr_r<2:0>>.
    Found 2-bit register for signal <ddr_ba_r>.
    Found 1-bit register for signal <ddr_cas_n_r>.
    Found 1-bit register for signal <ddr_cke_r<0>>.
    Found 1-bit register for signal <ddr_cs_disable_r<0>>.
    Found 1-bit register for signal <ddr_cs_n_r<0>>.
    Found 1-bit register for signal <ddr_ras_n_r>.
    Found 1-bit register for signal <ddr_we_n_r>.
    Found 1-bit register for signal <done_200us_r>.
    Found 4-bit register for signal <i_calib_start>.
    Found 1-bit register for signal <i_phy_init_done>.
    Found 4-bit up counter for signal <init_cnt_r>.
    Found 1-bit register for signal <init_done_r>.
    Found 4-bit comparator greatequal for signal <init_done_r$cmp_ge0000> created at line 881.
    Found 29-bit register for signal <init_state_r1>.
    Found 29-bit register for signal <init_state_r2>.
    Found 1-bit register for signal <phy_init_done_r>.
    Found 1-bit register for signal <phy_init_done_r1>.
    Found 1-bit register for signal <phy_init_done_r2>.
    Found 1-bit register for signal <phy_init_done_r3>.
    Found 1-bit register for signal <refresh_req>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 Counter(s).
	inferred   1 Accumulator(s).
	inferred 167 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mig20_phy_init_0> synthesized.


Synthesizing Unit <mig20_phy_calib_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_calib_0.vhd".
WARNING:Xst:647 - Input <dbg_idel_down_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_down_gate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_idel_up_all> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_sel_all_idel_dq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <calib_done_tmp<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <calib_done_r<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <ctrl_rden_r> equivalent to <calib_ctrl_rden_r> has been removed
    Register <i_dlyrst_dqs> equivalent to <i_dlyrst_dq> has been removed
    Found finite state machine <FSM_14> for signal <cal4_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 28                                             |
    | Inputs             | 16                                             |
    | Outputs            | 11                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cal4_idle                                      |
    | Power Up State     | cal4_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <cal1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 27                                             |
    | Inputs             | 12                                             |
    | Outputs            | 15                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cal1_idle                                      |
    | Power Up State     | cal1_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <cal2_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 11                                             |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cal2_idle                                      |
    | Power Up State     | cal2_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <cal3_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clkdiv                    (rising_edge)        |
    | Reset              | rstdiv                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | cal3_idle                                      |
    | Power Up State     | cal3_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_calib_0.vhd" line 2366: The result of a 2x3-bit multiplication is partially used. Only the 4 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_calib_0.vhd" line 1874: The result of a 2x3-bit multiplication is partially used. Only the 4 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 4-bit register for signal <calib_rden_sel>.
    Found 1-bit register for signal <calib_ref_req>.
    Found 6-bit register for signal <cal1_bit_time_tap_cnt>.
    Found 6-bit adder for signal <cal1_bit_time_tap_cnt$add0000> created at line 1223.
    Found 6-bit subtractor for signal <cal1_bit_time_tap_cnt$addsub0000> created at line 1223.
    Found 2-bit register for signal <cal1_data_chk_last>.
    Found 1-bit register for signal <cal1_data_chk_last_valid>.
    Found 2-bit register for signal <cal1_data_chk_r>.
    Found 1-bit 32-to-1 multiplexer for signal <cal1_data_chk_r$varindex0000> created at line 928.
    Found 1-bit 32-to-1 multiplexer for signal <cal1_data_chk_r$varindex0001> created at line 928.
    Found 2-bit comparator equal for signal <cal1_detect_stable$cmp_eq0000> created at line 971.
    Found 1-bit register for signal <cal1_dlyce_dq>.
    Found 1-bit register for signal <cal1_dlyinc_dq>.
    Found 1-bit register for signal <cal1_dqs_dq_init_phase>.
    Found 1-bit register for signal <cal1_first_edge_done>.
    Found 6-bit register for signal <cal1_first_edge_tap_cnt>.
    Found 1-bit register for signal <cal1_found_rising>.
    Found 1-bit register for signal <cal1_found_second_edge>.
    Found 1-bit register for signal <cal1_found_window>.
    Found 7-bit register for signal <cal1_idel_dec_cnt>.
    Found 7-bit addsub for signal <cal1_idel_dec_cnt$share0000> created at line 1140.
    Found 6-bit register for signal <cal1_idel_inc_cnt>.
    Found 6-bit adder for signal <cal1_idel_inc_cnt$addsub0000> created at line 1166.
    Found 6-bit register for signal <cal1_idel_max_tap>.
    Found 1-bit register for signal <cal1_idel_max_tap_we>.
    Found 6-bit comparator greatequal for signal <cal1_idel_max_tap_we$cmp_ge0000> created at line 1097.
    Found 6-bit updown counter for signal <cal1_idel_tap_cnt>.
    Found 1-bit register for signal <cal1_idel_tap_limit_hit>.
    Found 7-bit register for signal <cal1_low_freq_idel_dec>.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$add0000> created at line 1076.
    Found 7-bit adder for signal <cal1_low_freq_idel_dec$addsub0000> created at line 1076.
    Found 1-bit register for signal <cal1_ref_req>.
    Found 4-bit up counter for signal <cal1_window_cnt>.
    Found 1-bit register for signal <cal2_curr_sel>.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0000> created at line 1399.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0001> created at line 1399.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0002> created at line 1399.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0003> created at line 1399.
    Found 1-bit xor2 for signal <cal2_detect_edge$xor0004> created at line 1399.
    Found 1-bit register for signal <cal2_dlyce_dqs>.
    Found 1-bit register for signal <cal2_dlyinc_dqs>.
    Found 6-bit register for signal <cal2_idel_dec_cnt>.
    Found 6-bit subtractor for signal <cal2_idel_dec_cnt$addsub0000> created at line 1575.
    Found 6-bit up counter for signal <cal2_idel_tap_cnt>.
    Found 6-bit register for signal <cal2_idel_tap_limit>.
    Found 6-bit adder for signal <cal2_idel_tap_limit$sub0000> created at line 1386.
    Found 1-bit register for signal <cal2_idel_tap_limit_hit>.
    Found 6-bit subtractor for signal <cal2_idel_tap_limit_hit$addsub0000> created at line 1426.
    Found 6-bit comparator equal for signal <cal2_idel_tap_limit_hit$cmp_eq0000> created at line 1426.
    Found 1-bit register for signal <cal2_rd_data_fall_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_fall_last_pos>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_neg>.
    Found 1-bit register for signal <cal2_rd_data_last_valid_pos>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_neg>.
    Found 1-bit register for signal <cal2_rd_data_rise_last_pos>.
    Found 4-bit register for signal <cal2_rd_data_sel>.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0000> created at line 101.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0001> created at line 804.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0002> created at line 804.
    Found 1-bit xor2 for signal <cal2_rd_data_sel_edge$xor0003> created at line 804.
    Found 4-bit register for signal <cal2_rd_data_sel_r>.
    Found 1-bit register for signal <cal2_ref_req>.
    Found 1-bit register for signal <cal3_data_match>.
    Found 1-bit register for signal <cal3_data_match_stgd>.
    Found 5-bit subtractor for signal <cal3_rden_dly>.
    Found 5-bit register for signal <cal3_rden_srl_a>.
    Found 5-bit adder for signal <cal3_rden_srl_a$addsub0000> created at line 1897.
    Found 1-bit register for signal <cal4_data_match>.
    Found 1-bit register for signal <cal4_data_match_stgd>.
    Found 1-bit register for signal <cal4_dlyce_gate>.
    Found 1-bit register for signal <cal4_dlyinc_gate>.
    Found 1-bit register for signal <cal4_dlyrst_gate>.
    Found 5-bit register for signal <cal4_gate_srl_a>.
    Found 5-bit adder for signal <cal4_gate_srl_a$addsub0000> created at line 2452.
    Found 6-bit register for signal <cal4_idel_adj_cnt>.
    Found 6-bit subtractor for signal <cal4_idel_adj_cnt$addsub0000> created at line 2514.
    Found 1-bit register for signal <cal4_idel_adj_inc>.
    Found 1-bit register for signal <cal4_idel_bit_tap>.
    Found 1-bit register for signal <cal4_idel_max_tap>.
    Found 6-bit updown counter for signal <cal4_idel_tap_cnt>.
    Found 5-bit register for signal <cal4_rden_srl_a>.
    Found 1-bit register for signal <cal4_ref_req>.
    Found 1-bit register for signal <cal4_seek_left>.
    Found 1-bit register for signal <cal4_stable_window>.
    Found 4-bit up counter for signal <cal4_window_cnt>.
    Found 1-bit register for signal <calib_ctrl_gate_pulse_r>.
    Found 1-bit register for signal <calib_ctrl_rden_negedge_r>.
    Found 1-bit register for signal <calib_ctrl_rden_r>.
    Found 4-bit register for signal <calib_done_r>.
    Found 1-bit register for signal <calib_done_tmp<3>>.
    Found 2-bit register for signal <calib_done_tmp<1:0>>.
    Found 2-bit register for signal <calib_err<3:2>>.
    Found 2-bit register for signal <calib_err_2>.
    Found 1-bit register for signal <calib_init_gate_pulse_r>.
    Found 1-bit register for signal <calib_init_gate_pulse_r1>.
    Found 1-bit register for signal <calib_init_rden_r>.
    Found 20-bit register for signal <calib_rden_dly>.
    Found 2x3-bit multiplier for signal <calib_rden_dly$mult0000> created at line 2366.
    Found 1-bit 16-to-1 multiplexer for signal <calib_rden_dly$mux0000> created at line 2366.
    Found 1-bit 16-to-1 multiplexer for signal <calib_rden_dly$mux0001> created at line 2366.
    Found 1-bit 16-to-1 multiplexer for signal <calib_rden_dly$mux0002> created at line 2366.
    Found 1-bit 16-to-1 multiplexer for signal <calib_rden_dly$mux0003> created at line 2366.
    Found 1-bit 16-to-1 multiplexer for signal <calib_rden_dly$mux0004> created at line 2366.
    Found 1-bit register for signal <calib_rden_edge_r>.
    Found 5-bit down counter for signal <calib_rden_pipe_cnt>.
    Found 5-bit register for signal <calib_rden_srl_a>.
    Found 1-bit register for signal <calib_rden_srl_out_r1>.
    Found 1-bit register for signal <calib_rden_valid>.
    Found 1-bit register for signal <calib_rden_valid_stgd>.
    Found 5-bit register for signal <count_dq>.
    Found 2-bit register for signal <count_dqs>.
    Found 2-bit register for signal <count_gate>.
    Found 2-bit register for signal <count_rden>.
    Found 2-bit adder for signal <count_rden$addsub0000> created at line 1916.
    Found 6-bit updown counter for signal <dbg_dq_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_dqs_tap_cnt>.
    Found 6-bit updown counter for signal <dbg_gate_tap_cnt>.
    Found 20-bit register for signal <gate_dly>.
    Found 4-bit register for signal <i_calib_done>.
    Found 32-bit register for signal <i_dlyce_dq>.
    Found 4-bit register for signal <i_dlyce_dqs>.
    Found 4-bit register for signal <i_dlyce_gate>.
    Found 32-bit register for signal <i_dlyinc_dq>.
    Found 4-bit register for signal <i_dlyinc_dqs>.
    Found 4-bit register for signal <i_dlyinc_gate>.
    Found 1-bit register for signal <i_dlyrst_dq>.
    Found 4-bit register for signal <i_dlyrst_gate>.
    Found 3-bit up counter for signal <idel_set_cnt>.
    Found 5-bit register for signal <next_count_dq>.
    Found 5-bit adder for signal <next_count_dq$addsub0000> created at line 1285.
    Found 2-bit register for signal <next_count_dqs>.
    Found 2-bit adder for signal <next_count_dqs$share0000> created at line 1459.
    Found 2-bit register for signal <next_count_gate>.
    Found 2-bit adder for signal <next_count_gate$addsub0000> created at line 2511.
    Found 1-bit register for signal <phy_init_rden_r>.
    Found 1-bit register for signal <phy_init_rden_r1>.
    Found 32-bit register for signal <rd_data_fall_1x_r>.
    Found 4-bit register for signal <rd_data_fall_1x_r1>.
    Found 4-bit register for signal <rd_data_fall_2x_r>.
    Found 32-bit register for signal <rd_data_rise_1x_r>.
    Found 4-bit register for signal <rd_data_rise_1x_r1>.
    Found 4-bit register for signal <rd_data_rise_2x_r>.
    Found 1-bit register for signal <rdd_fall_q1>.
    Found 1-bit register for signal <rdd_fall_q1_r>.
    Found 1-bit register for signal <rdd_fall_q1_r1>.
    Found 1-bit register for signal <rdd_fall_q2>.
    Found 1-bit register for signal <rdd_fall_q2_r>.
    Found 2-bit register for signal <rdd_mux_sel>.
    Found 1-bit register for signal <rdd_rise_q1>.
    Found 1-bit register for signal <rdd_rise_q1_r>.
    Found 1-bit register for signal <rdd_rise_q1_r1>.
    Found 1-bit register for signal <rdd_rise_q2>.
    Found 1-bit register for signal <rdd_rise_q2_r>.
    Found 1-bit register for signal <rden_dec>.
    Found 5-bit comparator greatequal for signal <rden_dec$cmp_ge0000> created at line 1984.
    Found 20-bit register for signal <rden_dly>.
    Found 5-bit register for signal <rden_dly_0>.
    Found 2x3-bit multiplier for signal <rden_dly_10$mult0000> created at line 1874.
    Found 1-bit register for signal <rden_inc>.
    Found 5-bit comparator lessequal for signal <rden_inc$cmp_le0000> created at line 1983.
    Found 4-bit register for signal <rden_mux>.
    Found 5-bit comparator equal for signal <rden_mux_1$cmp_eq0000> created at line 1979.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred  47 Counter(s).
	inferred 423 D-type flip-flop(s).
	inferred  17 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   6 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <mig20_phy_calib_0> synthesized.


Synthesizing Unit <mig20_phy_dqs_iob>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dqs_iob.vhd".
    Found 1-bit register for signal <dqs_rst_n_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig20_phy_dqs_iob> synthesized.


Synthesizing Unit <mig20_phy_dm_iob>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dm_iob.vhd".
Unit <mig20_phy_dm_iob> synthesized.


Synthesizing Unit <mig20_phy_dq_iob_1>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd".
WARNING:Xst:1780 - Signal <stg1_out_rise_2s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_2m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_1s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_1m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_0s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_2s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_2m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_1s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_1m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_0s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1580 - Signal <dummy_carry4_co_b> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <dummy_carry4_co_a> with a "KEEP" property is assigned but never used. Related logic will not be removed.
Unit <mig20_phy_dq_iob_1> synthesized.


Synthesizing Unit <mig20_phy_dq_iob_2>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd".
WARNING:Xst:1780 - Signal <stg1_out_rise_2s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_2m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_1s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_1m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_0m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_2s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_2m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_1s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_1m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_0m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1580 - Signal <dummy_carry4_co_b> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <dummy_carry4_co_a> with a "KEEP" property is assigned but never used. Related logic will not be removed.
Unit <mig20_phy_dq_iob_2> synthesized.


Synthesizing Unit <mig20_phy_dq_iob_3>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd".
WARNING:Xst:1780 - Signal <stg1_out_rise_2m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_1s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_1m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_0s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_0m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_2m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_1s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_1m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_0s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_0m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1580 - Signal <dummy_carry4_co_b> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <dummy_carry4_co_a> with a "KEEP" property is assigned but never used. Related logic will not be removed.
Unit <mig20_phy_dq_iob_3> synthesized.


Synthesizing Unit <mig20_phy_dq_iob_4>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_dq_iob.vhd".
WARNING:Xst:1780 - Signal <stg1_out_rise_2s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_1s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_1m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_0s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_rise_0m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_2s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_1s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_1m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_0s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stg1_out_fall_0m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1580 - Signal <dummy_carry4_co_b> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1580 - Signal <dummy_carry4_co_a> with a "KEEP" property is assigned but never used. Related logic will not be removed.
Unit <mig20_phy_dq_iob_4> synthesized.


Synthesizing Unit <mig20_usr_rd_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_usr_rd_0.vhd".
WARNING:Xst:1305 - Output <rd_ecc_error> is never assigned. Tied to value 00.
WARNING:Xst:1780 - Signal <sb_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rise_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rden_sel_r<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_rise_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_data_out_fall_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i_rst_r_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rden_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fall_data_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db_ecc_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ctrl_rden_r<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <rd_data_out_rise>.
    Found 32-bit register for signal <rd_data_out_fall>.
    Found 4-bit register for signal <ctrl_rden_r>.
    Found 1-bit register for signal <fifo_rden_r0>.
    Found 32-bit register for signal <rd_data_in_fall_r>.
    Found 32-bit register for signal <rd_data_in_rise_r>.
    Found 4-bit register for signal <rden_sel_r>.
    Summary:
	inferred 137 D-type flip-flop(s).
Unit <mig20_usr_rd_0> synthesized.


Synthesizing Unit <mig20_usr_addr_fifo_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_usr_addr_fifo_0.vhd".
WARNING:Xst:646 - Signal <fifo_data_out<35:34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig20_usr_addr_fifo_0> synthesized.


Synthesizing Unit <mig20_usr_wr_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_usr_wr_0.vhd".
WARNING:Xst:1780 - Signal <mask_data_in_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_data_in_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc_wire> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_mask_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i_wdf_data_out_ecc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mig20_usr_wr_0> synthesized.


Synthesizing Unit <gen200mhz>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/gen200Mhz.vhd".
Unit <gen200mhz> synthesized.


Synthesizing Unit <lclkDeskew>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/lclkDeskew.vhd".
Unit <lclkDeskew> synthesized.


Synthesizing Unit <gtp_frame_tx>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/gtp_frame_tx.vhd".
WARNING:Xst:1780 - Signal <doa_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TX_CHARISK_r2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <TX_DATA>.
    Found 1-bit register for signal <TX_CHARISK>.
    Found 8-bit register for signal <doa_r>.
    Found 1-bit register for signal <done_r>.
    Found 1-bit register for signal <done_r2>.
    Found 7-bit up counter for signal <rd_cnt>.
    Found 9-bit comparator less for signal <rd_cnt$cmp_lt0000> created at line 132.
    Found 1-bit register for signal <start_r>.
    Found 1-bit register for signal <start_r2>.
    Found 1-bit register for signal <start_r3>.
    Found 1-bit register for signal <start_r4>.
    Found 8-bit register for signal <sz_r>.
    Found 8-bit register for signal <sz_r2>.
    Found 1-bit register for signal <TX_CHARISK_r>.
    Found 8-bit comparator equal for signal <tx_last$cmp_eq0000> created at line 161.
    Found 1-bit register for signal <tx_last_r>.
    Found 1-bit register for signal <tx_last_r2>.
    Found 1-bit register for signal <tx_last_r3>.
    Summary:
	inferred   1 Counter(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <gtp_frame_tx> synthesized.


Synthesizing Unit <gtp_frame_rx>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/gtp_frame_rx.vhd".
WARNING:Xst:647 - Input <INC_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <RX_ENMCOMMA_ALIGN> equivalent to <RX_ENCHAN_SYNC> has been removed
    Register <RX_ENPCOMMA_ALIGN> equivalent to <RX_ENCHAN_SYNC> has been removed
    Found finite state machine <FSM_18> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | USER_CLK                  (rising_edge)        |
    | Reset              | state$or0000              (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <RX_ENCHAN_SYNC>.
    Found 7-bit register for signal <lb_sz<6:0>>.
    Found 1-bit register for signal <lb_done>.
    Found 1-bit register for signal <comma_detected>.
    Found 1-bit register for signal <done_r>.
    Found 1-bit register for signal <lb_rx_ok_r>.
    Found 1-bit register for signal <lb_rx_ok_r2>.
    Found 8-bit register for signal <rx_data_r>.
    Found 8-bit register for signal <rx_data_r2>.
    Found 1-bit register for signal <start_detected>.
    Found 7-bit up counter for signal <wr_cnt>.
    Found 7-bit register for signal <wr_cnt_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  37 D-type flip-flop(s).
Unit <gtp_frame_rx> synthesized.


Synthesizing Unit <PCIEGTP_WRAPPER_TILE>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/pciegtp_wrapper_tile.vhd".
WARNING:Xst:646 - Signal <tied_to_vcc_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_vec_i<63:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxrundisp1_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rxrundisp0_float_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxnotintable1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxnotintable0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdisperr1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdisperr0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdata1_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxdata0_i<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxcharisk1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxcharisk0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxchariscomma1_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxchariscomma0_float_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <PCIEGTP_WRAPPER_TILE> synthesized.


Synthesizing Unit <plxSPIf2>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/spiFlash32/ctiSPIf2.vhd".
WARNING:Xst:653 - Signal <spiStatus<7>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <spiCtrl<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <interrupt_ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <dpAddr>.
    Found 8-bit register for signal <in_port>.
    Found 8-bit 8-to-1 multiplexer for signal <in_port$mux0001> created at line 185.
    Found 4-bit register for signal <spiCtrl<3:0>>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <plxSPIf2> synthesized.


Synthesizing Unit <clkControlMem>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5clock/clkControlMem.vhd".
WARNING:Xst:1780 - Signal <tmp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pllLocked_x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcmLvl1_rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clkFwdDCMLocked> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk50_buf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit up counter for signal <cnt>.
    Found 5-bit up counter for signal <cnt0>.
    Summary:
	inferred   2 Counter(s).
Unit <clkControlMem> synthesized.


Synthesizing Unit <v5_emac_v1_3_block>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3_block.vhd".
WARNING:Xst:1780 - Signal <reset_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <v5_emac_v1_3_block> synthesized.


Synthesizing Unit <eth_fifo_8>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/client/fifo/eth_fifo_8.vhd".
Unit <eth_fifo_8> synthesized.


Synthesizing Unit <uart_tx_plus>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/uart_tx_plus.vhd".
Unit <uart_tx_plus> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/uart_rx.vhd".
Unit <uart_rx> synthesized.


Synthesizing Unit <mig20_usr_top_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_usr_top_0.vhd".
Unit <mig20_usr_top_0> synthesized.


Synthesizing Unit <mig20_phy_io_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_io_0.vhd".
Unit <mig20_phy_io_0> synthesized.


Synthesizing Unit <PCIEGTP_WRAPPER>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/pciegtp_wrapper.vhd".
WARNING:Xst:1780 - Signal <tile1_rxchbondo1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile1_rxchbondo0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rxchbondo1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rxchbondo0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <PCIEGTP_WRAPPER> synthesized.


Synthesizing Unit <v5_emac_v1_3_locallink>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/v5_emac_v1_3/example_design/v5_emac_v1_3_locallink.vhd".
    Found 1-bit register for signal <rx_bad_frame_0_r>.
    Found 1-bit register for signal <rx_bad_frame_1_r>.
    Found 8-bit register for signal <rx_data_0_r>.
    Found 8-bit register for signal <rx_data_1_r>.
    Found 1-bit register for signal <rx_data_valid_0_r>.
    Found 1-bit register for signal <rx_data_valid_1_r>.
    Found 1-bit register for signal <rx_good_frame_0_r>.
    Found 1-bit register for signal <rx_good_frame_1_r>.
    Found 6-bit register for signal <rx_pre_reset_0_i>.
    Found 6-bit register for signal <rx_pre_reset_1_i>.
    Found 1-bit register for signal <rx_reset_0_i>.
    Found 1-bit register for signal <rx_reset_1_i>.
    Found 6-bit register for signal <tx_pre_reset_0_i>.
    Found 6-bit register for signal <tx_pre_reset_1_i>.
    Found 1-bit register for signal <tx_reset_0_i>.
    Found 1-bit register for signal <tx_reset_1_i>.
    Summary:
	inferred  50 D-type flip-flop(s).
Unit <v5_emac_v1_3_locallink> synthesized.


Synthesizing Unit <serialSimple>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/serial/serialSimple.vhd".
WARNING:Xst:646 - Signal <ctrlPrev<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit up counter for signal <baud_count>.
    Found 8-bit comparator equal for signal <baud_count$cmp_eq0000> created at line 178.
    Found 8-bit register for signal <ctrlPrev>.
    Found 1-bit register for signal <en_16_x_baud>.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <serialSimple> synthesized.


Synthesizing Unit <mgt_tester>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/rocketio/mgt_tester.vhd".
WARNING:Xst:1780 - Signal <tx_sync_done_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile_txdata_float> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile_txcharisk_float> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile_tx_system_reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile_inc_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile_error_count_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_txoutclk1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_txoutclk0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxstatus1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxstatus0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxnotintable1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxnotintable0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxlossofsync1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxlossofsync0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxdisperr1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxdisperr0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxcommadet1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxcommadet0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxclkcorcnt1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxclkcorcnt0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxcharisk1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxcharisk0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxchariscomma1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxchariscomma0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxbyterealign1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxbyterealign0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxbyteisaligned1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxbyteisaligned0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxbufstatus1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_rxbufstatus0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile1_rx_sync_done1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile1_rx_sync_done0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile1_reset_rxsync1_c> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile1_reset_rxsync0_c> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile1_refclkout_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_txusrclk20_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_txoutclk1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxstatus1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxstatus0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxnotintable1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxnotintable0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxlossofsync1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxlossofsync0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxdisperr1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxdisperr0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxcommadet1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxcommadet0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxclkcorcnt1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxclkcorcnt0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxcharisk1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxcharisk0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxchariscomma1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxchariscomma0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxbyterealign1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxbyterealign0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxbyteisaligned1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxbyteisaligned0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxbufstatus1_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_rxbufstatus0_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rx_sync_done1_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_rx_sync_done0_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_reset_rxsync1_c> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_reset_rxsync0_c> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_refclkout_to_cmt_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tile0_refclkout_bufg_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile0_refclkout_bufg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_vcc_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tied_to_ground_vec_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset_txsync_c> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reset_on_data_error_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <refclkout_pll0_reset_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <refclkout_pll0_locked_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <drp_clk_in_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit 8-to-1 multiplexer for signal <lb_do>.
    Found 1-bit register for signal <tile1_pll_ok>.
    Found 1-bit register for signal <tile0_pll_ok>.
    Found 1-bit register for signal <tile0_plllkdet_i_r>.
    Found 1-bit register for signal <tile1_plllkdet_i_r>.
    Found 4-bit register for signal <tile_rx_resetdone_r>.
    Found 4-bit register for signal <tile_rx_resetdone_r2>.
    Found 1-bit register for signal <user_rx_reset_i_r>.
    Found 1-bit register for signal <user_rx_reset_i_r2>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <mgt_tester> synthesized.


Synthesizing Unit <mig20_phy_top_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_phy_top_0.vhd".
Unit <mig20_phy_top_0> synthesized.


Synthesizing Unit <mig20_mem_if_top_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_mem_if_top_0.vhd".
Unit <mig20_mem_if_top_0> synthesized.


Synthesizing Unit <mig20_ddr2_top_0>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_ddr2_top_0.vhd".
Unit <mig20_ddr2_top_0> synthesized.


Synthesizing Unit <mig20_app>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/v5coregen/mig20/user_design/rtl/mig20_app.vhd".
WARNING:Xst:1780 - Signal <vio3_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio1_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vio0_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila2_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ila2_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <firstWr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rden_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_rd_data_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_gate_dly> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_err> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dqs_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_dq_tap_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_calib_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_control0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <mig20_app> synthesized.


Synthesizing Unit <ref_design>.
    Related source file is "C:/Users/Justin/Dropbox/MOSES/ReferenceDesigns/fpga/source/topRefDesign/ref_design.vhd".
WARNING:Xst:647 - Input <lb_dackn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lb_usero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lb_linton> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <plx_hostenn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lb_waitn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mii_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <lb_lserrn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <pllLocked> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pllClk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_resetn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <memClk_ibufg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <memClk_bufg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <memClkPad> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <memClk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lb_clkfb_x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <host_clk_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gtp_rx_sz<3><7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gtp_rx_sz<2><7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gtp_rx_sz<1><7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gtp_rx_sz<0><7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gtp_rx_err_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpio_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gpio_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <emacb_tx_ifg_delay> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <emaca_tx_ifg_delay> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <emac_ram_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eepromData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <ds1RegLocalin<6:4>> is used but never assigned. Tied to default value.
WARNING:Xst:653 - Signal <ds1RegLocalin<2><31:8>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:1781 - Signal <ds1RegLocalin<1:0>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ds1RegLocalWr<6:4>> is used but never assigned. Tied to default value.
WARNING:Xst:653 - Signal <ds1RegLocalWr<2><3:1>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:1781 - Signal <ds1RegLocalWr<1:0>> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <ds1RegLocalOut<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds1RegLocalOut<6><31:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds1RegLocalOut<6><7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds1RegLocalOut<4><31:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds1RegLocalOut<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds1RegLocalOut<2><31:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds1RegLocalOut<0><31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds1RamWr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ds0RegLocalin<30>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:1781 - Signal <ds0RegLocalin<27:26>> is used but never assigned. Tied to default value.
WARNING:Xst:653 - Signal <ds0RegLocalin<24>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ds0RegLocalin<22>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ds0RegLocalin<20>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:1781 - Signal <ds0RegLocalin<18:16>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ds0RegLocalin<14:10>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ds0RegLocalin<8:7>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ds0RegLocalin<5:4>> is used but never assigned. Tied to default value.
WARNING:Xst:653 - Signal <ds0RegLocalin<3><30>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ds0RegLocalin<3><22:16>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000.
WARNING:Xst:653 - Signal <ds0RegLocalin<3><14>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ds0RegLocalin<3><6:0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000.
WARNING:Xst:653 - Signal <ds0RegLocalin<2>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ds0RegLocalin<0>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <ds0RegLocalWr<30>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1781 - Signal <ds0RegLocalWr<27:26>> is used but never assigned. Tied to default value.
WARNING:Xst:653 - Signal <ds0RegLocalWr<24>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <ds0RegLocalWr<22>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <ds0RegLocalWr<20>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1781 - Signal <ds0RegLocalWr<18:16>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ds0RegLocalWr<14:10>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ds0RegLocalWr<8:7>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ds0RegLocalWr<5:4>> is used but never assigned. Tied to default value.
WARNING:Xst:653 - Signal <ds0RegLocalWr<2>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <ds0RegLocalWr<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <ds0RegLocalOut<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<30><29>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<30><23:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<30><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<30><7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<29:28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<26><31:25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<26><23:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<26><15:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<25>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<24><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<22><15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<20><3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<18><31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<17><31:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<17><15:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<16><31:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<14><31:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<12><31:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<11><31:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<2><30:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<2><22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<2><14:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<2><6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0RegLocalOut<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ds0BaseAddr<9:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk100> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TemacPhy_RST_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <lb_adsn>.
    Found 1-bit tristate buffer for signal <lb_blastn>.
    Found 1-bit tristate buffer for signal <lb_breqi>.
    Found 1-bit tristate buffer for signal <lb_btermn>.
    Found 4-bit tristate buffer for signal <lb_dp>.
    Found 2-bit tristate buffer for signal <lb_dreqn>.
    Found 30-bit tristate buffer for signal <lb_la>.
    Found 4-bit tristate buffer for signal <lb_lben>.
    Found 32-bit tristate buffer for signal <lb_ld>.
    Found 1-bit tristate buffer for signal <lb_lw_rn>.
    Found 1-bit tristate buffer for signal <lb_pmereon>.
    Found 1-bit tristate buffer for signal <lb_readyn>.
    Found 1-bit tristate buffer for signal <lb_useri>.
    Found 1-bit tristate buffer for signal <mii_mdio>.
    Found 32-bit tristate buffer for signal <gpio_p>.
    Found 32-bit tristate buffer for signal <gpio_n>.
    Found 4-bit tristate buffer for signal <hss_user_io>.
    Found 1-bit tristate buffer for signal <miia_rxd<1>>.
    Found 1-bit tristate buffer for signal <miia_rxd<0>>.
    Found 1-bit tristate buffer for signal <miib_rxd<1>>.
    Found 1-bit tristate buffer for signal <miib_rxd<0>>.
    Found 22-bit comparator equal for signal <ds0AddrValid$cmp_eq0000> created at line 1212.
    Found 6-bit register for signal <ll_pre_reset_0_i>.
    Found 6-bit register for signal <ll_pre_reset_1_i>.
    Found 1-bit register for signal <ll_reset_0_i>.
    Found 1-bit register for signal <ll_reset_1_i>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 153 Tristate(s).
Unit <ref_design> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x32-bit ROM                                         : 1
 17x44-bit ROM                                         : 1
 20x48-bit ROM                                         : 1
# Multipliers                                          : 2
 2x3-bit multiplier                                    : 2
# Adders/Subtractors                                   : 47
 12-bit adder                                          : 4
 12-bit subtractor                                     : 8
 2-bit adder                                           : 3
 30-bit adder                                          : 1
 31-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 6
 5-bit subtractor                                      : 2
 6-bit adder                                           : 9
 6-bit subtractor                                      : 6
 7-bit adder                                           : 3
 7-bit addsub                                          : 1
 9-bit adder                                           : 2
# Counters                                             : 101
 10-bit up counter                                     : 2
 12-bit up counter                                     : 5
 2-bit down counter                                    : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 3-bit down counter                                    : 5
 3-bit up counter                                      : 1
 30-bit up counter                                     : 1
 4-bit up counter                                      : 9
 5-bit down counter                                    : 5
 5-bit up counter                                      : 8
 6-bit up counter                                      : 2
 6-bit updown counter                                  : 42
 7-bit up counter                                      : 8
 8-bit down counter                                    : 2
 8-bit up counter                                      : 3
 9-bit up counter                                      : 1
 9-bit updown counter                                  : 4
# Accumulators                                         : 3
 12-bit updown accumulator                             : 2
 2-bit up accumulator                                  : 1
# Registers                                            : 2192
 1-bit register                                        : 1997
 12-bit register                                       : 26
 13-bit register                                       : 2
 16-bit register                                       : 22
 2-bit register                                        : 14
 25-bit register                                       : 3
 27-bit register                                       : 1
 29-bit register                                       : 2
 3-bit register                                        : 4
 31-bit register                                       : 5
 32-bit register                                       : 6
 4-bit register                                        : 15
 44-bit register                                       : 1
 48-bit register                                       : 1
 5-bit register                                        : 10
 6-bit register                                        : 13
 64-bit register                                       : 3
 7-bit register                                        : 7
 8-bit register                                        : 60
# Toggle Registers                                     : 1
 T flip-flop                                           : 1
# Comparators                                          : 57
 13-bit comparator not equal                           : 4
 16-bit comparator equal                               : 1
 2-bit comparator equal                                : 1
 2-bit comparator less                                 : 1
 22-bit comparator equal                               : 1
 3-bit comparator equal                                : 4
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 3
 4-bit comparator greatequal                           : 2
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 4
 5-bit comparator less                                 : 6
 5-bit comparator lessequal                            : 5
 6-bit comparator equal                                : 1
 6-bit comparator greatequal                           : 2
 6-bit comparator greater                              : 2
 8-bit comparator equal                                : 6
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator greatequal                           : 2
 9-bit comparator less                                 : 4
# Multiplexers                                         : 11
 1-bit 16-to-1 multiplexer                             : 5
 1-bit 32-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 1
 32-bit 8-to-1 multiplexer                             : 2
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 91
 1-bit tristate buffer                                 : 88
 30-bit tristate buffer                                : 1
 32-bit tristate buffer                                : 1
 4-bit tristate buffer                                 : 1
# Xors                                                 : 77
 1-bit xor2                                            : 75
 1-bit xor6                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_18> for best encoding.
Optimizing FSM <u_mgt/g_txrx[0].u_rx/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <u_mgt/g_txrx[1].u_rx/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <u_mgt/g_txrx[2].u_rx/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <u_mgt/g_txrx[3].u_rx/state/FSM> on signal <state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 rx_start | 01
 rx_track | 11
 rx_done  | 10
----------------------
Analyzing FSM <FSM_17> for best encoding.
Optimizing FSM <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/cal3_state/FSM> on signal <cal3_state[1:3]> with sequential encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 cal3_idle               | 000
 cal3_init               | 001
 cal3_detect             | 100
 cal3_rden_pipe_clr_wait | 010
 cal3_done               | 011
-------------------------------------
Analyzing FSM <FSM_16> for best encoding.
Optimizing FSM <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/cal2_state/FSM> on signal <cal2_state[1:9]> with one-hot encoding.
-------------------------------------------
 State                        | Encoding
-------------------------------------------
 cal2_idle                    | 000000001
 cal2_init                    | 000000010
 cal2_init_idel_wait          | 000000100
 cal2_find_edge_pos           | 000001000
 cal2_find_edge_idel_wait_pos | 000100000
 cal2_find_edge_neg           | 001000000
 cal2_find_edge_idel_wait_neg | 100000000
 cal2_dec_idel                | 010000000
 cal2_done                    | 000010000
-------------------------------------------
Analyzing FSM <FSM_15> for best encoding.
Optimizing FSM <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/cal1_state/FSM> on signal <cal1_state[1:11]> with one-hot encoding.
-------------------------------------------
 State                      | Encoding
-------------------------------------------
 cal1_idle                  | 00000000001
 cal1_init                  | 00000000010
 cal1_inc_idel              | 00000000100
 cal1_find_first_edge       | 00000001000
 cal1_first_edge_idel_wait  | 00000100000
 cal1_found_first_edge_wait | 00000010000
 cal1_find_second_edge      | 00001000000
 cal1_second_edge_idel_wait | 00100000000
 cal1_calc_idel             | 00010000000
 cal1_dec_idel              | 01000000000
 cal1_done                  | 10000000000
-------------------------------------------
Analyzing FSM <FSM_14> for best encoding.
Optimizing FSM <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/cal4_state/FSM> on signal <cal4_state[1:8]> with one-hot encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 cal4_idle               | 00000001
 cal4_init               | 00000010
 cal4_find_window        | 00010000
 cal4_find_edge          | 00001000
 cal4_idel_wait          | 01000000
 cal4_rden_pipe_clr_wait | 00000100
 cal4_adj_idel           | 00100000
 cal4_done               | 10000000
-------------------------------------
Analyzing FSM <FSM_13> for best encoding.
Optimizing FSM <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_init_0/init_state_r/FSM> on signal <init_state_r[1:26]> with one-hot encoding.
-------------------------------------------------------
 State                   | Encoding
-------------------------------------------------------
 init_cal1_read          | 00000000000000000000000001
 init_cal2_read          | 00000000000010000000000000
 init_cal3_read          | 00100000000000000000000000
 init_cal4_read          | 00000000010000000000000000
 init_cal1_write         | 00000000000001000000000000
 init_cal2_write         | 00000000000100000000000000
 init_cal3_write         | 00000000001000000000000000
 init_dummy_active_wait  | 00000000000000100000000000
 init_precharge          | 00000000000000000000001000
 init_load_mode          | 00000000000000000000010000
 init_auto_refresh       | 00000000000000000000100000
 init_idle               | 00000000000000000000000010
 init_cnt_200            | 00000000000000000000000100
 init_cnt_200_wait       | 00000000000000000010000000
 init_precharge_wait     | 00000000000000000100000000
 init_mode_register_wait | 00000000000000001000000000
 init_auto_refresh_wait  | 00000000000000010000000000
 init_deep_memory_st     | unreached
 init_dummy_active       | 00000000000000000001000000
 init_cal1_write_read    | 00000000100000000000000000
 init_cal1_read_wait     | 00000001000000000000000000
 init_cal2_write_read    | 00000100000000000000000000
 init_cal2_read_wait     | 00001000000000000000000000
 init_cal3_write_read    | 00010000000000000000000000
 init_cal3_read_wait     | 01000000000000000000000000
 init_cal4_read_wait     | 10000000000000000000000000
 init_calib_ref          | 00000010000000000000000000
 init_zqcl               | unreached
 init_wait_dllk_zqinit   | unreached
-------------------------------------------------------
Analyzing FSM <FSM_12> for best encoding.
Optimizing FSM <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_state/FSM> on signal <wr_state[1:3]> with gray encoding.
Optimizing FSM <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_state/FSM> on signal <wr_state[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle_s   | 000
 frame_s  | 001
 end_s    | 111
 gf_s     | 010
 bf_s     | 110
 ovflow_s | 011
----------------------
Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <u_emac/client_side_FIFO_emac0/rx_fifo_i/rd_state/FSM> on signal <rd_state[1:8]> with one-hot encoding.
Optimizing FSM <u_emac/client_side_FIFO_emac1/rx_fifo_i/rd_state/FSM> on signal <rd_state[1:8]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 wait_s      | 00000001
 queue1_s    | 00000010
 queue2_s    | 00000100
 queue3_s    | 00001000
 queue_sof_s | 00010000
 sof_s       | 01000000
 data_s      | 00100000
 eof_s       | 10000000
-------------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <u_emac/client_side_FIFO_emac0/tx_fifo_i/wr_state/FSM> on signal <wr_state[1:2]> with user encoding.
Optimizing FSM <u_emac/client_side_FIFO_emac1/tx_fifo_i/wr_state/FSM> on signal <wr_state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 wait_s   | 00
 data_s   | 01
 eof_s    | 10
 ovflow_s | 11
----------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_state/FSM> on signal <rd_state[1:9]> with one-hot encoding.
Optimizing FSM <u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_state/FSM> on signal <rd_state[1:9]> with one-hot encoding.
---------------------------
 State        | Encoding
---------------------------
 idle_s       | 000000001
 queue1_s     | 000000100
 queue2_s     | 000001000
 queue3_s     | 000010000
 queue_ack_s  | 000100000
 wait_ack_s   | 001000000
 frame_s      | 010000000
 drop_s       | 100000000
 retransmit_s | 000000010
---------------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <u_interface/state/FSM> on signal <state[1:3]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 000
 load_cmd  | 001
 delay     | 011
 wrburst_0 | 110
 wrburst_1 | 111
 rdburst_0 | 010
 rdburst_1 | 100
 done      | 101
-----------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <u_eeprom/state/FSM> on signal <state[1:9]> with one-hot encoding.
---------------------------
 State        | Encoding
---------------------------
 idle         | 000000001
 load         | 000000010
 shift_out    | 000000100
 shift_in     | 000001000
 next_read    | 000100000
 check_status | 100000000
 cs_hold_high | 000010000
 cs_hold_low  | 010000000
 done         | 001000000
---------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <g_emactbN.u_emacRx0/state/FSM> on signal <state[1:3]> with gray encoding.
Optimizing FSM <g_emactbN.u_emacRx1/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000
 rd_start    | 001
 rd_transfer | 011
 rd_eof      | 010
 rd_drain    | 110
-------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <g_emactbN.u_emacTx0/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <g_emactbN.u_emacTx1/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 wr_wait     | 01
 wr_transfer | 11
 wr_eof      | 10
-------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_ctrl_0/state_r/FSM> on signal <state_r[1:12]> with one-hot encoding.
----------------------------------------
 State                  | Encoding
----------------------------------------
 ctrl_idle              | 000000000001
 ctrl_precharge         | 000000100000
 ctrl_precharge_wait    | 000000010000
 ctrl_auto_refresh      | 000000000010
 ctrl_auto_refresh_wait | 000001000000
 ctrl_active            | 000000001000
 ctrl_active_wait       | 000010000000
 ctrl_burst_read        | 001000000000
 ctrl_read_wait         | 100000000000
 ctrl_burst_write       | 000100000000
 ctrl_write_wait        | 010000000000
 ctrl_precharge_wait1   | 000000000100
----------------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <u_emac_init/state/FSM> on signal <state[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 por        | 000
 reset      | 001
 strap_hold | 011
 cfg_start  | 010
 cfg_write  | 110
 cfg_done   | 111
------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <u_plx32BitMaster/ctrlState/FSM> on signal <ctrlState[1:8]> with one-hot encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 00000001
 req_bus            | 00000010
 address            | 00000100
 transfer           | 00001000
 cfg_complete       | 00010000
 complete           | 01000000
 wait_wr_fifo_empty | 00100000
 back_off           | 10000000
--------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <u_plxArb/curState/FSM> on signal <curState[1:3]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 ds_check    | 000
 dm_check    | 011
 ds_transfer | 001
 dm_transfer | 010
 dm_backoff  | 110
-------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u_plx32BitSlave/ctrlState/FSM> on signal <ctrlState[1:3]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 000
 addr_valid   | 001
 addr_invalid | 011
 ready        | 110
 wait_blast   | 111
 error_state  | 101
 wait_ram     | 010
--------------------------
Reading core <../../source/v5coregen/dpRam32_8.ngc>.
Reading core <../../source/v5coregen/dp_a32x8_b8x32.ngc>.
Reading core <../../source/v5coregen/fifo_42x16.ngc>.
Reading core <../../source/v5coregen/dp_32_64.ngc>.
Reading core <../../source/v5coregen/dpa64x8_b16x32.ngc>.
Loading core <dpRam32_8> for timing and area information for instance <u_dpram>.
Loading core <dp_a32x8_b8x32> for timing and area information for instance <u_dp>.
Loading core <dp_a32x8_b8x32> for timing and area information for instance <u_dp>.
Loading core <fifo_42x16> for timing and area information for instance <u_fifo>.
Loading core <dp_32_64> for timing and area information for instance <u_dp>.
Loading core <dpa64x8_b16x32> for timing and area information for instance <u_dp>.
Loading core <dpa64x8_b16x32> for timing and area information for instance <u_dp>.
INFO:Xst:2261 - The FF/Latch <dq_oe_270_1> in Unit <u_phy_write_0> is equivalent to the following FF/Latch, which will be removed : <dqs_oe_270> 
INFO:Xst:2261 - The FF/Latch <init_state_r1_17> in Unit <u_phy_init_0> is equivalent to the following 2 FFs/Latches, which will be removed : <init_state_r1_27> <init_state_r1_28> 
WARNING:Xst:1426 - The value init of the FF/Latch icapCe hinder the constant cleaning in the block u_v5internalConfig.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <regQ<28>_10> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_2> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_3> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_4> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_5> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_6> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_7> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_8> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_9> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<15>_0> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_10> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_11> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_12> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_4> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_13> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_5> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_8> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_14> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_6> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_9> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_15> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_7> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_20> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_16> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_26> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_31> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_14> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_27> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_15> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_28> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_29> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_23> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_24> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_19> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_30> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_25> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_31> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_26> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_27> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_0> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_28> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_1> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_29> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_2> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_3> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_4> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_5> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_6> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_28> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_13> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_29> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_14> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_15> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_20> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_16> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_21> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_17> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_22> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_18> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_23> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_19> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_24> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_25> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_30> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_26> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_31> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_27> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_28> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_29> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_enable_delay> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <u_phy_init_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_8> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_21> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_17> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_9> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_22> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_18> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_23> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_19> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_24> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_25> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_30> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_26> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_31> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_24> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_27> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_25> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_30> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_28> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_10> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_26> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_31> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_29> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_11> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_27> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<7>_12> (without init value) has a constant value of 0 in block <u_ds1Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_24> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_25> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_30> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_26> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_31> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_27> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_28> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_29> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_14> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_20> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_16> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_21> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_22> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_17> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_18> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_19> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<3>_30> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_1> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_2> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_3> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_4> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_5> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_6> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_7> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_8> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_9> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_8> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_9> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<28>_2> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<28>_3> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<28>_4> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<28>_5> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<28>_6> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<28>_7> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_10> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_11> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_12> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_13> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_14> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_15> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_20> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_16> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_21> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_22> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_17> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_18> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_23> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<1>_19> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_6> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_14> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_27> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_7> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_15> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_20> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_28> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_8> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_16> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_21> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_29> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_9> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_17> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_22> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_10> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_18> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_23> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_11> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_19> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_24> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_12> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_25> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_30> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<25>_13> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_8> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_9> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_10> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_11> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_12> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_13> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_14> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<21>_15> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_10> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_11> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_12> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_13> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_14> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_15> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_10> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_23> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_11> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_19> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_24> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_12> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_25> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_30> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<19>_13> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_26> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<23>_31> (without init value) has a constant value of 0 in block <u_ds0Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_enable_delay2> (without init value) has a constant value of 1 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dout_36> of sequential type is unconnected in block <g_enPlxCfgY.u_CfgRom>.
WARNING:Xst:2677 - Node <dout_37> of sequential type is unconnected in block <g_enPlxCfgY.u_CfgRom>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <ctrlPrev_2> of sequential type is unconnected in block <u_serialTest0>.
WARNING:Xst:2677 - Node <ctrlPrev_3> of sequential type is unconnected in block <u_serialTest0>.
WARNING:Xst:2677 - Node <ctrlPrev_4> of sequential type is unconnected in block <u_serialTest0>.
WARNING:Xst:2677 - Node <ctrlPrev_5> of sequential type is unconnected in block <u_serialTest0>.
WARNING:Xst:2677 - Node <ctrlPrev_6> of sequential type is unconnected in block <u_serialTest0>.
WARNING:Xst:2677 - Node <ctrlPrev_7> of sequential type is unconnected in block <u_serialTest0>.
WARNING:Xst:2677 - Node <ctrlPrev_2> of sequential type is unconnected in block <u_serialTest1>.
WARNING:Xst:2677 - Node <ctrlPrev_3> of sequential type is unconnected in block <u_serialTest1>.
WARNING:Xst:2677 - Node <ctrlPrev_4> of sequential type is unconnected in block <u_serialTest1>.
WARNING:Xst:2677 - Node <ctrlPrev_5> of sequential type is unconnected in block <u_serialTest1>.
WARNING:Xst:2677 - Node <ctrlPrev_6> of sequential type is unconnected in block <u_serialTest1>.
WARNING:Xst:2677 - Node <ctrlPrev_7> of sequential type is unconnected in block <u_serialTest1>.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <u_phy_calib_0>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <u_phy_calib_0>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <u_phy_calib_0>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_8> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_11> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_3> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <u_phy_init_0>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <u_usr_rd_0>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <u_usr_rd_0>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <u_usr_rd_0>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <u_usr_rd_0>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <u_usr_rd_0>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <u_usr_rd_0>.
WARNING:Xst:2677 - Node <af_addr_r1_26> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r1_27> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r2_26> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r2_27> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_0> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_1> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_2> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_3> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_4> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_5> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_6> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_7> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_8> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_9> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_26> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_27> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_7> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_9> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <u_ctrl_0>.
WARNING:Xst:2677 - Node <wr_cnt_r_5> of sequential type is unconnected in block <g_txrx[0].u_rx>.
WARNING:Xst:2677 - Node <wr_cnt_r_6> of sequential type is unconnected in block <g_txrx[0].u_rx>.
WARNING:Xst:2677 - Node <wr_cnt_r_5> of sequential type is unconnected in block <g_txrx[1].u_rx>.
WARNING:Xst:2677 - Node <wr_cnt_r_6> of sequential type is unconnected in block <g_txrx[1].u_rx>.
WARNING:Xst:2677 - Node <wr_cnt_r_5> of sequential type is unconnected in block <g_txrx[2].u_rx>.
WARNING:Xst:2677 - Node <wr_cnt_r_6> of sequential type is unconnected in block <g_txrx[2].u_rx>.
WARNING:Xst:2677 - Node <wr_cnt_r_5> of sequential type is unconnected in block <g_txrx[3].u_rx>.
WARNING:Xst:2677 - Node <wr_cnt_r_6> of sequential type is unconnected in block <g_txrx[3].u_rx>.

Synthesizing (advanced) Unit <emac_init>.
INFO:Xst:3016 - Currently unable to implement the ROM <Mrom_cfgRomOut_rom0000> as a read-only block RAM. Please look for coming software updates.
Unit <emac_init> synthesized (advanced).

Synthesizing (advanced) Unit <mig20_phy_calib_0>.
	Found pipelined multiplier on signal <rden_dly_10_mult0000>:
		- 1 pipeline level(s) found in a register on signal <count_rden>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <calib_rden_dly_mult0000>:
		- 1 pipeline level(s) found in a register on signal <count_gate>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rden_dly_10_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_calib_rden_dly_mult0000 by adding 1 register level(s).
Unit <mig20_phy_calib_0> synthesized (advanced).

Synthesizing (advanced) Unit <plxCfgRom>.
INFO:Xst:3016 - Currently unable to implement the ROM <Mrom_dout_rom0000> as a read-only block RAM. Please look for coming software updates.
Unit <plxCfgRom> synthesized (advanced).

Synthesizing (advanced) Unit <tx_client_fifo_8>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal wr_rd_addr may hinder XST clustering optimizations.
Unit <tx_client_fifo_8> synthesized (advanced).
WARNING:Xst:2677 - Node <af_addr_r1_26> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r1_27> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r1_28> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r1_29> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r1_30> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <bank_hit_r1_3> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r2_26> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r2_27> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r2_28> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r2_29> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r2_30> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_0> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_1> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_2> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_3> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_4> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_5> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_6> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_7> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_8> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_9> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_26> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_27> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_28> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_29> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <af_addr_r3_30> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_0> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_2> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_4> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_6> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_7> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_8> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_9> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_10> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <state_r1_11> of sequential type is unconnected in block <mig20_ctrl_0>.
WARNING:Xst:2677 - Node <init_state_r1_4> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_5> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_6> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_8> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_9> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_11> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_12> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_13> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_14> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_15> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_16> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_17> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_18> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_19> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_20> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_21> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_22> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_24> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_25> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_27> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r1_28> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_3> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_5> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_12> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_13> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_15> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_16> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_19> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_21> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_22> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_24> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_25> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_26> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_27> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <init_state_r2_28> of sequential type is unconnected in block <mig20_phy_init_0>.
WARNING:Xst:2677 - Node <calib_done_r_0> of sequential type is unconnected in block <mig20_phy_calib_0>.
WARNING:Xst:2677 - Node <calib_done_r_1> of sequential type is unconnected in block <mig20_phy_calib_0>.
WARNING:Xst:2677 - Node <calib_done_r_3> of sequential type is unconnected in block <mig20_phy_calib_0>.
WARNING:Xst:2677 - Node <ctrl_rden_r_1> of sequential type is unconnected in block <mig20_usr_rd_0>.
WARNING:Xst:2677 - Node <ctrl_rden_r_2> of sequential type is unconnected in block <mig20_usr_rd_0>.
WARNING:Xst:2677 - Node <ctrl_rden_r_3> of sequential type is unconnected in block <mig20_usr_rd_0>.
WARNING:Xst:2677 - Node <rden_sel_r_1> of sequential type is unconnected in block <mig20_usr_rd_0>.
WARNING:Xst:2677 - Node <rden_sel_r_2> of sequential type is unconnected in block <mig20_usr_rd_0>.
WARNING:Xst:2677 - Node <rden_sel_r_3> of sequential type is unconnected in block <mig20_usr_rd_0>.
WARNING:Xst:2677 - Node <ctrlPrev_2> of sequential type is unconnected in block <serialSimple>.
WARNING:Xst:2677 - Node <ctrlPrev_3> of sequential type is unconnected in block <serialSimple>.
WARNING:Xst:2677 - Node <ctrlPrev_4> of sequential type is unconnected in block <serialSimple>.
WARNING:Xst:2677 - Node <ctrlPrev_5> of sequential type is unconnected in block <serialSimple>.
WARNING:Xst:2677 - Node <ctrlPrev_6> of sequential type is unconnected in block <serialSimple>.
WARNING:Xst:2677 - Node <ctrlPrev_7> of sequential type is unconnected in block <serialSimple>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 19
# ROMs                                                 : 3
 16x32-bit ROM                                         : 1
 17x44-bit ROM                                         : 1
 20x48-bit ROM                                         : 1
# Multipliers                                          : 2
 2x3-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 47
 12-bit adder                                          : 4
 12-bit subtractor                                     : 8
 2-bit adder                                           : 3
 31-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 6
 5-bit subtractor                                      : 2
 6-bit adder                                           : 10
 6-bit subtractor                                      : 6
 7-bit adder                                           : 3
 7-bit addsub                                          : 1
 9-bit adder                                           : 2
# Counters                                             : 99
 10-bit up counter                                     : 2
 12-bit up counter                                     : 5
 2-bit down counter                                    : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 3-bit down counter                                    : 5
 3-bit up counter                                      : 1
 30-bit up counter                                     : 1
 4-bit up counter                                      : 9
 5-bit down counter                                    : 4
 5-bit up counter                                      : 7
 6-bit up counter                                      : 2
 6-bit updown counter                                  : 42
 7-bit up counter                                      : 8
 8-bit down counter                                    : 2
 8-bit up counter                                      : 3
 9-bit up counter                                      : 1
 9-bit updown counter                                  : 4
# Accumulators                                         : 3
 12-bit updown accumulator                             : 2
 2-bit up accumulator                                  : 1
# Registers                                            : 4596
 Flip-Flops                                            : 4596
# Comparators                                          : 57
 13-bit comparator not equal                           : 4
 16-bit comparator equal                               : 1
 2-bit comparator equal                                : 1
 2-bit comparator less                                 : 1
 22-bit comparator equal                               : 1
 3-bit comparator equal                                : 4
 3-bit comparator greatequal                           : 2
 3-bit comparator lessequal                            : 3
 4-bit comparator greatequal                           : 2
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
 5-bit comparator equal                                : 1
 5-bit comparator greatequal                           : 4
 5-bit comparator less                                 : 6
 5-bit comparator lessequal                            : 5
 6-bit comparator equal                                : 1
 6-bit comparator greatequal                           : 2
 6-bit comparator greater                              : 2
 8-bit comparator equal                                : 6
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator greatequal                           : 2
 9-bit comparator less                                 : 4
# Multiplexers                                         : 11
 1-bit 16-to-1 multiplexer                             : 5
 1-bit 32-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 1
 32-bit 8-to-1 multiplexer                             : 2
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 77
 1-bit xor2                                            : 75
 1-bit xor6                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch icapCe hinder the constant cleaning in the block v5internalConfig.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <regQ<28>_10> (without init value) has a constant value of 0 in block <regBank_32_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regQ<15>_0> (without init value) has a constant value of 0 in block <regBank_32_1>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dq_oe_270_1> in Unit <mig20_phy_write_0> is equivalent to the following FF/Latch, which will be removed : <dqs_oe_270> 
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_0> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <ll_pre_reset_1_i_0> 
WARNING:Xst:638 - in unit ref_design Conflict on KEEP property on signal ll_pre_reset_0_i<0> and ll_pre_reset_1_i<0> ll_pre_reset_1_i<0> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_1> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <ll_pre_reset_1_i_1> 
WARNING:Xst:638 - in unit ref_design Conflict on KEEP property on signal ll_pre_reset_0_i<1> and ll_pre_reset_1_i<1> ll_pre_reset_1_i<1> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_2> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <ll_pre_reset_1_i_2> 
WARNING:Xst:638 - in unit ref_design Conflict on KEEP property on signal ll_pre_reset_0_i<2> and ll_pre_reset_1_i<2> ll_pre_reset_1_i<2> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_3> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <ll_pre_reset_1_i_3> 
WARNING:Xst:638 - in unit ref_design Conflict on KEEP property on signal ll_pre_reset_0_i<3> and ll_pre_reset_1_i<3> ll_pre_reset_1_i<3> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_4> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <ll_pre_reset_1_i_4> 
WARNING:Xst:638 - in unit ref_design Conflict on KEEP property on signal ll_pre_reset_0_i<4> and ll_pre_reset_1_i<4> ll_pre_reset_1_i<4> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ll_pre_reset_0_i_5> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <ll_pre_reset_1_i_5> 
WARNING:Xst:638 - in unit ref_design Conflict on KEEP property on signal ll_pre_reset_0_i<5> and ll_pre_reset_1_i<5> ll_pre_reset_1_i<5> signal will be lost.
INFO:Xst:2261 - The FF/Latch <ll_reset_0_i> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <ll_reset_1_i> 
INFO:Xst:2261 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_addr_fifo_0/rst_r> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_wr_0/rst_r> 
INFO:Xst:2261 - The FF/Latch <regQ<25>_8> in Unit <regBank_32_1> is equivalent to the following 124 FFs/Latches, which will be removed : <regQ<25>_9> <regQ<23>_8> <regQ<23>_9> <regQ<28>_2> <regQ<28>_3> <regQ<28>_4> <regQ<28>_5> <regQ<28>_6> <regQ<28>_7> <regQ<1>_10> <regQ<1>_11> <regQ<1>_12> <regQ<1>_13> <regQ<1>_14> <regQ<1>_15> <regQ<1>_20> <regQ<1>_16> <regQ<1>_21> <regQ<1>_17> <regQ<1>_22> <regQ<1>_18> <regQ<1>_23> <regQ<1>_19> <regQ<1>_24> <regQ<1>_25> <regQ<1>_30> <regQ<1>_26> <regQ<1>_31> <regQ<1>_27> <regQ<1>_28> <regQ<1>_29> <regQ<3>_14> <regQ<3>_20> <regQ<3>_21> <regQ<3>_16> <regQ<3>_22> <regQ<3>_17> <regQ<3>_18> <regQ<3>_19> <regQ<3>_30> <regQ<21>_1> <regQ<21>_2> <regQ<21>_3> <regQ<21>_4> <regQ<21>_5> <regQ<21>_6> <regQ<21>_7> <regQ<21>_8> <regQ<21>_9> <regQ<21>_10> <regQ<21>_11> <regQ<21>_12> <regQ<21>_13> <regQ<21>_14> <regQ<21>_15> <regQ<23>_10> <regQ<23>_11> <regQ<23>_12> <regQ<23>_13> <regQ<23>_14> <regQ<23>_15> <regQ<19>_10> <regQ<19>_11> <regQ<23>_24> <regQ<19>_12> <regQ<23>_25>
   <regQ<23>_30> <regQ<19>_13> <regQ<23>_26> <regQ<23>_31> <regQ<19>_6> <regQ<19>_14> <regQ<23>_27> <regQ<19>_7> <regQ<19>_15> <regQ<19>_20> <regQ<23>_28> <regQ<19>_8> <regQ<19>_16> <regQ<19>_21> <regQ<19>_9> <regQ<23>_29> <regQ<19>_17> <regQ<19>_22> <regQ<25>_10> <regQ<19>_18> <regQ<19>_23> <regQ<25>_11> <regQ<19>_19> <regQ<19>_24> <regQ<25>_12> <regQ<19>_25> <regQ<19>_30> <regQ<25>_13> <regQ<19>_26> <regQ<19>_31> <regQ<25>_14> <regQ<19>_27> <regQ<25>_15> <regQ<19>_28> <regQ<19>_29> <regQ<25>_24> <regQ<25>_30> <regQ<25>_25> <regQ<25>_31> <regQ<25>_26> <regQ<25>_27> <regQ<3>_0> <regQ<25>_28> <regQ<3>_1> <regQ<25>_29> <regQ<3>_2> <regQ<3>_3> <regQ<3>_4> <regQ<3>_5> <regQ<3>_6> <regQ<1>_2> <regQ<1>_3> <regQ<1>_4> <regQ<1>_5> <regQ<1>_6> <regQ<1>_7> <regQ<1>_8> <regQ<1>_9> 
INFO:Xst:2261 - The FF/Latch <regQ<31>_0> in Unit <regBank_32_1> is equivalent to the following FF/Latch, which will be removed : <regQ<31>_8> 
INFO:Xst:2261 - The FF/Latch <regQ<31>_16> in Unit <regBank_32_1> is equivalent to the following FF/Latch, which will be removed : <regQ<31>_24> 
INFO:Xst:2261 - The FF/Latch <regQ<2>_10> in Unit <regBank_32_2> is equivalent to the following 23 FFs/Latches, which will be removed : <regQ<2>_11> <regQ<2>_12> <regQ<2>_13> <regQ<2>_8> <regQ<2>_14> <regQ<2>_9> <regQ<2>_15> <regQ<2>_20> <regQ<2>_16> <regQ<2>_21> <regQ<2>_17> <regQ<2>_22> <regQ<2>_18> <regQ<2>_23> <regQ<2>_19> <regQ<2>_24> <regQ<2>_25> <regQ<2>_30> <regQ<2>_26> <regQ<2>_31> <regQ<2>_27> <regQ<2>_28> <regQ<2>_29> 
INFO:Xst:2261 - The FF/Latch <regQ<7>_4> in Unit <regBank_32_2> is equivalent to the following 27 FFs/Latches, which will be removed : <regQ<7>_5> <regQ<7>_6> <regQ<7>_7> <regQ<7>_8> <regQ<7>_9> <regQ<7>_10> <regQ<7>_11> <regQ<7>_12> <regQ<7>_13> <regQ<7>_14> <regQ<7>_15> <regQ<7>_20> <regQ<7>_16> <regQ<7>_21> <regQ<7>_17> <regQ<7>_22> <regQ<7>_18> <regQ<7>_23> <regQ<7>_19> <regQ<7>_24> <regQ<7>_25> <regQ<7>_30> <regQ<7>_26> <regQ<7>_31> <regQ<7>_27> <regQ<7>_28> <regQ<7>_29> 
WARNING:Xst:1710 - FF/Latch <regQ<25>_8> (without init value) has a constant value of 0 in block <regBank_32_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regQ<2>_10> (without init value) has a constant value of 0 in block <regBank_32_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regQ<7>_4> (without init value) has a constant value of 0 in block <regBank_32_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dout_3> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_4> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_5> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_36> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_37> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_45> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_46> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_47> (without init value) has a constant value of 0 in block <plxCfgRom>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cfgRomOut_42> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_37> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_35> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_33> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_32> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_27> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_22> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_21> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_20> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_18> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_15> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_14> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_13> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_12> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_9> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_8> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_7> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_5> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_3> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_1> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cfgRomOut_0> (without init value) has a constant value of 0 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <v_cnt_mux0000_5> of sequential type is unconnected in block <emacRx>.
WARNING:Xst:1710 - FF/Latch <burst_addr_r_0> (without init value) has a constant value of 0 in block <mig20_phy_init_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_clkControl/cnt_4> of sequential type is unconnected in block <ref_design>.
INFO:Xst:1901 - Instance ramgen_l in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit tx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_l in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramgen_u in unit rx_client_fifo_8 of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance u_dcm_base in unit mig20_infrastructure of type DCM_BASE has been replaced by DCM_ADV
INFO:Xst:1901 - Instance u_iddr_dq_ce in unit mig20_phy_dqs_iob of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_stg2_0m.u_iddr_dq in unit mig20_phy_dq_iob_1 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_stg2_0s.u_iddr_dq in unit mig20_phy_dq_iob_2 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_stg2_2s.u_iddr_dq in unit mig20_phy_dq_iob_3 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance gen_stg2_2m.u_iddr_dq in unit mig20_phy_dq_iob_4 of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance program_rom/ram_1024_x_18 in unit plxSPIf2 of type RAMB16_S18 has been replaced by RAMB16
INFO:Xst:1901 - Instance u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_addr_fifo_0/u_af in unit ref_design of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_wr_0/gen_no_ecc.gen_wdf[0].u_wdf in unit ref_design of type FIFO36_72 has been replaced by FIFO36_72_EXP
WARNING:Xst:1710 - FF/Latch <ddr_addr_r_0> (without init value) has a constant value of 0 in block <mig20_phy_init_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_0_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_9_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_8_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_7_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_15_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_14_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_5_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_6_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_13_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_4_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_3_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_12_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_2_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_10_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_11_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_15> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_14> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_13> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_12> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_11> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_10> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_9> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_8> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_7> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_eeprom/regQ_1_0> of sequential type is unconnected in block <ref_design>.
INFO:Xst:2261 - The FF/Latch <ddr_addr_r_1> in Unit <mig20_phy_init_0> is equivalent to the following FF/Latch, which will be removed : <ddr_addr_r_4> 
INFO:Xst:2261 - The FF/Latch <count_gate_0> in Unit <mig20_phy_calib_0> is equivalent to the following FF/Latch, which will be removed : <Mmult_calib_rden_dly_mult0000_1> 
INFO:Xst:2261 - The FF/Latch <count_gate_1> in Unit <mig20_phy_calib_0> is equivalent to the following FF/Latch, which will be removed : <Mmult_calib_rden_dly_mult0000_0> 
INFO:Xst:2261 - The FF/Latch <count_rden_0> in Unit <mig20_phy_calib_0> is equivalent to the following FF/Latch, which will be removed : <Mmult_rden_dly_10_mult0000_1> 
INFO:Xst:2261 - The FF/Latch <count_rden_1> in Unit <mig20_phy_calib_0> is equivalent to the following FF/Latch, which will be removed : <Mmult_rden_dly_10_mult0000_0> 

Optimizing unit <ref_design> ...

Optimizing unit <plx32BitSlave> ...

Optimizing unit <plx32BitMaster> ...

Optimizing unit <plxCfgRom> ...
INFO:Xst:2261 - The FF/Latch <dout_34> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_35> 
INFO:Xst:2261 - The FF/Latch <dout_17> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_22> <dout_25> <dout_26> <dout_29> 
INFO:Xst:2261 - The FF/Latch <dout_18> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_21> 
INFO:Xst:2261 - The FF/Latch <dout_19> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_20> <dout_23> <dout_27> <dout_28> 
INFO:Xst:2261 - The FF/Latch <dout_14> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_15> 
INFO:Xst:2261 - The FF/Latch <dout_34> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_35> 
INFO:Xst:2261 - The FF/Latch <dout_17> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_22> <dout_25> <dout_26> <dout_29> 
INFO:Xst:2261 - The FF/Latch <dout_18> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_21> 
INFO:Xst:2261 - The FF/Latch <dout_19> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_20> <dout_23> <dout_27> <dout_28> 
INFO:Xst:2261 - The FF/Latch <dout_14> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_15> 
INFO:Xst:2261 - The FF/Latch <dout_19> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_20> <dout_23> <dout_27> <dout_28> 
INFO:Xst:2261 - The FF/Latch <dout_17> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_22> <dout_25> <dout_26> <dout_29> 
INFO:Xst:2261 - The FF/Latch <dout_34> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_35> 
INFO:Xst:2261 - The FF/Latch <dout_18> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_21> 
INFO:Xst:2261 - The FF/Latch <dout_14> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_15> 
INFO:Xst:2261 - The FF/Latch <dout_34> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_35> 
INFO:Xst:2261 - The FF/Latch <dout_17> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_22> <dout_25> <dout_26> <dout_29> 
INFO:Xst:2261 - The FF/Latch <dout_18> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_21> 
INFO:Xst:2261 - The FF/Latch <dout_19> in Unit <plxCfgRom> is equivalent to the following 4 FFs/Latches, which will be removed : <dout_20> <dout_23> <dout_27> <dout_28> 
INFO:Xst:2261 - The FF/Latch <dout_14> in Unit <plxCfgRom> is equivalent to the following FF/Latch, which will be removed : <dout_15> 

Optimizing unit <emac_init> ...
WARNING:Xst:1710 - FF/Latch <cfgRomOut_41> (without init value) has a constant value of 1 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cfgRomOut_2> in Unit <emac_init> is equivalent to the following 2 FFs/Latches, which will be removed : <cfgRomOut_4> <cfgRomOut_6> 
INFO:Xst:2261 - The FF/Latch <cfgRomOut_10> in Unit <emac_init> is equivalent to the following 7 FFs/Latches, which will be removed : <cfgRomOut_11> <cfgRomOut_16> <cfgRomOut_17> <cfgRomOut_19> <cfgRomOut_23> <cfgRomOut_29> <cfgRomOut_31> 
INFO:Xst:2261 - The FF/Latch <cfgRomOut_26> in Unit <emac_init> is equivalent to the following FF/Latch, which will be removed : <cfgRomOut_30> 
WARNING:Xst:1710 - FF/Latch <cfgRomOut_41> (without init value) has a constant value of 1 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cfgRomOut_26> in Unit <emac_init> is equivalent to the following FF/Latch, which will be removed : <cfgRomOut_30> 
INFO:Xst:2261 - The FF/Latch <cfgRomOut_2> in Unit <emac_init> is equivalent to the following 2 FFs/Latches, which will be removed : <cfgRomOut_4> <cfgRomOut_6> 
INFO:Xst:2261 - The FF/Latch <cfgRomOut_10> in Unit <emac_init> is equivalent to the following 7 FFs/Latches, which will be removed : <cfgRomOut_11> <cfgRomOut_16> <cfgRomOut_17> <cfgRomOut_19> <cfgRomOut_23> <cfgRomOut_29> <cfgRomOut_31> 
WARNING:Xst:1710 - FF/Latch <cfgRomOut_41> (without init value) has a constant value of 1 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cfgRomOut_26> in Unit <emac_init> is equivalent to the following FF/Latch, which will be removed : <cfgRomOut_30> 
INFO:Xst:2261 - The FF/Latch <cfgRomOut_2> in Unit <emac_init> is equivalent to the following 2 FFs/Latches, which will be removed : <cfgRomOut_4> <cfgRomOut_6> 
INFO:Xst:2261 - The FF/Latch <cfgRomOut_10> in Unit <emac_init> is equivalent to the following 7 FFs/Latches, which will be removed : <cfgRomOut_11> <cfgRomOut_16> <cfgRomOut_17> <cfgRomOut_19> <cfgRomOut_23> <cfgRomOut_29> <cfgRomOut_31> 
WARNING:Xst:1710 - FF/Latch <cfgRomOut_41> (without init value) has a constant value of 1 in block <emac_init>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cfgRomOut_26> in Unit <emac_init> is equivalent to the following FF/Latch, which will be removed : <cfgRomOut_30> 
INFO:Xst:2261 - The FF/Latch <cfgRomOut_2> in Unit <emac_init> is equivalent to the following 2 FFs/Latches, which will be removed : <cfgRomOut_4> <cfgRomOut_6> 
INFO:Xst:2261 - The FF/Latch <cfgRomOut_10> in Unit <emac_init> is equivalent to the following 7 FFs/Latches, which will be removed : <cfgRomOut_11> <cfgRomOut_16> <cfgRomOut_17> <cfgRomOut_19> <cfgRomOut_23> <cfgRomOut_29> <cfgRomOut_31> 

Optimizing unit <mii_if> ...

Optimizing unit <shiftRegXX_1> ...

Optimizing unit <shiftRegXX_2> ...

Optimizing unit <mig20_ctrl_0> ...
WARNING:Xst:1710 - FF/Latch <precharge_ok_cnt_r_4> (without init value) has a constant value of 0 in block <mig20_ctrl_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <precharge_ok_cnt_r_4> (without init value) has a constant value of 0 in block <mig20_ctrl_0>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mig20_phy_write_0> ...

Optimizing unit <emacTx> ...

Optimizing unit <emacRx> ...

Optimizing unit <ddr2_interface> ...

Optimizing unit <kcpsm3> ...

Optimizing unit <bbfifo_16x8> ...

Optimizing unit <tx_client_fifo_8> ...

Optimizing unit <rx_client_fifo_8> ...

Optimizing unit <kcuart_tx> ...

Optimizing unit <kcuart_rx> ...

Optimizing unit <mig20_infrastructure> ...

Optimizing unit <mig20_phy_ctl_io_0> ...

Optimizing unit <mig20_phy_init_0> ...

Optimizing unit <mig20_phy_calib_0> ...
WARNING:Xst:1710 - FF/Latch <cal2_idel_dec_cnt_5> (without init value) has a constant value of 0 in block <mig20_phy_calib_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cal2_idel_dec_cnt_5> (without init value) has a constant value of 0 in block <mig20_phy_calib_0>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mig20_phy_dqs_iob> ...

Optimizing unit <mig20_phy_dq_iob_1> ...

Optimizing unit <mig20_phy_dq_iob_2> ...

Optimizing unit <mig20_phy_dq_iob_3> ...

Optimizing unit <mig20_phy_dq_iob_4> ...

Optimizing unit <mig20_usr_rd_0> ...

Optimizing unit <gtp_frame_tx> ...

Optimizing unit <gtp_frame_rx> ...

Optimizing unit <regBank_32_1> ...

Optimizing unit <regBank_32_2> ...

Optimizing unit <spi_module_cti> ...

Optimizing unit <mig20_phy_io_0> ...

Optimizing unit <plxSPIf2> ...

Optimizing unit <v5_emac_v1_3_locallink> ...

Optimizing unit <serialSimple> ...

Optimizing unit <mgt_tester> ...
WARNING:Xst:1710 - FF/Latch <u_ds0Reg/regQ<25>_19> (without init value) has a constant value of 0 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ds0Reg/regQ<25>_23> (without init value) has a constant value of 0 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ds0Reg/regQ<23>_19> (without init value) has a constant value of 0 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ds0Reg/regQ<23>_23> (without init value) has a constant value of 0 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ds1Reg/regQ<3>_29> (without init value) has a constant value of 0 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ds1Reg/regQ<3>_28> (without init value) has a constant value of 0 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ds1Reg/regQ<3>_27> (without init value) has a constant value of 0 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ds1Reg/regQ<3>_31> (without init value) has a constant value of 0 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ds1Reg/regQ<3>_26> (without init value) has a constant value of 0 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ds1Reg/regQ<3>_30> (without init value) has a constant value of 0 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ds1Reg/regQ<3>_25> (without init value) has a constant value of 0 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_ds1Reg/regQ<3>_24> (without init value) has a constant value of 0 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_enable_delay> (without init value) has a constant value of 1 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_enable_delay> (without init value) has a constant value of 1 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_enable_delay2> (without init value) has a constant value of 1 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_enable_delay2> (without init value) has a constant value of 1 in block <ref_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/calib_err_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/calib_err_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/calib_err_2_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rden_dec> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/calib_err_2_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_4_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_4_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_4_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_4_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_4_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_4_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_7_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_7_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_7_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_7_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_7_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_7_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_3_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_3_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_3_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_3_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_3_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_3_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_5_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_5_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_5_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_5_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_5_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_5_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_6_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_6_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_6_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_6_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_6_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_6_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_8_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_8_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_8_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_8_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_8_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_8_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_9_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_9_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_9_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_9_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_9_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_9_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_0_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_0_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_0_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_0_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_0_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_0_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_3_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_3_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_3_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_3_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_3_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_3_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_1_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_1_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_1_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_1_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_1_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_1_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_2_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_2_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_2_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_2_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_2_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dqs_tap_cnt_2_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_2_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_2_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_2_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_2_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_2_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_2_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_0_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_0_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_0_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_0_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_0_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_0_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_1_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_1_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_1_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_1_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_1_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_1_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_10_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_10_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_10_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_10_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_10_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_10_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_3_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_3_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_3_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_3_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_3_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_gate_tap_cnt_3_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_13_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_13_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_13_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_13_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_13_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_13_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_11_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_11_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_11_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_11_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_11_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_11_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_12_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_12_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_12_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_12_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_12_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_12_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_14_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_14_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_14_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_14_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_14_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_14_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_15_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_15_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_15_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_15_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_15_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_15_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_20_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_20_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_20_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_20_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_20_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_20_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_22_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_22_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_22_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_22_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_22_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_22_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_21_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_21_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_21_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_21_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_21_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_21_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_16_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_16_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_16_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_16_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_16_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_16_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_17_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_17_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_17_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_17_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_17_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_17_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_23_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_23_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_23_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_23_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_23_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_23_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_19_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_19_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_19_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_19_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_19_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_19_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_24_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_24_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_24_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_24_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_24_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_24_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_18_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_18_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_18_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_18_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_18_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_18_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_25_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_25_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_25_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_25_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_25_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_25_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_30_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_30_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_30_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_30_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_30_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_30_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_27_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_27_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_27_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_27_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_27_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_27_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_31_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_31_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_31_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_31_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_31_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_31_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_0_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_0_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_0_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_0_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_0_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_0_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_26_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_26_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_26_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_26_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_26_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_26_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_28_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_28_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_28_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_28_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_28_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_28_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_29_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_29_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_29_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_29_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_29_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_29_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_1_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_1_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_1_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_1_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_1_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_1_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_2_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_2_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_2_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_2_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_2_4> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/dbg_dq_tap_cnt_2_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_spi/spiCtrl_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac1/tx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac1/tx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac1/tx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac1/tx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/v5_emac_block/mii0/MII_TX_ER> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_emac/v5_emac_block/mii1/MII_TX_ER> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[0].u_rx/wr_cnt_r_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[0].u_rx/wr_cnt_r_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[0].u_rx/lb_sz_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[0].u_rx/lb_sz_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[1].u_rx/wr_cnt_r_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[1].u_rx/wr_cnt_r_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[1].u_rx/lb_sz_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[1].u_rx/lb_sz_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[2].u_rx/wr_cnt_r_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[2].u_rx/wr_cnt_r_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[2].u_rx/lb_sz_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[2].u_rx/lb_sz_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[3].u_rx/wr_cnt_r_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[3].u_rx/wr_cnt_r_6> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[3].u_rx/lb_sz_5> of sequential type is unconnected in block <ref_design>.
WARNING:Xst:2677 - Node <u_mgt/g_txrx[3].u_rx/lb_sz_6> of sequential type is unconnected in block <ref_design>.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_31> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_30> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_29> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_28> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_27> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_26> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_25> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_24> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_23> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_22> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_21> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_20> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_19> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_18> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_17> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_16> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_15> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_14> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_13> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_12> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_11> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_10> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_9> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_8> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_7> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_6> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_5> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_4> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_3> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_2> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_1> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<8>_0> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_31> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_30> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_29> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_28> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_27> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_26> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_25> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_24> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_23> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_22> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_21> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_20> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_19> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_18> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_17> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_16> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_15> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_14> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_13> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_12> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_11> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_10> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_9> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_8> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_7> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_6> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_5> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_4> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_3> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_2> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_1> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
WARNING:Xst:1883 - Register <u_ds0Reg/regQ<5>_0> controlling a tristate output buffer, cannot be pushed to an IOB, due to the inverter placed between this register and the tristate output buffer.
INFO:Xst:2261 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_ctrl_0/phy_init_done_r> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <u_interface/phy_init_done_r> 
INFO:Xst:2261 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_rd_0/rd_data_in_rise_r_16> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_2x_r_2> 
INFO:Xst:2261 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_rd_0/rd_data_in_rise_r_24> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_2x_r_3> 
INFO:Xst:2261 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_addr_fifo_0/rst_r> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <u_interface/rst0_r> 
INFO:Xst:2261 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_rd_0/rd_data_in_fall_r_0> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_2x_r_0> 
INFO:Xst:2261 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_rd_0/rd_data_in_fall_r_8> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_2x_r_1> 
INFO:Xst:2261 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_rd_0/rd_data_in_fall_r_16> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_2x_r_2> 
INFO:Xst:2261 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_rd_0/rd_data_in_fall_r_24> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_2x_r_3> 
INFO:Xst:2261 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_rd_0/rd_data_in_rise_r_0> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_2x_r_0> 
INFO:Xst:2261 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_rd_0/rd_data_in_rise_r_8> in Unit <ref_design> is equivalent to the following FF/Latch, which will be removed : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_2x_r_1> 
Found area constraint ratio of 100 (+ 5) on block ref_design, actual ratio is 24.
INFO:Xst:2260 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dm[0].u_iob_dm/u_dm_ce> in Unit <ref_design> is equivalent to the following 3 FFs/Latches : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dm[1].u_iob_dm/u_dm_ce> <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dm[2].u_iob_dm/u_dm_ce> <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dm[3].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel> in Unit <ref_design> is equivalent to the following FF/Latch : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_0> 
INFO:Xst:2260 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[1].u_ff_rd_data_sel> in Unit <ref_design> is equivalent to the following FF/Latch : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_1> 
INFO:Xst:2260 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[2].u_ff_rd_data_sel> in Unit <ref_design> is equivalent to the following FF/Latch : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_2> 
INFO:Xst:2260 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel> in Unit <ref_design> is equivalent to the following FF/Latch : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_3> 
INFO:Xst:2260 - The FF/Latch <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_init_0/u_ff_phy_init_data_sel> in Unit <ref_design> is equivalent to the following FF/Latch : <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_init_0/phy_init_done_r2> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FFd1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FFd1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
WARNING:Xst:1229 - Maxfanout of 1 on signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> cannot be satisfied
WARNING:Xst:1229 - Maxfanout of 1 on signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> cannot be satisfied
FlipFlop u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_ctrl_0/rst_r1 has been replicated 3 time(s)
FlipFlop u_mig20/u_infrastructure/rst0_sync_r_24 has been replicated 1 time(s)
FlipFlop u_mig20/u_infrastructure/rst90_sync_r_24 has been replicated 3 time(s)
FlipFlop u_mig20/u_infrastructure/rstdiv0_sync_r_10 has been replicated 2 time(s)
FlipFlop u_mig20/u_infrastructure/rstdiv0_sync_r_11 has been replicated 26 time(s)

Final Macro Processing ...

Processing Unit <ref_design> :
	Found 2-bit shift register for signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_write_0/dm_ce>.
	Found 2-bit shift register for signal <u_interface/txfrStatusA_2>.
	Found 2-bit shift register for signal <u_interface/ackB>.
	Found 10-bit shift register for signal <u_mig20/u_infrastructure/rstdiv0_sync_r_9>.
	Found 24-bit shift register for signal <u_mig20/u_infrastructure/rst90_sync_r_23>.
	Found 3-bit shift register for signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_init_0/i_phy_init_done>.
	Found 16-bit shift register for signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_init_0/i_calib_start_2>.
	Found 15-bit shift register for signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_init_0/calib_start_shift1_r_15>.
	Found 15-bit shift register for signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_init_0/calib_start_shift0_r_15>.
	Found 15-bit shift register for signal <u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_init_0/calib_start_shift3_r_15>.
	Found 2-bit shift register for signal <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_bf_pipe_1>.
	Found 2-bit shift register for signal <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_gf_pipe_1>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_0>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_1>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_2>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_3>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_4>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_5>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_6>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_data_bram_7>.
	Found 2-bit shift register for signal <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_bf_pipe_1>.
	Found 2-bit shift register for signal <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_gf_pipe_1>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_0>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_3>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_5>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_6>.
	Found 3-bit shift register for signal <u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_7>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[0].u_rx/lb_rx_ok_r2>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[1].u_rx/lb_rx_ok_r2>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[2].u_rx/lb_rx_ok_r2>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[3].u_rx/lb_rx_ok_r2>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[0].u_tx/start_r2>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[0].u_tx/sz_r2_0>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[0].u_tx/sz_r2_1>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[0].u_tx/sz_r2_2>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[0].u_tx/sz_r2_3>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[0].u_tx/sz_r2_4>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[0].u_tx/sz_r2_5>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[0].u_tx/sz_r2_6>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[0].u_tx/sz_r2_7>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[1].u_tx/start_r2>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[1].u_tx/sz_r2_0>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[1].u_tx/sz_r2_1>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[1].u_tx/sz_r2_2>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[1].u_tx/sz_r2_3>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[1].u_tx/sz_r2_4>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[1].u_tx/sz_r2_5>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[1].u_tx/sz_r2_6>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[1].u_tx/sz_r2_7>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[2].u_tx/start_r2>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[2].u_tx/sz_r2_0>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[2].u_tx/sz_r2_1>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[2].u_tx/sz_r2_2>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[2].u_tx/sz_r2_3>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[2].u_tx/sz_r2_4>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[2].u_tx/sz_r2_5>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[2].u_tx/sz_r2_6>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[2].u_tx/sz_r2_7>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[3].u_tx/start_r2>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[3].u_tx/sz_r2_0>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[3].u_tx/sz_r2_1>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[3].u_tx/sz_r2_2>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[3].u_tx/sz_r2_3>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[3].u_tx/sz_r2_4>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[3].u_tx/sz_r2_5>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[3].u_tx/sz_r2_6>.
	Found 2-bit shift register for signal <u_mgt/g_txrx[3].u_tx/sz_r2_7>.
	Found 2-bit shift register for signal <u_mgt/user_rx_reset_i_r2>.
	Found 2-bit shift register for signal <u_mgt/tile1_pll_ok>.
	Found 2-bit shift register for signal <u_mgt/tile0_pll_ok>.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <u_mig20/u_infrastructure/rst200_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ref_design> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4405
 Flip-Flops                                            : 4405
# Shift Registers                                      : 73
 10-bit shift register                                 : 1
 15-bit shift register                                 : 3
 16-bit shift register                                 : 1
 2-bit shift register                                  : 50
 24-bit shift register                                 : 1
 3-bit shift register                                  : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ref_design.ngr
Top Level Output File Name         : ref_design
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 312

Cell Usage :
# BELS                             : 5117
#      CARRY4                      : 64
#      GND                         : 16
#      INV                         : 228
#      LUT1                        : 154
#      LUT2                        : 385
#      LUT3                        : 583
#      LUT4                        : 538
#      LUT5                        : 673
#      LUT6                        : 1119
#      LUT6_2                      : 256
#      MULT_AND                    : 6
#      MUXCY                       : 469
#      MUXF5                       : 13
#      MUXF6                       : 2
#      MUXF7                       : 138
#      VCC                         : 8
#      XORCY                       : 465
# FlipFlops/Latches                : 4733
#      FD                          : 875
#      FD_1                        : 3
#      FDC                         : 441
#      FDC_1                       : 64
#      FDCE                        : 971
#      FDCPE                       : 21
#      FDE                         : 534
#      FDP                         : 135
#      FDPE                        : 41
#      FDPE_1                      : 4
#      FDR                         : 612
#      FDR_1                       : 3
#      FDRE                        : 708
#      FDRS                        : 97
#      FDRSE                       : 22
#      FDS                         : 66
#      FDS_1                       : 2
#      FDSE                        : 25
#      IDDR_2CLK                   : 36
#      ODDR                        : 73
# RAMS                             : 51
#      RAM16X1D                    : 8
#      RAM32X1S                    : 10
#      RAM64X1S                    : 8
#      RAMB16                      : 9
#      RAMB36_EXP                  : 15
#      RAMB36SDP_EXP               : 1
# Shift Registers                  : 170
#      SRL16E                      : 88
#      SRLC16E                     : 72
#      SRLC32E                     : 10
# Clock Buffers                    : 19
#      BUFG                        : 19
# IO Buffers                       : 297
#      IBUF                        : 27
#      IBUFDS                      : 1
#      IBUFG                       : 5
#      IBUFGDS                     : 1
#      IOBUF                       : 176
#      IOBUFDS                     : 4
#      OBUF                        : 72
#      OBUFDS                      : 1
#      OBUFT                       : 10
# DCM_ADVs                         : 3
#      DCM_ADV                     : 3
# GigabitIOs                       : 2
#      GTP_DUAL                    : 2
# Others                           : 50
#      BUFIO                       : 4
#      FIFO36_72_EXP               : 1
#      FIFO36_EXP                  : 1
#      ICAP_VIRTEX5                : 1
#      IDELAYCTRL                  : 1
#      IODELAY                     : 40
#      STARTUP_VIRTEX5             : 1
#      TEMAC                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff665-1 


Slice Logic Utilization: 
 Number of Slice Registers:            4646  out of  28800    16%  
 Number of Slice LUTs:                 4140  out of  28800    14%  
    Number used as Logic:              3936  out of  28800    13%  
    Number used as Memory:              204  out of   7680     2%  
       Number used as RAM:               34
       Number used as SRL:              170

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6244
   Number with an unused Flip Flop:    1598  out of   6244    25%  
   Number with an unused LUT:          2104  out of   6244    33%  
   Number of fully used LUT-FF pairs:  2542  out of   6244    40%  
   Number of unique control sets:       591

IO Utilization: 
 Number of IOs:                         312
 Number of bonded IOBs:                 304  out of    360    84%  
    IOB Flip Flops/Latches:              87

Specific Feature Utilization:
 Number of Block RAM/FIFO:               21  out of     60    35%  
    Number using Block RAM only:         21
 Number of BUFG/BUFGCTRLs:               19  out of     32    59%  
 Number of DCM_ADVs:                      3  out of     12    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                           | Load  |
-----------------------------------+---------------------------------------------------------------------------------+-------+
lb_lclkfb                          | u_clkControl/g_clkRevC.u_DCM1/DCM_ADV_INST:CLK0                                 | 2195  |
mainclkp                           | u_clkControl/u_DCM0/DCM_ADV_INST:CLK2X+u_mig20/u_infrastructure/u_dcm_base:CLK0 | 1056  |
mainclkp                           | u_clkControl/u_DCM0/DCM_ADV_INST:CLK2X+u_mig20/u_infrastructure/u_dcm_base:CLKDV| 674   |
mainclkp                           | u_clkControl/u_DCM0/DCM_ADV_INST:CLK2X+u_mig20/u_infrastructure/u_dcm_base:CLK90| 195   |
rx_client_clk_1_o                  | BUFG                                                                            | 106   |
rx_client_clk_0_o                  | BUFG                                                                            | 106   |
tx_client_clk_1_o                  | BUFG                                                                            | 128   |
tx_client_clk_0_o                  | BUFG                                                                            | 128   |
miia_rxclk                         | IBUFG+BUFG                                                                      | 6     |
miia_txclk                         | IBUFG+BUFG                                                                      | 5     |
miib_rxclk                         | IBUFG+BUFG                                                                      | 6     |
miib_txclk                         | IBUFG+BUFG                                                                      | 5     |
u_mgt/tile0_txoutclk0_i            | BUFG                                                                            | 332   |
ddr2_a_13_OBUF                     | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/gtp_dual_i)          | 2     |
-----------------------------------+---------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                           | Buffer(FF name)                                                                                                             | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+
lb_rst(u_plx32BitSlave/ctrlState_FSM_Acst_FSM_inv1_INV_0:O)                                                                                              | NONE(u_ds0Reg/regQ<0>_0)                                                                                                    | 1185  |
ddr2_a_13_OBUF(XST_GND:G)                                                                                                                                | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i)                                                      | 444   |
u_mig20/u_infrastructure/rst_tmp(u_mig20/u_infrastructure/rst_tmp1:O)                                                                                    | NONE(u_mig20/u_infrastructure/rst0_sync_r_0)                                                                                | 94    |
emac_reset(u_emac_init/state_FSM_Out01:O)                                                                                                                | NONE(ll_pre_reset_0_i_0)                                                                                                    | 79    |
ddr2_a<13>_inv(XST_VCC:P)                                                                                                                                | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i)                                                      | 42    |
u_mig20/u_infrastructure/dcm_lock_inv(u_mig20/u_infrastructure/dcm_lock_inv1_INV_0:O)                                                                    | NONE(u_mig20/u_infrastructure/rst200_sync_r_0)                                                                              | 25    |
u_interface/u_dp/BU2/dbiterr(u_interface/u_dp/BU2/XST_GND:G)                                                                                             | NONE(u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)         | 16    |
u_interface/u_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(u_interface/u_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                            | NONE(u_interface/u_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                | 16    |
u_interface/u_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(u_interface/u_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                            | NONE(u_interface/u_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                               | 16    |
u_mgt/tile_rxreset<0>(u_mgt/tile_rxreset<0>1_INV_0:O)                                                                                                    | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i)                                                      | 16    |
u_interface/u_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(u_interface/u_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                            | NONE(u_interface/u_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_FFd1)                                                | 14    |
u_interface/u_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(u_interface/u_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                            | NONE(u_interface/u_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i)                                                       | 14    |
u_mgt/g_txrx[0].u_rx/u_dp/BU2/dbiterr(u_mgt/g_txrx[0].u_rx/u_dp/BU2/XST_GND:G)                                                                           | NONE(u_mgt/g_txrx[0].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 8     |
u_mgt/g_txrx[0].u_tx/u_dp/BU2/dbiterr(u_mgt/g_txrx[0].u_tx/u_dp/BU2/XST_GND:G)                                                                           | NONE(u_mgt/g_txrx[0].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 8     |
u_mgt/g_txrx[1].u_rx/u_dp/BU2/dbiterr(u_mgt/g_txrx[1].u_rx/u_dp/BU2/XST_GND:G)                                                                           | NONE(u_mgt/g_txrx[1].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 8     |
u_mgt/g_txrx[1].u_tx/u_dp/BU2/dbiterr(u_mgt/g_txrx[1].u_tx/u_dp/BU2/XST_GND:G)                                                                           | NONE(u_mgt/g_txrx[1].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 8     |
u_mgt/g_txrx[2].u_rx/u_dp/BU2/dbiterr(u_mgt/g_txrx[2].u_rx/u_dp/BU2/XST_GND:G)                                                                           | NONE(u_mgt/g_txrx[2].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 8     |
u_mgt/g_txrx[2].u_tx/u_dp/BU2/dbiterr(u_mgt/g_txrx[2].u_tx/u_dp/BU2/XST_GND:G)                                                                           | NONE(u_mgt/g_txrx[2].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 8     |
u_mgt/g_txrx[3].u_rx/u_dp/BU2/dbiterr(u_mgt/g_txrx[3].u_rx/u_dp/BU2/XST_GND:G)                                                                           | NONE(u_mgt/g_txrx[3].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 8     |
u_mgt/g_txrx[3].u_tx/u_dp/BU2/dbiterr(u_mgt/g_txrx[3].u_tx/u_dp/BU2/XST_GND:G)                                                                           | NONE(u_mgt/g_txrx[3].u_tx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)| 8     |
u_mig20/u_infrastructure/rst0_sync_r_24_1(u_mig20/u_infrastructure/rst0_sync_r_24_1:Q)                                                                   | NONE(u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_ctl_io_0/u_ff_ras_n)                                             | 6     |
g_emactbN.u_emacRx0/u_dp/BU2/dbiterr(g_emactbN.u_emacRx0/u_dp/BU2/XST_GND:G)                                                                             | NONE(g_emactbN.u_emacRx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
g_emactbN.u_emacRx1/u_dp/BU2/dbiterr(g_emactbN.u_emacRx1/u_dp/BU2/XST_GND:G)                                                                             | NONE(g_emactbN.u_emacRx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
g_emactbN.u_emacTx0/u_dp/BU2/dbiterr(g_emactbN.u_emacTx0/u_dp/BU2/XST_GND:G)                                                                             | NONE(g_emactbN.u_emacTx0/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
g_emactbN.u_emacTx1/u_dp/BU2/dbiterr(g_emactbN.u_emacTx1/u_dp/BU2/XST_GND:G)                                                                             | NONE(g_emactbN.u_emacTx1/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
mgt114_refclkp                                                                                                                                           | IBUFDS                                                                                                                      | 4     |
u_dpram/BU2/dbiterr(u_dpram/BU2/XST_GND:G)                                                                                                               | NONE(u_dpram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP)                  | 4     |
u_mig20/u_infrastructure/rst0_sync_r_24(u_mig20/u_infrastructure/rst0_sync_r_24:Q)                                                                       | NONE(u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_ctl_io_0/gen_cke[0].u_ff_cke)                                    | 4     |
u_plxArb/curState_or0000(u_plxArb/curState_or00001:O)                                                                                                    | NONE(u_plxArb/curState_FSM_FFd1)                                                                                            | 3     |
mgt112_rx0n                                                                                                                                              | IBUF                                                                                                                        | 2     |
mgt112_rx0p                                                                                                                                              | IBUF                                                                                                                        | 2     |
mgt112_rx1n                                                                                                                                              | IBUF                                                                                                                        | 2     |
mgt112_rx1p                                                                                                                                              | IBUF                                                                                                                        | 2     |
mgt114_rx0n                                                                                                                                              | IBUF                                                                                                                        | 2     |
mgt114_rx0p                                                                                                                                              | IBUF                                                                                                                        | 2     |
mgt114_rx1n                                                                                                                                              | IBUF                                                                                                                        | 2     |
mgt114_rx1p                                                                                                                                              | IBUF                                                                                                                        | 2     |
u_ds0Reg/regQ<30>_0(u_ds0Reg/regQ<30>_0:Q)                                                                                                               | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_ds0Reg/regQ<30>_1(u_ds0Reg/regQ<30>_1:Q)                                                                                                               | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_ds0Reg/regQ<30>_10(u_ds0Reg/regQ<30>_10:Q)                                                                                                             | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_ds0Reg/regQ<30>_16(u_ds0Reg/regQ<30>_16:Q)                                                                                                             | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_ds0Reg/regQ<30>_17(u_ds0Reg/regQ<30>_17:Q)                                                                                                             | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_ds0Reg/regQ<30>_18(u_ds0Reg/regQ<30>_18:Q)                                                                                                             | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_ds0Reg/regQ<30>_2(u_ds0Reg/regQ<30>_2:Q)                                                                                                               | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_ds0Reg/regQ<30>_24(u_ds0Reg/regQ<30>_24:Q)                                                                                                             | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_ds0Reg/regQ<30>_25(u_ds0Reg/regQ<30>_25:Q)                                                                                                             | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_ds0Reg/regQ<30>_26(u_ds0Reg/regQ<30>_26:Q)                                                                                                             | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_ds0Reg/regQ<30>_8(u_ds0Reg/regQ<30>_8:Q)                                                                                                               | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_ds0Reg/regQ<30>_9(u_ds0Reg/regQ<30>_9:Q)                                                                                                               | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_interface/u_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb(u_interface/u_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                              | NONE(u_interface/u_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg_1)                                                                  | 2     |
u_interface/u_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb(u_interface/u_fifo/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                              | NONE(u_interface/u_fifo/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                  | 2     |
u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/rxelecidlereset0_i(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/rxelecidlereset0_i1:O)    | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/rxelecidlereset1_i(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/rxelecidlereset1_i1:O)    | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/rxenelecidleresetb_i(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/rxenelecidleresetb_i1:O)| NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile0_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/rxelecidlereset0_i(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/rxelecidlereset0_i1:O)    | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/rxelecidlereset1_i(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/rxelecidlereset1_i1:O)    | NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/rxenelecidleresetb_i(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/rxenelecidleresetb_i1:O)| NONE(u_mgt/g_gtp.pciegtp_wrapper_i/tile1_pciegtp_wrapper_i/gtp_dual_i)                                                      | 2     |
u_mgt/tile_resetdone<0>_inv(u_mgt/tile_resetdone<0>_inv1_INV_0:O)                                                                                        | NONE(u_mgt/tile_rx_resetdone_r2_0)                                                                                          | 2     |
u_mgt/tile_resetdone<1>_inv(u_mgt/tile_resetdone<1>_inv1_INV_0:O)                                                                                        | NONE(u_mgt/tile_rx_resetdone_r2_1)                                                                                          | 2     |
u_mgt/tile_resetdone<2>_inv(u_mgt/tile_resetdone<2>_inv1_INV_0:O)                                                                                        | NONE(u_mgt/tile_rx_resetdone_r2_2)                                                                                          | 2     |
u_mgt/tile_resetdone<3>_inv(u_mgt/tile_resetdone<3>_inv1_INV_0:O)                                                                                        | NONE(u_mgt/tile_rx_resetdone_r2_3)                                                                                          | 2     |
u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_addr_fifo_0/rst_r(u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_addr_fifo_0/rst_r:Q)       | NONE(u_interface/u_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg)                                                                  | 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 12.158ns (Maximum Frequency: 82.249MHz)
   Minimum input arrival time before clock: 5.612ns
   Maximum output required time after clock: 9.498ns
   Maximum combinational path delay: 8.813ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'lb_lclkfb'
  Clock period: 5.776ns (frequency: 173.143MHz)
  Total number of paths / destination ports: 40467 / 3985
-------------------------------------------------------------------------
Delay:               5.776ns (Levels of Logic = 8)
  Source:            u_spi/program_rom/ram_1024_x_18 (RAM)
  Destination:       u_spi/u_rxfifo/count_width_loop[3].register_bit (FF)
  Source Clock:      lb_lclkfb rising
  Destination Clock: lb_lclkfb rising

  Data Path: u_spi/program_rom/ram_1024_x_18 to u_spi/u_rxfifo/count_width_loop[3].register_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16:CLKA->DOA6    10   2.180   0.385  u_spi/program_rom/ram_1024_x_18 (u_spi/instruction<6>)
     RAM16X1D:DPRA2->DPO    1   0.094   0.480  u_spi/processor/reg_loop[0].register_bit (u_spi/processor/sy<0>)
     LUT3:I2->O           28   0.094   0.837  u_spi/processor/reg_loop[0].operand_select_mux (u_spi/port_id<0>)
     LUT4:I1->O            6   0.094   0.737  u_spi/rxFifoRd1 (u_spi/rxFifoRd)
     LUT4:I1->O            1   0.094   0.000  u_spi/u_rxfifo/count_width_loop[0].count_lut (u_spi/u_rxfifo/half_count<0>)
     MUXCY:S->O            1   0.372   0.000  u_spi/u_rxfifo/count_width_loop[0].lsb_count.count_muxcy (u_spi/u_rxfifo/count_carry<0>)
     MUXCY:CI->O           1   0.026   0.000  u_spi/u_rxfifo/count_width_loop[1].mid_count.count_muxcy (u_spi/u_rxfifo/count_carry<1>)
     MUXCY:CI->O           0   0.026   0.000  u_spi/u_rxfifo/count_width_loop[2].mid_count.count_muxcy (u_spi/u_rxfifo/count_carry<2>)
     XORCY:CI->O           1   0.357   0.000  u_spi/u_rxfifo/count_width_loop[3].upper_count.count_xor (u_spi/u_rxfifo/next_count<3>)
     FDRE:D                   -0.018          u_spi/u_rxfifo/count_width_loop[3].register_bit
    ----------------------------------------
    Total                      5.776ns (3.337ns logic, 2.439ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mainclkp'
  Clock period: 12.158ns (frequency: 82.249MHz)
  Total number of paths / destination ports: 12859 / 2959
-------------------------------------------------------------------------
Delay:               1.520ns (Levels of Logic = 1)
  Source:            u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:       u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_wr_0/gen_no_ecc.gen_wdf[0].u_wdf (UNKNOWN)
  Source Clock:      mainclkp rising
  Destination Clock: mainclkp rising 2.0X +90

  Data Path: u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_init_0/u_ff_phy_init_data_sel to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_wr_0/gen_no_ecc.gen_wdf[0].u_wdf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              94   0.471   0.619  u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_init_0/u_ff_phy_init_data_sel (u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/phy_init_data_sel)
     LUT2:I1->O            1   0.094   0.336  u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_write_0/wdf_rden_90_r11 (u_mig20/u_ddr2_top_0/u_mem_if_top_0/wdf_rden)
     FIFO36_72_EXP:RDEN        0.000          u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_usr_top_0/u_usr_wr_0/gen_no_ecc.gen_wdf[0].u_wdf
    ----------------------------------------
    Total                      1.520ns (0.565ns logic, 0.955ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rx_client_clk_1_o'
  Clock period: 4.050ns (frequency: 246.914MHz)
  Total number of paths / destination ports: 1953 / 218
-------------------------------------------------------------------------
Delay:               4.050ns (Levels of Logic = 15)
  Source:            u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Destination:       u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_addr_diff_11 (FF)
  Source Clock:      rx_client_clk_1_o rising
  Destination Clock: rx_client_clk_1_o rising

  Data Path: u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8 to u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_addr_diff_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.471   0.603  u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8 (u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8)
     LUT2:I0->O           10   0.094   1.118  u_emac/client_side_FIFO_emac1/rx_fifo_i/Mxor_binary_1_xor0001_Result1 (u_emac/client_side_FIFO_emac1/rx_fifo_i/binary_1_xor0001)
     LUT6:I0->O            3   0.094   0.587  u_emac/client_side_FIFO_emac1/rx_fifo_i/Mxor_binary_1_xor0000_xo<0>1 (u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr<1>)
     LUT3:I1->O            1   0.094   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_lut<0> (u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<0> (u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<1> (u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<2> (u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3> (u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<4> (u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<5> (u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<6> (u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7> (u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<8> (u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<9> (u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<10> (u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<10>)
     XORCY:CI->O           1   0.357   0.000  u_emac/client_side_FIFO_emac1/rx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11> (u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_addr_diff_sub0000<11>)
     FDRE:D                   -0.018          u_emac/client_side_FIFO_emac1/rx_fifo_i/wr_addr_diff_11
    ----------------------------------------
    Total                      4.050ns (1.742ns logic, 2.308ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rx_client_clk_0_o'
  Clock period: 4.050ns (frequency: 246.914MHz)
  Total number of paths / destination ports: 1953 / 218
-------------------------------------------------------------------------
Delay:               4.050ns (Levels of Logic = 15)
  Source:            u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Destination:       u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11 (FF)
  Source Clock:      rx_client_clk_0_o rising
  Destination Clock: rx_client_clk_0_o rising

  Data Path: u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 to u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.471   0.603  u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8)
     LUT2:I0->O           10   0.094   1.118  u_emac/client_side_FIFO_emac0/rx_fifo_i/Mxor_binary_1_xor0001_Result1 (u_emac/client_side_FIFO_emac0/rx_fifo_i/binary_1_xor0001)
     LUT6:I0->O            3   0.094   0.587  u_emac/client_side_FIFO_emac0/rx_fifo_i/Mxor_binary_1_xor0000_xo<0>1 (u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr<1>)
     LUT3:I1->O            1   0.094   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_lut<0> (u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<0> (u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<1> (u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<2> (u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3> (u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<4> (u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<5> (u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<6> (u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7> (u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<8> (u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<9> (u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<9>)
     MUXCY:CI->O           0   0.026   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<10> (u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_cy<10>)
     XORCY:CI->O           1   0.357   0.000  u_emac/client_side_FIFO_emac0/rx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11> (u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_sub0000<11>)
     FDRE:D                   -0.018          u_emac/client_side_FIFO_emac0/rx_fifo_i/wr_addr_diff_11
    ----------------------------------------
    Total                      4.050ns (1.742ns logic, 2.308ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tx_client_clk_1_o'
  Clock period: 3.815ns (frequency: 262.123MHz)
  Total number of paths / destination ports: 2347 / 319
-------------------------------------------------------------------------
Delay:               3.815ns (Levels of Logic = 3)
  Source:            u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9 (FF)
  Destination:       u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0 (FF)
  Source Clock:      tx_client_clk_1_o rising
  Destination Clock: tx_client_clk_1_o rising

  Data Path: u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9 to u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             6   0.471   0.737  u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9 (u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9)
     LUT3:I0->O            2   0.094   1.074  u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031 (u_emac/client_side_FIFO_emac1/tx_fifo_i/N57)
     LUT6:I0->O           13   0.094   0.642  u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001 (u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload)
     LUT6:I4->O           12   0.094   0.396  u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011 (u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001)
     FDRE:CE                   0.213          u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_addr_0
    ----------------------------------------
    Total                      3.815ns (0.966ns logic, 2.849ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tx_client_clk_0_o'
  Clock period: 3.815ns (frequency: 262.123MHz)
  Total number of paths / destination ports: 2347 / 319
-------------------------------------------------------------------------
Delay:               3.815ns (Levels of Logic = 3)
  Source:            u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9 (FF)
  Destination:       u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Source Clock:      tx_client_clk_0_o rising
  Destination Clock: tx_client_clk_0_o rising

  Data Path: u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9 to u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             6   0.471   0.737  u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9 (u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9)
     LUT3:I0->O            2   0.094   1.074  u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031 (u_emac/client_side_FIFO_emac0/tx_fifo_i/N57)
     LUT6:I0->O           13   0.094   0.642  u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001 (u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload)
     LUT6:I4->O           12   0.094   0.396  u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011 (u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001)
     FDRE:CE                   0.213          u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    ----------------------------------------
    Total                      3.815ns (0.966ns logic, 2.849ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_mgt/tile0_txoutclk0_i'
  Clock period: 3.739ns (frequency: 267.451MHz)
  Total number of paths / destination ports: 1963 / 727
-------------------------------------------------------------------------
Delay:               3.739ns (Levels of Logic = 3)
  Source:            u_mgt/g_txrx[0].u_tx/rd_cnt_2 (FF)
  Destination:       u_mgt/g_txrx[0].u_tx/rd_cnt_0 (FF)
  Source Clock:      u_mgt/tile0_txoutclk0_i rising
  Destination Clock: u_mgt/tile0_txoutclk0_i rising

  Data Path: u_mgt/g_txrx[0].u_tx/rd_cnt_2 to u_mgt/g_txrx[0].u_tx/rd_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.471   1.118  u_mgt/g_txrx[0].u_tx/rd_cnt_2 (u_mgt/g_txrx[0].u_tx/rd_cnt_2)
     LUT6:I0->O            1   0.094   0.710  u_mgt/g_txrx[0].u_tx/rd_cnt_cmp_lt000071 (u_mgt/g_txrx[0].u_tx/rd_cnt_cmp_lt0000_bdd6)
     LUT5:I2->O            1   0.094   0.576  u_mgt/g_txrx[0].u_tx/rd_cnt_cmp_lt000051 (u_mgt/g_txrx[0].u_tx/rd_cnt_cmp_lt0000_bdd2)
     LUT6:I4->O            7   0.094   0.369  u_mgt/g_txrx[0].u_tx/rd_cnt_cmp_lt000031 (u_mgt/g_txrx[0].u_tx/rd_cnt_cmp_lt0000)
     FDRE:CE                   0.213          u_mgt/g_txrx[0].u_tx/rd_cnt_0
    ----------------------------------------
    Total                      3.739ns (0.966ns logic, 2.773ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lb_lclkfb'
  Total number of paths / destination ports: 30773 / 2602
-------------------------------------------------------------------------
Offset:              5.612ns (Levels of Logic = 13)
  Source:            lb_la<10> (PAD)
  Destination:       u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination Clock: lb_lclkfb rising

  Data Path: lb_la<10> to u_interface/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.818   1.074  lb_la_10_IOBUF (N418)
     LUT6:I0->O            1   0.094   0.000  Mcompar_ds0AddrValid_cmp_eq0000_lut<0> (Mcompar_ds0AddrValid_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_ds0AddrValid_cmp_eq0000_cy<0> (Mcompar_ds0AddrValid_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_ds0AddrValid_cmp_eq0000_cy<1> (Mcompar_ds0AddrValid_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_ds0AddrValid_cmp_eq0000_cy<2> (Mcompar_ds0AddrValid_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_ds0AddrValid_cmp_eq0000_cy<3> (Mcompar_ds0AddrValid_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_ds0AddrValid_cmp_eq0000_cy<4> (Mcompar_ds0AddrValid_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_ds0AddrValid_cmp_eq0000_cy<5> (Mcompar_ds0AddrValid_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_ds0AddrValid_cmp_eq0000_cy<6> (Mcompar_ds0AddrValid_cmp_eq0000_cy<6>)
     MUXCY:CI->O          11   0.254   0.765  Mcompar_ds0AddrValid_cmp_eq0000_cy<7> (ds0AddrValid)
     LUT5:I2->O           25   0.094   0.915  u_plx32BitSlave/wrByte0_3_and00001 (ds0WrByte<3>)
     LUT5:I1->O            4   0.094   0.352  dpWenA<3>1 (dpWenA<3>)
     begin scope: 'u_interface/u_dp'
     begin scope: 'BU2'
     RAMB36_EXP:WEAU3          0.624          U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------
    Total                      5.612ns (2.506ns logic, 3.106ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mainclkp'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_iddr_dq:Q1 (PAD)
  Destination:       u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_ff_stg2a_fall (FF)
  Destination Clock: mainclkp rising 2.0X

  Data Path: u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_iddr_dq:Q1 to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_ff_stg2a_fall
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IDDR_2CLK:Q1           2   0.000   0.341  u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_iddr_dq (u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/stg1_out_fall_2m)
     FDC:D                    -0.018          u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_ff_stg2a_fall
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tx_client_clk_1_o'
  Total number of paths / destination ports: 107 / 93
-------------------------------------------------------------------------
Offset:              3.049ns (Levels of Logic = 3)
  Source:            u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC1CLIENTTXACK (PAD)
  Destination:       u_emac/client_side_FIFO_emac1/tx_fifo_i/ramgen_l (RAM)
  Destination Clock: tx_client_clk_1_o rising

  Data Path: u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC1CLIENTTXACK to u_emac/client_side_FIFO_emac1/tx_fifo_i/ramgen_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC1CLIENTTXACK    8   0.000   0.614  u_emac/v5_emac_block/v5_emac_wrapper/v5_emac (u_emac/tx_ack_1_i)
     LUT4:I2->O            1   0.094   0.789  u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_en40 (u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_en40)
     LUT6:I2->O            2   0.094   0.485  u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_en49 (u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_en49)
     LUT4:I3->O           43   0.094   0.465  u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_en132 (u_emac/client_side_FIFO_emac1/tx_fifo_i/rd_bram_u_not0001)
     RAMB16:ENB                0.414          u_emac/client_side_FIFO_emac1/tx_fifo_i/ramgen_l
    ----------------------------------------
    Total                      3.049ns (0.696ns logic, 2.353ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tx_client_clk_0_o'
  Total number of paths / destination ports: 107 / 93
-------------------------------------------------------------------------
Offset:              3.049ns (Levels of Logic = 3)
  Source:            u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK (PAD)
  Destination:       u_emac/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAM)
  Destination Clock: tx_client_clk_0_o rising

  Data Path: u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTTXACK to u_emac/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTTXACK    8   0.000   0.614  u_emac/v5_emac_block/v5_emac_wrapper/v5_emac (u_emac/tx_ack_0_i)
     LUT4:I2->O            1   0.094   0.789  u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_en40 (u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_en40)
     LUT6:I2->O            2   0.094   0.485  u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_en49 (u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_en49)
     LUT4:I3->O           43   0.094   0.465  u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_en132 (u_emac/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001)
     RAMB16:ENB                0.414          u_emac/client_side_FIFO_emac0/tx_fifo_i/ramgen_l
    ----------------------------------------
    Total                      3.049ns (0.696ns logic, 2.353ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'miia_rxclk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 1)
  Source:            miia_rxer (PAD)
  Destination:       u_emac/v5_emac_block/mii0/RX_ER_TO_MAC (FF)
  Destination Clock: miia_rxclk rising

  Data Path: miia_rxer to u_emac/v5_emac_block/mii0/RX_ER_TO_MAC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   0.336  miia_rxer_IBUF (miia_rxer_IBUF)
     FDC:D                    -0.018          u_emac/v5_emac_block/mii0/RX_ER_TO_MAC
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'miia_txclk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.336ns (Levels of Logic = 0)
  Source:            u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0PHYTXD0 (PAD)
  Destination:       u_emac/v5_emac_block/mii0/MII_TXD_0 (FF)
  Destination Clock: miia_txclk rising

  Data Path: u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0PHYTXD0 to u_emac/v5_emac_block/mii0/MII_TXD_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0PHYTXD0     1   0.000   0.336  u_emac/v5_emac_block/v5_emac_wrapper/v5_emac (u_emac/v5_emac_block/mii_txd_0_i<0>)
     FDC:D                    -0.018          u_emac/v5_emac_block/mii0/MII_TXD_0
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'miib_rxclk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 1)
  Source:            miib_rxer (PAD)
  Destination:       u_emac/v5_emac_block/mii1/RX_ER_TO_MAC (FF)
  Destination Clock: miib_rxclk rising

  Data Path: miib_rxer to u_emac/v5_emac_block/mii1/RX_ER_TO_MAC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.818   0.336  miib_rxer_IBUF (miib_rxer_IBUF)
     FDC:D                    -0.018          u_emac/v5_emac_block/mii1/RX_ER_TO_MAC
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'miib_txclk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.336ns (Levels of Logic = 0)
  Source:            u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC1PHYTXD0 (PAD)
  Destination:       u_emac/v5_emac_block/mii1/MII_TXD_0 (FF)
  Destination Clock: miib_txclk rising

  Data Path: u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC1PHYTXD0 to u_emac/v5_emac_block/mii1/MII_TXD_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC1PHYTXD0     1   0.000   0.336  u_emac/v5_emac_block/v5_emac_wrapper/v5_emac (u_emac/v5_emac_block/mii_txd_1_i<0>)
     FDC:D                    -0.018          u_emac/v5_emac_block/mii1/MII_TXD_0
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rx_client_clk_1_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.336ns (Levels of Logic = 0)
  Source:            u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC1CLIENTRXD7 (PAD)
  Destination:       u_emac/rx_data_1_r_7 (FF)
  Destination Clock: rx_client_clk_1_o rising

  Data Path: u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC1CLIENTRXD7 to u_emac/rx_data_1_r_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC1CLIENTRXD7    1   0.000   0.336  u_emac/v5_emac_block/v5_emac_wrapper/v5_emac (u_emac/rx_data_1_i<7>)
     FDC:D                    -0.018          u_emac/rx_data_1_r_7
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rx_client_clk_0_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              0.336ns (Levels of Logic = 0)
  Source:            u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXD7 (PAD)
  Destination:       u_emac/rx_data_0_r_7 (FF)
  Destination Clock: rx_client_clk_0_o rising

  Data Path: u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:EMAC0CLIENTRXD7 to u_emac/rx_data_0_r_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC:EMAC0CLIENTRXD7    1   0.000   0.336  u_emac/v5_emac_block/v5_emac_wrapper/v5_emac (u_emac/rx_data_0_i<7>)
     FDC:D                    -0.018          u_emac/rx_data_0_r_7
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lb_lclkfb'
  Total number of paths / destination ports: 3000 / 243
-------------------------------------------------------------------------
Offset:              9.498ns (Levels of Logic = 7)
  Source:            u_mgt/g_txrx[2].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:       lb_ld<31> (PAD)
  Source Clock:      lb_lclkfb rising

  Data Path: u_mgt/g_txrx[2].u_rx/u_dp/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP to lb_ld<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKBU->DOB31    1   2.180   0.973  U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (doutb(31))
     end scope: 'BU2'
     end scope: 'u_mgt/g_txrx[2].u_rx/u_dp'
     LUT6:I1->O            1   0.094   0.000  u_mgt/Mmux_lb_do_324 (u_mgt/Mmux_lb_do_324)
     MUXF7:I1->O           1   0.254   0.789  u_mgt/Mmux_lb_do_2_f7_23 (gtp_do<31>)
     LUT5:I1->O            1   0.094   1.069  ld_out<31>7 (ld_out<31>7)
     LUT6:I0->O            1   0.094   1.069  ld_out<31>277_SW0 (N678)
     LUT6:I0->O            1   0.094   0.336  ld_out<31>277 (ld_out<31>)
     IOBUF:I->IO               2.452          lb_ld_31_IOBUF (lb_ld<31>)
    ----------------------------------------
    Total                      9.498ns (5.262ns logic, 4.236ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mainclkp'
  Total number of paths / destination ports: 239 / 195
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       ddr2_dqs<3> (PAD)
  Source Clock:      mainclkp falling 2.0X

  Data Path: u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_oddr_dqs to ddr2_dqs<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_oddr_dqs (u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_out)
     IOBUFDS:I->IOB        0   2.452   0.000  u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2_ddr3.u_iobuf_dqs (ddr2_dqs_n<3>)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'miia_txclk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            u_emac/v5_emac_block/mii0/MII_TX_EN (FF)
  Destination:       miia_txen (PAD)
  Source Clock:      miia_txclk rising

  Data Path: u_emac/v5_emac_block/mii0/MII_TX_EN to miia_txen
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  u_emac/v5_emac_block/mii0/MII_TX_EN (u_emac/v5_emac_block/mii0/MII_TX_EN)
     OBUF:I->O                 2.452          miia_txen_OBUF (miia_txen)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'miib_txclk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            u_emac/v5_emac_block/mii1/MII_TX_EN (FF)
  Destination:       miib_txen (PAD)
  Source Clock:      miib_txclk rising

  Data Path: u_emac/v5_emac_block/mii1/MII_TX_EN to miib_txen
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  u_emac/v5_emac_block/mii1/MII_TX_EN (u_emac/v5_emac_block/mii1/MII_TX_EN)
     OBUF:I->O                 2.452          miib_txen_OBUF (miib_txen)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tx_client_clk_0_o'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.812ns (Levels of Logic = 0)
  Source:            u_emac/client_side_FIFO_emac0/tx_fifo_i/tx_data_7 (FF)
  Destination:       u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:CLIENTEMAC0TXD7 (PAD)
  Source Clock:      tx_client_clk_0_o rising

  Data Path: u_emac/client_side_FIFO_emac0/tx_fifo_i/tx_data_7 to u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:CLIENTEMAC0TXD7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.341  u_emac/client_side_FIFO_emac0/tx_fifo_i/tx_data_7 (u_emac/tx_data_0_i<7>)
    TEMAC:CLIENTEMAC0TXD7        0.000          u_emac/v5_emac_block/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      0.812ns (0.471ns logic, 0.341ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tx_client_clk_1_o'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.812ns (Levels of Logic = 0)
  Source:            u_emac/client_side_FIFO_emac1/tx_fifo_i/tx_data_7 (FF)
  Destination:       u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:CLIENTEMAC1TXD7 (PAD)
  Source Clock:      tx_client_clk_1_o rising

  Data Path: u_emac/client_side_FIFO_emac1/tx_fifo_i/tx_data_7 to u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:CLIENTEMAC1TXD7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.471   0.341  u_emac/client_side_FIFO_emac1/tx_fifo_i/tx_data_7 (u_emac/tx_data_1_i<7>)
    TEMAC:CLIENTEMAC1TXD7        0.000          u_emac/v5_emac_block/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      0.812ns (0.471ns logic, 0.341ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'miia_rxclk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.807ns (Levels of Logic = 0)
  Source:            u_emac/v5_emac_block/mii0/RX_DV_TO_MAC (FF)
  Destination:       u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV (PAD)
  Source Clock:      miia_rxclk rising

  Data Path: u_emac/v5_emac_block/mii0/RX_DV_TO_MAC to u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:PHYEMAC0RXDV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  u_emac/v5_emac_block/mii0/RX_DV_TO_MAC (u_emac/v5_emac_block/mii0/RX_DV_TO_MAC)
    TEMAC:PHYEMAC0RXDV         0.000          u_emac/v5_emac_block/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'miib_rxclk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.807ns (Levels of Logic = 0)
  Source:            u_emac/v5_emac_block/mii1/RX_DV_TO_MAC (FF)
  Destination:       u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:PHYEMAC1RXDV (PAD)
  Source Clock:      miib_rxclk rising

  Data Path: u_emac/v5_emac_block/mii1/RX_DV_TO_MAC to u_emac/v5_emac_block/v5_emac_wrapper/v5_emac:PHYEMAC1RXDV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  u_emac/v5_emac_block/mii1/RX_DV_TO_MAC (u_emac/v5_emac_block/mii1/RX_DV_TO_MAC)
    TEMAC:PHYEMAC1RXDV         0.000          u_emac/v5_emac_block/v5_emac_wrapper/v5_emac
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4009 / 219
-------------------------------------------------------------------------
Delay:               8.813ns (Levels of Logic = 7)
  Source:            lb_la<31> (PAD)
  Destination:       lb_ld<3> (PAD)

  Data Path: lb_la<31> to lb_ld<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.818   1.074  lb_la_31_IOBUF (N397)
     LUT6:I0->O            1   0.094   0.789  ds1AddrValid_cmp_eq000034 (ds1AddrValid_cmp_eq000034)
     LUT4:I0->O           41   0.094   0.609  ds1AddrValid_cmp_eq0000174 (ds1AddrValid)
     LUT5:I4->O           32   0.094   1.196  ld_out<0>11 (N0)
     LUT6:I0->O            1   0.094   1.069  ld_out<3>154_SW0 (N702)
     LUT6:I0->O            1   0.094   0.336  ld_out<3>154 (ld_out<3>)
     IOBUF:I->IO               2.452          lb_ld_3_IOBUF (lb_ld<3>)
    ----------------------------------------
    Total                      8.813ns (3.740ns logic, 5.073ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[9].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[12].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[13].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_2m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[10].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[11].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[14].u_iob_dq/gen_stg2_2s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[2].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[3].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[4].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[6].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[17].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[19].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[21].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[22].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[25].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[28].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[29].u_iob_dq/gen_stg2_0s.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[1].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[5].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[18].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[20].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[27].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[30].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2a_d.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_a.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_b.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_c.
WARNING:Xst:616 - Invalid property "syn_noprune TRUE": Did not attach to u_mig20/u_ddr2_top_0/u_mem_if_top_0/u_phy_top_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_0m.u_dummy_lut_stg2b_d.


Total REAL time to Xst completion: 89.00 secs
Total CPU time to Xst completion: 89.72 secs
 
--> 

Total memory usage is 598288 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2183 (   0 filtered)
Number of infos    :  125 (   0 filtered)

