* ******************************************************************************

* iCEcube Packer

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:01:30

* File Generated:     Jun 17 2015 16:41:31

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\packer.exe  C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA  --package  TQ144  --outdir  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer  --translator  C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc  --dst_sdc_file  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: SimpleVGA
Used Logic Cell: 138/1280
Used Logic Tile: 23/160
Used IO Cell:    4/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: PixelClock_g
Clock Source: VGAClock.PixelClock 
Clock Driver: VGAClock.PLLOUTCORE_derived_clock_RNIE579 (ICE_GB)
Driver Position: (0, 9, 0)
Fanout to FF: 23
Fanout to Tile: 9


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 1 0 0 0 0 0 0 0 0 0 0   
 6|   3 8 0 8 0 0 0 0 0 0 0 0   
 5|   7 8 0 3 0 0 0 0 0 0 0 0   
 4|   8 8 0 0 6 6 0 0 0 0 0 0   
 3|   7 3 0 8 7 7 0 0 0 0 0 0   
 2|   7 8 0 4 7 1 0 0 0 0 0 0   
 1|   0 0 0 8 5 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.00

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  4  0  0  0  0  0  0  0  0  0  0    
 6|     2 17  0 16  0  0  0  0  0  0  0  0    
 5|    11 14  0  8  0  0  0  0  0  0  0  0    
 4|    14 14  0  0 13 12  0  0  0  0  0  0    
 3|    14 12  0 15 12 13  0  0  0  0  0  0    
 2|    15 17  0 12 10  1  0  0  0  0  0  0    
 1|     0  0  0 17 11  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 17
Average number of input nets per logic tile: 11.91

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  4  0  0  0  0  0  0  0  0  0  0    
 6|     3 22  0 29  0  0  0  0  0  0  0  0    
 5|    14 17  0  8  0  0  0  0  0  0  0  0    
 4|    18 18  0  0 14 14  0  0  0  0  0  0    
 3|    17 12  0 21 15 16  0  0  0  0  0  0    
 2|    17 20  0 13 13  1  0  0  0  0  0  0    
 1|     0  0  0 18 14  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 29
Average number of input pins per logic tile: 14.70

***** Run Time Info *****
Run Time:  1
