-- =============================================================
--  mag_sqr_fft.vhd  ï¿½C 8?point radix?2 DIT FFT  +  |X(k)|2  (Q1.15)
--  ï¿½ï¿½ï¿½ï¿½Êµï¿½Ö£ï¿½ï¿½ï¿½Ö±ï¿½ï¿½ï¿½æ»»ï¿½ï¿½ï¿½ï¿½Ê¾ï¿½æ¡£
--  * ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ / ï¿½ï¿½È»Ë³ï¿½ï¿½ï¿½ï¿½ï¿½
--  * ï¿½ï¿½ï¿½ï¿½ï¿½ã£¬È«ï¿½ï¿½ï¿½ï¿½×ªï¿½ï¿½ï¿½ï¿½Ó²ï¿½ï¿½ï¿½ï¿½
--  * 3 ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ï¼ï¿½ï¿½ã£¬ï¿½ï¿½ï¿½Ë³ï¿½ï¿½Ð´ï¿½ï¿½ RAM Port?B
-- =============================================================

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.spect_pkg.all;

entity mag_sqr_fft is
    generic (
        WIDTH : natural := DATA_WIDTH;   -- 16
        N     : natural := N_POINTS);    -- 8
    port (
        clk      : in  std_logic;
        rst_n    : in  std_logic;
        start    : in  std_logic;
        done     : out std_logic;
        -- Port?B (ï¿½ï¿½ ram_dp ï¿½ï¿½ï¿½ï¿½)
        ram_addr : out addr_t;
        ram_din  : in  signed(WIDTH-1 downto 0);
        ram_dout : out signed(WIDTH-1 downto 0);
        ram_we   : out std_logic);
end entity;

architecture rtl of mag_sqr_fft is
    -- ï¿½ï¿½ï¿½Í¶ï¿½ï¿½ï¿½Í³ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ö²ï¿½ï¿½ï¿½
    
    -- ï¿½Þ¸ï¿½×´Ì¬ï¿½ï¿½
    type state_t is (IDLE, STAGE1, STAGE2, STAGE3, MAG_CALC, DONE1);
    signal st  : state_t := IDLE;
    
    -- ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Í¿ï¿½ï¿½ï¿½ï¿½Åºï¿½
    signal cnt : unsigned(3 downto 0) := (others => '0');
    signal step : unsigned(1 downto 0) := (others => '0'); -- ï¿½ï¿½/ï¿½ï¿½ï¿½ï¿½/Ð´ï¿½Ä²ï¿½ï¿½ï¿½
    
    -- ï¿½ï¿½Ê±ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Ö»ï¿½æ´¢ï¿½ï¿½Ç°ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ý£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½é£©
    signal t_re, t_im, b_re, b_im : data_t := (others => '0');
    signal w_re, w_im : data_t := (others => '0');
    signal res_t_re, res_t_im, res_b_re, res_b_im : data_t := (others => '0');
    
    -- RAMï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
    signal rd_addr : addr_t := (others => '0');
    signal wr_addr : addr_t := (others => '0');
    signal wr_en   : std_logic := '0';
    signal wr_data : data_t := (others => '0');
    
    -- ï¿½ï¿½ï¿½ï¿½ï¿½Ë·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ö²ï¿½ï¿½ï¿½
    
    -- ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Îµï¿½Ôªï¿½ï¿½Ö·ï¿½Äºï¿½ï¿½ï¿½
	function calc_butterfly_addr(
			stage : unsigned;      -- stage Î»¿íËæ±ã£¬Äã×Ô¼º¶¨Òå
			grp   : unsigned;
			pair  : unsigned) return unsigned is
	  variable distance : integer;
	  variable base_addr, result : unsigned(grp'range);
	begin
	  distance  := 2 ** to_integer(stage);
	  base_addr := shift_left(grp, to_integer(stage)+1);  -- <<=== ×óÒÆ
	  if pair = 0 then
		 result := base_addr + grp;
	  else
		 result := base_addr + grp + distance;
	  end if;
	  return result;
	end;

    
    -- ï¿½ï¿½È¡ï¿½ï¿½×ªï¿½ï¿½ï¿½ÓµÄºï¿½ï¿½ï¿½
    function get_twiddle(stage, grp : unsigned) return integer is
        variable k : integer;
    begin
        k := to_integer(grp) * (N/2**to_integer(stage+1));
        return k;
    end function;
    
begin
    -- RAMï¿½Ó¿ï¿½
    ram_we <= wr_en;
    ram_dout <= wr_data;
    
    process(clk, rst_n)
        variable mag2 : signed(31 downto 0);
        variable stage_idx, group_idx, pair_idx : unsigned(2 downto 0);
        variable addr_t, addr_b : addr_t;
    begin
        if rst_n = '0' then
            st <= IDLE;
            cnt <= (others => '0');
            step <= (others => '0');
            wr_en <= '0';
            done <= '0';
        elsif rising_edge(clk) then
            -- Ä¬ï¿½ï¿½ï¿½ï¿½ï¿½
            wr_en <= '0';
            done <= '0';
            
            case st is
                when IDLE =>
                    if start = '1' then
                        st <= STAGE1;
                        cnt <= (others => '0');
                        step <= (others => '0');
                    end if;
                
                -- ï¿½ï¿½Ò»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ã£¨ï¿½ï¿½ï¿½ï¿½=4ï¿½ï¿½
                when STAGE1 =>
                    stage_idx := to_unsigned(0, 3);
                    group_idx := cnt(2 downto 1);
                    pair_idx := cnt(0 downto 0);
                    
                    case step is
                        when "00" => -- ï¿½ï¿½È¡ï¿½ï¿½Ò»ï¿½ï¿½ï¿½ï¿½ï¿½Ýµï¿½
                            addr_t := calc_butterfly_addr(stage_idx, group_idx, to_unsigned(0, 1));
                            ram_addr <= addr_t & '0'; -- Êµï¿½ï¿½ï¿½ï¿½Ö·
                            step <= step + 1;
                            
                        when "01" => -- ï¿½ï¿½È¡ï¿½ï¿½Ò»ï¿½ï¿½ï¿½ï¿½ï¿½Ýµï¿½ï¿½ï¿½é²¿
                            t_re <= ram_din;
                            ram_addr <= addr_t & '1'; -- ï¿½é²¿ï¿½ï¿½Ö·
                            step <= step + 1;
                            
                        when "10" => -- ï¿½ï¿½È¡ï¿½Ú¶ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ýµï¿½
                            t_im <= ram_din;
                            addr_b := calc_butterfly_addr(stage_idx, group_idx, to_unsigned(1, 1));
                            ram_addr <= addr_b & '0'; -- Êµï¿½ï¿½ï¿½ï¿½Ö·
                            step <= step + 1;
                            
                        when "11" => -- ï¿½ï¿½È¡ï¿½Ú¶ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ýµï¿½ï¿½ï¿½é²¿ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
                            b_re <= ram_din;
                            ram_addr <= addr_b & '1'; -- ï¿½é²¿ï¿½ï¿½Ö·
                            
                            -- ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ï¿½Ú£ï¿½ï¿½ï¿½ï¿½Ç½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ý½ï¿½ï¿½Ð¼ï¿½ï¿½ï¿½
                            -- ï¿½ï¿½ï¿½ï¿½Ê¼Ð´ï¿½Ø½ï¿½ï¿½
                            step <= "00";
                            
                            if cnt = 7 then
                                cnt <= (others => '0');
                                st <= STAGE2;
                            else
                                cnt <= cnt + 1;
                            end if;
                    end case;
                    
                -- ï¿½Ú¶ï¿½ï¿½ï¿½ï¿½Íµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Êµï¿½ï¿½
                -- ...
                
                -- ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Æ½ï¿½ï¿½
                when MAG_CALC =>
                    -- ï¿½ï¿½ï¿½ï¿½ï¿½Úµï¿½Ç°STORE×´Ì¬ï¿½ï¿½Êµï¿½ï¿½
                    -- ï¿½ï¿½Ö±ï¿½Ó´ï¿½RAMï¿½ï¿½È¡ï¿½ï¿½ï¿½Ý¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Æ½ï¿½ï¿½
                    
                when DONE1 =>
                    done <= '1';
                    if start = '0' then
                        st <= IDLE;
                    end if;
            end case;
        end if;
    end process;
end architecture;
