// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module encrypt_KeySchedule (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        type_r,
        key_address0,
        key_ce0,
        key_q0,
        word_address0,
        word_ce0,
        word_we0,
        word_d0,
        word_q0,
        word_address1,
        word_ce1,
        word_q1
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 50'b1;
parameter    ap_ST_st2_fsm_1 = 50'b10;
parameter    ap_ST_st3_fsm_2 = 50'b100;
parameter    ap_ST_st4_fsm_3 = 50'b1000;
parameter    ap_ST_st5_fsm_4 = 50'b10000;
parameter    ap_ST_st6_fsm_5 = 50'b100000;
parameter    ap_ST_st7_fsm_6 = 50'b1000000;
parameter    ap_ST_st8_fsm_7 = 50'b10000000;
parameter    ap_ST_st9_fsm_8 = 50'b100000000;
parameter    ap_ST_st10_fsm_9 = 50'b1000000000;
parameter    ap_ST_st11_fsm_10 = 50'b10000000000;
parameter    ap_ST_st12_fsm_11 = 50'b100000000000;
parameter    ap_ST_st13_fsm_12 = 50'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 50'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 50'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 50'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 50'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 50'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 50'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 50'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 50'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 50'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 50'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 50'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 50'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 50'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 50'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 50'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 50'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 50'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 50'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 50'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 50'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 50'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 50'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 50'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 50'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 50'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 50'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 50'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 50'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 50'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 50'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 50'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 50'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 50'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 50'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 50'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 50'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 50'b10000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_3E900 = 32'b111110100100000000;
parameter    ap_const_lv32_3E8C0 = 32'b111110100011000000;
parameter    ap_const_lv32_3E880 = 32'b111110100010000000;
parameter    ap_const_lv32_2EF00 = 32'b101110111100000000;
parameter    ap_const_lv32_2EEC0 = 32'b101110111011000000;
parameter    ap_const_lv32_2EE80 = 32'b101110111010000000;
parameter    ap_const_lv32_1F500 = 32'b11111010100000000;
parameter    ap_const_lv32_1F4C0 = 32'b11111010011000000;
parameter    ap_const_lv32_1F480 = 32'b11111010010000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_2E = 32'b101110;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv10_78 = 10'b1111000;
parameter    ap_const_lv10_F0 = 10'b11110000;
parameter    ap_const_lv10_168 = 10'b101101000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv31_7FFFFFFF = 31'b1111111111111111111111111111111;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] type_r;
output  [6:0] key_address0;
output   key_ce0;
input  [31:0] key_q0;
output  [8:0] word_address0;
output   word_ce0;
output   word_we0;
output  [31:0] word_d0;
input  [31:0] word_q0;
output  [8:0] word_address1;
output   word_ce1;
input  [31:0] word_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg key_ce0;
reg[8:0] word_address0;
reg word_ce0;
reg word_we0;
reg[31:0] word_d0;
reg[8:0] word_address1;
reg word_ce1;
(* fsm_encoding = "none" *) reg   [49:0] ap_CS_fsm = 50'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_68;
reg   [7:0] Sbox_address0;
reg    Sbox_ce0;
wire   [7:0] Sbox_q0;
wire   [4:0] Rcon0_address0;
reg    Rcon0_ce0;
wire   [7:0] Rcon0_q0;
wire   [5:0] grp_fu_603_p3;
reg   [5:0] reg_659;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_112;
reg    ap_sig_cseq_ST_st43_fsm_42;
reg    ap_sig_bdd_119;
wire    grp_fu_847_ap_done;
wire   [5:0] grp_fu_651_p3;
reg   [5:0] reg_663;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_133;
reg    ap_sig_cseq_ST_st42_fsm_41;
reg    ap_sig_bdd_140;
wire   [31:0] type_read_read_fu_110_p2;
wire   [7:0] round_cast_cast_fu_667_p1;
reg   [7:0] round_cast_cast_reg_1476;
wire   [7:0] nb_cast_cast_fu_671_p1;
reg   [7:0] nb_cast_cast_reg_1481;
wire   [31:0] j_cast_fu_675_p1;
reg   [31:0] j_cast_reg_1486;
wire   [3:0] j_4_fu_685_p2;
reg   [3:0] j_4_reg_1496;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_188;
wire   [4:0] tmp_s_fu_695_p3;
reg   [4:0] tmp_s_reg_1501;
wire   [0:0] exitcond3_fu_679_p2;
wire   [9:0] tmp_44_cast_fu_703_p1;
reg   [9:0] tmp_44_cast_reg_1506;
wire   [31:0] tmp_61_cast_fu_711_p1;
reg   [31:0] tmp_61_cast_reg_1511;
wire   [0:0] tmp_46_fu_715_p2;
reg   [0:0] tmp_46_reg_1516;
wire   [2:0] i_4_fu_731_p2;
reg   [2:0] i_4_reg_1524;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_211;
wire   [0:0] exitcond2_fu_725_p2;
wire   [9:0] tmp_63_fu_781_p2;
reg   [9:0] tmp_63_reg_1534;
wire   [3:0] tmp_58_fu_800_p1;
reg   [3:0] tmp_58_reg_1542;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_227;
wire    grp_fu_795_ap_done;
wire   [0:0] tmp_50_fu_804_p2;
reg   [0:0] tmp_50_reg_1547;
wire  signed [63:0] tmp_52_fu_816_p1;
reg  signed [63:0] tmp_52_reg_1551;
wire   [9:0] tmp_59_fu_821_p1;
reg   [9:0] tmp_59_reg_1556;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_256;
reg   [31:0] temp_0_1_reg_1589;
reg   [31:0] temp_1_1_reg_1594;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_268;
wire   [0:0] grp_fu_563_p3;
reg   [0:0] tmp_78_reg_1614;
wire   [3:0] tmp_79_fu_872_p1;
reg   [3:0] tmp_79_reg_1619;
wire   [3:0] tmp_80_fu_876_p1;
reg   [3:0] tmp_80_reg_1624;
wire   [0:0] grp_fu_611_p3;
reg   [0:0] tmp_98_reg_1634;
wire   [3:0] tmp_99_fu_926_p1;
reg   [3:0] tmp_99_reg_1639;
wire   [3:0] tmp_100_fu_930_p1;
reg   [3:0] tmp_100_reg_1644;
reg   [7:0] temp_1_reg_1649;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_293;
reg   [7:0] Sbox_load_3_reg_1659;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_303;
reg    ap_sig_cseq_ST_st41_fsm_40;
reg    ap_sig_bdd_312;
reg   [0:0] tmp_67_reg_1674;
wire   [3:0] tmp_68_fu_1000_p1;
reg   [3:0] tmp_68_reg_1679;
wire   [3:0] tmp_69_fu_1004_p1;
reg   [3:0] tmp_69_reg_1684;
wire   [30:0] tmp_77_fu_1054_p1;
reg   [30:0] tmp_77_reg_1694;
reg   [0:0] tmp_88_reg_1699;
wire   [3:0] tmp_89_fu_1058_p1;
reg   [3:0] tmp_89_reg_1704;
wire   [3:0] tmp_90_fu_1062_p1;
reg   [3:0] tmp_90_reg_1709;
reg   [7:0] Sbox_load_reg_1714;
reg    ap_sig_cseq_ST_st44_fsm_43;
reg    ap_sig_bdd_336;
wire   [0:0] or_cond_35_fu_1150_p2;
reg   [0:0] or_cond_35_reg_1729;
reg    ap_sig_cseq_ST_st45_fsm_44;
reg    ap_sig_bdd_349;
wire   [2:0] i_5_fu_1161_p2;
reg   [2:0] i_5_reg_1736;
reg    ap_sig_cseq_ST_st46_fsm_45;
reg    ap_sig_bdd_358;
wire   [1:0] tmp_115_fu_1167_p1;
reg   [1:0] tmp_115_reg_1741;
wire   [0:0] exitcond1_fu_1155_p2;
wire   [0:0] tmp_116_fu_1185_p3;
reg   [0:0] tmp_116_reg_1748;
wire   [3:0] tmp_117_fu_1193_p1;
reg   [3:0] tmp_117_reg_1753;
wire   [3:0] tmp_124_fu_1203_p1;
reg   [3:0] tmp_124_reg_1758;
wire   [5:0] tmp_130_fu_1233_p3;
reg   [5:0] tmp_130_reg_1763;
wire   [9:0] tmp_113_fu_1249_p2;
reg   [9:0] tmp_113_reg_1768;
wire   [9:0] tmp_114_fu_1255_p1;
reg   [9:0] tmp_114_reg_1773;
reg    ap_sig_cseq_ST_st47_fsm_46;
reg    ap_sig_bdd_391;
wire   [31:0] temp_3_3_fu_1337_p3;
reg    ap_sig_cseq_ST_st48_fsm_47;
reg    ap_sig_bdd_400;
wire   [31:0] temp_3_4_fu_1353_p3;
wire   [31:0] temp_3_7_fu_1369_p3;
wire   [31:0] temp_3_9_fu_1377_p3;
wire   [2:0] i_6_fu_1391_p2;
reg   [2:0] i_6_reg_1806;
reg    ap_sig_cseq_ST_st49_fsm_48;
reg    ap_sig_bdd_415;
wire   [0:0] exitcond_fu_1385_p2;
wire   [9:0] tmp_123_fu_1433_p2;
reg   [9:0] tmp_123_reg_1816;
wire   [31:0] tmp_14_fu_1442_p6;
reg   [31:0] tmp_14_reg_1821;
wire   [31:0] j_5_fu_1456_p2;
reg   [3:0] round_1_phi_fu_283_p18;
reg   [3:0] nb_1_phi_fu_315_p18;
reg   [3:0] j_phi_fu_347_p18;
reg   [3:0] j_reg_344;
reg   [3:0] j4_reg_377;
reg   [2:0] i_reg_388;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_504;
reg   [31:0] j_1_reg_399;
wire   [31:0] temp_2_cast_fu_1136_p1;
reg   [31:0] temp_22_phi_fu_412_p4;
reg   [31:0] temp_22_reg_409;
wire   [31:0] temp_1_cast_fu_1132_p1;
reg   [31:0] temp_12_phi_fu_422_p4;
reg   [31:0] temp_12_reg_419;
wire   [31:0] temp_0_1_cast_fu_1127_p1;
reg   [31:0] temp_02_phi_fu_432_p4;
reg   [31:0] temp_02_reg_429;
wire   [31:0] Sbox_load_3_cast_fu_1141_p1;
reg   [31:0] temp_3_phi_fu_442_p4;
reg   [31:0] temp_3_reg_439;
reg   [31:0] temp_31_reg_449;
reg   [31:0] temp_2_s_reg_460;
reg   [31:0] temp_3_5_reg_471;
reg   [31:0] temp_3_8_reg_482;
reg   [2:0] i_1_reg_493;
reg   [31:0] temp_3_2_reg_504;
reg   [31:0] temp_2_3_reg_516;
reg   [31:0] temp_1_3_reg_528;
reg   [31:0] temp_0_3_reg_540;
reg   [2:0] i_2_reg_552;
reg    ap_sig_cseq_ST_st50_fsm_49;
reg    ap_sig_bdd_555;
wire   [63:0] sum_cast_fu_750_p1;
wire  signed [63:0] tmp_67_cast_fu_786_p1;
wire  signed [63:0] tmp_107_cast_fu_831_p1;
wire  signed [63:0] tmp_69_cast_fu_842_p1;
wire  signed [63:0] tmp_108_cast_fu_857_p1;
wire  signed [63:0] tmp_109_cast_fu_867_p1;
wire  signed [63:0] tmp_88_cast_fu_921_p1;
wire  signed [63:0] tmp_106_cast_fu_975_p1;
wire  signed [63:0] tmp_68_cast_fu_985_p1;
wire  signed [63:0] tmp_70_cast_fu_995_p1;
wire  signed [63:0] tmp_79_cast_fu_1049_p1;
wire  signed [63:0] tmp_55_fu_1071_p1;
wire  signed [63:0] tmp_97_cast_fu_1117_p1;
wire  signed [63:0] tmp_118_cast_fu_1299_p1;
wire  signed [63:0] tmp_122_cast_fu_1428_p1;
wire  signed [63:0] tmp_123_cast_fu_1462_p1;
wire   [31:0] tmp_60_fu_1466_p2;
wire   [31:0] grp_fu_571_p2;
wire   [5:0] grp_fu_577_p4;
wire   [5:0] grp_fu_587_p2;
wire   [5:0] grp_fu_593_p4;
wire   [31:0] grp_fu_619_p2;
wire   [5:0] grp_fu_625_p4;
wire   [5:0] grp_fu_635_p2;
wire   [5:0] grp_fu_641_p4;
wire   [2:0] tmp_fu_691_p1;
wire   [3:0] tmp_45_fu_707_p0;
wire   [3:0] tmp_45_fu_707_p1;
wire   [7:0] tmp_45_fu_707_p2;
wire   [4:0] i_cast_fu_721_p1;
wire   [4:0] tmp_48_fu_737_p2;
wire   [5:0] sum_fu_742_p3;
wire   [5:0] tmp_61_fu_763_p3;
wire   [9:0] tmp_57_fu_755_p3;
wire   [9:0] p_shl4_cast_fu_771_p1;
wire   [9:0] tmp_62_fu_775_p2;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_690;
wire   [3:0] grp_fu_795_p1;
wire   [31:0] grp_fu_795_p2;
wire   [31:0] tmp_51_fu_810_p2;
wire   [9:0] tmp_107_fu_825_p2;
wire   [9:0] tmp_65_fu_836_p2;
wire   [4:0] grp_fu_847_p1;
wire   [9:0] tmp_108_fu_852_p2;
wire   [9:0] tmp_109_fu_862_p2;
wire   [9:0] tmp_81_fu_880_p3;
wire   [9:0] tmp_82_fu_887_p2;
wire   [9:0] tmp_83_fu_893_p3;
wire   [9:0] tmp_87_cast_fu_907_p3;
wire   [9:0] tmp_84_fu_900_p3;
wire   [9:0] tmp_87_fu_915_p2;
wire   [9:0] tmp_101_fu_934_p3;
wire   [9:0] tmp_102_fu_941_p2;
wire   [9:0] tmp_103_fu_947_p3;
wire   [9:0] tmp_105_cast_fu_961_p3;
wire   [9:0] tmp_104_fu_954_p3;
wire   [9:0] tmp_106_fu_969_p2;
wire   [9:0] tmp_64_fu_980_p2;
wire   [9:0] tmp_66_fu_990_p2;
wire   [9:0] tmp_70_fu_1008_p3;
wire   [9:0] tmp_71_fu_1015_p2;
wire   [9:0] tmp_72_fu_1021_p3;
wire   [9:0] tmp_78_cast_fu_1035_p3;
wire   [9:0] tmp_73_fu_1028_p3;
wire   [9:0] tmp_76_fu_1043_p2;
wire   [31:0] grp_fu_847_p2;
wire   [30:0] tmp_54_fu_1066_p2;
wire   [9:0] tmp_91_fu_1076_p3;
wire   [9:0] tmp_92_fu_1083_p2;
wire   [9:0] tmp_93_fu_1089_p3;
wire   [9:0] tmp_96_cast_fu_1103_p3;
wire   [9:0] tmp_94_fu_1096_p3;
wire   [9:0] tmp_97_fu_1111_p2;
wire   [7:0] temp_0_fu_1122_p2;
wire   [0:0] tmp_56_fu_1145_p2;
wire   [1:0] in_assign_4_fu_1171_p5;
wire   [31:0] in_assign_4_fu_1171_p6;
wire   [31:0] p_neg3_fu_1197_p2;
wire   [5:0] p_lshr_i3_cast_fu_1207_p4;
wire   [5:0] p_neg_t_i3_fu_1217_p2;
wire   [5:0] tmp_129_fu_1223_p4;
wire   [9:0] tmp_111_fu_1241_p1;
wire   [9:0] tmp_112_fu_1245_p1;
wire   [9:0] tmp_125_fu_1259_p3;
wire   [9:0] tmp_126_fu_1266_p2;
wire   [9:0] tmp_127_fu_1272_p3;
wire   [9:0] tmp_117_cast_fu_1286_p3;
wire   [9:0] tmp_128_fu_1279_p3;
wire   [9:0] tmp_118_fu_1293_p2;
wire   [0:0] sel_tmp1_fu_1318_p2;
wire   [0:0] sel_tmp9_fu_1313_p2;
wire   [0:0] sel_tmp_fu_1308_p2;
wire   [31:0] temp_3_10_cast_fu_1304_p1;
wire   [0:0] or_cond_fu_1323_p2;
wire   [31:0] newSel_fu_1329_p3;
wire   [31:0] newSel2_fu_1345_p3;
wire   [31:0] temp_3_6_fu_1361_p3;
wire   [5:0] tmp_120_fu_1405_p3;
wire   [9:0] tmp_119_fu_1397_p3;
wire   [9:0] p_shl2_cast_fu_1413_p1;
wire   [9:0] tmp_121_fu_1417_p2;
wire   [9:0] tmp_122_fu_1423_p2;
wire   [1:0] tmp_14_fu_1442_p5;
wire   [0:0] tmp_47_fu_790_p2;
reg    grp_fu_795_ap_start;
wire    grp_fu_795_ce;
reg    grp_fu_847_ap_start;
wire    grp_fu_847_ce;
reg   [49:0] ap_NS_fsm;


encrypt_KeySchedule_Sbox #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
Sbox_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Sbox_address0 ),
    .ce0( Sbox_ce0 ),
    .q0( Sbox_q0 )
);

encrypt_KeySchedule_Rcon0 #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
Rcon0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( Rcon0_address0 ),
    .ce0( Rcon0_ce0 ),
    .q0( Rcon0_q0 )
);

encrypt_srem_32ns_4ns_32_36_seq #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
encrypt_srem_32ns_4ns_32_36_seq_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .start( grp_fu_795_ap_start ),
    .done( grp_fu_795_ap_done ),
    .din0( j_1_reg_399 ),
    .din1( grp_fu_795_p1 ),
    .ce( grp_fu_795_ce ),
    .dout( grp_fu_795_p2 )
);

encrypt_sdiv_32ns_5ns_32_36_seq #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
encrypt_sdiv_32ns_5ns_32_36_seq_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .start( grp_fu_847_ap_start ),
    .done( grp_fu_847_ap_done ),
    .din0( j_1_reg_399 ),
    .din1( grp_fu_847_p1 ),
    .ce( grp_fu_847_ce ),
    .dout( grp_fu_847_p2 )
);

encrypt_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
encrypt_mux_4to1_sel2_32_1_U3(
    .din1( temp_3_8_reg_482 ),
    .din2( temp_3_5_reg_471 ),
    .din3( temp_2_s_reg_460 ),
    .din4( temp_31_reg_449 ),
    .din5( in_assign_4_fu_1171_p5 ),
    .dout( in_assign_4_fu_1171_p6 )
);

encrypt_mux_4to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
encrypt_mux_4to1_sel2_32_1_U4(
    .din1( temp_0_3_reg_540 ),
    .din2( temp_1_3_reg_528 ),
    .din3( temp_2_3_reg_516 ),
    .din4( temp_3_2_reg_504 ),
    .din5( tmp_14_fu_1442_p5 ),
    .dout( tmp_14_fu_1442_p6 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == or_cond_35_fu_1150_p2))) begin
        i_1_reg_493 <= ap_const_lv3_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        i_1_reg_493 <= i_5_reg_1736;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        i_2_reg_552 <= i_6_reg_1806;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) & ((ap_const_lv1_0 == or_cond_35_reg_1729) | ~(ap_const_lv1_0 == exitcond1_fu_1155_p2)))) begin
        i_2_reg_552 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond3_fu_679_p2 == ap_const_lv1_0))) begin
        i_reg_388 <= ap_const_lv3_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_reg_388 <= i_4_reg_1524;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond2_fu_725_p2))) begin
        j4_reg_377 <= j_4_reg_1496;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ((type_read_read_fu_110_p2 == ap_const_lv32_3E900) | (type_read_read_fu_110_p2 == ap_const_lv32_3E8C0) | (type_read_read_fu_110_p2 == ap_const_lv32_3E880) | (type_read_read_fu_110_p2 == ap_const_lv32_2EF00) | (type_read_read_fu_110_p2 == ap_const_lv32_2EEC0) | (type_read_read_fu_110_p2 == ap_const_lv32_2EE80) | (type_read_read_fu_110_p2 == ap_const_lv32_1F500) | (type_read_read_fu_110_p2 == ap_const_lv32_1F4C0) | (type_read_read_fu_110_p2 == ap_const_lv32_1F480)))) begin
        j4_reg_377 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond3_fu_679_p2 == ap_const_lv1_0))) begin
        j_1_reg_399 <= j_cast_reg_1486;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) & ~(ap_const_lv1_0 == exitcond_fu_1385_p2))) begin
        j_1_reg_399 <= j_5_fu_1456_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (type_read_read_fu_110_p2 == ap_const_lv32_1F500)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (type_read_read_fu_110_p2 == ap_const_lv32_1F4C0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (type_read_read_fu_110_p2 == ap_const_lv32_1F480)))) begin
        j_reg_344[1] <= 1'b0;
        j_reg_344[2] <= 1'b1;
        j_reg_344[3] <= 1'b0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (type_read_read_fu_110_p2 == ap_const_lv32_2EF00)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (type_read_read_fu_110_p2 == ap_const_lv32_2EEC0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (type_read_read_fu_110_p2 == ap_const_lv32_2EE80)))) begin
        j_reg_344[1] <= 1'b1;
        j_reg_344[2] <= 1'b1;
        j_reg_344[3] <= 1'b0;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (type_read_read_fu_110_p2 == ap_const_lv32_3E900)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (type_read_read_fu_110_p2 == ap_const_lv32_3E8C0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & (type_read_read_fu_110_p2 == ap_const_lv32_3E880)))) begin
        j_reg_344[1] <= 1'b0;
        j_reg_344[2] <= 1'b0;
        j_reg_344[3] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        temp_02_reg_429 <= temp_0_1_reg_1589;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == tmp_50_reg_1547))) begin
        temp_02_reg_429 <= temp_0_1_cast_fu_1127_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) & ~(ap_const_lv1_0 == or_cond_35_reg_1729) & ~(ap_const_lv1_0 == exitcond1_fu_1155_p2))) begin
        temp_0_3_reg_540 <= temp_3_8_reg_482;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & (ap_const_lv1_0 == or_cond_35_fu_1150_p2))) begin
        temp_0_3_reg_540 <= temp_02_phi_fu_432_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        temp_12_reg_419 <= temp_1_1_reg_1594;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == tmp_50_reg_1547))) begin
        temp_12_reg_419 <= temp_1_cast_fu_1132_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) & ~(ap_const_lv1_0 == or_cond_35_reg_1729) & ~(ap_const_lv1_0 == exitcond1_fu_1155_p2))) begin
        temp_1_3_reg_528 <= temp_3_5_reg_471;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & (ap_const_lv1_0 == or_cond_35_fu_1150_p2))) begin
        temp_1_3_reg_528 <= temp_12_phi_fu_422_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        temp_22_reg_409 <= word_q1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == tmp_50_reg_1547))) begin
        temp_22_reg_409 <= temp_2_cast_fu_1136_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) & ~(ap_const_lv1_0 == or_cond_35_reg_1729) & ~(ap_const_lv1_0 == exitcond1_fu_1155_p2))) begin
        temp_2_3_reg_516 <= temp_2_s_reg_460;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & (ap_const_lv1_0 == or_cond_35_fu_1150_p2))) begin
        temp_2_3_reg_516 <= temp_22_phi_fu_412_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == or_cond_35_fu_1150_p2))) begin
        temp_2_s_reg_460 <= temp_22_phi_fu_412_p4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        temp_2_s_reg_460 <= temp_3_4_fu_1353_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == or_cond_35_fu_1150_p2))) begin
        temp_31_reg_449 <= temp_3_phi_fu_442_p4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        temp_31_reg_449 <= temp_3_3_fu_1337_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) & ~(ap_const_lv1_0 == or_cond_35_reg_1729) & ~(ap_const_lv1_0 == exitcond1_fu_1155_p2))) begin
        temp_3_2_reg_504 <= temp_31_reg_449;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & (ap_const_lv1_0 == or_cond_35_fu_1150_p2))) begin
        temp_3_2_reg_504 <= temp_3_phi_fu_442_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == or_cond_35_fu_1150_p2))) begin
        temp_3_5_reg_471 <= temp_12_phi_fu_422_p4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        temp_3_5_reg_471 <= temp_3_7_fu_1369_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == or_cond_35_fu_1150_p2))) begin
        temp_3_8_reg_482 <= temp_02_phi_fu_432_p4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st48_fsm_47)) begin
        temp_3_8_reg_482 <= temp_3_9_fu_1377_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        temp_3_reg_439 <= word_q0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == tmp_50_reg_1547))) begin
        temp_3_reg_439 <= Sbox_load_3_cast_fu_1141_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        Sbox_load_3_reg_1659 <= Sbox_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43)) begin
        Sbox_load_reg_1714 <= Sbox_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_4_reg_1524 <= i_4_fu_731_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) & ~(ap_const_lv1_0 == or_cond_35_reg_1729))) begin
        i_5_reg_1736 <= i_5_fu_1161_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        i_6_reg_1806 <= i_6_fu_1391_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        j_4_reg_1496 <= j_4_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0) & ((type_read_read_fu_110_p2 == ap_const_lv32_3E900) | (type_read_read_fu_110_p2 == ap_const_lv32_3E8C0) | (type_read_read_fu_110_p2 == ap_const_lv32_3E880) | (type_read_read_fu_110_p2 == ap_const_lv32_2EF00) | (type_read_read_fu_110_p2 == ap_const_lv32_2EEC0) | (type_read_read_fu_110_p2 == ap_const_lv32_2EE80) | (type_read_read_fu_110_p2 == ap_const_lv32_1F500) | (type_read_read_fu_110_p2 == ap_const_lv32_1F4C0) | (type_read_read_fu_110_p2 == ap_const_lv32_1F480)))) begin
        j_cast_reg_1486[3 : 0] <= j_cast_fu_675_p1[3 : 0];
        nb_cast_cast_reg_1481[3 : 0] <= nb_cast_cast_fu_671_p1[3 : 0];
        round_cast_cast_reg_1476[3 : 0] <= round_cast_cast_fu_667_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        or_cond_35_reg_1729 <= or_cond_35_fu_1150_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | ((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42) & ~(ap_const_logic_0 == grp_fu_847_ap_done)))) begin
        reg_659 <= grp_fu_603_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41))) begin
        reg_663 <= grp_fu_651_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        temp_0_1_reg_1589 <= word_q0;
        temp_1_1_reg_1594 <= word_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        temp_1_reg_1649 <= Sbox_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        tmp_100_reg_1644 <= tmp_100_fu_930_p1;
        tmp_98_reg_1634 <= word_q1[ap_const_lv32_1F];
        tmp_99_reg_1639 <= tmp_99_fu_926_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) & ((ap_const_lv1_0 == or_cond_35_reg_1729) | ~(ap_const_lv1_0 == exitcond1_fu_1155_p2)))) begin
        tmp_113_reg_1768 <= tmp_113_fu_1249_p2;
        tmp_114_reg_1773 <= tmp_114_fu_1255_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45) & ~(ap_const_lv1_0 == or_cond_35_reg_1729) & (ap_const_lv1_0 == exitcond1_fu_1155_p2))) begin
        tmp_115_reg_1741 <= tmp_115_fu_1167_p1;
        tmp_116_reg_1748 <= in_assign_4_fu_1171_p6[ap_const_lv32_1F];
        tmp_117_reg_1753 <= tmp_117_fu_1193_p1;
        tmp_124_reg_1758 <= tmp_124_fu_1203_p1;
        tmp_130_reg_1763 <= tmp_130_fu_1233_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) & (ap_const_lv1_0 == exitcond_fu_1385_p2))) begin
        tmp_123_reg_1816 <= tmp_123_fu_1433_p2;
        tmp_14_reg_1821 <= tmp_14_fu_1442_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond3_fu_679_p2 == ap_const_lv1_0))) begin
        tmp_44_cast_reg_1506[3 : 0] <= tmp_44_cast_fu_703_p1[3 : 0];
        tmp_s_reg_1501[4 : 2] <= tmp_s_fu_695_p3[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond3_fu_679_p2 == ap_const_lv1_0))) begin
        tmp_46_reg_1516 <= tmp_46_fu_715_p2;
        tmp_61_cast_reg_1511[7 : 0] <= tmp_61_cast_fu_711_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_logic_0 == grp_fu_795_ap_done))) begin
        tmp_50_reg_1547 <= tmp_50_fu_804_p2;
        tmp_52_reg_1551 <= tmp_52_fu_816_p1;
        tmp_58_reg_1542 <= tmp_58_fu_800_p1;
        tmp_59_reg_1556 <= tmp_59_fu_821_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond2_fu_725_p2))) begin
        tmp_63_reg_1534 <= tmp_63_fu_781_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        tmp_67_reg_1674 <= word_q1[ap_const_lv32_1F];
        tmp_68_reg_1679 <= tmp_68_fu_1000_p1;
        tmp_69_reg_1684 <= tmp_69_fu_1004_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42) & ~(ap_const_logic_0 == grp_fu_847_ap_done))) begin
        tmp_77_reg_1694 <= tmp_77_fu_1054_p1;
        tmp_88_reg_1699 <= word_q0[ap_const_lv32_1F];
        tmp_89_reg_1704 <= tmp_89_fu_1058_p1;
        tmp_90_reg_1709 <= tmp_90_fu_1062_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tmp_78_reg_1614 <= word_q0[ap_const_lv32_1F];
        tmp_79_reg_1619 <= tmp_79_fu_872_p1;
        tmp_80_reg_1624 <= tmp_80_fu_876_p1;
    end
end

always @ (ap_sig_cseq_ST_st44_fsm_43) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43)) begin
        Rcon0_ce0 = ap_const_logic_1;
    end else begin
        Rcon0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st43_fsm_42 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st44_fsm_43 or ap_sig_cseq_ST_st47_fsm_46 or tmp_88_cast_fu_921_p1 or tmp_106_cast_fu_975_p1 or tmp_79_cast_fu_1049_p1 or tmp_97_cast_fu_1117_p1 or tmp_118_cast_fu_1299_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46)) begin
        Sbox_address0 = tmp_118_cast_fu_1299_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43)) begin
        Sbox_address0 = tmp_97_cast_fu_1117_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42)) begin
        Sbox_address0 = tmp_79_cast_fu_1049_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10)) begin
        Sbox_address0 = tmp_106_cast_fu_975_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        Sbox_address0 = tmp_88_cast_fu_921_p1;
    end else begin
        Sbox_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st43_fsm_42 or grp_fu_847_ap_done or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st44_fsm_43 or ap_sig_cseq_ST_st47_fsm_46) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st43_fsm_42) & ~(ap_const_logic_0 == grp_fu_847_ap_done)) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43) | (ap_const_logic_1 == ap_sig_cseq_ST_st47_fsm_46))) begin
        Sbox_ce0 = ap_const_logic_1;
    end else begin
        Sbox_ce0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or type_read_read_fu_110_p2 or ap_sig_cseq_ST_st5_fsm_4 or tmp_47_fu_790_p2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ((ap_const_lv1_0 == tmp_47_fu_790_p2) | (~(type_read_read_fu_110_p2 == ap_const_lv32_3E900) & ~(type_read_read_fu_110_p2 == ap_const_lv32_3E8C0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_3E880) & ~(type_read_read_fu_110_p2 == ap_const_lv32_2EF00) & ~(type_read_read_fu_110_p2 == ap_const_lv32_2EEC0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_2EE80) & ~(type_read_read_fu_110_p2 == ap_const_lv32_1F500) & ~(type_read_read_fu_110_p2 == ap_const_lv32_1F4C0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_1F480)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (type_read_read_fu_110_p2 or ap_sig_cseq_ST_st5_fsm_4 or tmp_47_fu_790_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ((ap_const_lv1_0 == tmp_47_fu_790_p2) | (~(type_read_read_fu_110_p2 == ap_const_lv32_3E900) & ~(type_read_read_fu_110_p2 == ap_const_lv32_3E8C0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_3E880) & ~(type_read_read_fu_110_p2 == ap_const_lv32_2EF00) & ~(type_read_read_fu_110_p2 == ap_const_lv32_2EEC0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_2EE80) & ~(type_read_read_fu_110_p2 == ap_const_lv32_1F500) & ~(type_read_read_fu_110_p2 == ap_const_lv32_1F4C0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_1F480))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_133) begin
    if (ap_sig_bdd_133) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_293) begin
    if (ap_sig_bdd_293) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_303) begin
    if (ap_sig_bdd_303) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_68) begin
    if (ap_sig_bdd_68) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_188) begin
    if (ap_sig_bdd_188) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_211) begin
    if (ap_sig_bdd_211) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_312) begin
    if (ap_sig_bdd_312) begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_40 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_140) begin
    if (ap_sig_bdd_140) begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st42_fsm_41 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_119) begin
    if (ap_sig_bdd_119) begin
        ap_sig_cseq_ST_st43_fsm_42 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st43_fsm_42 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_336) begin
    if (ap_sig_bdd_336) begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_349) begin
    if (ap_sig_bdd_349) begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_358) begin
    if (ap_sig_bdd_358) begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_391) begin
    if (ap_sig_bdd_391) begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st47_fsm_46 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_400) begin
    if (ap_sig_bdd_400) begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_47 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_415) begin
    if (ap_sig_bdd_415) begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_504) begin
    if (ap_sig_bdd_504) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_555) begin
    if (ap_sig_bdd_555) begin
        ap_sig_cseq_ST_st50_fsm_49 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st50_fsm_49 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_690) begin
    if (ap_sig_bdd_690) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_227) begin
    if (ap_sig_bdd_227) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_256) begin
    if (ap_sig_bdd_256) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_268) begin
    if (ap_sig_bdd_268) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_112) begin
    if (ap_sig_bdd_112) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

always @ (type_read_read_fu_110_p2 or ap_sig_cseq_ST_st5_fsm_4 or tmp_47_fu_790_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (((type_read_read_fu_110_p2 == ap_const_lv32_3E900) & ~(ap_const_lv1_0 == tmp_47_fu_790_p2)) | ((type_read_read_fu_110_p2 == ap_const_lv32_3E8C0) & ~(ap_const_lv1_0 == tmp_47_fu_790_p2)) | ((type_read_read_fu_110_p2 == ap_const_lv32_3E880) & ~(ap_const_lv1_0 == tmp_47_fu_790_p2)) | ((type_read_read_fu_110_p2 == ap_const_lv32_2EF00) & ~(ap_const_lv1_0 == tmp_47_fu_790_p2)) | ((type_read_read_fu_110_p2 == ap_const_lv32_2EEC0) & ~(ap_const_lv1_0 == tmp_47_fu_790_p2)) | ((type_read_read_fu_110_p2 == ap_const_lv32_2EE80) & ~(ap_const_lv1_0 == tmp_47_fu_790_p2)) | ((type_read_read_fu_110_p2 == ap_const_lv32_1F500) & ~(ap_const_lv1_0 == tmp_47_fu_790_p2)) | ((type_read_read_fu_110_p2 == ap_const_lv32_1F4C0) & ~(ap_const_lv1_0 == tmp_47_fu_790_p2)) | ((type_read_read_fu_110_p2 == ap_const_lv32_1F480) & ~(ap_const_lv1_0 == tmp_47_fu_790_p2))))) begin
        grp_fu_795_ap_start = ap_const_logic_1;
    end else begin
        grp_fu_795_ap_start = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st6_fsm_5 or grp_fu_795_ap_done or tmp_50_fu_804_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_logic_0 == grp_fu_795_ap_done) & ~(ap_const_lv1_0 == tmp_50_fu_804_p2))) begin
        grp_fu_847_ap_start = ap_const_logic_1;
    end else begin
        grp_fu_847_ap_start = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or type_read_read_fu_110_p2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_1F500)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_1F4C0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_1F480)))) begin
        j_phi_fu_347_p18 = ap_const_lv4_4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_2EF00)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_2EEC0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_2EE80)))) begin
        j_phi_fu_347_p18 = ap_const_lv4_6;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_3E900)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_3E8C0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_3E880)))) begin
        j_phi_fu_347_p18 = ap_const_lv4_8;
    end else begin
        j_phi_fu_347_p18 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        key_ce0 = ap_const_logic_1;
    end else begin
        key_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or type_read_read_fu_110_p2) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_3E880)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_2EE80)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_1F480)))) begin
        nb_1_phi_fu_315_p18 = ap_const_lv4_4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_3E8C0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_2EEC0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_1F4C0)))) begin
        nb_1_phi_fu_315_p18 = ap_const_lv4_6;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_3E900)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_2EF00)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_1F500)))) begin
        nb_1_phi_fu_315_p18 = ap_const_lv4_8;
    end else begin
        nb_1_phi_fu_315_p18 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or type_read_read_fu_110_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_1F480))) begin
        round_1_phi_fu_283_p18 = ap_const_lv4_B;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_2EEC0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_2EE80)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_1F4C0)))) begin
        round_1_phi_fu_283_p18 = ap_const_lv4_D;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_3E900)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_3E8C0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_3E880)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_2EF00)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (type_read_read_fu_110_p2 == ap_const_lv32_1F500)))) begin
        round_1_phi_fu_283_p18 = ap_const_lv4_F;
    end else begin
        round_1_phi_fu_283_p18 = 'bx;
    end
end

always @ (tmp_50_reg_1547 or ap_sig_cseq_ST_st45_fsm_44 or temp_0_1_cast_fu_1127_p1 or temp_02_reg_429) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == tmp_50_reg_1547))) begin
        temp_02_phi_fu_432_p4 = temp_0_1_cast_fu_1127_p1;
    end else begin
        temp_02_phi_fu_432_p4 = temp_02_reg_429;
    end
end

always @ (tmp_50_reg_1547 or ap_sig_cseq_ST_st45_fsm_44 or temp_1_cast_fu_1132_p1 or temp_12_reg_419) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == tmp_50_reg_1547))) begin
        temp_12_phi_fu_422_p4 = temp_1_cast_fu_1132_p1;
    end else begin
        temp_12_phi_fu_422_p4 = temp_12_reg_419;
    end
end

always @ (tmp_50_reg_1547 or ap_sig_cseq_ST_st45_fsm_44 or temp_2_cast_fu_1136_p1 or temp_22_reg_409) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == tmp_50_reg_1547))) begin
        temp_22_phi_fu_412_p4 = temp_2_cast_fu_1136_p1;
    end else begin
        temp_22_phi_fu_412_p4 = temp_22_reg_409;
    end
end

always @ (tmp_50_reg_1547 or ap_sig_cseq_ST_st45_fsm_44 or Sbox_load_3_cast_fu_1141_p1 or temp_3_reg_439) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44) & ~(ap_const_lv1_0 == tmp_50_reg_1547))) begin
        temp_3_phi_fu_442_p4 = Sbox_load_3_cast_fu_1141_p1;
    end else begin
        temp_3_phi_fu_442_p4 = temp_3_reg_439;
    end
end

always @ (ap_sig_cseq_ST_st42_fsm_41 or ap_sig_cseq_ST_st6_fsm_5 or tmp_50_fu_804_p2 or tmp_52_fu_816_p1 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st50_fsm_49 or tmp_67_cast_fu_786_p1 or tmp_69_cast_fu_842_p1 or tmp_109_cast_fu_867_p1 or tmp_70_cast_fu_995_p1 or tmp_123_cast_fu_1462_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        word_address0 = tmp_123_cast_fu_1462_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        word_address0 = tmp_67_cast_fu_786_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        word_address0 = tmp_70_cast_fu_995_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        word_address0 = tmp_109_cast_fu_867_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_lv1_0 == tmp_50_fu_804_p2))) begin
        word_address0 = tmp_69_cast_fu_842_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == tmp_50_fu_804_p2))) begin
        word_address0 = tmp_52_fu_816_p1;
    end else begin
        word_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st6_fsm_5 or tmp_52_reg_1551 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st41_fsm_40 or ap_sig_cseq_ST_st49_fsm_48 or tmp_107_cast_fu_831_p1 or tmp_108_cast_fu_857_p1 or tmp_68_cast_fu_985_p1 or tmp_122_cast_fu_1428_p1) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48)) begin
        word_address1 = tmp_122_cast_fu_1428_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40)) begin
        word_address1 = tmp_68_cast_fu_985_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        word_address1 = tmp_52_reg_1551;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        word_address1 = tmp_108_cast_fu_857_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        word_address1 = tmp_107_cast_fu_831_p1;
    end else begin
        word_address1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st42_fsm_41 or ap_sig_cseq_ST_st6_fsm_5 or grp_fu_795_ap_done or tmp_50_fu_804_p2 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st50_fsm_49) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st42_fsm_41) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_logic_0 == grp_fu_795_ap_done) & (ap_const_lv1_0 == tmp_50_fu_804_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_logic_0 == grp_fu_795_ap_done) & ~(ap_const_lv1_0 == tmp_50_fu_804_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49))) begin
        word_ce0 = ap_const_logic_1;
    end else begin
        word_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st6_fsm_5 or grp_fu_795_ap_done or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st41_fsm_40 or ap_sig_cseq_ST_st49_fsm_48) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & ~(ap_const_logic_0 == grp_fu_795_ap_done)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st41_fsm_40) | (ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        word_ce1 = ap_const_logic_1;
    end else begin
        word_ce1 = ap_const_logic_0;
    end
end

always @ (key_q0 or ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st50_fsm_49 or tmp_60_fu_1466_p2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        word_d0 = tmp_60_fu_1466_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        word_d0 = key_q0;
    end else begin
        word_d0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or ap_sig_cseq_ST_st50_fsm_49) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | (ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49))) begin
        word_we0 = ap_const_logic_1;
    end else begin
        word_we0 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or grp_fu_847_ap_done or type_read_read_fu_110_p2 or exitcond3_fu_679_p2 or exitcond2_fu_725_p2 or grp_fu_795_ap_done or tmp_50_fu_804_p2 or or_cond_35_reg_1729 or exitcond1_fu_1155_p2 or exitcond_fu_1385_p2 or tmp_47_fu_790_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if ((~(ap_start == ap_const_logic_0) & ((type_read_read_fu_110_p2 == ap_const_lv32_3E900) | (type_read_read_fu_110_p2 == ap_const_lv32_3E8C0) | (type_read_read_fu_110_p2 == ap_const_lv32_3E880) | (type_read_read_fu_110_p2 == ap_const_lv32_2EF00) | (type_read_read_fu_110_p2 == ap_const_lv32_2EEC0) | (type_read_read_fu_110_p2 == ap_const_lv32_2EE80) | (type_read_read_fu_110_p2 == ap_const_lv32_1F500) | (type_read_read_fu_110_p2 == ap_const_lv32_1F4C0) | (type_read_read_fu_110_p2 == ap_const_lv32_1F480)))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~(ap_start == ap_const_logic_0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_3E900) & ~(type_read_read_fu_110_p2 == ap_const_lv32_3E8C0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_3E880) & ~(type_read_read_fu_110_p2 == ap_const_lv32_2EF00) & ~(type_read_read_fu_110_p2 == ap_const_lv32_2EEC0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_2EE80) & ~(type_read_read_fu_110_p2 == ap_const_lv32_1F500) & ~(type_read_read_fu_110_p2 == ap_const_lv32_1F4C0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_1F480))) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond3_fu_679_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if ((ap_const_lv1_0 == exitcond2_fu_725_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st5_fsm_4 : 
        begin
            if (((ap_const_lv1_0 == tmp_47_fu_790_p2) | (~(type_read_read_fu_110_p2 == ap_const_lv32_3E900) & ~(type_read_read_fu_110_p2 == ap_const_lv32_3E8C0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_3E880) & ~(type_read_read_fu_110_p2 == ap_const_lv32_2EF00) & ~(type_read_read_fu_110_p2 == ap_const_lv32_2EEC0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_2EE80) & ~(type_read_read_fu_110_p2 == ap_const_lv32_1F500) & ~(type_read_read_fu_110_p2 == ap_const_lv32_1F4C0) & ~(type_read_read_fu_110_p2 == ap_const_lv32_1F480)))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            if ((~(ap_const_logic_0 == grp_fu_795_ap_done) & ~(ap_const_lv1_0 == tmp_50_fu_804_p2))) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else if ((~(ap_const_logic_0 == grp_fu_795_ap_done) & (ap_const_lv1_0 == tmp_50_fu_804_p2))) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : 
        begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : 
        begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : 
        begin
            if (~(ap_const_logic_0 == grp_fu_847_ap_done)) begin
                ap_NS_fsm = ap_ST_st44_fsm_43;
            end else begin
                ap_NS_fsm = ap_ST_st43_fsm_42;
            end
        end
        ap_ST_st44_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : 
        begin
            if (((ap_const_lv1_0 == or_cond_35_reg_1729) | ~(ap_const_lv1_0 == exitcond1_fu_1155_p2))) begin
                ap_NS_fsm = ap_ST_st49_fsm_48;
            end else begin
                ap_NS_fsm = ap_ST_st47_fsm_46;
            end
        end
        ap_ST_st47_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st49_fsm_48 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_fu_1385_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st50_fsm_49;
            end
        end
        ap_ST_st50_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign Rcon0_address0 = tmp_55_fu_1071_p1;

assign Sbox_load_3_cast_fu_1141_p1 = Sbox_load_3_reg_1659;


always @ (ap_CS_fsm) begin
    ap_sig_bdd_112 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_119 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_133 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_140 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_29]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_188 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_211 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_227 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_256 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_268 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_293 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_303 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_312 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_28]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_336 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_349 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_358 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_391 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_400 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_415 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_30]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_504 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_555 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_31]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_68 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_690 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

assign exitcond1_fu_1155_p2 = (i_1_reg_493 == ap_const_lv3_4? 1'b1: 1'b0);

assign exitcond2_fu_725_p2 = (i_reg_388 == ap_const_lv3_4? 1'b1: 1'b0);

assign exitcond3_fu_679_p2 = (j4_reg_377 == j_reg_344? 1'b1: 1'b0);

assign exitcond_fu_1385_p2 = (i_2_reg_552 == ap_const_lv3_4? 1'b1: 1'b0);

assign grp_fu_563_p3 = word_q0[ap_const_lv32_1F];

assign grp_fu_571_p2 = (ap_const_lv32_0 - word_q0);

assign grp_fu_577_p4 = {{grp_fu_571_p2[ap_const_lv32_9 : ap_const_lv32_4]}};

assign grp_fu_587_p2 = (ap_const_lv6_0 - grp_fu_577_p4);

assign grp_fu_593_p4 = {{word_q0[ap_const_lv32_9 : ap_const_lv32_4]}};

assign grp_fu_603_p3 = ((grp_fu_563_p3[0:0] === 1'b1) ? grp_fu_587_p2 : grp_fu_593_p4);

assign grp_fu_611_p3 = word_q1[ap_const_lv32_1F];

assign grp_fu_619_p2 = (ap_const_lv32_0 - word_q1);

assign grp_fu_625_p4 = {{grp_fu_619_p2[ap_const_lv32_9 : ap_const_lv32_4]}};

assign grp_fu_635_p2 = (ap_const_lv6_0 - grp_fu_625_p4);

assign grp_fu_641_p4 = {{word_q1[ap_const_lv32_9 : ap_const_lv32_4]}};

assign grp_fu_651_p3 = ((grp_fu_611_p3[0:0] === 1'b1) ? grp_fu_635_p2 : grp_fu_641_p4);

assign grp_fu_795_ce = ap_const_logic_1;

assign grp_fu_795_p1 = j_cast_reg_1486;

assign grp_fu_847_ce = ap_const_logic_1;

assign grp_fu_847_p1 = j_cast_reg_1486;

assign i_4_fu_731_p2 = (i_reg_388 + ap_const_lv3_1);

assign i_5_fu_1161_p2 = (i_1_reg_493 + ap_const_lv3_1);

assign i_6_fu_1391_p2 = (i_2_reg_552 + ap_const_lv3_1);

assign i_cast_fu_721_p1 = i_reg_388;

assign in_assign_4_fu_1171_p5 = i_1_reg_493[1:0];

assign j_4_fu_685_p2 = (j4_reg_377 + ap_const_lv4_1);

assign j_5_fu_1456_p2 = (j_1_reg_399 + ap_const_lv32_1);

assign j_cast_fu_675_p1 = j_phi_fu_347_p18;

assign key_address0 = sum_cast_fu_750_p1;

assign nb_cast_cast_fu_671_p1 = nb_1_phi_fu_315_p18;

assign newSel2_fu_1345_p3 = ((sel_tmp_fu_1308_p2[0:0] === 1'b1) ? temp_3_10_cast_fu_1304_p1 : temp_2_s_reg_460);

assign newSel_fu_1329_p3 = ((sel_tmp_fu_1308_p2[0:0] === 1'b1) ? temp_31_reg_449 : temp_3_10_cast_fu_1304_p1);

assign or_cond_35_fu_1150_p2 = (tmp_46_reg_1516 & tmp_56_fu_1145_p2);

assign or_cond_fu_1323_p2 = (sel_tmp1_fu_1318_p2 | sel_tmp9_fu_1313_p2);

assign p_lshr_i3_cast_fu_1207_p4 = {{p_neg3_fu_1197_p2[ap_const_lv32_9 : ap_const_lv32_4]}};

assign p_neg3_fu_1197_p2 = (ap_const_lv32_0 - in_assign_4_fu_1171_p6);

assign p_neg_t_i3_fu_1217_p2 = (ap_const_lv6_0 - p_lshr_i3_cast_fu_1207_p4);

assign p_shl2_cast_fu_1413_p1 = tmp_120_fu_1405_p3;

assign p_shl4_cast_fu_771_p1 = tmp_61_fu_763_p3;

assign round_cast_cast_fu_667_p1 = round_1_phi_fu_283_p18;

assign sel_tmp1_fu_1318_p2 = (tmp_115_reg_1741 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp9_fu_1313_p2 = (tmp_115_reg_1741 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp_fu_1308_p2 = (tmp_115_reg_1741 == ap_const_lv2_2? 1'b1: 1'b0);

assign sum_cast_fu_750_p1 = sum_fu_742_p3;

assign sum_fu_742_p3 = {{ap_const_lv1_1}, {tmp_48_fu_737_p2}};

assign temp_0_1_cast_fu_1127_p1 = temp_0_fu_1122_p2;

assign temp_0_fu_1122_p2 = (Rcon0_q0 ^ Sbox_load_reg_1714);

assign temp_1_cast_fu_1132_p1 = temp_1_reg_1649;

assign temp_2_cast_fu_1136_p1 = Sbox_q0;

assign temp_3_10_cast_fu_1304_p1 = Sbox_q0;

assign temp_3_3_fu_1337_p3 = ((or_cond_fu_1323_p2[0:0] === 1'b1) ? temp_31_reg_449 : newSel_fu_1329_p3);

assign temp_3_4_fu_1353_p3 = ((or_cond_fu_1323_p2[0:0] === 1'b1) ? temp_2_s_reg_460 : newSel2_fu_1345_p3);

assign temp_3_6_fu_1361_p3 = ((sel_tmp9_fu_1313_p2[0:0] === 1'b1) ? temp_3_10_cast_fu_1304_p1 : temp_3_5_reg_471);

assign temp_3_7_fu_1369_p3 = ((sel_tmp1_fu_1318_p2[0:0] === 1'b1) ? temp_3_5_reg_471 : temp_3_6_fu_1361_p3);

assign temp_3_9_fu_1377_p3 = ((sel_tmp1_fu_1318_p2[0:0] === 1'b1) ? temp_3_10_cast_fu_1304_p1 : temp_3_8_reg_482);

assign tmp_100_fu_930_p1 = grp_fu_619_p2[3:0];

assign tmp_101_fu_934_p3 = {{ap_const_lv6_0}, {tmp_100_reg_1644}};

assign tmp_102_fu_941_p2 = (ap_const_lv10_0 - tmp_101_fu_934_p3);

assign tmp_103_fu_947_p3 = {{ap_const_lv6_0}, {tmp_99_reg_1639}};

assign tmp_104_fu_954_p3 = ((tmp_98_reg_1634[0:0] === 1'b1) ? tmp_102_fu_941_p2 : tmp_103_fu_947_p3);

assign tmp_105_cast_fu_961_p3 = {{reg_663}, {ap_const_lv4_0}};

assign tmp_106_cast_fu_975_p1 = $signed(tmp_106_fu_969_p2);

assign tmp_106_fu_969_p2 = (tmp_105_cast_fu_961_p3 + tmp_104_fu_954_p3);

assign tmp_107_cast_fu_831_p1 = $signed(tmp_107_fu_825_p2);

assign tmp_107_fu_825_p2 = (tmp_59_fu_821_p1 + ap_const_lv10_78);

assign tmp_108_cast_fu_857_p1 = $signed(tmp_108_fu_852_p2);

assign tmp_108_fu_852_p2 = (tmp_59_reg_1556 + ap_const_lv10_F0);

assign tmp_109_cast_fu_867_p1 = $signed(tmp_109_fu_862_p2);

assign tmp_109_fu_862_p2 = (tmp_59_reg_1556 + ap_const_lv10_168);

assign tmp_111_fu_1241_p1 = j_1_reg_399[9:0];

assign tmp_112_fu_1245_p1 = j_reg_344;

assign tmp_113_fu_1249_p2 = (tmp_111_fu_1241_p1 - tmp_112_fu_1245_p1);

assign tmp_114_fu_1255_p1 = j_1_reg_399[9:0];

assign tmp_115_fu_1167_p1 = i_1_reg_493[1:0];

assign tmp_116_fu_1185_p3 = in_assign_4_fu_1171_p6[ap_const_lv32_1F];

assign tmp_117_cast_fu_1286_p3 = {{tmp_130_reg_1763}, {ap_const_lv4_0}};

assign tmp_117_fu_1193_p1 = in_assign_4_fu_1171_p6[3:0];

assign tmp_118_cast_fu_1299_p1 = $signed(tmp_118_fu_1293_p2);

assign tmp_118_fu_1293_p2 = (tmp_117_cast_fu_1286_p3 + tmp_128_fu_1279_p3);

assign tmp_119_fu_1397_p3 = {{i_2_reg_552}, {ap_const_lv7_0}};

assign tmp_120_fu_1405_p3 = {{i_2_reg_552}, {ap_const_lv3_0}};

assign tmp_121_fu_1417_p2 = (tmp_119_fu_1397_p3 - p_shl2_cast_fu_1413_p1);

assign tmp_122_cast_fu_1428_p1 = $signed(tmp_122_fu_1423_p2);

assign tmp_122_fu_1423_p2 = (tmp_113_reg_1768 + tmp_121_fu_1417_p2);

assign tmp_123_cast_fu_1462_p1 = $signed(tmp_123_reg_1816);

assign tmp_123_fu_1433_p2 = (tmp_114_reg_1773 + tmp_121_fu_1417_p2);

assign tmp_124_fu_1203_p1 = p_neg3_fu_1197_p2[3:0];

assign tmp_125_fu_1259_p3 = {{ap_const_lv6_0}, {tmp_124_reg_1758}};

assign tmp_126_fu_1266_p2 = (ap_const_lv10_0 - tmp_125_fu_1259_p3);

assign tmp_127_fu_1272_p3 = {{ap_const_lv6_0}, {tmp_117_reg_1753}};

assign tmp_128_fu_1279_p3 = ((tmp_116_reg_1748[0:0] === 1'b1) ? tmp_126_fu_1266_p2 : tmp_127_fu_1272_p3);

assign tmp_129_fu_1223_p4 = {{in_assign_4_fu_1171_p6[ap_const_lv32_9 : ap_const_lv32_4]}};

assign tmp_130_fu_1233_p3 = ((tmp_116_fu_1185_p3[0:0] === 1'b1) ? p_neg_t_i3_fu_1217_p2 : tmp_129_fu_1223_p4);

assign tmp_14_fu_1442_p5 = i_2_reg_552[1:0];

assign tmp_44_cast_fu_703_p1 = j4_reg_377;

assign tmp_45_fu_707_p0 = nb_cast_cast_reg_1481;

assign tmp_45_fu_707_p1 = round_cast_cast_reg_1476;

assign tmp_45_fu_707_p2 = (tmp_45_fu_707_p0 * tmp_45_fu_707_p1);

assign tmp_46_fu_715_p2 = (j_reg_344 > ap_const_lv4_6? 1'b1: 1'b0);

assign tmp_47_fu_790_p2 = ($signed(j_1_reg_399) < $signed(tmp_61_cast_reg_1511)? 1'b1: 1'b0);

assign tmp_48_fu_737_p2 = (i_cast_fu_721_p1 + tmp_s_reg_1501);

assign tmp_50_fu_804_p2 = (tmp_58_fu_800_p1 == ap_const_lv4_0? 1'b1: 1'b0);

assign tmp_51_fu_810_p2 = ($signed(ap_const_lv32_FFFFFFFF) + $signed(j_1_reg_399));

assign tmp_52_fu_816_p1 = $signed(tmp_51_fu_810_p2);

assign tmp_54_fu_1066_p2 = ($signed(ap_const_lv31_7FFFFFFF) + $signed(tmp_77_reg_1694));

assign tmp_55_fu_1071_p1 = $signed(tmp_54_fu_1066_p2);

assign tmp_56_fu_1145_p2 = (tmp_58_reg_1542 == ap_const_lv4_4? 1'b1: 1'b0);

assign tmp_57_fu_755_p3 = {{i_reg_388}, {ap_const_lv7_0}};

assign tmp_58_fu_800_p1 = grp_fu_795_p2[3:0];

assign tmp_59_fu_821_p1 = tmp_51_fu_810_p2[9:0];

assign tmp_60_fu_1466_p2 = (word_q1 ^ tmp_14_reg_1821);

assign tmp_61_cast_fu_711_p1 = tmp_45_fu_707_p2;

assign tmp_61_fu_763_p3 = {{i_reg_388}, {ap_const_lv3_0}};

assign tmp_62_fu_775_p2 = (tmp_57_fu_755_p3 - p_shl4_cast_fu_771_p1);

assign tmp_63_fu_781_p2 = (tmp_62_fu_775_p2 + tmp_44_cast_reg_1506);

assign tmp_64_fu_980_p2 = (ap_const_lv10_78 + tmp_59_reg_1556);

assign tmp_65_fu_836_p2 = (ap_const_lv10_F0 + tmp_59_fu_821_p1);

assign tmp_66_fu_990_p2 = (ap_const_lv10_168 + tmp_59_reg_1556);

assign tmp_67_cast_fu_786_p1 = $signed(tmp_63_reg_1534);

assign tmp_68_cast_fu_985_p1 = $signed(tmp_64_fu_980_p2);

assign tmp_68_fu_1000_p1 = word_q1[3:0];

assign tmp_69_cast_fu_842_p1 = $signed(tmp_65_fu_836_p2);

assign tmp_69_fu_1004_p1 = grp_fu_619_p2[3:0];

assign tmp_70_cast_fu_995_p1 = $signed(tmp_66_fu_990_p2);

assign tmp_70_fu_1008_p3 = {{ap_const_lv6_0}, {tmp_69_reg_1684}};

assign tmp_71_fu_1015_p2 = (ap_const_lv10_0 - tmp_70_fu_1008_p3);

assign tmp_72_fu_1021_p3 = {{ap_const_lv6_0}, {tmp_68_reg_1679}};

assign tmp_73_fu_1028_p3 = ((tmp_67_reg_1674[0:0] === 1'b1) ? tmp_71_fu_1015_p2 : tmp_72_fu_1021_p3);

assign tmp_76_fu_1043_p2 = (tmp_78_cast_fu_1035_p3 + tmp_73_fu_1028_p3);

assign tmp_77_fu_1054_p1 = grp_fu_847_p2[30:0];

assign tmp_78_cast_fu_1035_p3 = {{reg_663}, {ap_const_lv4_0}};

assign tmp_79_cast_fu_1049_p1 = $signed(tmp_76_fu_1043_p2);

assign tmp_79_fu_872_p1 = word_q0[3:0];

assign tmp_80_fu_876_p1 = grp_fu_571_p2[3:0];

assign tmp_81_fu_880_p3 = {{ap_const_lv6_0}, {tmp_80_reg_1624}};

assign tmp_82_fu_887_p2 = (ap_const_lv10_0 - tmp_81_fu_880_p3);

assign tmp_83_fu_893_p3 = {{ap_const_lv6_0}, {tmp_79_reg_1619}};

assign tmp_84_fu_900_p3 = ((tmp_78_reg_1614[0:0] === 1'b1) ? tmp_82_fu_887_p2 : tmp_83_fu_893_p3);

assign tmp_87_cast_fu_907_p3 = {{reg_659}, {ap_const_lv4_0}};

assign tmp_87_fu_915_p2 = (tmp_87_cast_fu_907_p3 + tmp_84_fu_900_p3);

assign tmp_88_cast_fu_921_p1 = $signed(tmp_87_fu_915_p2);

assign tmp_89_fu_1058_p1 = word_q0[3:0];

assign tmp_90_fu_1062_p1 = grp_fu_571_p2[3:0];

assign tmp_91_fu_1076_p3 = {{ap_const_lv6_0}, {tmp_90_reg_1709}};

assign tmp_92_fu_1083_p2 = (ap_const_lv10_0 - tmp_91_fu_1076_p3);

assign tmp_93_fu_1089_p3 = {{ap_const_lv6_0}, {tmp_89_reg_1704}};

assign tmp_94_fu_1096_p3 = ((tmp_88_reg_1699[0:0] === 1'b1) ? tmp_92_fu_1083_p2 : tmp_93_fu_1089_p3);

assign tmp_96_cast_fu_1103_p3 = {{reg_659}, {ap_const_lv4_0}};

assign tmp_97_cast_fu_1117_p1 = $signed(tmp_97_fu_1111_p2);

assign tmp_97_fu_1111_p2 = (tmp_96_cast_fu_1103_p3 + tmp_94_fu_1096_p3);

assign tmp_99_fu_926_p1 = word_q1[3:0];

assign tmp_fu_691_p1 = j4_reg_377[2:0];

assign tmp_s_fu_695_p3 = {{tmp_fu_691_p1}, {ap_const_lv2_0}};

assign type_read_read_fu_110_p2 = type_r;
always @ (posedge ap_clk) begin
    round_cast_cast_reg_1476[7:4] <= 4'b0000;
    nb_cast_cast_reg_1481[7:4] <= 4'b0000;
    j_cast_reg_1486[31:4] <= 28'b0000000000000000000000000000;
    tmp_s_reg_1501[1:0] <= 2'b00;
    tmp_44_cast_reg_1506[9:4] <= 6'b000000;
    tmp_61_cast_reg_1511[31:8] <= 24'b000000000000000000000000;
    j_reg_344[0] <= 1'b0;
end



endmodule //encrypt_KeySchedule

