
---------- Begin Simulation Statistics ----------
final_tick                                 1002422000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45799                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863944                       # Number of bytes of host memory used
host_op_rate                                    45981                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.83                       # Real time elapsed on the host
host_tick_rate                               45909695                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1003979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001002                       # Number of seconds simulated
sim_ticks                                  1002422000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.243679                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  221760                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               223450                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             90181                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            673744                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             363                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              358                       # Number of indirect misses.
system.cpu.branchPred.lookups                  856346                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2932                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           69                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    651432                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   659188                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             89827                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     117621                       # Number of branches committed
system.cpu.commit.bw_lim_events                 10846                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1846239                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000204                       # Number of instructions committed
system.cpu.commit.committedOps                1004182                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1670997                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.600948                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.318203                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1295600     77.53%     77.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        96196      5.76%     83.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        84845      5.08%     88.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        88796      5.31%     93.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        91376      5.47%     99.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          555      0.03%     99.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2620      0.16%     99.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          163      0.01%     99.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10846      0.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1670997                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  280                       # Number of function calls committed.
system.cpu.commit.int_insts                    888122                       # Number of committed integer instructions.
system.cpu.commit.loads                        355397                       # Number of loads committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           531747     52.95%     52.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             12      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             11      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             6      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           16      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              8      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            11      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               2      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             15      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          355397     35.39%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         116855     11.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1004182                       # Class of committed instruction
system.cpu.commit.refs                         472252                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       465                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1003979                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.004843                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.004843                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                996712                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   365                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               130461                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3321596                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   382094                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    375285                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  90265                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1242                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                102112                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      856346                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    457901                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1294526                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3520                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        4490315                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  181238                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.427138                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             561268                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             224697                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.239732                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1946468                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.807359                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.467693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1090787     56.04%     56.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5092      0.26%     56.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2838      0.15%     56.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    88621      4.55%     61.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   216155     11.10%     72.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4459      0.23%     72.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3135      0.16%     72.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      970      0.05%     72.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   534411     27.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1946468                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           58377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               174586                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   395391                       # Number of branches executed
system.cpu.iew.exec_nop                           254                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.321703                       # Inst execution rate
system.cpu.iew.exec_refs                      1015756                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     386504                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  185658                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                632015                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                136                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               192                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               391599                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2852162                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                629252                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7239                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2649810                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 22099                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  90265                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 22101                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         19988                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              116                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       276613                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       274740                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       174537                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             49                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2057145                       # num instructions consuming a value
system.cpu.iew.wb_count                       2462982                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.599679                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1233626                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.228515                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2486610                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3303257                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1796342                       # number of integer regfile writes
system.cpu.ipc                               0.498792                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.498792                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1638786     61.68%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  11      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  6      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              16      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   8      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 11      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   20      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   20      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   19      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    2      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  17      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               630684     23.74%     85.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              387392     14.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2657055                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2045                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000770                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     235     11.49%     11.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     11.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   14      0.68%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    21      1.03%     13.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.05%     13.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.05%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     13.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    128      6.26%     19.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1645     80.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2658476                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            7261605                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2462479                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           4699169                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2851772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2657055                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 136                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1847902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               174                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       459512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1946468                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.365065                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.284233                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1256294     64.54%     64.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              195527     10.05%     74.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                9172      0.47%     75.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               27386      1.41%     76.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              278458     14.31%     90.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                4241      0.22%     90.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               87569      4.50%     95.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1993      0.10%     95.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               85828      4.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1946468                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.325317                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    619                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1186                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          503                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               663                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                58                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               55                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               632015                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              391599                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2343283                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    288                       # number of misc regfile writes
system.cpu.numCycles                          2004845                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  289981                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1118225                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     82                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   473647                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2720                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               4357682                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2866623                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2670159                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    384066                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 353280                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  90265                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                356671                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1551908                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          3530941                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         351838                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              85485                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    459175                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            147                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              632                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      4505086                       # The number of ROB reads
system.cpu.rob.rob_writes                     5976364                       # The number of ROB writes
system.cpu.timesIdled                             633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      575                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     172                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         26923                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        29656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        60592                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2193                       # Transaction distribution
system.membus.trans_dist::CleanEvict                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               147                       # Transaction distribution
system.membus.trans_dist::ReadExResp              147                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2193                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         24580                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       149760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  149760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26920                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26920                       # Request fanout histogram
system.membus.reqLayer0.occupancy            29320000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12358250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2434                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        27886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          679                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1096                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3922                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3922                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           935                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1499                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        24580                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        24580                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        88979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 91528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       103296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2131648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2234944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30941                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000097                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009846                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30938     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30941                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           58861000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20421500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1402999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  216                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3800                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4016                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 216                       # number of overall hits
system.l2.overall_hits::.cpu.data                3800                       # number of overall hits
system.l2.overall_hits::total                    4016                       # number of overall hits
system.l2.demand_misses::.cpu.inst                719                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1621                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2340                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               719                       # number of overall misses
system.l2.overall_misses::.cpu.data              1621                       # number of overall misses
system.l2.overall_misses::total                  2340                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56747000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    121398000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        178145000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56747000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    121398000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       178145000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              935                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5421                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6356                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             935                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5421                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6356                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.768984                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.299022                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.368156                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.768984                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.299022                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.368156                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78924.895688                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74890.808143                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76130.341880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78924.895688                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74890.808143                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76130.341880                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2340                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2340                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49557000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    105188000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    154745000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49557000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    105188000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    154745000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.768984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.299022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.368156                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.768984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.299022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.368156                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68924.895688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64890.808143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66130.341880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68924.895688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64890.808143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66130.341880                       # average overall mshr miss latency
system.l2.replacements                              5                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27886                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27886                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          678                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              678                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          678                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          678                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3775                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             147                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 147                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     12029500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12029500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.037481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10559500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10559500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.037481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.037481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56747000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56747000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.768984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.768984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78924.895688                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78924.895688                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49557000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49557000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.768984                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.768984                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68924.895688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68924.895688                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    109368500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    109368500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.983322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.983322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74198.439620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74198.439620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     94628500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     94628500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.983322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.983322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64198.439620                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64198.439620                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        24580                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           24580                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        24580                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         24580                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        24580                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        24580                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    475924500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    475924500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19362.266070                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19362.266070                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 21992.731238                       # Cycle average of tags in use
system.l2.tags.total_refs                       36011                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26920                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.337704                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   20542.899847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       697.829884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       752.001508                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.626920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.021296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.022949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.671165                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         26915                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.821381                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    511648                       # Number of tag accesses
system.l2.tags.data_accesses                   511648                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          46016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         103744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             149760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        46016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46016                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2340                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45904819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         103493339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             149398158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45904819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45904819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45904819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        103493339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            149398158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000643500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4900                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2340                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2340                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     14465250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                58340250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6181.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24931.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2006                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2340                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    447.807808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   273.294609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.045408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           81     24.32%     24.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           74     22.22%     46.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      9.31%     55.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      4.50%     60.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      3.00%     63.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      2.70%     66.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      2.10%     68.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           86     25.83%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      6.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          333                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 149760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  149760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       149.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    149.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1001974000                       # Total gap between requests
system.mem_ctrls.avgGap                     428194.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        46016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       103744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 45904818.529521502554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 103493339.132620796561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1621                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19954500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     38385750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27753.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23680.29                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1320900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               702075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10288740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78673920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        260254590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        165768480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          517008705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.759535                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    428879500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     33280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    540262500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1063860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               561660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6418860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78673920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        139600980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        267371520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          493690800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.497970                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    693987000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     33280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    275155000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       456668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           456668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       456668                       # number of overall hits
system.cpu.icache.overall_hits::total          456668                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1233                       # number of overall misses
system.cpu.icache.overall_misses::total          1233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     76162498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     76162498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     76162498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     76162498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       457901                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       457901                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       457901                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       457901                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002693                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002693                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002693                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002693                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61770.071371                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61770.071371                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61770.071371                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61770.071371                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          886                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.545455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          679                       # number of writebacks
system.cpu.icache.writebacks::total               679                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          298                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          298                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          298                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          298                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          935                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          935                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          935                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          935                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60460998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60460998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60460998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60460998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64664.168984                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64664.168984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64664.168984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64664.168984                       # average overall mshr miss latency
system.cpu.icache.replacements                    679                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       456668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          456668                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     76162498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     76162498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       457901                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       457901                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002693                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002693                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61770.071371                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61770.071371                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          298                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          298                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60460998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60460998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64664.168984                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64664.168984                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.001849                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              457603                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               935                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            489.414973                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.001849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            916737                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           916737                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       703850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           703850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       703858                       # number of overall hits
system.cpu.dcache.overall_hits::total          703858                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41561                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41561                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41563                       # number of overall misses
system.cpu.dcache.overall_misses::total         41563                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1438177029                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1438177029                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1438177029                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1438177029                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       745411                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       745411                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       745421                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       745421                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.055756                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055756                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.055758                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.055758                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34604.004451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34604.004451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34602.339316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34602.339316                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       371786                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23464                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.844954                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27886                       # number of writebacks
system.cpu.dcache.writebacks::total             27886                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11562                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11562                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        29999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30001                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30001                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    953306545                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    953306545                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    953491045                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    953491045                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.040245                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040245                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.040247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040247                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31777.944098                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31777.944098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31781.975434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31781.975434                       # average overall mshr miss latency
system.cpu.dcache.replacements                  28977                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       618838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          618838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    518795500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    518795500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       628612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       628612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53079.138531                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53079.138531                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    111718000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    111718000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74627.922512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74627.922512                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        85012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          85012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         7210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    110871979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    110871979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        92222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.078181                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.078181                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 15377.528294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15377.528294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     57655995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     57655995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 14689.425478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14689.425478                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        24577                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        24577                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    808509550                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    808509550                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        24577                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        24577                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32896.999227                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32896.999227                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        24577                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        24577                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    783932550                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    783932550                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31896.999227                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31896.999227                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           68                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           68                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           68                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.284949                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              733985                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30001                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.465351                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   979.284949                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.956333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          501                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1521095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1521095                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1002422000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1002422000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
