===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.9432 seconds

  ----Wall Time----  ----Name----
    4.2642 ( 11.9%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.5710 (  9.9%)    Parse modules
    0.6489 (  1.8%)    Verify circuit
   18.1744 ( 50.6%)  'firrtl.circuit' Pipeline
    1.4858 (  4.1%)    'firrtl.module' Pipeline
    1.3227 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1631 (  0.5%)      LowerCHIRRTLPass
    0.1082 (  0.3%)    InferWidths
    0.8525 (  2.4%)    InferResets
    0.0505 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1002 (  0.3%)    WireDFT
    0.1059 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8193 (  2.3%)    LowerFIRRTLTypes
    7.4091 ( 20.6%)    'firrtl.module' Pipeline
    0.9104 (  2.5%)      ExpandWhens
    0.0241 (  0.1%)      RemoveResets
    6.0161 ( 16.7%)      Canonicalizer
    0.4585 (  1.3%)      InferReadWrite
    0.5893 (  1.6%)    Inliner
    1.1600 (  3.2%)    IMConstProp
    0.0720 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0687 (  0.2%)    BlackBoxReader
    0.0686 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.4968 ( 12.5%)    'firrtl.module' Pipeline
    4.4967 ( 12.5%)      Canonicalizer
    0.4485 (  1.2%)    RemoveUnusedPorts
    0.0669 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4169 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.9962 ( 11.1%)  LowerFIRRTLToHW
    0.0682 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.0986 ( 11.4%)  'hw.module' Pipeline
    0.9425 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4436 (  6.8%)    Canonicalizer
    0.7126 (  2.0%)    HWCleanup
    0.9091 (  2.5%)  'hw.module' Pipeline
    0.0818 (  0.2%)    HWLegalizeModules
    0.8273 (  2.3%)    PrettifyVerilog
    4.3282 ( 12.0%)  ExportVerilog
    0.0023 (  0.0%)  Rest
   35.9432 (100.0%)  Total

{
  totalTime: 35.973,
  maxMemory: 698834944
}
