Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: door_lock_FSM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "door_lock_FSM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "door_lock_FSM"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : door_lock_FSM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Door Lock/doorlock/door_lock_FSM.v" into library work
Parsing module <door_lock_FSM>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <door_lock_FSM>.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 67: Signal <i_password> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 75: Signal <o_correct> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 76: Signal <o_incorrect> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 78: Signal <saved_password> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 82: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 82: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 86: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 89: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 99: Signal <saved_password> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 103: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 103: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 107: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 110: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 119: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 120: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 123: Signal <saved_password> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 127: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 127: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 131: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 134: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 141: Signal <i_password> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 147: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 148: Signal <o_correct> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 149: Signal <o_incorrect> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 152: Signal <o_trials> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 153: Signal <o_correct> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ise/Door Lock/doorlock/door_lock_FSM.v" Line 154: Signal <o_incorrect> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <door_lock_FSM>.
    Related source file is "/home/ise/Door Lock/doorlock/door_lock_FSM.v".
    Found 1-bit register for signal <o_correct>.
    Found 1-bit register for signal <o_incorrect>.
    Found 2-bit register for signal <o_trials>.
    Found 3-bit register for signal <o_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 19                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Reset              | i_reset (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <o_trials[1]_GND_1_o_add_21_OUT> created at line 127.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_password<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_password<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_password<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_password<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_password<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_password<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_password<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_password<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_password<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_password<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_password<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <saved_password<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 12-bit comparator equal for signal <saved_password[11]_i_password[11]_equal_21_o> created at line 123
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred  12 Latch(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <door_lock_FSM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 2
 2-bit register                                        : 1
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 1
 12-bit comparator equal                               : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 1
 12-bit comparator equal                               : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 100
 011   | 011
 010   | 010
 101   | 101
-------------------

Optimizing unit <door_lock_FSM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block door_lock_FSM, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : door_lock_FSM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 21
#      LUT2                        : 2
#      LUT3                        : 3
#      LUT4                        : 4
#      LUT6                        : 10
#      MUXF7                       : 2
# FlipFlops/Latches                : 19
#      FDR                         : 5
#      FDRE                        : 2
#      LDC                         : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 15
#      OBUF                        : 7

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:              19  out of  126800     0%  
 Number of Slice LUTs:                   19  out of  63400     0%  
    Number used as Logic:                19  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     27
   Number with an unused Flip Flop:       8  out of     27    29%  
   Number with an unused LUT:             8  out of     27    29%  
   Number of fully used LUT-FF pairs:    11  out of     27    40%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    210    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+---------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)     | Load  |
-----------------------------------------------------------------------------+---------------------------+-------+
i_clk                                                                        | BUFGP                     | 7     |
current_state[2]_GND_2_o_Mux_42_o(Mmux_current_state[2]_GND_2_o_Mux_42_o11:O)| NONE(*)(saved_password_11)| 12    |
-----------------------------------------------------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.570ns (Maximum Frequency: 636.780MHz)
   Minimum input arrival time before clock: 2.794ns
   Maximum output required time after clock: 0.772ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 1.570ns (frequency: 636.780MHz)
  Total number of paths / destination ports: 46 / 9
-------------------------------------------------------------------------
Delay:               1.570ns (Levels of Logic = 2)
  Source:            current_state_FSM_FFd3 (FF)
  Destination:       current_state_FSM_FFd3 (FF)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: current_state_FSM_FFd3 to current_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.361   0.825  current_state_FSM_FFd3 (current_state_FSM_FFd3)
     LUT6:I0->O            1   0.097   0.000  current_state_FSM_FFd3-In2_G (N16)
     MUXF7:I1->O           1   0.279   0.000  current_state_FSM_FFd3-In2 (current_state_FSM_FFd3-In)
     FDR:D                     0.008          current_state_FSM_FFd3
    ----------------------------------------
    Total                      1.570ns (0.745ns logic, 0.825ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 56 / 14
-------------------------------------------------------------------------
Offset:              2.794ns (Levels of Logic = 5)
  Source:            i_password<2> (PAD)
  Destination:       o_trials_0 (FF)
  Destination Clock: i_clk rising

  Data Path: i_password<2> to o_trials_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.758  i_password_2_IBUF (i_password_2_IBUF)
     LUT6:I0->O            1   0.097   0.616  saved_password[11]_i_password[11]_equal_21_o121 (saved_password[11]_i_password[11]_equal_21_o12)
     LUT4:I0->O            3   0.097   0.583  saved_password[11]_i_password[11]_equal_21_o125 (saved_password[11]_i_password[11]_equal_21_o)
     LUT4:I1->O            1   0.097   0.439  current_state[2]_X_1_o_wide_mux_35_OUT<2>_SW0 (N01)
     LUT6:I4->O            1   0.097   0.000  current_state[2]_X_1_o_wide_mux_35_OUT<2> (current_state[2]_X_1_o_wide_mux_35_OUT<0>)
     FDR:D                     0.008          o_trials_0
    ----------------------------------------
    Total                      2.794ns (0.397ns logic, 2.397ns route)
                                       (14.2% logic, 85.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'current_state[2]_GND_2_o_Mux_42_o'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.790ns (Levels of Logic = 1)
  Source:            i_reset (PAD)
  Destination:       saved_password_11 (LATCH)
  Destination Clock: current_state[2]_GND_2_o_Mux_42_o falling

  Data Path: i_reset to saved_password_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.001   0.440  i_reset_IBUF (i_reset_IBUF)
     LDC:CLR                   0.349          saved_password_11
    ----------------------------------------
    Total                      0.790ns (0.350ns logic, 0.440ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.772ns (Levels of Logic = 1)
  Source:            current_state_FSM_FFd3 (FF)
  Destination:       o_state<0> (PAD)
  Source Clock:      i_clk rising

  Data Path: current_state_FSM_FFd3 to o_state<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.361   0.411  current_state_FSM_FFd3 (current_state_FSM_FFd3)
     OBUF:I->O                 0.000          o_state_0_OBUF (o_state<0>)
    ----------------------------------------
    Total                      0.772ns (0.361ns logic, 0.411ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clk
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
current_state[2]_GND_2_o_Mux_42_o|         |    3.249|         |         |
i_clk                            |    1.570|         |         |         |
---------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 81.00 secs
Total CPU time to Xst completion: 74.37 secs
 
--> 


Total memory usage is 949232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    1 (   0 filtered)

