	component amm_master_qsys is
		port (
			clk_clk                             : in    std_logic                     := 'X';             -- clk
			reset_reset_n                       : in    std_logic                     := 'X';             -- reset_n
			new_sdram_controller_0_wire_addr    : out   std_logic_vector(11 downto 0);                    -- addr
			new_sdram_controller_0_wire_ba      : out   std_logic_vector(1 downto 0);                     -- ba
			new_sdram_controller_0_wire_cas_n   : out   std_logic;                                        -- cas_n
			new_sdram_controller_0_wire_cke     : out   std_logic;                                        -- cke
			new_sdram_controller_0_wire_cs_n    : out   std_logic;                                        -- cs_n
			new_sdram_controller_0_wire_dq      : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			new_sdram_controller_0_wire_dqm     : out   std_logic_vector(3 downto 0);                     -- dqm
			new_sdram_controller_0_wire_ras_n   : out   std_logic;                                        -- ras_n
			new_sdram_controller_0_wire_we_n    : out   std_logic;                                        -- we_n
			write_master_control_fixed_location : in    std_logic                     := 'X';             -- fixed_location
			write_master_control_write_base     : in    std_logic_vector(25 downto 0) := (others => 'X'); -- write_base
			write_master_control_write_length   : in    std_logic_vector(25 downto 0) := (others => 'X'); -- write_length
			write_master_control_go             : in    std_logic                     := 'X';             -- go
			write_master_control_done           : out   std_logic;                                        -- done
			write_master_user_write_buffer      : in    std_logic                     := 'X';             -- write_buffer
			write_master_user_buffer_input_data : in    std_logic_vector(31 downto 0) := (others => 'X'); -- buffer_input_data
			write_master_user_buffer_full       : out   std_logic;                                        -- buffer_full
			read_master_control_fixed_location  : in    std_logic                     := 'X';             -- fixed_location
			read_master_control_read_base       : in    std_logic_vector(25 downto 0) := (others => 'X'); -- read_base
			read_master_control_read_length     : in    std_logic_vector(25 downto 0) := (others => 'X'); -- read_length
			read_master_control_go              : in    std_logic                     := 'X';             -- go
			read_master_control_done            : out   std_logic;                                        -- done
			read_master_control_early_done      : out   std_logic;                                        -- early_done
			read_master_user_read_buffer        : in    std_logic                     := 'X';             -- read_buffer
			read_master_user_buffer_output_data : out   std_logic_vector(31 downto 0);                    -- buffer_output_data
			read_master_user_data_available     : out   std_logic                                         -- data_available
		);
	end component amm_master_qsys;

