
*** Running vivado
    with args -log top2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top2.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top2.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1243.555 ; gain = 23.840
Command: synth_design -top top2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4124
WARNING: [Synth 8-6901] identifier 'score_gfx' is used before its declaration [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/vga.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top2' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/clk_div.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/clk_div.v:3]
WARNING: [Synth 8-7071] port 'rst' of module 'clk_div' is unconnected for instance 'div' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:19]
WARNING: [Synth 8-7023] instance 'div' of module 'clk_div' has 3 connections declared, but only 2 given [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:19]
INFO: [Synth 8-6157] synthesizing module 'keyboard' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/keyboard.v:2]
INFO: [Synth 8-6157] synthesizing module 'sync' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'D_trig' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/D_trig.v:3]
WARNING: [Synth 8-6014] Unused sequential element w3_reg was removed.  [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/D_trig.v:22]
INFO: [Synth 8-6155] done synthesizing module 'D_trig' (2#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/D_trig.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sync' (3#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/sync.v:3]
INFO: [Synth 8-6155] done synthesizing module 'keyboard' (4#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/keyboard.v:2]
INFO: [Synth 8-6157] synthesizing module 'bounce' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/bounce.v:3]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/bounce.v:11]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/counter.v:3]
	Parameter step bound to: 1 - type: integer 
	Parameter mod bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/counter.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'qout' does not match port width (3) of module 'counter' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/bounce.v:19]
WARNING: [Synth 8-567] referenced signal 'clock_en' should be on the sensitivity list [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/bounce.v:27]
INFO: [Synth 8-6155] done synthesizing module 'bounce' (6#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/bounce.v:3]
WARNING: [Synth 8-7071] port 'out_signal' of module 'bounce' is unconnected for instance 'set' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:21]
WARNING: [Synth 8-7023] instance 'set' of module 'bounce' has 5 connections declared, but only 4 given [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:21]
WARNING: [Synth 8-7071] port 'out_signal' of module 'bounce' is unconnected for instance 'reset' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:22]
WARNING: [Synth 8-7023] instance 'reset' of module 'bounce' has 5 connections declared, but only 4 given [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:22]
INFO: [Synth 8-6157] synthesizing module 'mainfsm' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:2]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:77]
WARNING: [Synth 8-5856] 3D RAM memory_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element counted_reg was removed.  [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:47]
WARNING: [Synth 8-6014] Unused sequential element path_out_reg was removed.  [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:59]
WARNING: [Synth 8-6014] Unused sequential element i_out_reg was removed.  [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:116]
WARNING: [Synth 8-6014] Unused sequential element j_out_reg was removed.  [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:117]
INFO: [Synth 8-6155] done synthesizing module 'mainfsm' (7#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:2]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/vga.v:2]
INFO: [Synth 8-6157] synthesizing module 'hvsync_generator' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/hvsync_generator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'hvsync_generator' (8#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/hvsync_generator.v:2]
INFO: [Synth 8-6157] synthesizing module 'scoreboard_generator' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/scoreboard_generator.v:2]
INFO: [Synth 8-6157] synthesizing module 'digits10_case' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/digits10.v:2]
INFO: [Synth 8-6155] done synthesizing module 'digits10_case' (9#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/digits10.v:2]
INFO: [Synth 8-6155] done synthesizing module 'scoreboard_generator' (10#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/scoreboard_generator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'vga' (11#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/vga.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top2' (12#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:2]
WARNING: [Synth 8-7129] Port vpos[10] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[9] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[8] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[7] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[6] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[5] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[4] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[0] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port hpos[10] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port hpos[0] in module scoreboard_generator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1243.574 ; gain = 0.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1243.574 ; gain = 0.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1243.574 ; gain = 0.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1243.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/constrs_1/new/Register_constraints.xdc]
Finished Parsing XDC File [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/constrs_1/new/Register_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/constrs_1/new/Register_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1322.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1322.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1322.277 ; gain = 78.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1322.277 ; gain = 78.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1322.277 ; gain = 78.723
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curState_reg' in module 'keyboard'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curState_reg' using encoding 'one-hot' in module 'keyboard'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1322.277 ; gain = 78.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 262   
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               64 Bit	(16 X 4 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 11    
	  13 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 260   
	   2 Input    4 Bit        Muxes := 1377  
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2509  
	  17 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 262   
	  13 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 1322.277 ; gain = 78.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------------------+---------------+----------------+
|Module Name | RTL Object                      | Depth x Width | Implemented As | 
+------------+---------------------------------+---------------+----------------+
|top2        | vgaaa/score_gen/digits/bits_reg | 512x8         | Block RAM      | 
+------------+---------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------+-----------+----------------------+-------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------+-----------+----------------------+-------------+
|mainfsm     | zeroPaths_reg | Implied   | 16 x 4               | RAM32M x 1  | 
+------------+---------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1322.277 ; gain = 78.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 1322.277 ; gain = 78.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------+-----------+----------------------+-------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------+-----------+----------------------+-------------+
|mainfsm     | zeroPaths_reg | Implied   | 16 x 4               | RAM32M x 1  | 
+------------+---------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance vgaaa/score_gen/digits/bits_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 1322.277 ; gain = 78.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

*** Running vivado
    with args -log top2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top2.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top2.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1243.457 ; gain = 23.902
Command: synth_design -top top2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16516
WARNING: [Synth 8-6901] identifier 'score_gfx' is used before its declaration [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/vga.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top2' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/clk_div.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/clk_div.v:3]
WARNING: [Synth 8-7071] port 'rst' of module 'clk_div' is unconnected for instance 'div' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:19]
WARNING: [Synth 8-7023] instance 'div' of module 'clk_div' has 3 connections declared, but only 2 given [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:19]
INFO: [Synth 8-6157] synthesizing module 'keyboard' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/keyboard.v:2]
INFO: [Synth 8-6157] synthesizing module 'sync' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'D_trig' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/D_trig.v:3]
WARNING: [Synth 8-6014] Unused sequential element w3_reg was removed.  [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/D_trig.v:22]
INFO: [Synth 8-6155] done synthesizing module 'D_trig' (2#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/D_trig.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sync' (3#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/sync.v:3]
INFO: [Synth 8-6155] done synthesizing module 'keyboard' (4#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/keyboard.v:2]
INFO: [Synth 8-6157] synthesizing module 'bounce' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/bounce.v:3]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/bounce.v:11]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/counter.v:3]
	Parameter step bound to: 1 - type: integer 
	Parameter mod bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/counter.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'qout' does not match port width (3) of module 'counter' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/bounce.v:19]
WARNING: [Synth 8-567] referenced signal 'clock_en' should be on the sensitivity list [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/bounce.v:27]
INFO: [Synth 8-6155] done synthesizing module 'bounce' (6#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/bounce.v:3]
WARNING: [Synth 8-7071] port 'out_signal' of module 'bounce' is unconnected for instance 'set' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:21]
WARNING: [Synth 8-7023] instance 'set' of module 'bounce' has 5 connections declared, but only 4 given [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:21]
WARNING: [Synth 8-7071] port 'out_signal' of module 'bounce' is unconnected for instance 'reset' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:22]
WARNING: [Synth 8-7023] instance 'reset' of module 'bounce' has 5 connections declared, but only 4 given [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:22]
INFO: [Synth 8-6157] synthesizing module 'mainfsm' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:2]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:77]
WARNING: [Synth 8-5856] 3D RAM memory_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element counted_reg was removed.  [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:47]
WARNING: [Synth 8-6014] Unused sequential element path_out_reg was removed.  [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:59]
WARNING: [Synth 8-6014] Unused sequential element i_out_reg was removed.  [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:116]
WARNING: [Synth 8-6014] Unused sequential element j_out_reg was removed.  [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:117]
INFO: [Synth 8-6155] done synthesizing module 'mainfsm' (7#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/mainfsm.v:2]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/vga.v:2]
INFO: [Synth 8-6157] synthesizing module 'hvsync_generator' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/hvsync_generator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'hvsync_generator' (8#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/hvsync_generator.v:2]
INFO: [Synth 8-6157] synthesizing module 'scoreboard_generator' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/scoreboard_generator.v:2]
INFO: [Synth 8-6157] synthesizing module 'digits10_case' [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/digits10.v:2]
INFO: [Synth 8-6155] done synthesizing module 'digits10_case' (9#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/digits10.v:2]
INFO: [Synth 8-6155] done synthesizing module 'scoreboard_generator' (10#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/scoreboard_generator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'vga' (11#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/vga.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top2' (12#1) [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/sources_1/new/top2.v:2]
WARNING: [Synth 8-7129] Port vpos[10] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[9] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[8] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[7] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[6] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[5] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[4] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port vpos[0] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port hpos[10] in module scoreboard_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port hpos[0] in module scoreboard_generator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1245.020 ; gain = 1.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1245.020 ; gain = 1.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1245.020 ; gain = 1.562
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1245.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/constrs_1/new/Register_constraints.xdc]
Finished Parsing XDC File [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/constrs_1/new/Register_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.srcs/constrs_1/new/Register_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1321.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1321.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curState_reg' in module 'keyboard'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curState_reg' using encoding 'one-hot' in module 'keyboard'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 262   
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               64 Bit	(16 X 4 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 11    
	  13 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 260   
	   2 Input    4 Bit        Muxes := 1377  
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2509  
	  17 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 262   
	  13 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------------------+---------------+----------------+
|Module Name | RTL Object                      | Depth x Width | Implemented As | 
+------------+---------------------------------+---------------+----------------+
|top2        | vgaaa/score_gen/digits/bits_reg | 512x8         | Block RAM      | 
+------------+---------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------+-----------+----------------------+-------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------+-----------+----------------------+-------------+
|mainfsm     | zeroPaths_reg | Implied   | 16 x 4               | RAM32M x 1  | 
+------------+---------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------+-----------+----------------------+-------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------+-----------+----------------------+-------------+
|mainfsm     | zeroPaths_reg | Implied   | 16 x 4               | RAM32M x 1  | 
+------------+---------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance vgaaa/score_gen/digits/bits_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:21 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:29 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |CARRY4   |    11|
|3     |LUT1     |     9|
|4     |LUT2     |   122|
|5     |LUT3     |    64|
|6     |LUT4     |   122|
|7     |LUT5     |   244|
|8     |LUT6     |   986|
|9     |MUXF7    |   134|
|10    |MUXF8    |    67|
|11    |RAM32M   |     1|
|12    |RAMB18E1 |     1|
|13    |FDRE     |   748|
|14    |FDSE     |     4|
|15    |IBUF     |     3|
|16    |OBUF     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 1321.309 ; gain = 77.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:24 . Memory (MB): peak = 1321.309 ; gain = 1.562
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 1321.309 ; gain = 77.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1321.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top2' is not ideal for floorplanning, since the cellview 'mainfsm' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1321.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 

Synth Design complete, checksum: eb77b99c
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 1321.309 ; gain = 77.852
INFO: [Common 17-1381] The checkpoint 'C:/Schemotehh/VAG_LASTVER2/VAG_LASTVER2.runs/synth_1/top2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top2_utilization_synth.rpt -pb top2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 22:51:32 2022...
