Source Block: hdl/library/axi_dmac/request_arb.v@279:289@HdlIdDef
wire block_descr_to_dst;
wire src_fifo_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;
wire src_fifo_last;
wire src_fifo_partial_burst;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;


Diff Content:
- 284 wire src_fifo_partial_burst;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/request_arb.v@277:287
wire src_last;
wire src_partial_burst;
wire block_descr_to_dst;
wire src_fifo_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;
wire src_fifo_last;
wire src_fifo_partial_burst;

wire                                 src_bl_valid;
wire                                 src_bl_ready;

Clone Blocks 2:
hdl/library/axi_dmac/request_arb.v@278:288
wire src_partial_burst;
wire block_descr_to_dst;
wire src_fifo_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;
wire src_fifo_last;
wire src_fifo_partial_burst;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

Clone Blocks 3:
hdl/library/axi_dmac/request_arb.v@274:284
wire src_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_data;
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;
wire src_last;
wire src_partial_burst;
wire block_descr_to_dst;
wire src_fifo_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;
wire src_fifo_last;
wire src_fifo_partial_burst;

Clone Blocks 4:
hdl/library/axi_dmac/request_arb.v@273:283

wire src_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_data;
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;
wire src_last;
wire src_partial_burst;
wire block_descr_to_dst;
wire src_fifo_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;
wire src_fifo_last;

Clone Blocks 5:
hdl/library/axi_dmac/request_arb.v@281:291
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;
wire src_fifo_last;
wire src_fifo_partial_burst;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

wire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;
wire                             dest_burst_info_partial;

Clone Blocks 6:
hdl/library/axi_dmac/request_arb.v@276:286
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;
wire src_last;
wire src_partial_burst;
wire block_descr_to_dst;
wire src_fifo_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;
wire src_fifo_last;
wire src_fifo_partial_burst;

wire                                 src_bl_valid;

Clone Blocks 7:
hdl/library/axi_dmac/request_arb.v@282:292
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;
wire src_fifo_last;
wire src_fifo_partial_burst;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

wire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;
wire                             dest_burst_info_partial;
wire [ID_WIDTH-1:0] dest_burst_info_id;

Clone Blocks 8:
hdl/library/axi_dmac/request_arb.v@275:285
wire [DMA_DATA_WIDTH_SRC-1:0] src_data;
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;
wire src_last;
wire src_partial_burst;
wire block_descr_to_dst;
wire src_fifo_valid;
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;
wire src_fifo_last;
wire src_fifo_partial_burst;


Clone Blocks 9:
hdl/library/axi_dmac/request_arb.v@283:293
wire src_fifo_last;
wire src_fifo_partial_burst;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

wire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;
wire                             dest_burst_info_partial;
wire [ID_WIDTH-1:0] dest_burst_info_id;
wire                dest_burst_info_write;

