// Seed: 2298898147
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3(
      .id_0(id_2),
      .id_1(1),
      .id_2(1'b0),
      .id_3(id_1),
      .id_4(1),
      .id_5(id_2),
      .id_6(id_2#(.id_7(""))),
      .id_8(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  output wire id_36;
  output wire id_35;
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  inout wire id_31;
  input wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial
    if (id_11) begin
      id_21 = 1;
    end else disable id_37;
  wire id_38;
  wire id_39;
  assign id_6 = (1);
  module_0(
      id_6, id_24
  );
endmodule
