{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 14:09:17 2025 " "Info: Processing started: Wed Dec 24 14:09:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_calculator2.0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_calculator2.0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Calculator2.0 " "Info: Found entity 1: Full_Calculator2.0" {  } { { "Full_Calculator2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator2.0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file key.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/key.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/板载50m晶振产生10khz时钟/altpll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/板载50m晶振产生10khz时钟/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-behavior_keyboard " "Info: Found design unit 1: keyboard-behavior_keyboard" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/seg_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_decoder-behavior_seg_decoder " "Info: Found design unit 1: seg_decoder-behavior_seg_decoder" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/Seg_Decoder.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/Seg_Decoder.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Info: Found entity 1: seg_decoder" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/Seg_Decoder.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/Seg_Decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/1bitfulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/1bitfulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1BitFullAdder " "Info: Found entity 1: 1BitFullAdder" {  } { { "../BCD_Calculator25_11_11/1BitFullAdder.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/1BitFullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/1bithalfadder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/1bithalfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1BitHalfAdder " "Info: Found entity 1: 1BitHalfAdder" {  } { { "../BCD_Calculator25_11_11/1BitHalfAdder.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/1BitHalfAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/4bitfulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/4bitfulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitFullAdder " "Info: Found entity 1: 4BitFullAdder" {  } { { "../BCD_Calculator25_11_11/4BitFullAdder.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/4bitfulladderultra.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/4bitfulladderultra.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitFullAdderUltra " "Info: Found entity 1: 4BitFullAdderUltra" {  } { { "../BCD_Calculator25_11_11/4BitFullAdderUltra.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullAdderUltra.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/4bitfullsubtractor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/4bitfullsubtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitFullSubtractor " "Info: Found entity 1: 4BitFullSubtractor" {  } { { "../BCD_Calculator25_11_11/4BitFullSubtractor.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullSubtractor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitmulti.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitmulti.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitMulti " "Info: Found entity 1: 4BitMulti" {  } { { "4BitMulti.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4BitMulti.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8BitRegister " "Info: Found entity 1: 8BitRegister" {  } { { "8BitRegister.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8BitRegister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "74138formulti.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 74138formulti.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74138forMulti " "Info: Found entity 1: 74138forMulti" {  } { { "74138forMulti.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74138forMulti.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/bcd_calculator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/bcd_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Calculator " "Info: Found entity 1: BCD_Calculator" {  } { { "../BCD_Calculator25_11_11/BCD_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/BCD_Calculator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitRegister " "Info: Found entity 1: 4BitRegister" {  } { { "4BitRegister.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4BitRegister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitregister_locked.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitregister_locked.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitRegister_locked " "Info: Found entity 1: 4BitRegister_locked" {  } { { "4BitRegister_locked.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4BitRegister_locked.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitregister_locked.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitregister_locked.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8BitRegister_Locked " "Info: Found entity 1: 8BitRegister_Locked" {  } { { "8BitRegister_Locked.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8BitRegister_Locked.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file multiple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_mult4x4-behavioral " "Info: Found design unit 1: bcd_mult4x4-behavioral" {  } { { "multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/multiple.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_mult4x4-simple " "Info: Found design unit 2: bcd_mult4x4-simple" {  } { { "multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/multiple.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_mult4x4 " "Info: Found entity 1: bcd_mult4x4" {  } { { "multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/multiple.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_calculator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Calculator " "Info: Found entity 1: Full_Calculator" {  } { { "Full_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_calculator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file core_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Core_Calculator " "Info: Found entity 1: Core_Calculator" {  } { { "Core_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Core_Calculator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_multiple.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file bcd_multiple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_multiplier-behavioral " "Info: Found design unit 1: bcd_multiplier-behavioral" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_multiplier-simple " "Info: Found design unit 2: bcd_multiplier-simple" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_multiplier " "Info: Found entity 1: bcd_multiplier" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitreg_lock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 4bitreg_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_4bit_fixed-behavioral " "Info: Found design unit 1: latch_4bit_fixed-behavioral" {  } { { "4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_4bit_fixed " "Info: Found entity 1: latch_4bit_fixed" {  } { { "4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitreg_lock.vhd 4 1 " "Info: Found 4 design units, including 1 entities, in source file 8bitreg_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_8bit_separate-behavioral " "Info: Found design unit 1: latch_8bit_separate-behavioral" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 latch_8bit_separate-simple " "Info: Found design unit 2: latch_8bit_separate-simple" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 161 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 latch_8bit_separate-compact " "Info: Found design unit 3: latch_8bit_separate-compact" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 256 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_8bit_separate " "Info: Found entity 1: latch_8bit_separate" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file my_or5.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_or5 " "Info: Found entity 1: my_or5" {  } { { "my_or5.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/my_or5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation_circuit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file simulation_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Simulation_Circuit " "Info: Found entity 1: Simulation_Circuit" {  } { { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_test01.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file latch_test01.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_test01 " "Info: Found entity 1: latch_test01" {  } { { "latch_test01.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/latch_test01.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_calculator3.0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_calculator3.0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Calculator3.0 " "Info: Found entity 1: Full_Calculator3.0" {  } { { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file designtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DesignTest " "Info: Found entity 1: DesignTest" {  } { { "DesignTest.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/DesignTest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation_circuit2.0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file simulation_circuit2.0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Simulation_Circuit2.0 " "Info: Found entity 1: Simulation_Circuit2.0" {  } { { "Simulation_Circuit2.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit2.0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_sel.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file op_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_sel " "Info: Found entity 1: op_sel" {  } { { "op_sel.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/op_sel.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file delay4.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay4 " "Info: Found entity 1: delay4" {  } { { "delay4.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/delay4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_calculator4.0.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_calculator4.0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Calculator4.0 " "Info: Found entity 1: Full_Calculator4.0" {  } { { "Full_Calculator4.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator4.0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sythesis_caculator2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sythesis_caculator2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sythesis_Caculator2 " "Info: Found entity 1: Sythesis_Caculator2" {  } { { "Sythesis_Caculator2.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Sythesis_Caculator2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Full_Calculator3.0 " "Info: Elaborating entity \"Full_Calculator3.0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_decoder:inst3 " "Info: Elaborating entity \"seg_decoder\" for hierarchy \"seg_decoder:inst3\"" {  } { { "Full_Calculator3.0.bdf" "inst3" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 96 968 1112 224 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst2 " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst2\"" {  } { { "Full_Calculator3.0.bdf" "inst2" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { -32 544 784 128 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst2\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst2\|altpll:altpll_component\"" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "altpll_component" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst2\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst2\|altpll:altpll_component\"" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 132 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst2\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Info: Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 132 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_hv32.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_hv32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_hv32 " "Info: Found entity 1: altpll_hv32" {  } { { "db/altpll_hv32.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/altpll_hv32.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_hv32 altpll0:inst2\|altpll:altpll_component\|altpll_hv32:auto_generated " "Info: Elaborating entity \"altpll_hv32\" for hierarchy \"altpll0:inst2\|altpll:altpll_component\|altpll_hv32:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sythesis_Caculator2 Sythesis_Caculator2:inst " "Info: Elaborating entity \"Sythesis_Caculator2\" for hierarchy \"Sythesis_Caculator2:inst\"" {  } { { "Full_Calculator3.0.bdf" "inst" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 152 664 792 472 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_8bit_separate Sythesis_Caculator2:inst\|latch_8bit_separate:inst67 " "Info: Elaborating entity \"latch_8bit_separate\" for hierarchy \"Sythesis_Caculator2:inst\|latch_8bit_separate:inst67\"" {  } { { "Sythesis_Caculator2.bdf" "inst67" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Sythesis_Caculator2.bdf" { { 640 976 1072 864 "inst67" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q 8bitreg_lock.vhd(273) " "Warning (10631): VHDL Process Statement warning at 8bitreg_lock.vhd(273): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[7\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[6\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[5\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[4\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[3\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[2\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[1\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[0\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay4 Sythesis_Caculator2:inst\|delay4:inst92 " "Info: Elaborating entity \"delay4\" for hierarchy \"Sythesis_Caculator2:inst\|delay4:inst92\"" {  } { { "Sythesis_Caculator2.bdf" "inst92" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Sythesis_Caculator2.bdf" { { 240 848 944 368 "inst92" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_4bit_fixed Sythesis_Caculator2:inst\|latch_4bit_fixed:inst2 " "Info: Elaborating entity \"latch_4bit_fixed\" for hierarchy \"Sythesis_Caculator2:inst\|latch_4bit_fixed:inst2\"" {  } { { "Sythesis_Caculator2.bdf" "inst2" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Sythesis_Caculator2.bdf" { { 1088 976 1072 1248 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitFullSubtractor Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12 " "Info: Elaborating entity \"4BitFullSubtractor\" for hierarchy \"Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\"" {  } { { "Sythesis_Caculator2.bdf" "inst12" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Sythesis_Caculator2.bdf" { { 384 504 656 576 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitFullAdderUltra Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|4BitFullAdderUltra:inst1 " "Info: Elaborating entity \"4BitFullAdderUltra\" for hierarchy \"Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|4BitFullAdderUltra:inst1\"" {  } { { "../BCD_Calculator25_11_11/4BitFullSubtractor.bdf" "inst1" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullSubtractor.bdf" { { 2960 4344 4504 3056 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitFullAdder Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|4BitFullAdderUltra:inst1\|4BitFullAdder:inst3 " "Info: Elaborating entity \"4BitFullAdder\" for hierarchy \"Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|4BitFullAdderUltra:inst1\|4BitFullAdder:inst3\"" {  } { { "../BCD_Calculator25_11_11/4BitFullAdderUltra.bdf" "inst3" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullAdderUltra.bdf" { { -16 368 544 176 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1BitFullAdder Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|4BitFullAdderUltra:inst1\|4BitFullAdder:inst3\|1BitFullAdder:inst " "Info: Elaborating entity \"1BitFullAdder\" for hierarchy \"Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|4BitFullAdderUltra:inst1\|4BitFullAdder:inst3\|1BitFullAdder:inst\"" {  } { { "../BCD_Calculator25_11_11/4BitFullAdder.bdf" "inst" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullAdder.bdf" { { 16 232 392 112 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1BitHalfAdder Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|4BitFullAdderUltra:inst1\|4BitFullAdder:inst3\|1BitFullAdder:inst\|1BitHalfAdder:inst1 " "Info: Elaborating entity \"1BitHalfAdder\" for hierarchy \"Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|4BitFullAdderUltra:inst1\|4BitFullAdder:inst3\|1BitFullAdder:inst\|1BitHalfAdder:inst1\"" {  } { { "../BCD_Calculator25_11_11/1BitFullAdder.bdf" "inst1" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/1BitFullAdder.bdf" { { 48 456 608 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|74283:inst2 " "Info: Elaborating entity \"74283\" for hierarchy \"Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|74283:inst2\"" {  } { { "../BCD_Calculator25_11_11/4BitFullSubtractor.bdf" "inst2" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullSubtractor.bdf" { { 3104 4200 4304 3280 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|74283:inst2 " "Info: Elaborated megafunction instantiation \"Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|74283:inst2\"" {  } { { "../BCD_Calculator25_11_11/4BitFullSubtractor.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullSubtractor.bdf" { { 3104 4200 4304 3280 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|74283:inst2\|f74283:sub " "Info: Elaborating entity \"f74283\" for hierarchy \"Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|74283:inst2\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "e:/altera91sp2/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|74283:inst2\|f74283:sub Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|74283:inst2 " "Info: Elaborated megafunction instantiation \"Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|74283:inst2\|f74283:sub\", which is child of megafunction instantiation \"Sythesis_Caculator2:inst\|4BitFullSubtractor:inst12\|74283:inst2\"" {  } { { "74283.tdf" "" { Text "e:/altera91sp2/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "../BCD_Calculator25_11_11/4BitFullSubtractor.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullSubtractor.bdf" { { 3104 4200 4304 3280 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_sel Sythesis_Caculator2:inst\|op_sel:inst86 " "Info: Elaborating entity \"op_sel\" for hierarchy \"Sythesis_Caculator2:inst\|op_sel:inst86\"" {  } { { "Sythesis_Caculator2.bdf" "inst86" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Sythesis_Caculator2.bdf" { { 936 824 920 1064 "inst86" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_multiplier Sythesis_Caculator2:inst\|bcd_multiplier:inst22 " "Info: Elaborating entity \"bcd_multiplier\" for hierarchy \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\"" {  } { { "Sythesis_Caculator2.bdf" "inst22" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Sythesis_Caculator2.bdf" { { 904 1200 1376 1000 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Calculator Sythesis_Caculator2:inst\|BCD_Calculator:inst19 " "Info: Elaborating entity \"BCD_Calculator\" for hierarchy \"Sythesis_Caculator2:inst\|BCD_Calculator:inst19\"" {  } { { "Sythesis_Caculator2.bdf" "inst19" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Sythesis_Caculator2.bdf" { { 632 1200 1392 856 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst1 " "Info: Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst1\"" {  } { { "Full_Calculator3.0.bdf" "inst1" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 184 272 448 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|Mult0\"" {  } { { "bcd_multiple.vhd" "Mult0" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 62 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|Div1\"" {  } { { "bcd_multiple.vhd" "Div1" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 70 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|Mod0\"" {  } { { "bcd_multiple.vhd" "Mod0" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 70 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|Div0\"" {  } { { "bcd_multiple.vhd" "Div0" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 69 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|Mod1\"" {  } { { "bcd_multiple.vhd" "Mod1" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 71 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_mult:Mult0\"" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 62 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Info: Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Info: Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 62 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Info: Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/mult_j8t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Div1\"" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 70 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Div1 " "Info: Instantiated megafunction \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 70 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Info: Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Info: Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0\"" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 70 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 70 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Info: Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/lpm_divide_q9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Info: Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Div0\"" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Div0 " "Info: Instantiated megafunction \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 69 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Info: Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Info: Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_73f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_73f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_73f " "Info: Found entity 1: alt_u_div_73f" {  } { { "db/alt_u_div_73f.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_73f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Warning (14320): Synthesized away node \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "e:/altera91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 62 -1 0 } } { "Sythesis_Caculator2.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Sythesis_Caculator2.bdf" { { 904 1200 1376 1000 "inst22" "" } } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 152 664 792 472 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "48 " "Info: Ignored 48 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY_SUM" "4 " "Info: Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_SOFT" "44 " "Info: Ignored 44 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "keyboard:inst1\|pre_state.wait_key_release " "Info: Register \"keyboard:inst1\|pre_state.wait_key_release\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0 " "Info (17048): Logic cell \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_7_result_int\[0\]~0" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"Sythesis_Caculator2:inst\|bcd_multiplier:inst22\|lpm_divide:Mod0\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_6_result_int\[0\]~14" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Sythesis_Caculator25_12_12 " "Warning: Ignored assignments for entity \"Sythesis_Caculator25_12_12\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "410 " "Info: Implemented 410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "388 " "Info: Implemented 388 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 14:09:20 2025 " "Info: Processing ended: Wed Dec 24 14:09:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 14:09:21 2025 " "Info: Processing started: Wed Dec 24 14:09:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sythesis_Caculator25_12_12 EP4CE6F17C8 " "Info: Selected device EP4CE6F17C8 for design \"Sythesis_Caculator25_12_12\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst2\|altpll:altpll_component\|altpll_hv32:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"altpll0:inst2\|altpll:altpll_component\|altpll_hv32:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst2\|altpll:altpll_component\|altpll_hv32:auto_generated\|clk\[0\] 1 5000 0 0 " "Info: Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for altpll0:inst2\|altpll:altpll_component\|altpll_hv32:auto_generated\|clk\[0\] port" {  } { { "db/altpll_hv32.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/altpll_hv32.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_hv32.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/altpll_hv32.tdf" 31 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Info: Device EP4CE10F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Info: Device EP4CE15F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Info: Device EP4CE22F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 938 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 940 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 942 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 944 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 946 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 21 " "Critical Warning: No exact pin location assignment(s) for 19 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout0 " "Info: Pin dout0 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout0 } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 240 1032 1208 256 "dout0" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout1 " "Info: Pin dout1 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout1 } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 256 1032 1208 272 "dout1" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout2 " "Info: Pin dout2 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout2 } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 272 1032 1208 288 "dout2" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout3 " "Info: Pin dout3 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout3 } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 288 1032 1208 304 "dout3" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout4 " "Info: Pin dout4 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout4 } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 304 1032 1208 320 "dout4" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout5 " "Info: Pin dout5 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout5 } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 320 1032 1208 336 "dout5" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout6 " "Info: Pin dout6 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { dout6 } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 336 1032 1208 352 "dout6" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pout0 " "Info: Pin pout0 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { pout0 } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 368 1032 1208 384 "pout0" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pout0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pout1 " "Info: Pin pout1 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { pout1 } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 384 1032 1208 400 "pout1" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pout1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pout2 " "Info: Pin pout2 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { pout2 } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 400 1032 1208 416 "pout2" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pout2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pout3 " "Info: Pin pout3 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { pout3 } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 416 1032 1208 432 "pout3" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pout3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row0 " "Info: Pin row0 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { row0 } } } { "e:/altera91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "row0" } } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 432 368 544 448 "row0" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { row0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row1 " "Info: Pin row1 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { row1 } } } { "e:/altera91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "row1" } } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 448 368 544 464 "row1" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { row1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row2 " "Info: Pin row2 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { row2 } } } { "e:/altera91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "row2" } } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 464 368 544 480 "row2" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { row2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "row3 " "Info: Pin row3 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { row3 } } } { "e:/altera91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "row3" } } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 480 368 544 496 "row3" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { row3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col2 " "Info: Pin col2 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { col2 } } } { "e:/altera91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "col2" } } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 264 40 208 280 "col2" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col3 " "Info: Pin col3 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { col3 } } } { "e:/altera91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "col3" } } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 280 40 208 296 "col3" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col0 " "Info: Pin col0 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { col0 } } } { "e:/altera91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "col0" } } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 232 40 208 248 "col0" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "col1 " "Info: Pin col1 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { col1 } } } { "e:/altera91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "col1" } } } } { "Full_Calculator3.0.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator3.0.bdf" { { 248 40 208 264 "col1" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[7\]\|combout " "Warning: Node \"inst\|inst67\|q\[7\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[6\]\|combout " "Warning: Node \"inst\|inst67\|q\[6\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[5\]\|combout " "Warning: Node \"inst\|inst67\|q\[5\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[4\]\|combout " "Warning: Node \"inst\|inst67\|q\[4\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[1\]\|combout " "Warning: Node \"inst\|inst67\|q\[1\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[2\]\|combout " "Warning: Node \"inst\|inst67\|q\[2\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[3\]\|combout " "Warning: Node \"inst\|inst67\|q\[3\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[0\]\|combout " "Warning: Node \"inst\|inst67\|q\[0\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sythesis_Caculator25_12_12.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Sythesis_Caculator25_12_12.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst2\|altpll:altpll_component\|altpll_hv32:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node altpll0:inst2\|altpll:altpll_component\|altpll_hv32:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_hv32.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/altpll_hv32.tdf" 31 2 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst2|altpll:altpll_component|altpll_hv32:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keyboard:inst1\|reg_clk_scan  " "Info: Automatically promoted node keyboard:inst1\|reg_clk_scan " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:inst1\|reg_clk_scan~0 " "Info: Destination node keyboard:inst1\|reg_clk_scan~0" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" 33 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:inst1|reg_clk_scan~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 828 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" 33 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:inst1|reg_clk_scan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 4 15 0 " "Info: Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 4 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 24 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE6F17C8 " "Warning: Timing characteristics of device EP4CE6F17C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 14:09:23 2025 " "Info: Processing ended: Wed Dec 24 14:09:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 14:09:24 2025 " "Info: Processing started: Wed Dec 24 14:09:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 14:09:24 2025 " "Info: Processing started: Wed Dec 24 14:09:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12 " "Info: Command: quartus_sta Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Sythesis_Caculator25_12_12 " "Warning: Ignored assignments for entity \"Sythesis_Caculator25_12_12\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[1\]\|combout " "Warning: Node \"inst\|inst67\|q\[1\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[2\]\|combout " "Warning: Node \"inst\|inst67\|q\[2\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[5\]\|combout " "Warning: Node \"inst\|inst67\|q\[5\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[4\]\|combout " "Warning: Node \"inst\|inst67\|q\[4\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[6\]\|combout " "Warning: Node \"inst\|inst67\|q\[6\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[7\]\|combout " "Warning: Node \"inst\|inst67\|q\[7\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[3\]\|combout " "Warning: Node \"inst\|inst67\|q\[3\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|inst67\|q\[0\]\|combout " "Warning: Node \"inst\|inst67\|q\[0\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 14:09:25 2025 " "Info: Processing ended: Wed Dec 24 14:09:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sythesis_Caculator25_12_12.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Sythesis_Caculator25_12_12.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:inst1\|reg_clk_scan keyboard:inst1\|reg_clk_scan " "Info: create_clock -period 1.000 -name keyboard:inst1\|reg_clk_scan keyboard:inst1\|reg_clk_scan" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keyboard:inst1\|reg_clk_debounce keyboard:inst1\|reg_clk_debounce " "Info: create_clock -period 1.000 -name keyboard:inst1\|reg_clk_debounce keyboard:inst1\|reg_clk_debounce" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.003 " "Info: Worst-case setup slack is -9.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.003      -177.450 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -9.003      -177.450 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834        -2.692 keyboard:inst1\|reg_clk_scan  " "Info:    -0.834        -2.692 keyboard:inst1\|reg_clk_scan " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.552 " "Info: Worst-case hold slack is -0.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552        -2.020 keyboard:inst1\|reg_clk_scan  " "Info:    -0.552        -2.020 keyboard:inst1\|reg_clk_scan " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267        -0.520 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.267        -0.520 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Info: Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 keyboard:inst1\|reg_clk_scan  " "Info:    -1.487        -5.948 keyboard:inst1\|reg_clk_scan " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 keyboard:inst1\|reg_clk_debounce  " "Info:    -1.487        -1.487 keyboard:inst1\|reg_clk_debounce " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.916         0.000 CLK  " "Info:     9.916         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.719         0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info: 49999.719         0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE6F17C8 " "Warning: Timing characteristics of device EP4CE6F17C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.294 " "Info: Worst-case setup slack is -8.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.294      -161.660 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -8.294      -161.660 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.667        -2.115 keyboard:inst1\|reg_clk_scan  " "Info:    -0.667        -2.115 keyboard:inst1\|reg_clk_scan " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.428 " "Info: Worst-case hold slack is -0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428        -1.507 keyboard:inst1\|reg_clk_scan  " "Info:    -0.428        -1.507 keyboard:inst1\|reg_clk_scan " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408        -0.803 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.408        -0.803 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Info: Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 keyboard:inst1\|reg_clk_scan  " "Info:    -1.487        -5.948 keyboard:inst1\|reg_clk_scan " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 keyboard:inst1\|reg_clk_debounce  " "Info:    -1.487        -1.487 keyboard:inst1\|reg_clk_debounce " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900         0.000 CLK  " "Info:     9.900         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.717         0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info: 49999.717         0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE6F17C8 " "Warning: Timing characteristics of device EP4CE6F17C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_scan\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{keyboard:inst1\|reg_clk_debounce\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.443 " "Info: Worst-case setup slack is -3.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.443       -66.588 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -3.443       -66.588 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222         0.000 keyboard:inst1\|reg_clk_scan  " "Info:     0.222         0.000 keyboard:inst1\|reg_clk_scan " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.421 " "Info: Worst-case hold slack is -0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421        -1.628 keyboard:inst1\|reg_clk_scan  " "Info:    -0.421        -1.628 keyboard:inst1\|reg_clk_scan " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071        -0.130 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.071        -0.130 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Info: Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 keyboard:inst1\|reg_clk_scan  " "Info:    -1.000        -4.000 keyboard:inst1\|reg_clk_scan " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 keyboard:inst1\|reg_clk_debounce  " "Info:    -1.000        -1.000 keyboard:inst1\|reg_clk_debounce " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.598         0.000 CLK  " "Info:     9.598         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.797         0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info: 49999.797         0.000 inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 14:09:26 2025 " "Info: Processing ended: Wed Dec 24 14:09:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Info: Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
