#ifndef _CSLR_SYS_1_H_
#define _CSLR_SYS_1_H_
/*********************************************************************
 * Copyright (C) 2003-2006 Texas Instruments Incorporated. 
 * All Rights Reserved 
 *********************************************************************/
 /** \file cslr_sys_1.h
 * 
 * \brief This file contains the Register Desciptions for SYS
 * 
 *********************************************************************/

#include <cslr.h>

#include <tistdtypes.h>

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 PINMUX0;
    volatile Uint32 PINMUX1;
    volatile Uint32 PINMUX2;
    volatile Uint32 PINMUX3;
    volatile Uint32 PINMUX4;
    volatile Uint32 BOOTCFG;
    volatile Uint32 ARM_INTMUX;
    volatile Uint32 EDMA_EVTMUX;
    volatile Uint32 DDR_SLEW;
    volatile Uint32 CLKOUT;
    volatile Uint32 DEVICE_ID;
    volatile Uint32 VDAC_CONFIG;
    volatile Uint32 TIMER64_CTL;
    volatile Uint32 USB_PHY_CTRL;
    volatile Uint32 MISC;
    volatile Uint32 MSTPRI0;
    volatile Uint32 MSTPRI1;
    volatile Uint32 VPSS_CLK_CTRL;
    volatile Uint32 DEEPSLEEP;
    volatile Uint32 DFT_ENABLE;
    volatile Uint32 DEBOUNCE0;
    volatile Uint32 DEBOUNCE1;
    volatile Uint32 DEBOUNCE2;
    volatile Uint32 DEBOUNCE3;
    volatile Uint32 DEBOUNCE4;
    volatile Uint32 DEBOUNCE5;
    volatile Uint32 DEBOUNCE6;
    volatile Uint32 DEBOUNCE7;
} CSL_SysRegs;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* PINMUX0 */

#define CSL_SYS_PINMUX0_PCLK_MASK        (0x00004000u)
#define CSL_SYS_PINMUX0_PCLK_SHIFT       (0x0000000Eu)
#define CSL_SYS_PINMUX0_PCLK_RESETVAL    (0x00000000u)

/*----PCLK Tokens----*/
#define CSL_SYS_PINMUX0_PCLK_DISABLE     (0x00000000u)
#define CSL_SYS_PINMUX0_PCLK_ENABLE      (0x00000001u)

#define CSL_SYS_PINMUX0_CAM_WEN_MASK     (0x00002000u)
#define CSL_SYS_PINMUX0_CAM_WEN_SHIFT    (0x0000000Du)
#define CSL_SYS_PINMUX0_CAM_WEN_RESETVAL (0x00000000u)

/*----CAM_WEN Tokens----*/
#define CSL_SYS_PINMUX0_CAM_WEN_DISABLE  (0x00000000u)
#define CSL_SYS_PINMUX0_CAM_WEN_ENABLE   (0x00000001u)

#define CSL_SYS_PINMUX0_CAM_VD_MASK      (0x00001000u)
#define CSL_SYS_PINMUX0_CAM_VD_SHIFT     (0x0000000Cu)
#define CSL_SYS_PINMUX0_CAM_VD_RESETVAL  (0x00000000u)

/*----CAM_VD Tokens----*/
#define CSL_SYS_PINMUX0_CAM_VD_DISABLE   (0x00000000u)
#define CSL_SYS_PINMUX0_CAM_VD_ENABLE    (0x00000001u)

#define CSL_SYS_PINMUX0_CAM_HD_MASK      (0x00000800u)
#define CSL_SYS_PINMUX0_CAM_HD_SHIFT     (0x0000000Bu)
#define CSL_SYS_PINMUX0_CAM_HD_RESETVAL  (0x00000000u)

/*----CAM_HD Tokens----*/
#define CSL_SYS_PINMUX0_CAM_HD_DISABLE   (0x00000000u)
#define CSL_SYS_PINMUX0_CAM_HD_ENABLE    (0x00000001u)

#define CSL_SYS_PINMUX0_YIN_70_MASK      (0x00000400u)
#define CSL_SYS_PINMUX0_YIN_70_SHIFT     (0x0000000Au)
#define CSL_SYS_PINMUX0_YIN_70_RESETVAL  (0x00000000u)

/*----YIN_70 Tokens----*/
#define CSL_SYS_PINMUX0_YIN_70_DISABLE   (0x00000000u)
#define CSL_SYS_PINMUX0_YIN_70_ENABLE    (0x00000001u)

#define CSL_SYS_PINMUX0_CIN_10_MASK      (0x00000200u)
#define CSL_SYS_PINMUX0_CIN_10_SHIFT     (0x00000009u)
#define CSL_SYS_PINMUX0_CIN_10_RESETVAL  (0x00000000u)

/*----CIN_10 Tokens----*/
#define CSL_SYS_PINMUX0_CIN_10_DISABLE   (0x00000000u)
#define CSL_SYS_PINMUX0_CIN_10_ENABLE    (0x00000001u)

#define CSL_SYS_PINMUX0_CIN_32_MASK      (0x00000100u)
#define CSL_SYS_PINMUX0_CIN_32_SHIFT     (0x00000008u)
#define CSL_SYS_PINMUX0_CIN_32_RESETVAL  (0x00000000u)

/*----CIN_32 Tokens----*/
#define CSL_SYS_PINMUX0_CIN_32_DISABLE   (0x00000000u)
#define CSL_SYS_PINMUX0_CIN_32_ENABLE    (0x00000001u)

#define CSL_SYS_PINMUX0_CIN_4_MASK       (0x000000C0u)
#define CSL_SYS_PINMUX0_CIN_4_SHIFT      (0x00000006u)
#define CSL_SYS_PINMUX0_CIN_4_RESETVAL   (0x00000000u)

/*----CIN_4 Tokens----*/
#define CSL_SYS_PINMUX0_CIN_4_GPIO98     (0x00000000u)
#define CSL_SYS_PINMUX0_CIN_4_CIN4       (0x00000001u)
#define CSL_SYS_PINMUX0_CIN_4_SPI2_SDI3  (0x00000002u)
#define CSL_SYS_PINMUX0_CIN_4_RESV       (0x00000003u)

#define CSL_SYS_PINMUX0_CIN_5_MASK       (0x00000030u)
#define CSL_SYS_PINMUX0_CIN_5_SHIFT      (0x00000004u)
#define CSL_SYS_PINMUX0_CIN_5_RESETVAL   (0x00000000u)

/*----CIN_5 Tokens----*/
#define CSL_SYS_PINMUX0_CIN_5_GPIO99     (0x00000000u)
#define CSL_SYS_PINMUX0_CIN_5_CIN5       (0x00000001u)
#define CSL_SYS_PINMUX0_CIN_5_SPI2_SDENA (0x00000002u)
#define CSL_SYS_PINMUX0_CIN_5_RESV       (0x00000003u)

#define CSL_SYS_PINMUX0_CIN_6_MASK       (0x0000000Cu)
#define CSL_SYS_PINMUX0_CIN_6_SHIFT      (0x00000002u)
#define CSL_SYS_PINMUX0_CIN_6_RESETVAL   (0x00000000u)

/*----CIN_6 Tokens----*/
#define CSL_SYS_PINMUX0_CIN_6_GPIO100    (0x00000000u)
#define CSL_SYS_PINMUX0_CIN_6_CIN6       (0x00000001u)
#define CSL_SYS_PINMUX0_CIN_6_SPI2_SDO   (0x00000002u)
#define CSL_SYS_PINMUX0_CIN_6_RESV       (0x00000003u)

#define CSL_SYS_PINMUX0_CIN_7_MASK       (0x00000003u)
#define CSL_SYS_PINMUX0_CIN_7_SHIFT      (0x00000000u)
#define CSL_SYS_PINMUX0_CIN_7_RESETVAL   (0x00000000u)

/*----CIN_7 Tokens----*/
#define CSL_SYS_PINMUX0_CIN_7_GPIO101    (0x00000000u)
#define CSL_SYS_PINMUX0_CIN_7_CIN7       (0x00000001u)
#define CSL_SYS_PINMUX0_CIN_7_SPI2_SCLK  (0x00000002u)
#define CSL_SYS_PINMUX0_CIN_7_RESV       (0x00000003u)

#define CSL_SYS_PINMUX0_RESETVAL         (0x00000000u)

/* PINMUX1 */

#define CSL_SYS_PINMUX1_VCLK_MASK        (0x00400000u)
#define CSL_SYS_PINMUX1_VCLK_SHIFT       (0x00000016u)
#define CSL_SYS_PINMUX1_VCLK_RESETVAL    (0x00000000u)

/*----VCLK Tokens----*/
#define CSL_SYS_PINMUX1_VCLK_DISABLE     (0x00000000u)
#define CSL_SYS_PINMUX1_VCLK_ENABLE      (0x00000001u)

#define CSL_SYS_PINMUX1_EXTCLK_MASK      (0x00300000u)
#define CSL_SYS_PINMUX1_EXTCLK_SHIFT     (0x00000014u)
#define CSL_SYS_PINMUX1_EXTCLK_RESETVAL  (0x00000000u)

/*----EXTCLK Tokens----*/
#define CSL_SYS_PINMUX1_EXTCLK_GIO69     (0x00000000u)
#define CSL_SYS_PINMUX1_EXTCLK_EXTCLK    (0x00000001u)
#define CSL_SYS_PINMUX1_EXTCLK_B0        (0x00000002u)
#define CSL_SYS_PINMUX1_EXTCLK_PWM3      (0x00000003u)

#define CSL_SYS_PINMUX1_FIELD_MASK       (0x000C0000u)
#define CSL_SYS_PINMUX1_FIELD_SHIFT      (0x00000012u)
#define CSL_SYS_PINMUX1_FIELD_RESETVAL   (0x00000000u)

/*----FIELD Tokens----*/
#define CSL_SYS_PINMUX1_FIELD_GIO70      (0x00000000u)
#define CSL_SYS_PINMUX1_FIELD_FIELD      (0x00000001u)
#define CSL_SYS_PINMUX1_FIELD_R0         (0x00000002u)
#define CSL_SYS_PINMUX1_FIELD_PWM3       (0x00000003u)

#define CSL_SYS_PINMUX1_WALID_MASK       (0x00020000u)
#define CSL_SYS_PINMUX1_WALID_SHIFT      (0x00000011u)
#define CSL_SYS_PINMUX1_WALID_RESETVAL   (0x00000000u)

/*----WALID Tokens----*/
#define CSL_SYS_PINMUX1_WALID_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX1_WALID_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX1_HVSYNC_MASK      (0x00010000u)
#define CSL_SYS_PINMUX1_HVSYNC_SHIFT     (0x00000010u)
#define CSL_SYS_PINMUX1_HVSYNC_RESETVAL  (0x00000000u)

/*----HVSYNC Tokens----*/
#define CSL_SYS_PINMUX1_HVSYNC_DISABLE   (0x00000000u)
#define CSL_SYS_PINMUX1_HVSYNC_ENABLE    (0x00000001u)

#define CSL_SYS_PINMUX1_COUT_0_MASK      (0x0000C000u)
#define CSL_SYS_PINMUX1_COUT_0_SHIFT     (0x0000000Eu)
#define CSL_SYS_PINMUX1_COUT_0_RESETVAL  (0x00000000u)

/*----COUT_0 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_0_GIO74     (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_0_COUT0     (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_0_PWM3      (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_0_RSVD      (0x00000003u)

#define CSL_SYS_PINMUX1_COUT_1_MASK      (0x00003000u)
#define CSL_SYS_PINMUX1_COUT_1_SHIFT     (0x0000000Cu)
#define CSL_SYS_PINMUX1_COUT_1_RESETVAL  (0x00000000u)

/*----COUT_1 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_1_GIO75     (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_1_COUT1     (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_1_PWM3      (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_1_RSVD      (0x00000003u)

#define CSL_SYS_PINMUX1_COUT_2_MASK      (0x00000C00u)
#define CSL_SYS_PINMUX1_COUT_2_SHIFT     (0x0000000Au)
#define CSL_SYS_PINMUX1_COUT_2_RESETVAL  (0x00000000u)

/*----COUT_2 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_2_GIO76     (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_2_COUT2     (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_2_PWM2      (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_2_RSVD      (0x00000003u)

#define CSL_SYS_PINMUX1_COUT_3_MASK      (0x00000300u)
#define CSL_SYS_PINMUX1_COUT_3_SHIFT     (0x00000008u)
#define CSL_SYS_PINMUX1_COUT_3_RESETVAL  (0x00000000u)

/*----COUT_3 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_3_GIO77     (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_3_COUT2     (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_3_PWM2      (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_3_RSVD      (0x00000003u)

#define CSL_SYS_PINMUX1_COUT_4_MASK      (0x000000C0u)
#define CSL_SYS_PINMUX1_COUT_4_SHIFT     (0x00000006u)
#define CSL_SYS_PINMUX1_COUT_4_RESETVAL  (0x00000000u)

/*----COUT_4 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_4_GIO78     (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_4_COUT2     (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_4_PWM2      (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_4_RSVD      (0x00000003u)

#define CSL_SYS_PINMUX1_COUT_5_MASK      (0x00000030u)
#define CSL_SYS_PINMUX1_COUT_5_SHIFT     (0x00000004u)
#define CSL_SYS_PINMUX1_COUT_5_RESETVAL  (0x00000000u)

/*----COUT_5 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_5_GIO79     (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_5_COUT2     (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_5_PWM2      (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_5_RSVD      (0x00000003u)

#define CSL_SYS_PINMUX1_COUT_6_MASK      (0x0000000Cu)
#define CSL_SYS_PINMUX1_COUT_6_SHIFT     (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_6_RESETVAL  (0x00000000u)

/*----COUT_6 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_6_GIO80     (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_6_COUT2     (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_6_PWM2      (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_6_RSVD      (0x00000003u)

#define CSL_SYS_PINMUX1_COUT_7_MASK      (0x00000003u)
#define CSL_SYS_PINMUX1_COUT_7_SHIFT     (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_7_RESETVAL  (0x00000000u)

/*----COUT_7 Tokens----*/
#define CSL_SYS_PINMUX1_COUT_7_GIO81     (0x00000000u)
#define CSL_SYS_PINMUX1_COUT_7_COUT2     (0x00000001u)
#define CSL_SYS_PINMUX1_COUT_7_PWM2      (0x00000002u)
#define CSL_SYS_PINMUX1_COUT_7_RSVD      (0x00000003u)

#define CSL_SYS_PINMUX1_RESETVAL         (0x00000000u)

/* PINMUX2 */

#define CSL_SYS_PINMUX2_EM_CLK_MASK      (0x00000800u)
#define CSL_SYS_PINMUX2_EM_CLK_SHIFT     (0x0000000Bu)
#define CSL_SYS_PINMUX2_EM_CLK_RESETVAL  (0x00000000u)

/*----EM_CLK Tokens----*/
#define CSL_SYS_PINMUX2_EM_CLK_DISABLE   (0x00000000u)
#define CSL_SYS_PINMUX2_EM_CLK_ENABLE    (0x00000001u)

#define CSL_SYS_PINMUX2_EM_ADV_MASK      (0x00000400u)
#define CSL_SYS_PINMUX2_EM_ADV_SHIFT     (0x0000000Au)
#define CSL_SYS_PINMUX2_EM_ADV_RESETVAL  (0x00000000u)

/*----EM_ADV Tokens----*/
#define CSL_SYS_PINMUX2_EM_ADV_DISABLE   (0x00000000u)
#define CSL_SYS_PINMUX2_EM_ADV_ENABLE    (0x00000001u)

#define CSL_SYS_PINMUX2_EM_WAIT_MASK     (0x00000200u)
#define CSL_SYS_PINMUX2_EM_WAIT_SHIFT    (0x00000009u)
#define CSL_SYS_PINMUX2_EM_WAIT_RESETVAL (0x00000000u)

/*----EM_WAIT Tokens----*/
#define CSL_SYS_PINMUX2_EM_WAIT_DISABLE  (0x00000000u)
#define CSL_SYS_PINMUX2_EM_WAIT_ENABLE   (0x00000001u)

#define CSL_SYS_PINMUX2_EM_WE_OE_MASK    (0x00000100u)
#define CSL_SYS_PINMUX2_EM_WE_OE_SHIFT   (0x00000008u)
#define CSL_SYS_PINMUX2_EM_WE_OE_RESETVAL (0x00000000u)

/*----EM_WE_OE Tokens----*/
#define CSL_SYS_PINMUX2_EM_WE_OE_DISABLE (0x00000000u)
#define CSL_SYS_PINMUX2_EM_WE_OE_ENABLE  (0x00000001u)

#define CSL_SYS_PINMUX2_EM_CE1_MASK      (0x00000080u)
#define CSL_SYS_PINMUX2_EM_CE1_SHIFT     (0x00000007u)
#define CSL_SYS_PINMUX2_EM_CE1_RESETVAL  (0x00000000u)

/*----EM_CE1 Tokens----*/
#define CSL_SYS_PINMUX2_EM_CE1_DISABLE   (0x00000000u)
#define CSL_SYS_PINMUX2_EM_CE1_ENABLE    (0x00000001u)

#define CSL_SYS_PINMUX2_EM_CE0_MASK      (0x00000040u)
#define CSL_SYS_PINMUX2_EM_CE0_SHIFT     (0x00000006u)
#define CSL_SYS_PINMUX2_EM_CE0_RESETVAL  (0x00000000u)

/*----EM_CE0 Tokens----*/
#define CSL_SYS_PINMUX2_EM_CE0_DISABLE   (0x00000000u)
#define CSL_SYS_PINMUX2_EM_CE0_ENABLE    (0x00000001u)

#define CSL_SYS_PINMUX2_EM_D7_0_MASK     (0x00000020u)
#define CSL_SYS_PINMUX2_EM_D7_0_SHIFT    (0x00000005u)
#define CSL_SYS_PINMUX2_EM_D7_0_RESETVAL (0x00000000u)

/*----EM_D7_0 Tokens----*/
#define CSL_SYS_PINMUX2_EM_D7_0_DISABLE  (0x00000000u)
#define CSL_SYS_PINMUX2_EM_D7_0_ENABLE   (0x00000001u)

#define CSL_SYS_PINMUX2_EM_D15_8_MASK    (0x00000010u)
#define CSL_SYS_PINMUX2_EM_D15_8_SHIFT   (0x00000004u)
#define CSL_SYS_PINMUX2_EM_D15_8_RESETVAL (0x00000000u)

/*----EM_D15_8 Tokens----*/
#define CSL_SYS_PINMUX2_EM_D15_8_DISABLE (0x00000000u)
#define CSL_SYS_PINMUX2_EM_D15_8_ENABLE  (0x00000001u)

#define CSL_SYS_PINMUX2_EM_AN_MASK       (0x0000000Cu)
#define CSL_SYS_PINMUX2_EM_AN_SHIFT      (0x00000002u)
#define CSL_SYS_PINMUX2_EM_AN_RESETVAL   (0x00000000u)

/*----EM_AN Tokens----*/
#define CSL_SYS_PINMUX2_EM_AN_EM_BA0     (0x00000000u)
#define CSL_SYS_PINMUX2_EM_AN_EM_A14     (0x00000001u)
#define CSL_SYS_PINMUX2_EM_AN_GIO54      (0x00000002u)
#define CSL_SYS_PINMUX2_EM_AN_RSVD       (0x00000003u)

#define CSL_SYS_PINMUX2_EM_A0_BA1_MASK   (0x00000002u)
#define CSL_SYS_PINMUX2_EM_A0_BA1_SHIFT  (0x00000001u)
#define CSL_SYS_PINMUX2_EM_A0_BA1_RESETVAL (0x00000000u)

/*----EM_A0_BA1 Tokens----*/
#define CSL_SYS_PINMUX2_EM_A0_BA1_DISABLE (0x00000000u)
#define CSL_SYS_PINMUX2_EM_A0_BA1_ENABLE (0x00000001u)

#define CSL_SYS_PINMUX2_EM_A13_3_MASK    (0x00000001u)
#define CSL_SYS_PINMUX2_EM_A13_3_SHIFT   (0x00000000u)
#define CSL_SYS_PINMUX2_EM_A13_3_RESETVAL (0x00000000u)

/*----EM_A13_3 Tokens----*/
#define CSL_SYS_PINMUX2_EM_A13_3_DISABLE (0x00000000u)
#define CSL_SYS_PINMUX2_EM_A13_3_ENABLE  (0x00000001u)

#define CSL_SYS_PINMUX2_RESETVAL         (0x00000000u)

/* PINMUX3 */

#define CSL_SYS_PINMUX3_GIO7_MASK        (0x10000000u)
#define CSL_SYS_PINMUX3_GIO7_SHIFT       (0x0000001Cu)
#define CSL_SYS_PINMUX3_GIO7_RESETVAL    (0x00000000u)

/*----GIO7 Tokens----*/
#define CSL_SYS_PINMUX3_GIO7_DISABLE     (0x00000000u)
#define CSL_SYS_PINMUX3_GIO7_ENABLE      (0x00000001u)

#define CSL_SYS_PINMUX3_GIO8_MASK        (0x08000000u)
#define CSL_SYS_PINMUX3_GIO8_SHIFT       (0x0000001Bu)
#define CSL_SYS_PINMUX3_GIO8_RESETVAL    (0x00000000u)

/*----GIO8 Tokens----*/
#define CSL_SYS_PINMUX3_GIO8_DISABLE     (0x00000000u)
#define CSL_SYS_PINMUX3_GIO8_ENABLE      (0x00000001u)

#define CSL_SYS_PINMUX3_GIO9_MASK        (0x06000000u)
#define CSL_SYS_PINMUX3_GIO9_SHIFT       (0x00000019u)
#define CSL_SYS_PINMUX3_GIO9_RESETVAL    (0x00000000u)

/*----GIO9 Tokens----*/
#define CSL_SYS_PINMUX3_GIO9_GIO9        (0x00000000u)
#define CSL_SYS_PINMUX3_GIO9_SPI1_SDI    (0x00000001u)
#define CSL_SYS_PINMUX3_GIO9_SPI_SDENB   (0x00000002u)
#define CSL_SYS_PINMUX3_GIO9_RSVD        (0x00000003u)

#define CSL_SYS_PINMUX3_GIO10_MASK       (0x01000000u)
#define CSL_SYS_PINMUX3_GIO10_SHIFT      (0x00000018u)
#define CSL_SYS_PINMUX3_GIO10_RESETVAL   (0x00000000u)

/*----GIO10 Tokens----*/
#define CSL_SYS_PINMUX3_GIO10_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO10_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO11_MASK       (0x00800000u)
#define CSL_SYS_PINMUX3_GIO11_SHIFT      (0x00000017u)
#define CSL_SYS_PINMUX3_GIO11_RESETVAL   (0x00000000u)

/*----GIO11 Tokens----*/
#define CSL_SYS_PINMUX3_GIO11_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO11_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO12_MASK       (0x00400000u)
#define CSL_SYS_PINMUX3_GIO12_SHIFT      (0x00000016u)
#define CSL_SYS_PINMUX3_GIO12_RESETVAL   (0x00000000u)

/*----GIO12 Tokens----*/
#define CSL_SYS_PINMUX3_GIO12_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO12_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO13_MASK       (0x00200000u)
#define CSL_SYS_PINMUX3_GIO13_SHIFT      (0x00000015u)
#define CSL_SYS_PINMUX3_GIO13_RESETVAL   (0x00000000u)

/*----GIO13 Tokens----*/
#define CSL_SYS_PINMUX3_GIO13_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO13_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO14_MASK       (0x00100000u)
#define CSL_SYS_PINMUX3_GIO14_SHIFT      (0x00000014u)
#define CSL_SYS_PINMUX3_GIO14_RESETVAL   (0x00000000u)

/*----GIO14 Tokens----*/
#define CSL_SYS_PINMUX3_GIO14_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO14_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO15_MASK       (0x00080000u)
#define CSL_SYS_PINMUX3_GIO15_SHIFT      (0x00000013u)
#define CSL_SYS_PINMUX3_GIO15_RESETVAL   (0x00000000u)

/*----GIO15 Tokens----*/
#define CSL_SYS_PINMUX3_GIO15_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO15_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO16_MASK       (0x00040000u)
#define CSL_SYS_PINMUX3_GIO16_SHIFT      (0x00000012u)
#define CSL_SYS_PINMUX3_GIO16_RESETVAL   (0x00000000u)

/*----GIO16 Tokens----*/
#define CSL_SYS_PINMUX3_GIO16_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO16_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO17_MASK       (0x00020000u)
#define CSL_SYS_PINMUX3_GIO17_SHIFT      (0x00000011u)
#define CSL_SYS_PINMUX3_GIO17_RESETVAL   (0x00000000u)

/*----GIO17 Tokens----*/
#define CSL_SYS_PINMUX3_GIO17_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO17_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO18_MASK       (0x00010000u)
#define CSL_SYS_PINMUX3_GIO18_SHIFT      (0x00000010u)
#define CSL_SYS_PINMUX3_GIO18_RESETVAL   (0x00000000u)

/*----GIO18 Tokens----*/
#define CSL_SYS_PINMUX3_GIO18_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO18_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO19_MASK       (0x0000C000u)
#define CSL_SYS_PINMUX3_GIO19_SHIFT      (0x0000000Eu)
#define CSL_SYS_PINMUX3_GIO19_RESETVAL   (0x00000000u)

/*----GIO19 Tokens----*/
#define CSL_SYS_PINMUX3_GIO19_GIO19      (0x00000000u)
#define CSL_SYS_PINMUX3_GIO19_SD1_DATA0  (0x00000001u)
#define CSL_SYS_PINMUX3_GIO19_UART2_TXD  (0x00000002u)
#define CSL_SYS_PINMUX3_GIO19_RSVD       (0x00000003u)

#define CSL_SYS_PINMUX3_GIO20_MASK       (0x00003000u)
#define CSL_SYS_PINMUX3_GIO20_SHIFT      (0x0000000Cu)
#define CSL_SYS_PINMUX3_GIO20_RESETVAL   (0x00000000u)

/*----GIO20 Tokens----*/
#define CSL_SYS_PINMUX3_GIO20_GIO20      (0x00000000u)
#define CSL_SYS_PINMUX3_GIO20_SD1_DATA1  (0x00000001u)
#define CSL_SYS_PINMUX3_GIO20_UART2_RXD  (0x00000002u)
#define CSL_SYS_PINMUX3_GIO20_RSVD       (0x00000003u)

#define CSL_SYS_PINMUX3_GIO21_MASK       (0x00000C00u)
#define CSL_SYS_PINMUX3_GIO21_SHIFT      (0x0000000Au)
#define CSL_SYS_PINMUX3_GIO21_RESETVAL   (0x00000000u)

/*----GIO21 Tokens----*/
#define CSL_SYS_PINMUX3_GIO21_GIO21      (0x00000000u)
#define CSL_SYS_PINMUX3_GIO21_SD1_DATA2  (0x00000001u)
#define CSL_SYS_PINMUX3_GIO21_UART2_CTS  (0x00000002u)
#define CSL_SYS_PINMUX3_GIO21_RSVD       (0x00000003u)

#define CSL_SYS_PINMUX3_GIO22_MASK       (0x00000300u)
#define CSL_SYS_PINMUX3_GIO22_SHIFT      (0x00000008u)
#define CSL_SYS_PINMUX3_GIO22_RESETVAL   (0x00000000u)

/*----GIO22 Tokens----*/
#define CSL_SYS_PINMUX3_GIO22_GIO22      (0x00000000u)
#define CSL_SYS_PINMUX3_GIO22_SD1_DATA3  (0x00000001u)
#define CSL_SYS_PINMUX3_GIO22_UART2_RTS  (0x00000002u)
#define CSL_SYS_PINMUX3_GIO22_RSVD       (0x00000003u)

#define CSL_SYS_PINMUX3_GIO23_MASK       (0x00000080u)
#define CSL_SYS_PINMUX3_GIO23_SHIFT      (0x00000007u)
#define CSL_SYS_PINMUX3_GIO23_RESETVAL   (0x00000000u)

/*----GIO23 Tokens----*/
#define CSL_SYS_PINMUX3_GIO23_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO23_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO24_MASK       (0x00000040u)
#define CSL_SYS_PINMUX3_GIO24_SHIFT      (0x00000006u)
#define CSL_SYS_PINMUX3_GIO24_RESETVAL   (0x00000000u)

/*----GIO24 Tokens----*/
#define CSL_SYS_PINMUX3_GIO24_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO24_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO25_MASK       (0x00000020u)
#define CSL_SYS_PINMUX3_GIO25_SHIFT      (0x00000005u)
#define CSL_SYS_PINMUX3_GIO25_RESETVAL   (0x00000000u)

/*----GIO25 Tokens----*/
#define CSL_SYS_PINMUX3_GIO25_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO25_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO26_MASK       (0x00000010u)
#define CSL_SYS_PINMUX3_GIO26_SHIFT      (0x00000004u)
#define CSL_SYS_PINMUX3_GIO26_RESETVAL   (0x00000000u)

/*----GIO26 Tokens----*/
#define CSL_SYS_PINMUX3_GIO26_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO26_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO27_MASK       (0x00000008u)
#define CSL_SYS_PINMUX3_GIO27_SHIFT      (0x00000003u)
#define CSL_SYS_PINMUX3_GIO27_RESETVAL   (0x00000000u)

/*----GIO27 Tokens----*/
#define CSL_SYS_PINMUX3_GIO27_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO27_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO28_MASK       (0x00000004u)
#define CSL_SYS_PINMUX3_GIO28_SHIFT      (0x00000002u)
#define CSL_SYS_PINMUX3_GIO28_RESETVAL   (0x00000000u)

/*----GIO28 Tokens----*/
#define CSL_SYS_PINMUX3_GIO28_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO28_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO29_MASK       (0x00000002u)
#define CSL_SYS_PINMUX3_GIO29_SHIFT      (0x00000001u)
#define CSL_SYS_PINMUX3_GIO29_RESETVAL   (0x00000000u)

/*----GIO29 Tokens----*/
#define CSL_SYS_PINMUX3_GIO29_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO29_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_GIO30_MASK       (0x00000001u)
#define CSL_SYS_PINMUX3_GIO30_SHIFT      (0x00000000u)
#define CSL_SYS_PINMUX3_GIO30_RESETVAL   (0x00000000u)

/*----GIO30 Tokens----*/
#define CSL_SYS_PINMUX3_GIO30_DISABLE    (0x00000000u)
#define CSL_SYS_PINMUX3_GIO30_ENABLE     (0x00000001u)

#define CSL_SYS_PINMUX3_RESETVAL         (0x00000000u)

/* PINMUX4 */

#define CSL_SYS_PINMUX4_MMCSD0_MS_MASK   (0x00000004u)
#define CSL_SYS_PINMUX4_MMCSD0_MS_SHIFT  (0x00000002u)
#define CSL_SYS_PINMUX4_MMCSD0_MS_RESETVAL (0x00000000u)

/*----MMCSD0_MS Tokens----*/
#define CSL_SYS_PINMUX4_MMCSD0_MS_DISABLE (0x00000000u)
#define CSL_SYS_PINMUX4_MMCSD0_MS_ENABLE (0x00000001u)

#define CSL_SYS_PINMUX4_SPIO_SDI_MASK    (0x00000002u)
#define CSL_SYS_PINMUX4_SPIO_SDI_SHIFT   (0x00000001u)
#define CSL_SYS_PINMUX4_SPIO_SDI_RESETVAL (0x00000000u)

/*----SPIO_SDI Tokens----*/
#define CSL_SYS_PINMUX4_SPIO_SDI_DISABLE (0x00000000u)
#define CSL_SYS_PINMUX4_SPIO_SDI_ENABLE  (0x00000001u)

#define CSL_SYS_PINMUX4_SPI0_SDENA_MASK  (0x00000001u)
#define CSL_SYS_PINMUX4_SPI0_SDENA_SHIFT (0x00000000u)
#define CSL_SYS_PINMUX4_SPI0_SDENA_RESETVAL (0x00000000u)

/*----SPI0_SDENA Tokens----*/
#define CSL_SYS_PINMUX4_SPI0_SDENA_DISABLE (0x00000000u)
#define CSL_SYS_PINMUX4_SPI0_SDENA_ENABLE (0x00000001u)

#define CSL_SYS_PINMUX4_RESETVAL         (0x00000000u)

/* BOOTCFG */

#define CSL_SYS_BOOTCFG_BTSEL_MASK       (0x000000C0u)
#define CSL_SYS_BOOTCFG_BTSEL_SHIFT      (0x00000006u)
#define CSL_SYS_BOOTCFG_BTSEL_RESETVAL   (0x00000000u)

/*----BTSEL Tokens----*/
#define CSL_SYS_BOOTCFG_BTSEL_ROMNAND    (0x00000000u)
#define CSL_SYS_BOOTCFG_BTSEL_NORFLASH   (0x00000001u)
#define CSL_SYS_BOOTCFG_BTSEL_ROMHPI     (0x00000002u)
#define CSL_SYS_BOOTCFG_BTSEL_ROMUART0   (0x00000003u)

#define CSL_SYS_BOOTCFG_AECFG_MASK       (0x0000000Fu)
#define CSL_SYS_BOOTCFG_AECFG_SHIFT      (0x00000000u)
#define CSL_SYS_BOOTCFG_AECFG_RESETVAL   (0x00000000u)

#define CSL_SYS_BOOTCFG_RESETVAL         (0x00000000u)

/* ARM_INTMUX */

#define CSL_SYS_ARM_INTMUX_INT20_MASK    (0x00000080u)
#define CSL_SYS_ARM_INTMUX_INT20_SHIFT   (0x00000007u)
#define CSL_SYS_ARM_INTMUX_INT20_RESETVAL (0x00000000u)

/*----INT20 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT20_PSC     (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT20_TVINT   (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT25_MASK    (0x00000040u)
#define CSL_SYS_ARM_INTMUX_INT25_SHIFT   (0x00000006u)
#define CSL_SYS_ARM_INTMUX_INT25_RESETVAL (0x00000000u)

/*----INT25 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT25_MBRINT0 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT25_MBRINT1 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT24_MASK    (0x00000020u)
#define CSL_SYS_ARM_INTMUX_INT24_SHIFT   (0x00000005u)
#define CSL_SYS_ARM_INTMUX_INT24_RESETVAL (0x00000000u)

/*----INT24 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT24_MBXINT0 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT24_MBXINT1 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT19_MASK    (0x00000010u)
#define CSL_SYS_ARM_INTMUX_INT19_SHIFT   (0x00000004u)
#define CSL_SYS_ARM_INTMUX_INT19_RESETVAL (0x00000000u)

/*----INT19 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT19_SPINT2-0 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT19_TCERRINT1 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT18_MASK    (0x00000008u)
#define CSL_SYS_ARM_INTMUX_INT18_SHIFT   (0x00000003u)
#define CSL_SYS_ARM_INTMUX_INT18_RESETVAL (0x00000000u)

/*----INT18 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT18_SPINT1-1 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT18_TCERRINT0 (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT17_MASK    (0x00000004u)
#define CSL_SYS_ARM_INTMUX_INT17_SHIFT   (0x00000002u)
#define CSL_SYS_ARM_INTMUX_INT17_RESETVAL (0x00000000u)

/*----INT17 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT17_SPINT1-0 (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT17_CCERRINT (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT14_MASK    (0x00000002u)
#define CSL_SYS_ARM_INTMUX_INT14_SHIFT   (0x00000001u)
#define CSL_SYS_ARM_INTMUX_INT14_RESETVAL (0x00000000u)

/*----INT14 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT14_UART2   (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT14_TINT5   (0x00000001u)

#define CSL_SYS_ARM_INTMUX_INT13_MASK    (0x00000001u)
#define CSL_SYS_ARM_INTMUX_INT13_SHIFT   (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT13_RESETVAL (0x00000000u)

/*----INT13 Tokens----*/
#define CSL_SYS_ARM_INTMUX_INT13_RTO     (0x00000000u)
#define CSL_SYS_ARM_INTMUX_INT13_TINT4   (0x00000001u)

#define CSL_SYS_ARM_INTMUX_RESETVAL      (0x00000000u)

/* EDMA_EVTMUX */

#define CSL_SYS_EDMA_EVTMUX_EVT26_MASK   (0x00000004u)
#define CSL_SYS_EDMA_EVTMUX_EVT26_SHIFT  (0x00000002u)
#define CSL_SYS_EDMA_EVTMUX_EVT26_RESETVAL (0x00000000u)

/*----EVT26 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT26_MMC0RXEVT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT26_MSEVT  (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT9_MASK    (0x00000002u)
#define CSL_SYS_EDMA_EVTMUX_EVT9_SHIFT   (0x00000001u)
#define CSL_SYS_EDMA_EVTMUX_EVT9_RESETVAL (0x00000000u)

/*----EVT9 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT9_MCBSP1REVT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT9_TINT5   (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_EVT8_MASK    (0x00000001u)
#define CSL_SYS_EDMA_EVTMUX_EVT8_SHIFT   (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT8_RESETVAL (0x00000000u)

/*----EVT8 Tokens----*/
#define CSL_SYS_EDMA_EVTMUX_EVT8_MCBSP1XEVT (0x00000000u)
#define CSL_SYS_EDMA_EVTMUX_EVT8_TINT4   (0x00000001u)

#define CSL_SYS_EDMA_EVTMUX_RESETVAL     (0x00000000u)

/* DDR_SLEW */

#define CSL_SYS_DDR_SLEW_DDRDATA_SLEW_MASK (0x0000000Cu)
#define CSL_SYS_DDR_SLEW_DDRDATA_SLEW_SHIFT (0x00000002u)
#define CSL_SYS_DDR_SLEW_DDRDATA_SLEW_RESETVAL (0x00000000u)

#define CSL_SYS_DDR_SLEW_DDRCMD_SLEW_MASK (0x00000003u)
#define CSL_SYS_DDR_SLEW_DDRCMD_SLEW_SHIFT (0x00000000u)
#define CSL_SYS_DDR_SLEW_DDRCMD_SLEW_RESETVAL (0x00000000u)

#define CSL_SYS_DDR_SLEW_RESETVAL        (0x00000000u)

/* CLKOUT */

#define CSL_SYS_CLKOUT_CRYS_DIV8_MASK    (0x00000004u)
#define CSL_SYS_CLKOUT_CRYS_DIV8_SHIFT   (0x00000002u)
#define CSL_SYS_CLKOUT_CRYS_DIV8_RESETVAL (0x00000001u)

#define CSL_SYS_CLKOUT_CRYS_DIV3_MASK    (0x00000002u)
#define CSL_SYS_CLKOUT_CRYS_DIV3_SHIFT   (0x00000001u)
#define CSL_SYS_CLKOUT_CRYS_DIV3_RESETVAL (0x00000001u)

#define CSL_SYS_CLKOUT_CRYS_DIV1_MASK    (0x00000001u)
#define CSL_SYS_CLKOUT_CRYS_DIV1_SHIFT   (0x00000000u)
#define CSL_SYS_CLKOUT_CRYS_DIV1_RESETVAL (0x00000001u)

#define CSL_SYS_CLKOUT_RESETVAL          (0x00000007u)

/* DEVICE_ID */

#define CSL_SYS_DEVICE_ID_DEVREV_MASK    (0xF0000000u)
#define CSL_SYS_DEVICE_ID_DEVREV_SHIFT   (0x0000001Cu)
#define CSL_SYS_DEVICE_ID_DEVREV_RESETVAL (0x00000000u)

#define CSL_SYS_DEVICE_ID_PARTNUM_MASK   (0x0FFFF000u)
#define CSL_SYS_DEVICE_ID_PARTNUM_SHIFT  (0x0000000Cu)
#define CSL_SYS_DEVICE_ID_PARTNUM_RESETVAL (0x0000B73Bu)

#define CSL_SYS_DEVICE_ID_MFGR_MASK      (0x00000FFEu)
#define CSL_SYS_DEVICE_ID_MFGR_SHIFT     (0x00000001u)
#define CSL_SYS_DEVICE_ID_MFGR_RESETVAL  (0x00000017u)

#define CSL_SYS_DEVICE_ID_RESETVAL       (0x0B73B02Fu)

/* VDAC_CONFIG */

#define CSL_SYS_VDAC_CONFIG_TRESB4R4_MASK (0x3C000000u)
#define CSL_SYS_VDAC_CONFIG_TRESB4R4_SHIFT (0x0000001Au)
#define CSL_SYS_VDAC_CONFIG_TRESB4R4_RESETVAL (0x0000000Cu)

#define CSL_SYS_VDAC_CONFIG_TRESB4R2_MASK (0x03C00000u)
#define CSL_SYS_VDAC_CONFIG_TRESB4R2_SHIFT (0x00000016u)
#define CSL_SYS_VDAC_CONFIG_TRESB4R2_RESETVAL (0x00000008u)

#define CSL_SYS_VDAC_CONFIG_TRESB4R1_MASK (0x003C0000u)
#define CSL_SYS_VDAC_CONFIG_TRESB4R1_SHIFT (0x00000012u)
#define CSL_SYS_VDAC_CONFIG_TRESB4R1_RESETVAL (0x0000000Cu)

#define CSL_SYS_VDAC_CONFIG_TRIMBITS_MASK (0x0003F800u)
#define CSL_SYS_VDAC_CONFIG_TRIMBITS_SHIFT (0x0000000Bu)
#define CSL_SYS_VDAC_CONFIG_TRIMBITS_RESETVAL (0x00000037u)

#define CSL_SYS_VDAC_CONFIG_PWD_BGZ_MASK (0x00000400u)
#define CSL_SYS_VDAC_CONFIG_PWD_BGZ_SHIFT (0x0000000Au)
#define CSL_SYS_VDAC_CONFIG_PWD_BGZ_RESETVAL (0x00000000u)

/*----PWD_BGZ Tokens----*/
#define CSL_SYS_VDAC_CONFIG_PWD_BGZ_DISABLE (0x00000000u)
#define CSL_SYS_VDAC_CONFIG_PWD_BGZ_ENABLE (0x00000001u)

#define CSL_SYS_VDAC_CONFIG_SPEED_MASK   (0x00000200u)
#define CSL_SYS_VDAC_CONFIG_SPEED_SHIFT  (0x00000009u)
#define CSL_SYS_VDAC_CONFIG_SPEED_RESETVAL (0x00000001u)

/*----SPEED Tokens----*/
#define CSL_SYS_VDAC_CONFIG_SPEED_DISABLE (0x00000000u)
#define CSL_SYS_VDAC_CONFIG_SPEED_ENABLE (0x00000001u)

#define CSL_SYS_VDAC_CONFIG_TVINT_MASK   (0x00000100u)
#define CSL_SYS_VDAC_CONFIG_TVINT_SHIFT  (0x00000008u)
#define CSL_SYS_VDAC_CONFIG_TVINT_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_PWD_VBUFZ_MASK (0x00000080u)
#define CSL_SYS_VDAC_CONFIG_PWD_VBUFZ_SHIFT (0x00000007u)
#define CSL_SYS_VDAC_CONFIG_PWD_VBUFZ_RESETVAL (0x00000000u)

/*----PWD_VBUFZ Tokens----*/
#define CSL_SYS_VDAC_CONFIG_PWD_VBUFZ_DISABLE (0x00000000u)
#define CSL_SYS_VDAC_CONFIG_PWD_VBUFZ_ENABLE (0x00000001u)

#define CSL_SYS_VDAC_CONFIG_VREFSET_MASK (0x00000070u)
#define CSL_SYS_VDAC_CONFIG_VREFSET_SHIFT (0x00000004u)
#define CSL_SYS_VDAC_CONFIG_VREFSET_RESETVAL (0x00000003u)

#define CSL_SYS_VDAC_CONFIG_ACCUP_EN_MASK (0x00000008u)
#define CSL_SYS_VDAC_CONFIG_ACCUP_EN_SHIFT (0x00000003u)
#define CSL_SYS_VDAC_CONFIG_ACCUP_EN_RESETVAL (0x00000001u)

/*----ACCUP_EN Tokens----*/
#define CSL_SYS_VDAC_CONFIG_ACCUP_EN_DISABLE (0x00000000u)
#define CSL_SYS_VDAC_CONFIG_ACCUP_EN_ENABLE (0x00000001u)

#define CSL_SYS_VDAC_CONFIG_DINV_MASK    (0x00000004u)
#define CSL_SYS_VDAC_CONFIG_DINV_SHIFT   (0x00000002u)
#define CSL_SYS_VDAC_CONFIG_DINV_RESETVAL (0x00000001u)

/*----DINV Tokens----*/
#define CSL_SYS_VDAC_CONFIG_DINV_NOINVERSE (0x00000000u)
#define CSL_SYS_VDAC_CONFIG_DINV_INVERSE (0x00000001u)

#define CSL_SYS_VDAC_CONFIG_POWEROK_MASK (0x00000002u)
#define CSL_SYS_VDAC_CONFIG_POWEROK_SHIFT (0x00000001u)
#define CSL_SYS_VDAC_CONFIG_POWEROK_RESETVAL (0x00000001u)

#define CSL_SYS_VDAC_CONFIG_DAC_DMEN_MASK (0x00000001u)
#define CSL_SYS_VDAC_CONFIG_DAC_DMEN_SHIFT (0x00000000u)
#define CSL_SYS_VDAC_CONFIG_DAC_DMEN_RESETVAL (0x00000000u)

#define CSL_SYS_VDAC_CONFIG_RESETVAL     (0x3131BA3Eu)

/* TIMER64_CTL */

#define CSL_SYS_TIMER64_CTL_GIO3_4_MASK  (0x00000002u)
#define CSL_SYS_TIMER64_CTL_GIO3_4_SHIFT (0x00000001u)
#define CSL_SYS_TIMER64_CTL_GIO3_4_RESETVAL (0x00000000u)

/*----GIO3_4 Tokens----*/
#define CSL_SYS_TIMER64_CTL_GIO3_4_GIO3  (0x00000000u)
#define CSL_SYS_TIMER64_CTL_GIO3_4_GIO4  (0x00000001u)

#define CSL_SYS_TIMER64_CTL_GIO1_2_MASK  (0x00000001u)
#define CSL_SYS_TIMER64_CTL_GIO1_2_SHIFT (0x00000000u)
#define CSL_SYS_TIMER64_CTL_GIO1_2_RESETVAL (0x00000000u)

/*----GIO1_2 Tokens----*/
#define CSL_SYS_TIMER64_CTL_GIO1_2_GIO1  (0x00000000u)
#define CSL_SYS_TIMER64_CTL_GIO1_2_GIO2  (0x00000001u)

#define CSL_SYS_TIMER64_CTL_RESETVAL     (0x00000000u)

/* USB_PHY_CTRL */

#define CSL_SYS_USB_PHY_CTRL_DATAPOL_MASK (0x00000800u)
#define CSL_SYS_USB_PHY_CTRL_DATAPOL_SHIFT (0x0000000Bu)
#define CSL_SYS_USB_PHY_CTRL_DATAPOL_RESETVAL (0x00000000u)

/*----DATAPOL Tokens----*/
#define CSL_SYS_USB_PHY_CTRL_DATAPOL_NOINVERSE (0x00000000u)
#define CSL_SYS_USB_PHY_CTRL_DATAPOL_INVERSE (0x00000001u)

#define CSL_SYS_USB_PHY_CTRL_PHYCLKSRC_MASK (0x00000600u)
#define CSL_SYS_USB_PHY_CTRL_PHYCLKSRC_SHIFT (0x00000009u)
#define CSL_SYS_USB_PHY_CTRL_PHYCLKSRC_RESETVAL (0x00000000u)

/*----PHYCLKSRC Tokens----*/
#define CSL_SYS_USB_PHY_CTRL_PHYCLKSRC_24MHZ (0x00000000u)
#define CSL_SYS_USB_PHY_CTRL_PHYCLKSRC_12MHZ (0x00000001u)
#define CSL_SYS_USB_PHY_CTRL_PHYCLKSRC_PLLCTRL1_SYSCLK3 (0x00000002u)
#define CSL_SYS_USB_PHY_CTRL_PHYCLKSRC_RSVD (0x00000003u)

#define CSL_SYS_USB_PHY_CTRL_PHYCLKGD_MASK (0x00000100u)
#define CSL_SYS_USB_PHY_CTRL_PHYCLKGD_SHIFT (0x00000008u)
#define CSL_SYS_USB_PHY_CTRL_PHYCLKGD_RESETVAL (0x00000000u)

/*----PHYCLKGD Tokens----*/
#define CSL_SYS_USB_PHY_CTRL_PHYCLKGD_BAD (0x00000000u)
#define CSL_SYS_USB_PHY_CTRL_PHYCLKGD_GOOD (0x00000001u)

#define CSL_SYS_USB_PHY_CTRL_SESNDEN_MASK (0x00000080u)
#define CSL_SYS_USB_PHY_CTRL_SESNDEN_SHIFT (0x00000007u)
#define CSL_SYS_USB_PHY_CTRL_SESNDEN_RESETVAL (0x00000001u)

/*----SESNDEN Tokens----*/
#define CSL_SYS_USB_PHY_CTRL_SESNDEN_DISABLE (0x00000000u)
#define CSL_SYS_USB_PHY_CTRL_SESNDEN_ENABLE (0x00000001u)

#define CSL_SYS_USB_PHY_CTRL_VBDTCTEN_MASK (0x00000040u)
#define CSL_SYS_USB_PHY_CTRL_VBDTCTEN_SHIFT (0x00000006u)
#define CSL_SYS_USB_PHY_CTRL_VBDTCTEN_RESETVAL (0x00000001u)

/*----VBDTCTEN Tokens----*/
#define CSL_SYS_USB_PHY_CTRL_VBDTCTEN_DISABLE (0x00000000u)
#define CSL_SYS_USB_PHY_CTRL_VBDTCTEN_ENABLE (0x00000001u)

#define CSL_SYS_USB_PHY_CTRL_VBUSENS_MASK (0x00000020u)
#define CSL_SYS_USB_PHY_CTRL_VBUSENS_SHIFT (0x00000005u)
#define CSL_SYS_USB_PHY_CTRL_VBUSENS_RESETVAL (0x00000000u)

/*----VBUSENS Tokens----*/
#define CSL_SYS_USB_PHY_CTRL_VBUSENS_ABSENT (0x00000000u)
#define CSL_SYS_USB_PHY_CTRL_VBUSENS_PRESENT (0x00000001u)

#define CSL_SYS_USB_PHY_CTRL_PHYPLLON_MASK (0x00000010u)
#define CSL_SYS_USB_PHY_CTRL_PHYPLLON_SHIFT (0x00000004u)
#define CSL_SYS_USB_PHY_CTRL_PHYPLLON_RESETVAL (0x00000000u)

/*----PHYPLLON Tokens----*/
#define CSL_SYS_USB_PHY_CTRL_PHYPLLON_NORMAL_OPER (0x00000000u)
#define CSL_SYS_USB_PHY_CTRL_PHYPLLON_OVERRIDE_SUSP_STATE (0x00000001u)

#define CSL_SYS_USB_PHY_CTRL_OSCPDWN_MASK (0x00000004u)
#define CSL_SYS_USB_PHY_CTRL_OSCPDWN_SHIFT (0x00000002u)
#define CSL_SYS_USB_PHY_CTRL_OSCPDWN_RESETVAL (0x00000001u)

/*----OSCPDWN Tokens----*/
#define CSL_SYS_USB_PHY_CTRL_OSCPDWN_PWRED (0x00000000u)
#define CSL_SYS_USB_PHY_CTRL_OSCPDWN_PWROFF (0x00000001u)

#define CSL_SYS_USB_PHY_CTRL_OTGPDWN_MASK (0x00000002u)
#define CSL_SYS_USB_PHY_CTRL_OTGPDWN_SHIFT (0x00000001u)
#define CSL_SYS_USB_PHY_CTRL_OTGPDWN_RESETVAL (0x00000001u)

/*----OTGPDWN Tokens----*/
#define CSL_SYS_USB_PHY_CTRL_OTGPDWN_PWRED (0x00000000u)
#define CSL_SYS_USB_PHY_CTRL_OTGPDWN_PWROFF (0x00000001u)

#define CSL_SYS_USB_PHY_CTRL_PHYPDWN_MASK (0x00000001u)
#define CSL_SYS_USB_PHY_CTRL_PHYPDWN_SHIFT (0x00000000u)
#define CSL_SYS_USB_PHY_CTRL_PHYPDWN_RESETVAL (0x00000001u)

/*----PHYPDWN Tokens----*/
#define CSL_SYS_USB_PHY_CTRL_PHYPDWN_PWRED (0x00000000u)
#define CSL_SYS_USB_PHY_CTRL_PHYPDWN_PWROFF (0x00000001u)

#define CSL_SYS_USB_PHY_CTRL_RESETVAL    (0x000000C7u)

/* MISC */

#define CSL_SYS_MISC_TIMER2WDT_MASK      (0x00000010u)
#define CSL_SYS_MISC_TIMER2WDT_SHIFT     (0x00000004u)
#define CSL_SYS_MISC_TIMER2WDT_RESETVAL  (0x00000001u)

/*----TIMER2WDT Tokens----*/
#define CSL_SYS_MISC_TIMER2WDT_DISABLE   (0x00000000u)
#define CSL_SYS_MISC_TIMER2WDT_ENABLE    (0x00000001u)

#define CSL_SYS_MISC_FASTBOOTR_MASK      (0x00000008u)
#define CSL_SYS_MISC_FASTBOOTR_SHIFT     (0x00000003u)
#define CSL_SYS_MISC_FASTBOOTR_RESETVAL  (0x00000000u)

/*----FASTBOOTR Tokens----*/
#define CSL_SYS_MISC_FASTBOOTR_NORMALBOOT (0x00000000u)
#define CSL_SYS_MISC_FASTBOOTR_FASTBOOT  (0x00000001u)

#define CSL_SYS_MISC_DEEPSLEEP_MASK      (0x00000004u)
#define CSL_SYS_MISC_DEEPSLEEP_SHIFT     (0x00000002u)
#define CSL_SYS_MISC_DEEPSLEEP_RESETVAL  (0x00000000u)

/*----DEEPSLEEP Tokens----*/
#define CSL_SYS_MISC_DEEPSLEEP_NORMAL    (0x00000000u)
#define CSL_SYS_MISC_DEEPSLEEP_SHUTDOWN  (0x00000001u)

#define CSL_SYS_MISC_HIGH_SPEED_MASK     (0x00000002u)
#define CSL_SYS_MISC_HIGH_SPEED_SHIFT    (0x00000001u)
#define CSL_SYS_MISC_HIGH_SPEED_RESETVAL (0x00000000u)

/*----HIGH_SPEED Tokens----*/
#define CSL_SYS_MISC_HIGH_SPEED_HIGHSPEED (0x00000000u)
#define CSL_SYS_MISC_HIGH_SPEED_LOWSPEED (0x00000001u)

#define CSL_SYS_MISC_AIM_WAIST_MASK      (0x00000001u)
#define CSL_SYS_MISC_AIM_WAIST_SHIFT     (0x00000000u)
#define CSL_SYS_MISC_AIM_WAIST_RESETVAL  (0x00000000u)

/*----AIM_WAIST Tokens----*/
#define CSL_SYS_MISC_AIM_WAIST_1WAITSTATE (0x00000000u)
#define CSL_SYS_MISC_AIM_WAIST_0WAITSTATE (0x00000001u)

#define CSL_SYS_MISC_RESETVAL            (0x00000010u)

/* MSTPRI0 */

#define CSL_SYS_MSTPRI0_IMCOPP_MASK      (0x00070000u)
#define CSL_SYS_MSTPRI0_IMCOPP_SHIFT     (0x00000010u)
#define CSL_SYS_MSTPRI0_IMCOPP_RESETVAL  (0x00000005u)

#define CSL_SYS_MSTPRI0_ARM_CFGP_MASK    (0x00000070u)
#define CSL_SYS_MSTPRI0_ARM_CFGP_SHIFT   (0x00000004u)
#define CSL_SYS_MSTPRI0_ARM_CFGP_RESETVAL (0x00000001u)

#define CSL_SYS_MSTPRI0_ARM_DMAP_MASK    (0x00000007u)
#define CSL_SYS_MSTPRI0_ARM_DMAP_SHIFT   (0x00000000u)
#define CSL_SYS_MSTPRI0_ARM_DMAP_RESETVAL (0x00000001u)

#define CSL_SYS_MSTPRI0_RESETVAL         (0x00050011u)

/* MSTPRI1 */

#define CSL_SYS_MSTPRI1_USBP_MASK        (0x00000700u)
#define CSL_SYS_MSTPRI1_USBP_SHIFT       (0x00000008u)
#define CSL_SYS_MSTPRI1_USBP_RESETVAL    (0x00000004u)

#define CSL_SYS_MSTPRI1_RESETVAL         (0x00000400u)

/* VPSS_CLK_CTRL */

#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_MASK (0x00000060u)
#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_SHIFT (0x00000005u)
#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_RESETVAL (0x00000000u)

/*----VENC_CLK_SRC Tokens----*/
#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_PLL1 (0x00000000u)
#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_EXTCRYSTAL2 (0x00000001u)
#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_EXTCRYSTAL1 (0x00000002u)
#define CSL_SYS_VPSS_CLK_CTRL_VENC_CLK_SRC_RESV (0x00000003u)

#define CSL_SYS_VPSS_CLK_CTRL_DACCLKEN_MASK (0x00000010u)
#define CSL_SYS_VPSS_CLK_CTRL_DACCLKEN_SHIFT (0x00000004u)
#define CSL_SYS_VPSS_CLK_CTRL_DACCLKEN_RESETVAL (0x00000000u)

/*----DACCLKEN Tokens----*/
#define CSL_SYS_VPSS_CLK_CTRL_DACCLKEN_DISABLE (0x00000000u)
#define CSL_SYS_VPSS_CLK_CTRL_DACCLKEN_ENABLE (0x00000001u)

#define CSL_SYS_VPSS_CLK_CTRL_VENCLKEN_MASK (0x00000008u)
#define CSL_SYS_VPSS_CLK_CTRL_VENCLKEN_SHIFT (0x00000003u)
#define CSL_SYS_VPSS_CLK_CTRL_VENCLKEN_RESETVAL (0x00000000u)

/*----VENCLKEN Tokens----*/
#define CSL_SYS_VPSS_CLK_CTRL_VENCLKEN_DISABLE (0x00000000u)
#define CSL_SYS_VPSS_CLK_CTRL_VENCLKEN_ENABLE (0x00000001u)

#define CSL_SYS_VPSS_CLK_CTRL_PCLK_INV_MASK (0x00000004u)
#define CSL_SYS_VPSS_CLK_CTRL_PCLK_INV_SHIFT (0x00000002u)
#define CSL_SYS_VPSS_CLK_CTRL_PCLK_INV_RESETVAL (0x00000000u)

/*----PCLK_INV Tokens----*/
#define CSL_SYS_VPSS_CLK_CTRL_PCLK_INV_DISABLE (0x00000000u)
#define CSL_SYS_VPSS_CLK_CTRL_PCLK_INV_ENABLE (0x00000001u)

#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_MASK (0x00000003u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_SHIFT (0x00000000u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_RESETVAL (0x00000000u)

/*----VPSS_MUXSEL Tokens----*/
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_27MHZ (0x00000000u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_RESV (0x00000001u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_VPBECLK (0x00000002u)
#define CSL_SYS_VPSS_CLK_CTRL_VPSS_MUXSEL_PCLK (0x00000003u)

#define CSL_SYS_VPSS_CLK_CTRL_RESETVAL   (0x00000000u)

/* DEEPSLEEP */

#define CSL_SYS_DEEPSLEEP_SLEEPENABLE_MASK (0x80000000u)
#define CSL_SYS_DEEPSLEEP_SLEEPENABLE_SHIFT (0x0000001Fu)
#define CSL_SYS_DEEPSLEEP_SLEEPENABLE_RESETVAL (0x00000000u)

/*----SLEEPENABLE Tokens----*/
#define CSL_SYS_DEEPSLEEP_SLEEPENABLE_DISABLE (0x00000000u)
#define CSL_SYS_DEEPSLEEP_SLEEPENABLE_ENABLE (0x00000001u)

#define CSL_SYS_DEEPSLEEP_SLEEPCOMPLETE_MASK (0x40000000u)
#define CSL_SYS_DEEPSLEEP_SLEEPCOMPLETE_SHIFT (0x0000001Eu)
#define CSL_SYS_DEEPSLEEP_SLEEPCOMPLETE_RESETVAL (0x00000001u)

/*----SLEEPCOMPLETE Tokens----*/
#define CSL_SYS_DEEPSLEEP_SLEEPCOMPLETE_DISABLE (0x00000000u)
#define CSL_SYS_DEEPSLEEP_SLEEPCOMPLETE_ENABLE (0x00000001u)

#define CSL_SYS_DEEPSLEEP_COUNTER_MASK   (0x0000FFFFu)
#define CSL_SYS_DEEPSLEEP_COUNTER_SHIFT  (0x00000000u)
#define CSL_SYS_DEEPSLEEP_COUNTER_RESETVAL (0x00000000u)

#define CSL_SYS_DEEPSLEEP_RESETVAL       (0x40000000u)

/* DFT_ENABLE */

#define CSL_SYS_DFT_ENABLE_MS_IO_PWRDN_MASK (0x00000002u)
#define CSL_SYS_DFT_ENABLE_MS_IO_PWRDN_SHIFT (0x00000001u)
#define CSL_SYS_DFT_ENABLE_MS_IO_PWRDN_RESETVAL (0x00000000u)

/*----MS_IO_PWRDN Tokens----*/
#define CSL_SYS_DFT_ENABLE_MS_IO_PWRDN_DDR2PHY (0x00000000u)
#define CSL_SYS_DFT_ENABLE_MS_IO_PWRDN_PLL (0x00000001u)

#define CSL_SYS_DFT_ENABLE_DFT_EN_MASK   (0x00000001u)
#define CSL_SYS_DFT_ENABLE_DFT_EN_SHIFT  (0x00000000u)
#define CSL_SYS_DFT_ENABLE_DFT_EN_RESETVAL (0x00000000u)

/*----DFT_EN Tokens----*/
#define CSL_SYS_DFT_ENABLE_DFT_EN_DISABLE (0x00000000u)
#define CSL_SYS_DFT_ENABLE_DFT_EN_ENABLE (0x00000001u)

#define CSL_SYS_DFT_ENABLE_RESETVAL      (0x00000000u)

/* DEBOUNCE0 */

#define CSL_SYS_DEBOUNCE0_ENABLE_MASK    (0x80000000u)
#define CSL_SYS_DEBOUNCE0_ENABLE_SHIFT   (0x0000001Fu)
#define CSL_SYS_DEBOUNCE0_ENABLE_RESETVAL (0x00000000u)

/*----ENABLE Tokens----*/
#define CSL_SYS_DEBOUNCE0_ENABLE_DISABLE (0x00000000u)
#define CSL_SYS_DEBOUNCE0_ENABLE_ENABLE  (0x00000001u)

#define CSL_SYS_DEBOUNCE0_INTERVAL_MASK  (0x001FFFFFu)
#define CSL_SYS_DEBOUNCE0_INTERVAL_SHIFT (0x00000000u)
#define CSL_SYS_DEBOUNCE0_INTERVAL_RESETVAL (0x00000000u)

#define CSL_SYS_DEBOUNCE0_RESETVAL       (0x00000000u)

/* DEBOUNCE1 */

#define CSL_SYS_DEBOUNCE1_ENABLE_MASK    (0x80000000u)
#define CSL_SYS_DEBOUNCE1_ENABLE_SHIFT   (0x0000001Fu)
#define CSL_SYS_DEBOUNCE1_ENABLE_RESETVAL (0x00000000u)

/*----ENABLE Tokens----*/
#define CSL_SYS_DEBOUNCE1_ENABLE_DISABLE (0x00000000u)
#define CSL_SYS_DEBOUNCE1_ENABLE_ENABLE  (0x00000001u)

#define CSL_SYS_DEBOUNCE1_INTERVAL_MASK  (0x001FFFFFu)
#define CSL_SYS_DEBOUNCE1_INTERVAL_SHIFT (0x00000000u)
#define CSL_SYS_DEBOUNCE1_INTERVAL_RESETVAL (0x00000000u)

#define CSL_SYS_DEBOUNCE1_RESETVAL       (0x00000000u)

/* DEBOUNCE2 */

#define CSL_SYS_DEBOUNCE2_ENABLE_MASK    (0x80000000u)
#define CSL_SYS_DEBOUNCE2_ENABLE_SHIFT   (0x0000001Fu)
#define CSL_SYS_DEBOUNCE2_ENABLE_RESETVAL (0x00000000u)

/*----ENABLE Tokens----*/
#define CSL_SYS_DEBOUNCE2_ENABLE_DISABLE (0x00000000u)
#define CSL_SYS_DEBOUNCE2_ENABLE_ENABLE  (0x00000001u)

#define CSL_SYS_DEBOUNCE2_INTERVAL_MASK  (0x001FFFFFu)
#define CSL_SYS_DEBOUNCE2_INTERVAL_SHIFT (0x00000000u)
#define CSL_SYS_DEBOUNCE2_INTERVAL_RESETVAL (0x00000000u)

#define CSL_SYS_DEBOUNCE2_RESETVAL       (0x00000000u)

/* DEBOUNCE3 */

#define CSL_SYS_DEBOUNCE3_ENABLE_MASK    (0x80000000u)
#define CSL_SYS_DEBOUNCE3_ENABLE_SHIFT   (0x0000001Fu)
#define CSL_SYS_DEBOUNCE3_ENABLE_RESETVAL (0x00000000u)

/*----ENABLE Tokens----*/
#define CSL_SYS_DEBOUNCE3_ENABLE_DISABLE (0x00000000u)
#define CSL_SYS_DEBOUNCE3_ENABLE_ENABLE  (0x00000001u)

#define CSL_SYS_DEBOUNCE3_INTERVAL_MASK  (0x001FFFFFu)
#define CSL_SYS_DEBOUNCE3_INTERVAL_SHIFT (0x00000000u)
#define CSL_SYS_DEBOUNCE3_INTERVAL_RESETVAL (0x00000000u)

#define CSL_SYS_DEBOUNCE3_RESETVAL       (0x00000000u)

/* DEBOUNCE4 */

#define CSL_SYS_DEBOUNCE4_ENABLE_MASK    (0x80000000u)
#define CSL_SYS_DEBOUNCE4_ENABLE_SHIFT   (0x0000001Fu)
#define CSL_SYS_DEBOUNCE4_ENABLE_RESETVAL (0x00000000u)

/*----ENABLE Tokens----*/
#define CSL_SYS_DEBOUNCE4_ENABLE_DISABLE (0x00000000u)
#define CSL_SYS_DEBOUNCE4_ENABLE_ENABLE  (0x00000001u)

#define CSL_SYS_DEBOUNCE4_INTERVAL_MASK  (0x001FFFFFu)
#define CSL_SYS_DEBOUNCE4_INTERVAL_SHIFT (0x00000000u)
#define CSL_SYS_DEBOUNCE4_INTERVAL_RESETVAL (0x00000000u)

#define CSL_SYS_DEBOUNCE4_RESETVAL       (0x00000000u)

/* DEBOUNCE5 */

#define CSL_SYS_DEBOUNCE5_ENABLE_MASK    (0x80000000u)
#define CSL_SYS_DEBOUNCE5_ENABLE_SHIFT   (0x0000001Fu)
#define CSL_SYS_DEBOUNCE5_ENABLE_RESETVAL (0x00000000u)

/*----ENABLE Tokens----*/
#define CSL_SYS_DEBOUNCE5_ENABLE_DISABLE (0x00000000u)
#define CSL_SYS_DEBOUNCE5_ENABLE_ENABLE  (0x00000001u)

#define CSL_SYS_DEBOUNCE5_INTERVAL_MASK  (0x001FFFFFu)
#define CSL_SYS_DEBOUNCE5_INTERVAL_SHIFT (0x00000000u)
#define CSL_SYS_DEBOUNCE5_INTERVAL_RESETVAL (0x00000000u)

#define CSL_SYS_DEBOUNCE5_RESETVAL       (0x00000000u)

/* DEBOUNCE6 */

#define CSL_SYS_DEBOUNCE6_ENABLE_MASK    (0x80000000u)
#define CSL_SYS_DEBOUNCE6_ENABLE_SHIFT   (0x0000001Fu)
#define CSL_SYS_DEBOUNCE6_ENABLE_RESETVAL (0x00000000u)

/*----ENABLE Tokens----*/
#define CSL_SYS_DEBOUNCE6_ENABLE_DISABLE (0x00000000u)
#define CSL_SYS_DEBOUNCE6_ENABLE_ENABLE  (0x00000001u)

#define CSL_SYS_DEBOUNCE6_INTERVAL_MASK  (0x001FFFFFu)
#define CSL_SYS_DEBOUNCE6_INTERVAL_SHIFT (0x00000000u)
#define CSL_SYS_DEBOUNCE6_INTERVAL_RESETVAL (0x00000000u)

#define CSL_SYS_DEBOUNCE6_RESETVAL       (0x00000000u)

/* DEBOUNCE7 */

#define CSL_SYS_DEBOUNCE7_ENABLE_MASK    (0x80000000u)
#define CSL_SYS_DEBOUNCE7_ENABLE_SHIFT   (0x0000001Fu)
#define CSL_SYS_DEBOUNCE7_ENABLE_RESETVAL (0x00000000u)

/*----ENABLE Tokens----*/
#define CSL_SYS_DEBOUNCE7_ENABLE_DISABLE (0x00000000u)
#define CSL_SYS_DEBOUNCE7_ENABLE_ENABLE  (0x00000001u)

#define CSL_SYS_DEBOUNCE7_INTERVAL_MASK  (0x001FFFFFu)
#define CSL_SYS_DEBOUNCE7_INTERVAL_SHIFT (0x00000000u)
#define CSL_SYS_DEBOUNCE7_INTERVAL_RESETVAL (0x00000000u)

#define CSL_SYS_DEBOUNCE7_RESETVAL       (0x00000000u)

#endif
