
PitchMatchingGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c350  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013f38  0800c510  0800c510  0001c510  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020448  08020448  000401d8  2**0
                  CONTENTS
  4 .ARM          00000008  08020448  08020448  00030448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020450  08020450  000401d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020450  08020450  00030450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08020454  08020454  00030454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08020458  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00062000  200001d8  08020630  000401d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200621d8  08020630  000421d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000401d8  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00040208  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023242  00000000  00000000  000402c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ff3  00000000  00000000  00063502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001648  00000000  00000000  000674f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000104b  00000000  00000000  00068b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cd90  00000000  00000000  00069b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b733  00000000  00000000  0009691b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011327c  00000000  00000000  000b204e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006ef8  00000000  00000000  001c52cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  001cc1c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003135  00000000  00000000  001cc231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000000d8  00000000  00000000  001cf366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800c4f8 	.word	0x0800c4f8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	0800c4f8 	.word	0x0800c4f8

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b970 	b.w	8000ef0 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	460d      	mov	r5, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	460f      	mov	r7, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4694      	mov	ip, r2
 8000c3c:	d965      	bls.n	8000d0a <__udivmoddi4+0xe2>
 8000c3e:	fab2 f382 	clz	r3, r2
 8000c42:	b143      	cbz	r3, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c48:	f1c3 0220 	rsb	r2, r3, #32
 8000c4c:	409f      	lsls	r7, r3
 8000c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c52:	4317      	orrs	r7, r2
 8000c54:	409c      	lsls	r4, r3
 8000c56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5a:	fa1f f58c 	uxth.w	r5, ip
 8000c5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c62:	0c22      	lsrs	r2, r4, #16
 8000c64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c6c:	fb01 f005 	mul.w	r0, r1, r5
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c74:	eb1c 0202 	adds.w	r2, ip, r2
 8000c78:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c7c:	f080 811c 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000c80:	4290      	cmp	r0, r2
 8000c82:	f240 8119 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4462      	add	r2, ip
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9a:	fb00 f505 	mul.w	r5, r0, r5
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x90>
 8000ca2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x294>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x294>
 8000cb4:	4464      	add	r4, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbc:	1b64      	subs	r4, r4, r5
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11e      	cbz	r6, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0xbc>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80ed 	beq.w	8000eb2 <__udivmoddi4+0x28a>
 8000cd8:	2100      	movs	r1, #0
 8000cda:	e9c6 0500 	strd	r0, r5, [r6]
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	fab3 f183 	clz	r1, r3
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	d149      	bne.n	8000d80 <__udivmoddi4+0x158>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d302      	bcc.n	8000cf6 <__udivmoddi4+0xce>
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	f200 80f8 	bhi.w	8000ee6 <__udivmoddi4+0x2be>
 8000cf6:	1a84      	subs	r4, r0, r2
 8000cf8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d0e2      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	e9c6 4700 	strd	r4, r7, [r6]
 8000d08:	e7df      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d0a:	b902      	cbnz	r2, 8000d0e <__udivmoddi4+0xe6>
 8000d0c:	deff      	udf	#255	; 0xff
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8090 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	2101      	movs	r1, #1
 8000d24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d28:	fb07 2015 	mls	r0, r7, r5, r2
 8000d2c:	0c22      	lsrs	r2, r4, #16
 8000d2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d32:	fb0e f005 	mul.w	r0, lr, r5
 8000d36:	4290      	cmp	r0, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4290      	cmp	r0, r2
 8000d46:	f200 80cb 	bhi.w	8000ee0 <__udivmoddi4+0x2b8>
 8000d4a:	4645      	mov	r5, r8
 8000d4c:	1a12      	subs	r2, r2, r0
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d54:	fb07 2210 	mls	r2, r7, r0, r2
 8000d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x14e>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x14c>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f200 80bb 	bhi.w	8000eea <__udivmoddi4+0x2c2>
 8000d74:	4610      	mov	r0, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d7e:	e79f      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d80:	f1c1 0720 	rsb	r7, r1, #32
 8000d84:	408b      	lsls	r3, r1
 8000d86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d92:	fa20 f307 	lsr.w	r3, r0, r7
 8000d96:	40fd      	lsrs	r5, r7
 8000d98:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9c:	4323      	orrs	r3, r4
 8000d9e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da2:	fa1f fe8c 	uxth.w	lr, ip
 8000da6:	fb09 5518 	mls	r5, r9, r8, r5
 8000daa:	0c1c      	lsrs	r4, r3, #16
 8000dac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db0:	fb08 f50e 	mul.w	r5, r8, lr
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	fa00 f001 	lsl.w	r0, r0, r1
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc8:	f080 8088 	bcs.w	8000edc <__udivmoddi4+0x2b4>
 8000dcc:	42a5      	cmp	r5, r4
 8000dce:	f240 8085 	bls.w	8000edc <__udivmoddi4+0x2b4>
 8000dd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd6:	4464      	add	r4, ip
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	b29d      	uxth	r5, r3
 8000ddc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de0:	fb09 4413 	mls	r4, r9, r3, r4
 8000de4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000df8:	d26c      	bcs.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	d96a      	bls.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e06:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	42ac      	cmp	r4, r5
 8000e10:	46c8      	mov	r8, r9
 8000e12:	46ae      	mov	lr, r5
 8000e14:	d356      	bcc.n	8000ec4 <__udivmoddi4+0x29c>
 8000e16:	d053      	beq.n	8000ec0 <__udivmoddi4+0x298>
 8000e18:	b156      	cbz	r6, 8000e30 <__udivmoddi4+0x208>
 8000e1a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e1e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e22:	fa04 f707 	lsl.w	r7, r4, r7
 8000e26:	40ca      	lsrs	r2, r1
 8000e28:	40cc      	lsrs	r4, r1
 8000e2a:	4317      	orrs	r7, r2
 8000e2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e30:	4618      	mov	r0, r3
 8000e32:	2100      	movs	r1, #0
 8000e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e38:	f1c3 0120 	rsb	r1, r3, #32
 8000e3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e40:	fa20 f201 	lsr.w	r2, r0, r1
 8000e44:	fa25 f101 	lsr.w	r1, r5, r1
 8000e48:	409d      	lsls	r5, r3
 8000e4a:	432a      	orrs	r2, r5
 8000e4c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1510 	mls	r5, r7, r0, r1
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e62:	fb00 f50e 	mul.w	r5, r0, lr
 8000e66:	428d      	cmp	r5, r1
 8000e68:	fa04 f403 	lsl.w	r4, r4, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x258>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e76:	d22f      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e78:	428d      	cmp	r5, r1
 8000e7a:	d92d      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1b49      	subs	r1, r1, r5
 8000e82:	b292      	uxth	r2, r2
 8000e84:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e88:	fb07 1115 	mls	r1, r7, r5, r1
 8000e8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e90:	fb05 f10e 	mul.w	r1, r5, lr
 8000e94:	4291      	cmp	r1, r2
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x282>
 8000e98:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ea0:	d216      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea2:	4291      	cmp	r1, r2
 8000ea4:	d914      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea6:	3d02      	subs	r5, #2
 8000ea8:	4462      	add	r2, ip
 8000eaa:	1a52      	subs	r2, r2, r1
 8000eac:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb0:	e738      	b.n	8000d24 <__udivmoddi4+0xfc>
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e708      	b.n	8000cca <__udivmoddi4+0xa2>
 8000eb8:	4639      	mov	r1, r7
 8000eba:	e6e6      	b.n	8000c8a <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x90>
 8000ec0:	4548      	cmp	r0, r9
 8000ec2:	d2a9      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	e7a3      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ed0:	4645      	mov	r5, r8
 8000ed2:	e7ea      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ed4:	462b      	mov	r3, r5
 8000ed6:	e794      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed8:	4640      	mov	r0, r8
 8000eda:	e7d1      	b.n	8000e80 <__udivmoddi4+0x258>
 8000edc:	46d0      	mov	r8, sl
 8000ede:	e77b      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ee0:	3d02      	subs	r5, #2
 8000ee2:	4462      	add	r2, ip
 8000ee4:	e732      	b.n	8000d4c <__udivmoddi4+0x124>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	e70a      	b.n	8000d00 <__udivmoddi4+0xd8>
 8000eea:	4464      	add	r4, ip
 8000eec:	3802      	subs	r0, #2
 8000eee:	e742      	b.n	8000d76 <__udivmoddi4+0x14e>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <play_sound>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void play_sound(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af02      	add	r7, sp, #8
	//generate sine wave:
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 8000efa:	2300      	movs	r3, #0
 8000efc:	607b      	str	r3, [r7, #4]
 8000efe:	e032      	b.n	8000f66 <play_sound+0x72>
	  angle = 2.0f * 3.1415926535f * i / DAC_MAX_BUFFER_SIZE;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	ee07 3a90 	vmov	s15, r3
 8000f06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f0a:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8000f84 <play_sound+0x90>
 8000f0e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f12:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8000f16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f1a:	4b1b      	ldr	r3, [pc, #108]	; (8000f88 <play_sound+0x94>)
 8000f1c:	edc3 7a00 	vstr	s15, [r3]
	  sine_value = arm_sin_f32(angle);
 8000f20:	4b19      	ldr	r3, [pc, #100]	; (8000f88 <play_sound+0x94>)
 8000f22:	edd3 7a00 	vldr	s15, [r3]
 8000f26:	eeb0 0a67 	vmov.f32	s0, s15
 8000f2a:	f008 f895 	bl	8009058 <arm_sin_f32>
 8000f2e:	eef0 7a40 	vmov.f32	s15, s0
 8000f32:	4b16      	ldr	r3, [pc, #88]	; (8000f8c <play_sound+0x98>)
 8000f34:	edc3 7a00 	vstr	s15, [r3]
	  sine_wave_array[i] = (uint16_t)(2047.5f * sine_value + 2047.5f);
 8000f38:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <play_sound+0x98>)
 8000f3a:	edd3 7a00 	vldr	s15, [r3]
 8000f3e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8000f90 <play_sound+0x9c>
 8000f42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f46:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8000f90 <play_sound+0x9c>
 8000f4a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f52:	ee17 3a90 	vmov	r3, s15
 8000f56:	b299      	uxth	r1, r3
 8000f58:	4a0e      	ldr	r2, [pc, #56]	; (8000f94 <play_sound+0xa0>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < DAC_MAX_BUFFER_SIZE; i++) {
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3301      	adds	r3, #1
 8000f64:	607b      	str	r3, [r7, #4]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2b1d      	cmp	r3, #29
 8000f6a:	ddc9      	ble.n	8000f00 <play_sound+0xc>
	}
	// Start DAC in DMA mode for the sine wave:
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)sine_wave_array,DAC_MAX_BUFFER_SIZE, DAC_ALIGN_12B_R); //set DAC to read bytes from memory...
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	231e      	movs	r3, #30
 8000f72:	4a08      	ldr	r2, [pc, #32]	; (8000f94 <play_sound+0xa0>)
 8000f74:	2100      	movs	r1, #0
 8000f76:	4808      	ldr	r0, [pc, #32]	; (8000f98 <play_sound+0xa4>)
 8000f78:	f001 fc86 	bl	8002888 <HAL_DAC_Start_DMA>
}
 8000f7c:	bf00      	nop
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40c90fdb 	.word	0x40c90fdb
 8000f88:	20000438 	.word	0x20000438
 8000f8c:	20000434 	.word	0x20000434
 8000f90:	44fff000 	.word	0x44fff000
 8000f94:	2005f7bc 	.word	0x2005f7bc
 8000f98:	200001f4 	.word	0x200001f4

08000f9c <set_random_frequency>:

void set_random_frequency(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
    // Generate random number between 400 Hz and 2100 Hz (example range)
	// rand() gives a random integer between 0 and RAND_MAX (usually 32767).
    target_freq = 400 + (rand() % 1700);
 8000fa2:	f008 fbd7 	bl	8009754 <rand>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	4b30      	ldr	r3, [pc, #192]	; (800106c <set_random_frequency+0xd0>)
 8000faa:	fb83 1302 	smull	r1, r3, r3, r2
 8000fae:	11d9      	asrs	r1, r3, #7
 8000fb0:	17d3      	asrs	r3, r2, #31
 8000fb2:	1acb      	subs	r3, r1, r3
 8000fb4:	f240 61a4 	movw	r1, #1700	; 0x6a4
 8000fb8:	fb01 f303 	mul.w	r3, r1, r3
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	4b2a      	ldr	r3, [pc, #168]	; (8001070 <set_random_frequency+0xd4>)
 8000fc6:	601a      	str	r2, [r3, #0]

    // Assuming your timer clock = 80 MHz (adjust if different)
    uint32_t timer_clock = 120000000;
 8000fc8:	4b2a      	ldr	r3, [pc, #168]	; (8001074 <set_random_frequency+0xd8>)
 8000fca:	60fb      	str	r3, [r7, #12]

    // Compute new ARR value:
    // DAC update rate = timer_clock / (Prescaler+1) / (Period+1)
    // You need the update rate to be f_timer = N_samples * f_out
    uint32_t f_timer = DAC_MAX_BUFFER_SIZE * target_freq;
 8000fcc:	4b28      	ldr	r3, [pc, #160]	; (8001070 <set_random_frequency+0xd4>)
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	4613      	mov	r3, r2
 8000fd2:	011b      	lsls	r3, r3, #4
 8000fd4:	1a9b      	subs	r3, r3, r2
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	60bb      	str	r3, [r7, #8]
    uint32_t new_period = (timer_clock / f_timer) - 1;
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	607b      	str	r3, [r7, #4]

    __HAL_TIM_DISABLE(&htim2);
 8000fe6:	4b24      	ldr	r3, [pc, #144]	; (8001078 <set_random_frequency+0xdc>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	6a1a      	ldr	r2, [r3, #32]
 8000fec:	f241 1311 	movw	r3, #4369	; 0x1111
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d10f      	bne.n	8001016 <set_random_frequency+0x7a>
 8000ff6:	4b20      	ldr	r3, [pc, #128]	; (8001078 <set_random_frequency+0xdc>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	6a1a      	ldr	r2, [r3, #32]
 8000ffc:	f240 4344 	movw	r3, #1092	; 0x444
 8001000:	4013      	ands	r3, r2
 8001002:	2b00      	cmp	r3, #0
 8001004:	d107      	bne.n	8001016 <set_random_frequency+0x7a>
 8001006:	4b1c      	ldr	r3, [pc, #112]	; (8001078 <set_random_frequency+0xdc>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b1a      	ldr	r3, [pc, #104]	; (8001078 <set_random_frequency+0xdc>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f022 0201 	bic.w	r2, r2, #1
 8001014:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_AUTORELOAD(&htim2, new_period);
 8001016:	4b18      	ldr	r3, [pc, #96]	; (8001078 <set_random_frequency+0xdc>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	62da      	str	r2, [r3, #44]	; 0x2c
 800101e:	4a16      	ldr	r2, [pc, #88]	; (8001078 <set_random_frequency+0xdc>)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001024:	4b14      	ldr	r3, [pc, #80]	; (8001078 <set_random_frequency+0xdc>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2200      	movs	r2, #0
 800102a:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_TIM_ENABLE(&htim2);
 800102c:	4b12      	ldr	r3, [pc, #72]	; (8001078 <set_random_frequency+0xdc>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	4b11      	ldr	r3, [pc, #68]	; (8001078 <set_random_frequency+0xdc>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f042 0201 	orr.w	r2, r2, #1
 800103a:	601a      	str	r2, [r3, #0]

    real_freq = (float32_t)timer_clock / ((new_period + 1) * DAC_MAX_BUFFER_SIZE);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	ee07 3a90 	vmov	s15, r3
 8001042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	1c5a      	adds	r2, r3, #1
 800104a:	4613      	mov	r3, r2
 800104c:	011b      	lsls	r3, r3, #4
 800104e:	1a9b      	subs	r3, r3, r2
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	ee07 3a90 	vmov	s15, r3
 8001056:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800105a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800105e:	4b07      	ldr	r3, [pc, #28]	; (800107c <set_random_frequency+0xe0>)
 8001060:	edc3 7a00 	vstr	s15, [r3]
}
 8001064:	bf00      	nop
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	134679ad 	.word	0x134679ad
 8001070:	2005f7ac 	.word	0x2005f7ac
 8001074:	07270e00 	.word	0x07270e00
 8001078:	20000354 	.word	0x20000354
 800107c:	2005f7b0 	.word	0x2005f7b0

08001080 <analyze_frequency>:
//FFT:
float32_t analyze_frequency(int32_t* audio_data, uint32_t data_length) {
 8001080:	b580      	push	{r7, lr}
 8001082:	b094      	sub	sp, #80	; 0x50
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
    // 1. Prepare data for FFT (use first FFT_LENGTH samples)
    uint32_t samples_to_use = (data_length < FFT_LENGTH) ? data_length : FFT_LENGTH;
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001090:	bf28      	it	cs
 8001092:	f44f 6380 	movcs.w	r3, #1024	; 0x400
 8001096:	623b      	str	r3, [r7, #32]

    // Convert to float and apply windowing
    for (int i = 0; i < samples_to_use; i++) {
 8001098:	2300      	movs	r3, #0
 800109a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800109c:	e032      	b.n	8001104 <analyze_frequency+0x84>
        // Apply Hamming window to reduce spectral leakage
        float32_t window = 0.54f - 0.46f * arm_cos_f32(2.0f * PI * i / (FFT_LENGTH - 1));
 800109e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80010a0:	ee07 3a90 	vmov	s15, r3
 80010a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010a8:	ed9f 7a95 	vldr	s14, [pc, #596]	; 8001300 <analyze_frequency+0x280>
 80010ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010b0:	eddf 6a94 	vldr	s13, [pc, #592]	; 8001304 <analyze_frequency+0x284>
 80010b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010b8:	eeb0 0a47 	vmov.f32	s0, s14
 80010bc:	f008 f812 	bl	80090e4 <arm_cos_f32>
 80010c0:	eef0 7a40 	vmov.f32	s15, s0
 80010c4:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8001308 <analyze_frequency+0x288>
 80010c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010cc:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 800130c <analyze_frequency+0x28c>
 80010d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010d4:	edc7 7a03 	vstr	s15, [r7, #12]
        fftInput[i] = ((float32_t)audio_data[i]) * window;
 80010d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	4413      	add	r3, r2
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	ee07 3a90 	vmov	s15, r3
 80010e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010f2:	4a87      	ldr	r2, [pc, #540]	; (8001310 <analyze_frequency+0x290>)
 80010f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	4413      	add	r3, r2
 80010fa:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < samples_to_use; i++) {
 80010fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001100:	3301      	adds	r3, #1
 8001102:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001104:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001106:	6a3a      	ldr	r2, [r7, #32]
 8001108:	429a      	cmp	r2, r3
 800110a:	d8c8      	bhi.n	800109e <analyze_frequency+0x1e>
    }

    // Zero-pad if we don't have enough samples
    for (int i = samples_to_use; i < FFT_LENGTH; i++) {
 800110c:	6a3b      	ldr	r3, [r7, #32]
 800110e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001110:	e009      	b.n	8001126 <analyze_frequency+0xa6>
        fftInput[i] = 0.0f;
 8001112:	4a7f      	ldr	r2, [pc, #508]	; (8001310 <analyze_frequency+0x290>)
 8001114:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	4413      	add	r3, r2
 800111a:	f04f 0200 	mov.w	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
    for (int i = samples_to_use; i < FFT_LENGTH; i++) {
 8001120:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001122:	3301      	adds	r3, #1
 8001124:	64bb      	str	r3, [r7, #72]	; 0x48
 8001126:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001128:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800112c:	dbf1      	blt.n	8001112 <analyze_frequency+0x92>
    }

    // 2. Perform Real FFT
    arm_rfft_fast_f32(&fftInstance, fftInput, fftOutput, 0);
 800112e:	2300      	movs	r3, #0
 8001130:	4a78      	ldr	r2, [pc, #480]	; (8001314 <analyze_frequency+0x294>)
 8001132:	4977      	ldr	r1, [pc, #476]	; (8001310 <analyze_frequency+0x290>)
 8001134:	4878      	ldr	r0, [pc, #480]	; (8001318 <analyze_frequency+0x298>)
 8001136:	f007 fbb1 	bl	800889c <arm_rfft_fast_f32>

    // 3. Compute magnitude spectrum
    for (int i = 0; i < FFT_LENGTH/2; i++) {
 800113a:	2300      	movs	r3, #0
 800113c:	647b      	str	r3, [r7, #68]	; 0x44
 800113e:	e03c      	b.n	80011ba <analyze_frequency+0x13a>
        float32_t real, imag;

        if (i == 0) {
 8001140:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001142:	2b00      	cmp	r3, #0
 8001144:	d106      	bne.n	8001154 <analyze_frequency+0xd4>
            // DC component
            real = fftOutput[0];
 8001146:	4b73      	ldr	r3, [pc, #460]	; (8001314 <analyze_frequency+0x294>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	643b      	str	r3, [r7, #64]	; 0x40
            imag = 0.0f;
 800114c:	f04f 0300 	mov.w	r3, #0
 8001150:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001152:	e019      	b.n	8001188 <analyze_frequency+0x108>
        } else if (i == FFT_LENGTH/2) {
 8001154:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001156:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800115a:	d106      	bne.n	800116a <analyze_frequency+0xea>
            // Nyquist frequency
            real = fftOutput[1];
 800115c:	4b6d      	ldr	r3, [pc, #436]	; (8001314 <analyze_frequency+0x294>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	643b      	str	r3, [r7, #64]	; 0x40
            imag = 0.0f;
 8001162:	f04f 0300 	mov.w	r3, #0
 8001166:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001168:	e00e      	b.n	8001188 <analyze_frequency+0x108>
        } else {
            real = fftOutput[2*i];
 800116a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	4a69      	ldr	r2, [pc, #420]	; (8001314 <analyze_frequency+0x294>)
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	4413      	add	r3, r2
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	643b      	str	r3, [r7, #64]	; 0x40
            imag = fftOutput[2*i + 1];
 8001178:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	3301      	adds	r3, #1
 800117e:	4a65      	ldr	r2, [pc, #404]	; (8001314 <analyze_frequency+0x294>)
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	4413      	add	r3, r2
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        fftMagnitude[i] = sqrtf(real*real + imag*imag);
 8001188:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800118c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001190:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001194:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001198:	ee77 7a27 	vadd.f32	s15, s14, s15
 800119c:	eeb0 0a67 	vmov.f32	s0, s15
 80011a0:	f00b f988 	bl	800c4b4 <sqrtf>
 80011a4:	eef0 7a40 	vmov.f32	s15, s0
 80011a8:	4a5c      	ldr	r2, [pc, #368]	; (800131c <analyze_frequency+0x29c>)
 80011aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	4413      	add	r3, r2
 80011b0:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < FFT_LENGTH/2; i++) {
 80011b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011b6:	3301      	adds	r3, #1
 80011b8:	647b      	str	r3, [r7, #68]	; 0x44
 80011ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011c0:	dbbe      	blt.n	8001140 <analyze_frequency+0xc0>
    }

    // 4. Find the peak frequency (ignore DC and very low frequencies)
    uint32_t maxIndex = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	63bb      	str	r3, [r7, #56]	; 0x38
    float32_t maxMagnitude = 0.0f;
 80011c6:	f04f 0300 	mov.w	r3, #0
 80011ca:	637b      	str	r3, [r7, #52]	; 0x34

    // Search in human voice range (100Hz to 3000Hz)
    uint32_t start_bin = (uint32_t)(100.0f * FFT_LENGTH / SAMPLE_RATE);  // ~2-3 bins
 80011cc:	2302      	movs	r3, #2
 80011ce:	633b      	str	r3, [r7, #48]	; 0x30
    uint32_t end_bin = (uint32_t)(3000.0f * FFT_LENGTH / SAMPLE_RATE);   // ~69 bins
 80011d0:	2345      	movs	r3, #69	; 0x45
 80011d2:	62fb      	str	r3, [r7, #44]	; 0x2c

    // Ensure we're within bounds
    if (start_bin < 1) start_bin = 1;
 80011d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d101      	bne.n	80011de <analyze_frequency+0x15e>
 80011da:	2301      	movs	r3, #1
 80011dc:	633b      	str	r3, [r7, #48]	; 0x30
    if (end_bin >= FFT_LENGTH/2) end_bin = FFT_LENGTH/2 - 1;
 80011de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011e4:	d302      	bcc.n	80011ec <analyze_frequency+0x16c>
 80011e6:	f240 13ff 	movw	r3, #511	; 0x1ff
 80011ea:	62fb      	str	r3, [r7, #44]	; 0x2c

    for (uint32_t i = start_bin; i <= end_bin; i++) {
 80011ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80011f0:	e017      	b.n	8001222 <analyze_frequency+0x1a2>
        if (fftMagnitude[i] > maxMagnitude) {
 80011f2:	4a4a      	ldr	r2, [pc, #296]	; (800131c <analyze_frequency+0x29c>)
 80011f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	4413      	add	r3, r2
 80011fa:	edd3 7a00 	vldr	s15, [r3]
 80011fe:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001202:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120a:	d507      	bpl.n	800121c <analyze_frequency+0x19c>
            maxMagnitude = fftMagnitude[i];
 800120c:	4a43      	ldr	r2, [pc, #268]	; (800131c <analyze_frequency+0x29c>)
 800120e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4413      	add	r3, r2
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	637b      	str	r3, [r7, #52]	; 0x34
            maxIndex = i;
 8001218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800121a:	63bb      	str	r3, [r7, #56]	; 0x38
    for (uint32_t i = start_bin; i <= end_bin; i++) {
 800121c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800121e:	3301      	adds	r3, #1
 8001220:	62bb      	str	r3, [r7, #40]	; 0x28
 8001222:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001226:	429a      	cmp	r2, r3
 8001228:	d9e3      	bls.n	80011f2 <analyze_frequency+0x172>
        }
    }

    // 5. Convert bin index to frequency
    float32_t frequency = (float32_t)maxIndex * SAMPLE_RATE / FFT_LENGTH;
 800122a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800122c:	ee07 3a90 	vmov	s15, r3
 8001230:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001234:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001320 <analyze_frequency+0x2a0>
 8001238:	ee27 7a87 	vmul.f32	s14, s15, s14
 800123c:	eddf 6a39 	vldr	s13, [pc, #228]	; 8001324 <analyze_frequency+0x2a4>
 8001240:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001244:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    // 6. Optional: Apply quadratic interpolation for better accuracy
    if (maxIndex > start_bin && maxIndex < end_bin) {
 8001248:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800124a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800124c:	429a      	cmp	r2, r3
 800124e:	d942      	bls.n	80012d6 <analyze_frequency+0x256>
 8001250:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001254:	429a      	cmp	r2, r3
 8001256:	d23e      	bcs.n	80012d6 <analyze_frequency+0x256>
        float32_t y0 = fftMagnitude[maxIndex - 1];
 8001258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800125a:	3b01      	subs	r3, #1
 800125c:	4a2f      	ldr	r2, [pc, #188]	; (800131c <analyze_frequency+0x29c>)
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	4413      	add	r3, r2
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	61fb      	str	r3, [r7, #28]
        float32_t y1 = fftMagnitude[maxIndex];
 8001266:	4a2d      	ldr	r2, [pc, #180]	; (800131c <analyze_frequency+0x29c>)
 8001268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	4413      	add	r3, r2
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	61bb      	str	r3, [r7, #24]
        float32_t y2 = fftMagnitude[maxIndex + 1];
 8001272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001274:	3301      	adds	r3, #1
 8001276:	4a29      	ldr	r2, [pc, #164]	; (800131c <analyze_frequency+0x29c>)
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	4413      	add	r3, r2
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	617b      	str	r3, [r7, #20]

        // Quadratic interpolation formula
        float32_t delta = (y2 - y0) / (2.0f * (2.0f * y1 - y2 - y0));
 8001280:	ed97 7a05 	vldr	s14, [r7, #20]
 8001284:	edd7 7a07 	vldr	s15, [r7, #28]
 8001288:	ee77 6a67 	vsub.f32	s13, s14, s15
 800128c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001290:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001294:	edd7 7a05 	vldr	s15, [r7, #20]
 8001298:	ee37 7a67 	vsub.f32	s14, s14, s15
 800129c:	edd7 7a07 	vldr	s15, [r7, #28]
 80012a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012ac:	edc7 7a04 	vstr	s15, [r7, #16]
        frequency = ((float32_t)maxIndex + delta) * SAMPLE_RATE / FFT_LENGTH;
 80012b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012b2:	ee07 3a90 	vmov	s15, r3
 80012b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80012be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012c2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001320 <analyze_frequency+0x2a0>
 80012c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012ca:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001324 <analyze_frequency+0x2a4>
 80012ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012d2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    }

    // Only return frequency if we have a strong enough signal
    if (maxMagnitude < 100.0f) {  // Adjust this threshold based on signal levels
 80012d6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80012da:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001328 <analyze_frequency+0x2a8>
 80012de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e6:	d502      	bpl.n	80012ee <analyze_frequency+0x26e>
        return 0.0f;  // No significant frequency detected
 80012e8:	f04f 0300 	mov.w	r3, #0
 80012ec:	e000      	b.n	80012f0 <analyze_frequency+0x270>
    }

    return frequency;
 80012ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80012f0:	ee07 3a90 	vmov	s15, r3
 80012f4:	eeb0 0a67 	vmov.f32	s0, s15
 80012f8:	3750      	adds	r7, #80	; 0x50
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40c90fdb 	.word	0x40c90fdb
 8001304:	447fc000 	.word	0x447fc000
 8001308:	3eeb851f 	.word	0x3eeb851f
 800130c:	3f0a3d71 	.word	0x3f0a3d71
 8001310:	2005f840 	.word	0x2005f840
 8001314:	20060840 	.word	0x20060840
 8001318:	20062040 	.word	0x20062040
 800131c:	20061840 	.word	0x20061840
 8001320:	472c4400 	.word	0x472c4400
 8001324:	44800000 	.word	0x44800000
 8001328:	42c80000 	.word	0x42c80000

0800132c <send_msg>:

// Wrapper for UART send messages
void send_msg(char* msg){
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 1000);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7fe ffc3 	bl	80002c0 <strlen>
 800133a:	4603      	mov	r3, r0
 800133c:	b29a      	uxth	r2, r3
 800133e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001342:	6879      	ldr	r1, [r7, #4]
 8001344:	4803      	ldr	r0, [pc, #12]	; (8001354 <send_msg+0x28>)
 8001346:	f004 fff5 	bl	8006334 <HAL_UART_Transmit>
}
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	200003a0 	.word	0x200003a0

08001358 <HAL_UART_RxCpltCallback>:

// ADD UART RECEIVE CALLBACK:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a17      	ldr	r2, [pc, #92]	; (80013c4 <HAL_UART_RxCpltCallback+0x6c>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d128      	bne.n	80013bc <HAL_UART_RxCpltCallback+0x64>
    {
        uint8_t c = uart_rx_buffer[0];
 800136a:	4b17      	ldr	r3, [pc, #92]	; (80013c8 <HAL_UART_RxCpltCallback+0x70>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	73fb      	strb	r3, [r7, #15]

        if (c == '\r' || c == '\n') {
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	2b0d      	cmp	r3, #13
 8001374:	d002      	beq.n	800137c <HAL_UART_RxCpltCallback+0x24>
 8001376:	7bfb      	ldrb	r3, [r7, #15]
 8001378:	2b0a      	cmp	r3, #10
 800137a:	d10c      	bne.n	8001396 <HAL_UART_RxCpltCallback+0x3e>
            uart_line[uart_pos] = '\0';    // terminate string
 800137c:	4b13      	ldr	r3, [pc, #76]	; (80013cc <HAL_UART_RxCpltCallback+0x74>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	461a      	mov	r2, r3
 8001382:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <HAL_UART_RxCpltCallback+0x78>)
 8001384:	2100      	movs	r1, #0
 8001386:	5499      	strb	r1, [r3, r2]
            uart_cmd_ready = true;
 8001388:	4b12      	ldr	r3, [pc, #72]	; (80013d4 <HAL_UART_RxCpltCallback+0x7c>)
 800138a:	2201      	movs	r2, #1
 800138c:	701a      	strb	r2, [r3, #0]
            uart_pos = 0;                  // reset for next command
 800138e:	4b0f      	ldr	r3, [pc, #60]	; (80013cc <HAL_UART_RxCpltCallback+0x74>)
 8001390:	2200      	movs	r2, #0
 8001392:	701a      	strb	r2, [r3, #0]
 8001394:	e00d      	b.n	80013b2 <HAL_UART_RxCpltCallback+0x5a>
        }
        else if (uart_pos < sizeof(uart_line) - 1) {
 8001396:	4b0d      	ldr	r3, [pc, #52]	; (80013cc <HAL_UART_RxCpltCallback+0x74>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	2b1e      	cmp	r3, #30
 800139c:	d809      	bhi.n	80013b2 <HAL_UART_RxCpltCallback+0x5a>
            uart_line[uart_pos++] = c;     // store character
 800139e:	4b0b      	ldr	r3, [pc, #44]	; (80013cc <HAL_UART_RxCpltCallback+0x74>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	1c5a      	adds	r2, r3, #1
 80013a4:	b2d1      	uxtb	r1, r2
 80013a6:	4a09      	ldr	r2, [pc, #36]	; (80013cc <HAL_UART_RxCpltCallback+0x74>)
 80013a8:	7011      	strb	r1, [r2, #0]
 80013aa:	4619      	mov	r1, r3
 80013ac:	4a08      	ldr	r2, [pc, #32]	; (80013d0 <HAL_UART_RxCpltCallback+0x78>)
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	5453      	strb	r3, [r2, r1]
        }

        HAL_UART_Receive_IT(&huart1, uart_rx_buffer, 1);  // restart interrupt
 80013b2:	2201      	movs	r2, #1
 80013b4:	4904      	ldr	r1, [pc, #16]	; (80013c8 <HAL_UART_RxCpltCallback+0x70>)
 80013b6:	4808      	ldr	r0, [pc, #32]	; (80013d8 <HAL_UART_RxCpltCallback+0x80>)
 80013b8:	f005 f84c 	bl	8006454 <HAL_UART_Receive_IT>
    }
}
 80013bc:	bf00      	nop
 80013be:	3710      	adds	r7, #16
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40013800 	.word	0x40013800
 80013c8:	2005f7f8 	.word	0x2005f7f8
 80013cc:	2005f83c 	.word	0x2005f83c
 80013d0:	2005f81c 	.word	0x2005f81c
 80013d4:	2005f818 	.word	0x2005f818
 80013d8:	200003a0 	.word	0x200003a0

080013dc <process_uart_command>:

// FUNCTION TO PROCESS UART COMMANDS:
void process_uart_command(char* cmd) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b092      	sub	sp, #72	; 0x48
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
    // Remove newline characters
    int len = strlen(cmd);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7fe ff6b 	bl	80002c0 <strlen>
 80013ea:	4603      	mov	r3, r0
 80013ec:	647b      	str	r3, [r7, #68]	; 0x44
    while (len > 0 && (cmd[len-1] == '\r' || cmd[len-1] == '\n')) {
 80013ee:	e008      	b.n	8001402 <process_uart_command+0x26>
        cmd[len-1] = '\0';
 80013f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013f2:	3b01      	subs	r3, #1
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	4413      	add	r3, r2
 80013f8:	2200      	movs	r2, #0
 80013fa:	701a      	strb	r2, [r3, #0]
        len--;
 80013fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013fe:	3b01      	subs	r3, #1
 8001400:	647b      	str	r3, [r7, #68]	; 0x44
    while (len > 0 && (cmd[len-1] == '\r' || cmd[len-1] == '\n')) {
 8001402:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001404:	2b00      	cmp	r3, #0
 8001406:	dd0d      	ble.n	8001424 <process_uart_command+0x48>
 8001408:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800140a:	3b01      	subs	r3, #1
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	4413      	add	r3, r2
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	2b0d      	cmp	r3, #13
 8001414:	d0ec      	beq.n	80013f0 <process_uart_command+0x14>
 8001416:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001418:	3b01      	subs	r3, #1
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	4413      	add	r3, r2
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b0a      	cmp	r3, #10
 8001422:	d0e5      	beq.n	80013f0 <process_uart_command+0x14>
    }

    if (strcmp(cmd, "start") == 0 || strcmp(cmd, "s") == 0) {
 8001424:	4939      	ldr	r1, [pc, #228]	; (800150c <process_uart_command+0x130>)
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7fe feea 	bl	8000200 <strcmp>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d006      	beq.n	8001440 <process_uart_command+0x64>
 8001432:	4937      	ldr	r1, [pc, #220]	; (8001510 <process_uart_command+0x134>)
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f7fe fee3 	bl	8000200 <strcmp>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d10a      	bne.n	8001456 <process_uart_command+0x7a>
        if (gameState == IDLE) {
 8001440:	4b34      	ldr	r3, [pc, #208]	; (8001514 <process_uart_command+0x138>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d15d      	bne.n	8001504 <process_uart_command+0x128>
            send_msg("Starting game...\r\n");
 8001448:	4833      	ldr	r0, [pc, #204]	; (8001518 <process_uart_command+0x13c>)
 800144a:	f7ff ff6f 	bl	800132c <send_msg>
            gameState = PLAY_TONE;
 800144e:	4b31      	ldr	r3, [pc, #196]	; (8001514 <process_uart_command+0x138>)
 8001450:	2201      	movs	r2, #1
 8001452:	701a      	strb	r2, [r3, #0]
        if (gameState == IDLE) {
 8001454:	e056      	b.n	8001504 <process_uart_command+0x128>
        }
    }
    else if (strcmp(cmd, "record") == 0 || strcmp(cmd, "r") == 0) {
 8001456:	4931      	ldr	r1, [pc, #196]	; (800151c <process_uart_command+0x140>)
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f7fe fed1 	bl	8000200 <strcmp>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d006      	beq.n	8001472 <process_uart_command+0x96>
 8001464:	492e      	ldr	r1, [pc, #184]	; (8001520 <process_uart_command+0x144>)
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7fe feca 	bl	8000200 <strcmp>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d120      	bne.n	80014b4 <process_uart_command+0xd8>
        if (gameState == WAIT_FOR_RECORD) {
 8001472:	4b28      	ldr	r3, [pc, #160]	; (8001514 <process_uart_command+0x138>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	2b02      	cmp	r3, #2
 8001478:	d144      	bne.n	8001504 <process_uart_command+0x128>
            send_msg("Starting recording...\r\n");
 800147a:	482a      	ldr	r0, [pc, #168]	; (8001524 <process_uart_command+0x148>)
 800147c:	f7ff ff56 	bl	800132c <send_msg>
            HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001480:	2201      	movs	r2, #1
 8001482:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001486:	4828      	ldr	r0, [pc, #160]	; (8001528 <process_uart_command+0x14c>)
 8001488:	f002 fd78 	bl	8003f7c <HAL_GPIO_WritePin>
            if (HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, dfsdmBuffer, RECORD_LEN) != HAL_OK) {
 800148c:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001490:	4926      	ldr	r1, [pc, #152]	; (800152c <process_uart_command+0x150>)
 8001492:	4827      	ldr	r0, [pc, #156]	; (8001530 <process_uart_command+0x154>)
 8001494:	f001 fede 	bl	8003254 <HAL_DFSDM_FilterRegularStart_DMA>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d006      	beq.n	80014ac <process_uart_command+0xd0>
                send_msg("Error starting recording!\r\n");
 800149e:	4825      	ldr	r0, [pc, #148]	; (8001534 <process_uart_command+0x158>)
 80014a0:	f7ff ff44 	bl	800132c <send_msg>
                gameState = IDLE;
 80014a4:	4b1b      	ldr	r3, [pc, #108]	; (8001514 <process_uart_command+0x138>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	701a      	strb	r2, [r3, #0]
        if (gameState == WAIT_FOR_RECORD) {
 80014aa:	e02b      	b.n	8001504 <process_uart_command+0x128>
            } else {
                gameState = RECORD_SOUND;
 80014ac:	4b19      	ldr	r3, [pc, #100]	; (8001514 <process_uart_command+0x138>)
 80014ae:	2203      	movs	r2, #3
 80014b0:	701a      	strb	r2, [r3, #0]
        if (gameState == WAIT_FOR_RECORD) {
 80014b2:	e027      	b.n	8001504 <process_uart_command+0x128>
            }
        }
    }
    else if (strcmp(cmd, "help") == 0 || strcmp(cmd, "h") == 0) {
 80014b4:	4920      	ldr	r1, [pc, #128]	; (8001538 <process_uart_command+0x15c>)
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f7fe fea2 	bl	8000200 <strcmp>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d006      	beq.n	80014d0 <process_uart_command+0xf4>
 80014c2:	491e      	ldr	r1, [pc, #120]	; (800153c <process_uart_command+0x160>)
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7fe fe9b 	bl	8000200 <strcmp>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d10c      	bne.n	80014ea <process_uart_command+0x10e>
        send_msg("Available commands:\r\n");
 80014d0:	481b      	ldr	r0, [pc, #108]	; (8001540 <process_uart_command+0x164>)
 80014d2:	f7ff ff2b 	bl	800132c <send_msg>
        send_msg("start/s - Start the game\r\n");
 80014d6:	481b      	ldr	r0, [pc, #108]	; (8001544 <process_uart_command+0x168>)
 80014d8:	f7ff ff28 	bl	800132c <send_msg>
        send_msg("record/r - Start recording (when prompted)\r\n");
 80014dc:	481a      	ldr	r0, [pc, #104]	; (8001548 <process_uart_command+0x16c>)
 80014de:	f7ff ff25 	bl	800132c <send_msg>
        send_msg("help/h - Show this help\r\n");
 80014e2:	481a      	ldr	r0, [pc, #104]	; (800154c <process_uart_command+0x170>)
 80014e4:	f7ff ff22 	bl	800132c <send_msg>
 80014e8:	e00c      	b.n	8001504 <process_uart_command+0x128>
    }
    else {
        char msg[60];
        sprintf(msg, "Unknown command: '%s'. Type 'help' for commands.\r\n", cmd);
 80014ea:	f107 0308 	add.w	r3, r7, #8
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	4917      	ldr	r1, [pc, #92]	; (8001550 <process_uart_command+0x174>)
 80014f2:	4618      	mov	r0, r3
 80014f4:	f008 fe82 	bl	800a1fc <siprintf>
        send_msg(msg);
 80014f8:	f107 0308 	add.w	r3, r7, #8
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ff15 	bl	800132c <send_msg>
    }
}
 8001502:	bf00      	nop
 8001504:	bf00      	nop
 8001506:	3748      	adds	r7, #72	; 0x48
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	0800c510 	.word	0x0800c510
 8001510:	0800c518 	.word	0x0800c518
 8001514:	20000000 	.word	0x20000000
 8001518:	0800c51c 	.word	0x0800c51c
 800151c:	0800c530 	.word	0x0800c530
 8001520:	0800c538 	.word	0x0800c538
 8001524:	0800c53c 	.word	0x0800c53c
 8001528:	48000400 	.word	0x48000400
 800152c:	2002000c 	.word	0x2002000c
 8001530:	20000268 	.word	0x20000268
 8001534:	0800c554 	.word	0x0800c554
 8001538:	0800c570 	.word	0x0800c570
 800153c:	0800c578 	.word	0x0800c578
 8001540:	0800c57c 	.word	0x0800c57c
 8001544:	0800c594 	.word	0x0800c594
 8001548:	0800c5b0 	.word	0x0800c5b0
 800154c:	0800c5e0 	.word	0x0800c5e0
 8001550:	0800c5fc 	.word	0x0800c5fc

08001554 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001554:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001558:	b0ac      	sub	sp, #176	; 0xb0
 800155a:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800155c:	f000 ffc7 	bl	80024ee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001560:	f000 f992 	bl	8001888 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001564:	f000 fb46 	bl	8001bf4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001568:	f000 fb12 	bl	8001b90 <MX_DMA_Init>
  MX_DAC1_Init();
 800156c:	f000 f9de 	bl	800192c <MX_DAC1_Init>
  MX_TIM2_Init();
 8001570:	f000 fa74 	bl	8001a5c <MX_TIM2_Init>
  MX_DFSDM1_Init();
 8001574:	f000 fa0e 	bl	8001994 <MX_DFSDM1_Init>
  MX_USART1_UART_Init();
 8001578:	f000 fabe 	bl	8001af8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim2); //Don't forget to set DAC trigger tim2 for DMA
 800157c:	48a7      	ldr	r0, [pc, #668]	; (800181c <main+0x2c8>)
 800157e:	f004 fa39 	bl	80059f4 <HAL_TIM_Base_Start>

  // Initialize FFT
  if (arm_rfft_fast_init_f32(&fftInstance, FFT_LENGTH) != ARM_MATH_SUCCESS) {
 8001582:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001586:	48a6      	ldr	r0, [pc, #664]	; (8001820 <main+0x2cc>)
 8001588:	f007 f8a4 	bl	80086d4 <arm_rfft_fast_init_f32>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <main+0x42>
      Error_Handler();
 8001592:	f000 fc13 	bl	8001dbc <Error_Handler>
  }


  //for the random frequency:
  srand(HAL_GetTick());
 8001596:	f001 f813 	bl	80025c0 <HAL_GetTick>
 800159a:	4603      	mov	r3, r0
 800159c:	4618      	mov	r0, r3
 800159e:	f008 f8ab 	bl	80096f8 <srand>

  // START UART RECEPTION - ADD THIS LINE:
  HAL_UART_Receive_IT(&huart1, uart_rx_buffer, 1); //This tells the UART peripheral: "When you receive 1 byte, trigger an interrupt"
 80015a2:	2201      	movs	r2, #1
 80015a4:	499f      	ldr	r1, [pc, #636]	; (8001824 <main+0x2d0>)
 80015a6:	48a0      	ldr	r0, [pc, #640]	; (8001828 <main+0x2d4>)
 80015a8:	f004 ff54 	bl	8006454 <HAL_UART_Receive_IT>

  send_msg("Pitch Matching Game Initialized!\r\n");
 80015ac:	489f      	ldr	r0, [pc, #636]	; (800182c <main+0x2d8>)
 80015ae:	f7ff febd 	bl	800132c <send_msg>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if (uart_cmd_ready) {
 80015b2:	4b9f      	ldr	r3, [pc, #636]	; (8001830 <main+0x2dc>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d005      	beq.n	80015c8 <main+0x74>
	  process_uart_command(uart_line);
 80015bc:	489d      	ldr	r0, [pc, #628]	; (8001834 <main+0x2e0>)
 80015be:	f7ff ff0d 	bl	80013dc <process_uart_command>
	  uart_cmd_ready = false;
 80015c2:	4b9b      	ldr	r3, [pc, #620]	; (8001830 <main+0x2dc>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]
	}
	switch(gameState) {
 80015c8:	4b9b      	ldr	r3, [pc, #620]	; (8001838 <main+0x2e4>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	2b06      	cmp	r3, #6
 80015ce:	f200 811f 	bhi.w	8001810 <main+0x2bc>
 80015d2:	a201      	add	r2, pc, #4	; (adr r2, 80015d8 <main+0x84>)
 80015d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015d8:	080015f5 	.word	0x080015f5
 80015dc:	080015fd 	.word	0x080015fd
 80015e0:	08001647 	.word	0x08001647
 80015e4:	0800164f 	.word	0x0800164f
 80015e8:	08001657 	.word	0x08001657
 80015ec:	080016af 	.word	0x080016af
 80015f0:	08001733 	.word	0x08001733
		case IDLE: {
			HAL_Delay(10);
 80015f4:	200a      	movs	r0, #10
 80015f6:	f000 ffef 	bl	80025d8 <HAL_Delay>
      // waiting for user input via UART
			break;
 80015fa:	e10d      	b.n	8001818 <main+0x2c4>
    }
		case PLAY_TONE: {
			// Play the target frequency tone
			set_random_frequency();
 80015fc:	f7ff fcce 	bl	8000f9c <set_random_frequency>
			play_sound();
 8001600:	f7ff fc78 	bl	8000ef4 <play_sound>
			send_msg("Listen to the target tone: ");
 8001604:	488d      	ldr	r0, [pc, #564]	; (800183c <main+0x2e8>)
 8001606:	f7ff fe91 	bl	800132c <send_msg>
			char freq_msg[50];
			sprintf(freq_msg, "%.2f Hz\r\n", real_freq);
 800160a:	4b8d      	ldr	r3, [pc, #564]	; (8001840 <main+0x2ec>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe ffc2 	bl	8000598 <__aeabi_f2d>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	4638      	mov	r0, r7
 800161a:	498a      	ldr	r1, [pc, #552]	; (8001844 <main+0x2f0>)
 800161c:	f008 fdee 	bl	800a1fc <siprintf>
			send_msg(freq_msg);
 8001620:	463b      	mov	r3, r7
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff fe82 	bl	800132c <send_msg>
			HAL_Delay(800);  // Play tone for 800ms
 8001628:	f44f 7048 	mov.w	r0, #800	; 0x320
 800162c:	f000 ffd4 	bl	80025d8 <HAL_Delay>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001630:	2100      	movs	r1, #0
 8001632:	4885      	ldr	r0, [pc, #532]	; (8001848 <main+0x2f4>)
 8001634:	f001 f9f4 	bl	8002a20 <HAL_DAC_Stop_DMA>
			send_msg("Now try to match the pitch! Send 'record' or 'r' to start recording.\r\n");
 8001638:	4884      	ldr	r0, [pc, #528]	; (800184c <main+0x2f8>)
 800163a:	f7ff fe77 	bl	800132c <send_msg>
			gameState = WAIT_FOR_RECORD;
 800163e:	4b7e      	ldr	r3, [pc, #504]	; (8001838 <main+0x2e4>)
 8001640:	2202      	movs	r2, #2
 8001642:	701a      	strb	r2, [r3, #0]
			break;
 8001644:	e0e8      	b.n	8001818 <main+0x2c4>
		}
			
		case WAIT_FOR_RECORD: {
			// waiting for user input via UART
			HAL_Delay(10);
 8001646:	200a      	movs	r0, #10
 8001648:	f000 ffc6 	bl	80025d8 <HAL_Delay>
			break;
 800164c:	e0e4      	b.n	8001818 <main+0x2c4>
		}
			
		case RECORD_SOUND:
			// Recording is in progress (handled by interrupt)
			HAL_Delay(10);
 800164e:	200a      	movs	r0, #10
 8001650:	f000 ffc2 	bl	80025d8 <HAL_Delay>
			break;
 8001654:	e0e0      	b.n	8001818 <main+0x2c4>
			
		case ANALYZE_RECORDING:
			// Analyze the recorded audio frequency
			send_msg("Analyzing recording with FFT...\r\n");
 8001656:	487e      	ldr	r0, [pc, #504]	; (8001850 <main+0x2fc>)
 8001658:	f7ff fe68 	bl	800132c <send_msg>
			// Perform frequency analysis
			recorded_freq = analyze_frequency(dfsdmBuffer, RECORD_LEN);
 800165c:	f64f 51e8 	movw	r1, #65000	; 0xfde8
 8001660:	487c      	ldr	r0, [pc, #496]	; (8001854 <main+0x300>)
 8001662:	f7ff fd0d 	bl	8001080 <analyze_frequency>
 8001666:	eef0 7a40 	vmov.f32	s15, s0
 800166a:	4b7b      	ldr	r3, [pc, #492]	; (8001858 <main+0x304>)
 800166c:	edc3 7a00 	vstr	s15, [r3]

			if (recorded_freq > 0.0f) {
 8001670:	4b79      	ldr	r3, [pc, #484]	; (8001858 <main+0x304>)
 8001672:	edd3 7a00 	vldr	s15, [r3]
 8001676:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800167a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800167e:	dd0f      	ble.n	80016a0 <main+0x14c>
				char result_msg[100];
				sprintf(result_msg, "Detected frequency: %.2f Hz\r\n", recorded_freq);
 8001680:	4b75      	ldr	r3, [pc, #468]	; (8001858 <main+0x304>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4618      	mov	r0, r3
 8001686:	f7fe ff87 	bl	8000598 <__aeabi_f2d>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4638      	mov	r0, r7
 8001690:	4972      	ldr	r1, [pc, #456]	; (800185c <main+0x308>)
 8001692:	f008 fdb3 	bl	800a1fc <siprintf>
				send_msg(result_msg);
 8001696:	463b      	mov	r3, r7
 8001698:	4618      	mov	r0, r3
 800169a:	f7ff fe47 	bl	800132c <send_msg>
 800169e:	e002      	b.n	80016a6 <main+0x152>
			} else {
				send_msg("No clear frequency detected. Try singing louder!\r\n");
 80016a0:	486f      	ldr	r0, [pc, #444]	; (8001860 <main+0x30c>)
 80016a2:	f7ff fe43 	bl	800132c <send_msg>
			}
			gameState = PLAYBACK_SOUND;
 80016a6:	4b64      	ldr	r3, [pc, #400]	; (8001838 <main+0x2e4>)
 80016a8:	2205      	movs	r2, #5
 80016aa:	701a      	strb	r2, [r3, #0]

			break;
 80016ac:	e0b4      	b.n	8001818 <main+0x2c4>
			
		case PLAYBACK_SOUND:
			// Play back the recorded sound
			__HAL_TIM_DISABLE(&htim2);
 80016ae:	4b5b      	ldr	r3, [pc, #364]	; (800181c <main+0x2c8>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	6a1a      	ldr	r2, [r3, #32]
 80016b4:	f241 1311 	movw	r3, #4369	; 0x1111
 80016b8:	4013      	ands	r3, r2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d10f      	bne.n	80016de <main+0x18a>
 80016be:	4b57      	ldr	r3, [pc, #348]	; (800181c <main+0x2c8>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	6a1a      	ldr	r2, [r3, #32]
 80016c4:	f240 4344 	movw	r3, #1092	; 0x444
 80016c8:	4013      	ands	r3, r2
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d107      	bne.n	80016de <main+0x18a>
 80016ce:	4b53      	ldr	r3, [pc, #332]	; (800181c <main+0x2c8>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	4b51      	ldr	r3, [pc, #324]	; (800181c <main+0x2c8>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f022 0201 	bic.w	r2, r2, #1
 80016dc:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_AUTORELOAD(&htim2, 2750); //set back tim2 to 2750
 80016de:	4b4f      	ldr	r3, [pc, #316]	; (800181c <main+0x2c8>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f640 22be 	movw	r2, #2750	; 0xabe
 80016e6:	62da      	str	r2, [r3, #44]	; 0x2c
 80016e8:	4b4c      	ldr	r3, [pc, #304]	; (800181c <main+0x2c8>)
 80016ea:	f640 22be 	movw	r2, #2750	; 0xabe
 80016ee:	60da      	str	r2, [r3, #12]
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 80016f0:	4b4a      	ldr	r3, [pc, #296]	; (800181c <main+0x2c8>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2200      	movs	r2, #0
 80016f6:	625a      	str	r2, [r3, #36]	; 0x24
			__HAL_TIM_ENABLE(&htim2);
 80016f8:	4b48      	ldr	r3, [pc, #288]	; (800181c <main+0x2c8>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	4b47      	ldr	r3, [pc, #284]	; (800181c <main+0x2c8>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f042 0201 	orr.w	r2, r2, #1
 8001706:	601a      	str	r2, [r3, #0]
			HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t *)dacBuffer, RECORD_LEN, DAC_ALIGN_12B_R);
 8001708:	2300      	movs	r3, #0
 800170a:	9300      	str	r3, [sp, #0]
 800170c:	f64f 53e8 	movw	r3, #65000	; 0xfde8
 8001710:	4a54      	ldr	r2, [pc, #336]	; (8001864 <main+0x310>)
 8001712:	2100      	movs	r1, #0
 8001714:	484c      	ldr	r0, [pc, #304]	; (8001848 <main+0x2f4>)
 8001716:	f001 f8b7 	bl	8002888 <HAL_DAC_Start_DMA>
			HAL_Delay(2000);  // Play for 2 seconds
 800171a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800171e:	f000 ff5b 	bl	80025d8 <HAL_Delay>
			HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001722:	2100      	movs	r1, #0
 8001724:	4848      	ldr	r0, [pc, #288]	; (8001848 <main+0x2f4>)
 8001726:	f001 f97b 	bl	8002a20 <HAL_DAC_Stop_DMA>
			gameState = SHOW_RESULT;
 800172a:	4b43      	ldr	r3, [pc, #268]	; (8001838 <main+0x2e4>)
 800172c:	2206      	movs	r2, #6
 800172e:	701a      	strb	r2, [r3, #0]
			break;
 8001730:	e072      	b.n	8001818 <main+0x2c4>
			
		case SHOW_RESULT: {
			// Compare frequencies and show result
			if (recorded_freq > 0.0f) {
 8001732:	4b49      	ldr	r3, [pc, #292]	; (8001858 <main+0x304>)
 8001734:	edd3 7a00 	vldr	s15, [r3]
 8001738:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800173c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001740:	dd5c      	ble.n	80017fc <main+0x2a8>
				float32_t diff = fabsf(recorded_freq - real_freq);
 8001742:	4b45      	ldr	r3, [pc, #276]	; (8001858 <main+0x304>)
 8001744:	ed93 7a00 	vldr	s14, [r3]
 8001748:	4b3d      	ldr	r3, [pc, #244]	; (8001840 <main+0x2ec>)
 800174a:	edd3 7a00 	vldr	s15, [r3]
 800174e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001752:	eef0 7ae7 	vabs.f32	s15, s15
 8001756:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
				float32_t accuracy = 100.0f - (diff / real_freq * 100.0f);
 800175a:	4b39      	ldr	r3, [pc, #228]	; (8001840 <main+0x2ec>)
 800175c:	ed93 7a00 	vldr	s14, [r3]
 8001760:	edd7 6a27 	vldr	s13, [r7, #156]	; 0x9c
 8001764:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001768:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8001868 <main+0x314>
 800176c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001770:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001868 <main+0x314>
 8001774:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001778:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98

				char result_msg[150];
				sprintf(result_msg, "Target: %.2f Hz | Your pitch: %.2f Hz | Difference: %.2f Hz\r\n",
 800177c:	4b30      	ldr	r3, [pc, #192]	; (8001840 <main+0x2ec>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4618      	mov	r0, r3
 8001782:	f7fe ff09 	bl	8000598 <__aeabi_f2d>
 8001786:	4680      	mov	r8, r0
 8001788:	4689      	mov	r9, r1
 800178a:	4b33      	ldr	r3, [pc, #204]	; (8001858 <main+0x304>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4618      	mov	r0, r3
 8001790:	f7fe ff02 	bl	8000598 <__aeabi_f2d>
 8001794:	4604      	mov	r4, r0
 8001796:	460d      	mov	r5, r1
 8001798:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800179c:	f7fe fefc 	bl	8000598 <__aeabi_f2d>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	4638      	mov	r0, r7
 80017a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80017aa:	e9cd 4500 	strd	r4, r5, [sp]
 80017ae:	4642      	mov	r2, r8
 80017b0:	464b      	mov	r3, r9
 80017b2:	492e      	ldr	r1, [pc, #184]	; (800186c <main+0x318>)
 80017b4:	f008 fd22 	bl	800a1fc <siprintf>
						real_freq, recorded_freq, diff);
				send_msg(result_msg);
 80017b8:	463b      	mov	r3, r7
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fdb6 	bl	800132c <send_msg>

				if (diff <= 10.0f) {  // 10Hz tolerance
 80017c0:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80017c4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80017c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d0:	d803      	bhi.n	80017da <main+0x286>
					send_msg("Excellent match! \r\n");
 80017d2:	4827      	ldr	r0, [pc, #156]	; (8001870 <main+0x31c>)
 80017d4:	f7ff fdaa 	bl	800132c <send_msg>
 80017d8:	e013      	b.n	8001802 <main+0x2ae>
				} else if (diff <= 50.0f) {
 80017da:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80017de:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001874 <main+0x320>
 80017e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ea:	d803      	bhi.n	80017f4 <main+0x2a0>
					send_msg("Good effort! \r\n");
 80017ec:	4822      	ldr	r0, [pc, #136]	; (8001878 <main+0x324>)
 80017ee:	f7ff fd9d 	bl	800132c <send_msg>
 80017f2:	e006      	b.n	8001802 <main+0x2ae>
				} else {
					send_msg("Keep practicing! \r\n");
 80017f4:	4821      	ldr	r0, [pc, #132]	; (800187c <main+0x328>)
 80017f6:	f7ff fd99 	bl	800132c <send_msg>
 80017fa:	e002      	b.n	8001802 <main+0x2ae>
				}
			} else {
				send_msg("Could not detect your pitch. Try again!\r\n");
 80017fc:	4820      	ldr	r0, [pc, #128]	; (8001880 <main+0x32c>)
 80017fe:	f7ff fd95 	bl	800132c <send_msg>
			}

			send_msg("Type 'start' to play again.\r\n");
 8001802:	4820      	ldr	r0, [pc, #128]	; (8001884 <main+0x330>)
 8001804:	f7ff fd92 	bl	800132c <send_msg>
      
			// go back to IDLE state
			gameState = IDLE;
 8001808:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <main+0x2e4>)
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]
			break;
 800180e:	e003      	b.n	8001818 <main+0x2c4>
		}
			
		default:
			gameState = IDLE;
 8001810:	4b09      	ldr	r3, [pc, #36]	; (8001838 <main+0x2e4>)
 8001812:	2200      	movs	r2, #0
 8001814:	701a      	strb	r2, [r3, #0]
			break;
 8001816:	bf00      	nop
	if (uart_cmd_ready) {
 8001818:	e6cb      	b.n	80015b2 <main+0x5e>
 800181a:	bf00      	nop
 800181c:	20000354 	.word	0x20000354
 8001820:	20062040 	.word	0x20062040
 8001824:	2005f7f8 	.word	0x2005f7f8
 8001828:	200003a0 	.word	0x200003a0
 800182c:	0800c630 	.word	0x0800c630
 8001830:	2005f818 	.word	0x2005f818
 8001834:	2005f81c 	.word	0x2005f81c
 8001838:	20000000 	.word	0x20000000
 800183c:	0800c654 	.word	0x0800c654
 8001840:	2005f7b0 	.word	0x2005f7b0
 8001844:	0800c670 	.word	0x0800c670
 8001848:	200001f4 	.word	0x200001f4
 800184c:	0800c67c 	.word	0x0800c67c
 8001850:	0800c6c4 	.word	0x0800c6c4
 8001854:	2002000c 	.word	0x2002000c
 8001858:	2005f7b4 	.word	0x2005f7b4
 800185c:	0800c6e8 	.word	0x0800c6e8
 8001860:	0800c708 	.word	0x0800c708
 8001864:	2000043c 	.word	0x2000043c
 8001868:	42c80000 	.word	0x42c80000
 800186c:	0800c73c 	.word	0x0800c73c
 8001870:	0800c77c 	.word	0x0800c77c
 8001874:	42480000 	.word	0x42480000
 8001878:	0800c794 	.word	0x0800c794
 800187c:	0800c7a8 	.word	0x0800c7a8
 8001880:	0800c7c0 	.word	0x0800c7c0
 8001884:	0800c7ec 	.word	0x0800c7ec

08001888 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b096      	sub	sp, #88	; 0x58
 800188c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800188e:	f107 0314 	add.w	r3, r7, #20
 8001892:	2244      	movs	r2, #68	; 0x44
 8001894:	2100      	movs	r1, #0
 8001896:	4618      	mov	r0, r3
 8001898:	f008 fd13 	bl	800a2c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800189c:	463b      	mov	r3, r7
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]
 80018a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80018aa:	2000      	movs	r0, #0
 80018ac:	f002 fbb6 	bl	800401c <HAL_PWREx_ControlVoltageScaling>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <SystemClock_Config+0x32>
  {
    Error_Handler();
 80018b6:	f000 fa81 	bl	8001dbc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80018ba:	2310      	movs	r3, #16
 80018bc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80018be:	2301      	movs	r3, #1
 80018c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80018c2:	2300      	movs	r3, #0
 80018c4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80018c6:	2360      	movs	r3, #96	; 0x60
 80018c8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ca:	2302      	movs	r3, #2
 80018cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80018ce:	2301      	movs	r3, #1
 80018d0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80018d2:	2301      	movs	r3, #1
 80018d4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80018d6:	233c      	movs	r3, #60	; 0x3c
 80018d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018da:	2302      	movs	r3, #2
 80018dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80018de:	2302      	movs	r3, #2
 80018e0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80018e2:	2302      	movs	r3, #2
 80018e4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018e6:	f107 0314 	add.w	r3, r7, #20
 80018ea:	4618      	mov	r0, r3
 80018ec:	f002 fc3a 	bl	8004164 <HAL_RCC_OscConfig>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80018f6:	f000 fa61 	bl	8001dbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018fa:	230f      	movs	r3, #15
 80018fc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018fe:	2303      	movs	r3, #3
 8001900:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001902:	2300      	movs	r3, #0
 8001904:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800190e:	463b      	mov	r3, r7
 8001910:	2105      	movs	r1, #5
 8001912:	4618      	mov	r0, r3
 8001914:	f003 f840 	bl	8004998 <HAL_RCC_ClockConfig>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800191e:	f000 fa4d 	bl	8001dbc <Error_Handler>
  }
}
 8001922:	bf00      	nop
 8001924:	3758      	adds	r7, #88	; 0x58
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08a      	sub	sp, #40	; 0x28
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001932:	463b      	mov	r3, r7
 8001934:	2228      	movs	r2, #40	; 0x28
 8001936:	2100      	movs	r1, #0
 8001938:	4618      	mov	r0, r3
 800193a:	f008 fcc2 	bl	800a2c2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800193e:	4b13      	ldr	r3, [pc, #76]	; (800198c <MX_DAC1_Init+0x60>)
 8001940:	4a13      	ldr	r2, [pc, #76]	; (8001990 <MX_DAC1_Init+0x64>)
 8001942:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001944:	4811      	ldr	r0, [pc, #68]	; (800198c <MX_DAC1_Init+0x60>)
 8001946:	f000 ff7c 	bl	8002842 <HAL_DAC_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001950:	f000 fa34 	bl	8001dbc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001954:	2300      	movs	r3, #0
 8001956:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001958:	230a      	movs	r3, #10
 800195a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800195c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001960:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001962:	2300      	movs	r3, #0
 8001964:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001966:	2300      	movs	r3, #0
 8001968:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800196e:	463b      	mov	r3, r7
 8001970:	2200      	movs	r2, #0
 8001972:	4619      	mov	r1, r3
 8001974:	4805      	ldr	r0, [pc, #20]	; (800198c <MX_DAC1_Init+0x60>)
 8001976:	f001 f8b7 	bl	8002ae8 <HAL_DAC_ConfigChannel>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8001980:	f000 fa1c 	bl	8001dbc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001984:	bf00      	nop
 8001986:	3728      	adds	r7, #40	; 0x28
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	200001f4 	.word	0x200001f4
 8001990:	40007400 	.word	0x40007400

08001994 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8001998:	4b2b      	ldr	r3, [pc, #172]	; (8001a48 <MX_DFSDM1_Init+0xb4>)
 800199a:	4a2c      	ldr	r2, [pc, #176]	; (8001a4c <MX_DFSDM1_Init+0xb8>)
 800199c:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800199e:	4b2a      	ldr	r3, [pc, #168]	; (8001a48 <MX_DFSDM1_Init+0xb4>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 80019a4:	4b28      	ldr	r3, [pc, #160]	; (8001a48 <MX_DFSDM1_Init+0xb4>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 80019aa:	4b27      	ldr	r3, [pc, #156]	; (8001a48 <MX_DFSDM1_Init+0xb4>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_FASTSINC_ORDER;
 80019b0:	4b25      	ldr	r3, [pc, #148]	; (8001a48 <MX_DFSDM1_Init+0xb4>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 55;
 80019b6:	4b24      	ldr	r3, [pc, #144]	; (8001a48 <MX_DFSDM1_Init+0xb4>)
 80019b8:	2237      	movs	r2, #55	; 0x37
 80019ba:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 80019bc:	4b22      	ldr	r3, [pc, #136]	; (8001a48 <MX_DFSDM1_Init+0xb4>)
 80019be:	2201      	movs	r2, #1
 80019c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 80019c2:	4821      	ldr	r0, [pc, #132]	; (8001a48 <MX_DFSDM1_Init+0xb4>)
 80019c4:	f001 fb26 	bl	8003014 <HAL_DFSDM_FilterInit>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_DFSDM1_Init+0x3e>
  {
    Error_Handler();
 80019ce:	f000 f9f5 	bl	8001dbc <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80019d2:	4b1f      	ldr	r3, [pc, #124]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 80019d4:	4a1f      	ldr	r2, [pc, #124]	; (8001a54 <MX_DFSDM1_Init+0xc0>)
 80019d6:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80019d8:	4b1d      	ldr	r3, [pc, #116]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 80019da:	2201      	movs	r2, #1
 80019dc:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80019de:	4b1c      	ldr	r3, [pc, #112]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 50;
 80019e4:	4b1a      	ldr	r3, [pc, #104]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 80019e6:	2232      	movs	r2, #50	; 0x32
 80019e8:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80019ea:	4b19      	ldr	r3, [pc, #100]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80019f0:	4b17      	ldr	r3, [pc, #92]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80019f6:	4b16      	ldr	r3, [pc, #88]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80019fc:	4b14      	ldr	r3, [pc, #80]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001a02:	4b13      	ldr	r3, [pc, #76]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 8001a04:	2204      	movs	r2, #4
 8001a06:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001a08:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8001a0e:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8001a14:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8001a1a:	4b0d      	ldr	r3, [pc, #52]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8001a20:	480b      	ldr	r0, [pc, #44]	; (8001a50 <MX_DFSDM1_Init+0xbc>)
 8001a22:	f001 fa37 	bl	8002e94 <HAL_DFSDM_ChannelInit>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_DFSDM1_Init+0x9c>
  {
    Error_Handler();
 8001a2c:	f000 f9c6 	bl	8001dbc <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8001a30:	2201      	movs	r2, #1
 8001a32:	4909      	ldr	r1, [pc, #36]	; (8001a58 <MX_DFSDM1_Init+0xc4>)
 8001a34:	4804      	ldr	r0, [pc, #16]	; (8001a48 <MX_DFSDM1_Init+0xb4>)
 8001a36:	f001 fbc7 	bl	80031c8 <HAL_DFSDM_FilterConfigRegChannel>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_DFSDM1_Init+0xb0>
  {
    Error_Handler();
 8001a40:	f000 f9bc 	bl	8001dbc <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20000268 	.word	0x20000268
 8001a4c:	40016100 	.word	0x40016100
 8001a50:	200002bc 	.word	0x200002bc
 8001a54:	40016040 	.word	0x40016040
 8001a58:	00020004 	.word	0x00020004

08001a5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b088      	sub	sp, #32
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a62:	f107 0310 	add.w	r3, r7, #16
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
 8001a6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a70:	1d3b      	adds	r3, r7, #4
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a7a:	4b1e      	ldr	r3, [pc, #120]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001a7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a80:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a82:	4b1c      	ldr	r3, [pc, #112]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a88:	4b1a      	ldr	r3, [pc, #104]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2750;
 8001a8e:	4b19      	ldr	r3, [pc, #100]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001a90:	f640 22be 	movw	r2, #2750	; 0xabe
 8001a94:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a96:	4b17      	ldr	r3, [pc, #92]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a9c:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001aa2:	4814      	ldr	r0, [pc, #80]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001aa4:	f003 ff4e 	bl	8005944 <HAL_TIM_Base_Init>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001aae:	f000 f985 	bl	8001dbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ab2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ab8:	f107 0310 	add.w	r3, r7, #16
 8001abc:	4619      	mov	r1, r3
 8001abe:	480d      	ldr	r0, [pc, #52]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001ac0:	f004 f907 	bl	8005cd2 <HAL_TIM_ConfigClockSource>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001aca:	f000 f977 	bl	8001dbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ace:	2320      	movs	r3, #32
 8001ad0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ad6:	1d3b      	adds	r3, r7, #4
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4806      	ldr	r0, [pc, #24]	; (8001af4 <MX_TIM2_Init+0x98>)
 8001adc:	f004 fb34 	bl	8006148 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001ae6:	f000 f969 	bl	8001dbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001aea:	bf00      	nop
 8001aec:	3720      	adds	r7, #32
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000354 	.word	0x20000354

08001af8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001afc:	4b22      	ldr	r3, [pc, #136]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001afe:	4a23      	ldr	r2, [pc, #140]	; (8001b8c <MX_USART1_UART_Init+0x94>)
 8001b00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b02:	4b21      	ldr	r3, [pc, #132]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b0a:	4b1f      	ldr	r3, [pc, #124]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b10:	4b1d      	ldr	r3, [pc, #116]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b16:	4b1c      	ldr	r3, [pc, #112]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b1c:	4b1a      	ldr	r3, [pc, #104]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b1e:	220c      	movs	r2, #12
 8001b20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b22:	4b19      	ldr	r3, [pc, #100]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b28:	4b17      	ldr	r3, [pc, #92]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b2e:	4b16      	ldr	r3, [pc, #88]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b34:	4b14      	ldr	r3, [pc, #80]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b3a:	4b13      	ldr	r3, [pc, #76]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b40:	4811      	ldr	r0, [pc, #68]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b42:	f004 fba7 	bl	8006294 <HAL_UART_Init>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001b4c:	f000 f936 	bl	8001dbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b50:	2100      	movs	r1, #0
 8001b52:	480d      	ldr	r0, [pc, #52]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b54:	f006 fc2b 	bl	80083ae <HAL_UARTEx_SetTxFifoThreshold>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001b5e:	f000 f92d 	bl	8001dbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b62:	2100      	movs	r1, #0
 8001b64:	4808      	ldr	r0, [pc, #32]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b66:	f006 fc60 	bl	800842a <HAL_UARTEx_SetRxFifoThreshold>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001b70:	f000 f924 	bl	8001dbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001b74:	4804      	ldr	r0, [pc, #16]	; (8001b88 <MX_USART1_UART_Init+0x90>)
 8001b76:	f006 fbe1 	bl	800833c <HAL_UARTEx_DisableFifoMode>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001b80:	f000 f91c 	bl	8001dbc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b84:	bf00      	nop
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	200003a0 	.word	0x200003a0
 8001b8c:	40013800 	.word	0x40013800

08001b90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001b96:	4b16      	ldr	r3, [pc, #88]	; (8001bf0 <MX_DMA_Init+0x60>)
 8001b98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b9a:	4a15      	ldr	r2, [pc, #84]	; (8001bf0 <MX_DMA_Init+0x60>)
 8001b9c:	f043 0304 	orr.w	r3, r3, #4
 8001ba0:	6493      	str	r3, [r2, #72]	; 0x48
 8001ba2:	4b13      	ldr	r3, [pc, #76]	; (8001bf0 <MX_DMA_Init+0x60>)
 8001ba4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ba6:	f003 0304 	and.w	r3, r3, #4
 8001baa:	607b      	str	r3, [r7, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bae:	4b10      	ldr	r3, [pc, #64]	; (8001bf0 <MX_DMA_Init+0x60>)
 8001bb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bb2:	4a0f      	ldr	r2, [pc, #60]	; (8001bf0 <MX_DMA_Init+0x60>)
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	6493      	str	r3, [r2, #72]	; 0x48
 8001bba:	4b0d      	ldr	r3, [pc, #52]	; (8001bf0 <MX_DMA_Init+0x60>)
 8001bbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	603b      	str	r3, [r7, #0]
 8001bc4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	2100      	movs	r1, #0
 8001bca:	200b      	movs	r0, #11
 8001bcc:	f000 fe03 	bl	80027d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001bd0:	200b      	movs	r0, #11
 8001bd2:	f000 fe1c 	bl	800280e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	2100      	movs	r1, #0
 8001bda:	200c      	movs	r0, #12
 8001bdc:	f000 fdfb 	bl	80027d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001be0:	200c      	movs	r0, #12
 8001be2:	f000 fe14 	bl	800280e <HAL_NVIC_EnableIRQ>

}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40021000 	.word	0x40021000

08001bf4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b08a      	sub	sp, #40	; 0x28
 8001bf8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfa:	f107 0314 	add.w	r3, r7, #20
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]
 8001c04:	609a      	str	r2, [r3, #8]
 8001c06:	60da      	str	r2, [r3, #12]
 8001c08:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c0a:	4b2f      	ldr	r3, [pc, #188]	; (8001cc8 <MX_GPIO_Init+0xd4>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0e:	4a2e      	ldr	r2, [pc, #184]	; (8001cc8 <MX_GPIO_Init+0xd4>)
 8001c10:	f043 0304 	orr.w	r3, r3, #4
 8001c14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c16:	4b2c      	ldr	r3, [pc, #176]	; (8001cc8 <MX_GPIO_Init+0xd4>)
 8001c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c1a:	f003 0304 	and.w	r3, r3, #4
 8001c1e:	613b      	str	r3, [r7, #16]
 8001c20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c22:	4b29      	ldr	r3, [pc, #164]	; (8001cc8 <MX_GPIO_Init+0xd4>)
 8001c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c26:	4a28      	ldr	r2, [pc, #160]	; (8001cc8 <MX_GPIO_Init+0xd4>)
 8001c28:	f043 0301 	orr.w	r3, r3, #1
 8001c2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c2e:	4b26      	ldr	r3, [pc, #152]	; (8001cc8 <MX_GPIO_Init+0xd4>)
 8001c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c3a:	4b23      	ldr	r3, [pc, #140]	; (8001cc8 <MX_GPIO_Init+0xd4>)
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c3e:	4a22      	ldr	r2, [pc, #136]	; (8001cc8 <MX_GPIO_Init+0xd4>)
 8001c40:	f043 0310 	orr.w	r3, r3, #16
 8001c44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c46:	4b20      	ldr	r3, [pc, #128]	; (8001cc8 <MX_GPIO_Init+0xd4>)
 8001c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4a:	f003 0310 	and.w	r3, r3, #16
 8001c4e:	60bb      	str	r3, [r7, #8]
 8001c50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c52:	4b1d      	ldr	r3, [pc, #116]	; (8001cc8 <MX_GPIO_Init+0xd4>)
 8001c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c56:	4a1c      	ldr	r2, [pc, #112]	; (8001cc8 <MX_GPIO_Init+0xd4>)
 8001c58:	f043 0302 	orr.w	r3, r3, #2
 8001c5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c5e:	4b1a      	ldr	r3, [pc, #104]	; (8001cc8 <MX_GPIO_Init+0xd4>)
 8001c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	607b      	str	r3, [r7, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c70:	4816      	ldr	r0, [pc, #88]	; (8001ccc <MX_GPIO_Init+0xd8>)
 8001c72:	f002 f983 	bl	8003f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : bluePB_Pin */
  GPIO_InitStruct.Pin = bluePB_Pin;
 8001c76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c7c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(bluePB_GPIO_Port, &GPIO_InitStruct);
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4810      	ldr	r0, [pc, #64]	; (8001cd0 <MX_GPIO_Init+0xdc>)
 8001c8e:	f001 ffe3 	bl	8003c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001c92:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001c96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001ca4:	f107 0314 	add.w	r3, r7, #20
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4808      	ldr	r0, [pc, #32]	; (8001ccc <MX_GPIO_Init+0xd8>)
 8001cac:	f001 ffd4 	bl	8003c58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	2028      	movs	r0, #40	; 0x28
 8001cb6:	f000 fd8e 	bl	80027d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001cba:	2028      	movs	r0, #40	; 0x28
 8001cbc:	f000 fda7 	bl	800280e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cc0:	bf00      	nop
 8001cc2:	3728      	adds	r7, #40	; 0x28
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	48000400 	.word	0x48000400
 8001cd0:	48000800 	.word	0x48000800

08001cd4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	80fb      	strh	r3, [r7, #6]
	// Button functionality removed - using UART commands instead
	// This callback can be left empty or removed
}
 8001cde:	bf00      	nop
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
	...

08001cec <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b088      	sub	sp, #32
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
	// Stop DFSDM first!
	HAL_DFSDM_FilterRegularStop_DMA(&hdfsdm1_filter0);
 8001cf4:	4829      	ldr	r0, [pc, #164]	; (8001d9c <HAL_DFSDM_FilterRegConvCpltCallback+0xb0>)
 8001cf6:	f001 fb2f 	bl	8003358 <HAL_DFSDM_FilterRegularStop_DMA>

	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d00:	4827      	ldr	r0, [pc, #156]	; (8001da0 <HAL_DFSDM_FilterRegConvCpltCallback+0xb4>)
 8001d02:	f002 f93b 	bl	8003f7c <HAL_GPIO_WritePin>
	send_msg("Recording complete!\r\n");
 8001d06:	4827      	ldr	r0, [pc, #156]	; (8001da4 <HAL_DFSDM_FilterRegConvCpltCallback+0xb8>)
 8001d08:	f7ff fb10 	bl	800132c <send_msg>

	for (int i = 0; i < RECORD_LEN; i++) {
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	61fb      	str	r3, [r7, #28]
 8001d10:	e033      	b.n	8001d7a <HAL_DFSDM_FilterRegConvCpltCallback+0x8e>
		raw = dfsdmBuffer[i] >> 8;  // 24-bit signed sample
 8001d12:	4a25      	ldr	r2, [pc, #148]	; (8001da8 <HAL_DFSDM_FilterRegConvCpltCallback+0xbc>)
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1a:	121b      	asrs	r3, r3, #8
 8001d1c:	4a23      	ldr	r2, [pc, #140]	; (8001dac <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 8001d1e:	6013      	str	r3, [r2, #0]
		int32_t rawclip = raw;
 8001d20:	4b22      	ldr	r3, [pc, #136]	; (8001dac <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	61bb      	str	r3, [r7, #24]

		// Clip typical mic's amplitude (found ranges via mic testing)
		// This controls how buzzy/clear the audio is
		// Increasing fosr makes it more speady
		int max = 2500; //2500
 8001d26:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001d2a:	617b      	str	r3, [r7, #20]
		int min = -1000; //-1000
 8001d2c:	4b20      	ldr	r3, [pc, #128]	; (8001db0 <HAL_DFSDM_FilterRegConvCpltCallback+0xc4>)
 8001d2e:	613b      	str	r3, [r7, #16]
		int diff = max - min;
 8001d30:	697a      	ldr	r2, [r7, #20]
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	60fb      	str	r3, [r7, #12]
		if (raw >= max) rawclip = max;
 8001d38:	4b1c      	ldr	r3, [pc, #112]	; (8001dac <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	697a      	ldr	r2, [r7, #20]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	dc01      	bgt.n	8001d46 <HAL_DFSDM_FilterRegConvCpltCallback+0x5a>
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	61bb      	str	r3, [r7, #24]
		if (raw <= min) rawclip = min;
 8001d46:	4b19      	ldr	r3, [pc, #100]	; (8001dac <HAL_DFSDM_FilterRegConvCpltCallback+0xc0>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	db01      	blt.n	8001d54 <HAL_DFSDM_FilterRegConvCpltCallback+0x68>
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	61bb      	str	r3, [r7, #24]
		rawclip += (-min);  // shift to stay in positive range
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	61bb      	str	r3, [r7, #24]

		dacBuffer[i] = (uint16_t)((rawclip * 4095) / diff); // scale to 12-bit DAC
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4613      	mov	r3, r2
 8001d60:	031b      	lsls	r3, r3, #12
 8001d62:	1a9a      	subs	r2, r3, r2
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d6a:	b299      	uxth	r1, r3
 8001d6c:	4a11      	ldr	r2, [pc, #68]	; (8001db4 <HAL_DFSDM_FilterRegConvCpltCallback+0xc8>)
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < RECORD_LEN; i++) {
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	3301      	adds	r3, #1
 8001d78:	61fb      	str	r3, [r7, #28]
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8001d80:	4293      	cmp	r3, r2
 8001d82:	ddc6      	ble.n	8001d12 <HAL_DFSDM_FilterRegConvCpltCallback+0x26>
	}
	
	// Move to analyze state
	if (gameState == RECORD_SOUND) {
 8001d84:	4b0c      	ldr	r3, [pc, #48]	; (8001db8 <HAL_DFSDM_FilterRegConvCpltCallback+0xcc>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	2b03      	cmp	r3, #3
 8001d8a:	d102      	bne.n	8001d92 <HAL_DFSDM_FilterRegConvCpltCallback+0xa6>
		gameState = ANALYZE_RECORDING;
 8001d8c:	4b0a      	ldr	r3, [pc, #40]	; (8001db8 <HAL_DFSDM_FilterRegConvCpltCallback+0xcc>)
 8001d8e:	2204      	movs	r2, #4
 8001d90:	701a      	strb	r2, [r3, #0]
	}

}
 8001d92:	bf00      	nop
 8001d94:	3720      	adds	r7, #32
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000268 	.word	0x20000268
 8001da0:	48000400 	.word	0x48000400
 8001da4:	0800c80c 	.word	0x0800c80c
 8001da8:	2002000c 	.word	0x2002000c
 8001dac:	2005f7b8 	.word	0x2005f7b8
 8001db0:	fffffc18 	.word	0xfffffc18
 8001db4:	2000043c 	.word	0x2000043c
 8001db8:	20000000 	.word	0x20000000

08001dbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dc0:	b672      	cpsid	i
}
 8001dc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dc4:	e7fe      	b.n	8001dc4 <Error_Handler+0x8>
	...

08001dc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dce:	4b0f      	ldr	r3, [pc, #60]	; (8001e0c <HAL_MspInit+0x44>)
 8001dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dd2:	4a0e      	ldr	r2, [pc, #56]	; (8001e0c <HAL_MspInit+0x44>)
 8001dd4:	f043 0301 	orr.w	r3, r3, #1
 8001dd8:	6613      	str	r3, [r2, #96]	; 0x60
 8001dda:	4b0c      	ldr	r3, [pc, #48]	; (8001e0c <HAL_MspInit+0x44>)
 8001ddc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dde:	f003 0301 	and.w	r3, r3, #1
 8001de2:	607b      	str	r3, [r7, #4]
 8001de4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001de6:	4b09      	ldr	r3, [pc, #36]	; (8001e0c <HAL_MspInit+0x44>)
 8001de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dea:	4a08      	ldr	r2, [pc, #32]	; (8001e0c <HAL_MspInit+0x44>)
 8001dec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df0:	6593      	str	r3, [r2, #88]	; 0x58
 8001df2:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <HAL_MspInit+0x44>)
 8001df4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfa:	603b      	str	r3, [r7, #0]
 8001dfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	40021000 	.word	0x40021000

08001e10 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	; 0x28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e18:	f107 0314 	add.w	r3, r7, #20
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	60da      	str	r2, [r3, #12]
 8001e26:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a2b      	ldr	r2, [pc, #172]	; (8001edc <HAL_DAC_MspInit+0xcc>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d14f      	bne.n	8001ed2 <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001e32:	4b2b      	ldr	r3, [pc, #172]	; (8001ee0 <HAL_DAC_MspInit+0xd0>)
 8001e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e36:	4a2a      	ldr	r2, [pc, #168]	; (8001ee0 <HAL_DAC_MspInit+0xd0>)
 8001e38:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001e3c:	6593      	str	r3, [r2, #88]	; 0x58
 8001e3e:	4b28      	ldr	r3, [pc, #160]	; (8001ee0 <HAL_DAC_MspInit+0xd0>)
 8001e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e42:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e46:	613b      	str	r3, [r7, #16]
 8001e48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4a:	4b25      	ldr	r3, [pc, #148]	; (8001ee0 <HAL_DAC_MspInit+0xd0>)
 8001e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e4e:	4a24      	ldr	r2, [pc, #144]	; (8001ee0 <HAL_DAC_MspInit+0xd0>)
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e56:	4b22      	ldr	r3, [pc, #136]	; (8001ee0 <HAL_DAC_MspInit+0xd0>)
 8001e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e62:	2310      	movs	r3, #16
 8001e64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e66:	2303      	movs	r3, #3
 8001e68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6e:	f107 0314 	add.w	r3, r7, #20
 8001e72:	4619      	mov	r1, r3
 8001e74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e78:	f001 feee 	bl	8003c58 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001e7c:	4b19      	ldr	r3, [pc, #100]	; (8001ee4 <HAL_DAC_MspInit+0xd4>)
 8001e7e:	4a1a      	ldr	r2, [pc, #104]	; (8001ee8 <HAL_DAC_MspInit+0xd8>)
 8001e80:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8001e82:	4b18      	ldr	r3, [pc, #96]	; (8001ee4 <HAL_DAC_MspInit+0xd4>)
 8001e84:	2206      	movs	r2, #6
 8001e86:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e88:	4b16      	ldr	r3, [pc, #88]	; (8001ee4 <HAL_DAC_MspInit+0xd4>)
 8001e8a:	2210      	movs	r2, #16
 8001e8c:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e8e:	4b15      	ldr	r3, [pc, #84]	; (8001ee4 <HAL_DAC_MspInit+0xd4>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001e94:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <HAL_DAC_MspInit+0xd4>)
 8001e96:	2280      	movs	r2, #128	; 0x80
 8001e98:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e9a:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <HAL_DAC_MspInit+0xd4>)
 8001e9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ea0:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ea2:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <HAL_DAC_MspInit+0xd4>)
 8001ea4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ea8:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001eaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <HAL_DAC_MspInit+0xd4>)
 8001eac:	2220      	movs	r2, #32
 8001eae:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001eb0:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <HAL_DAC_MspInit+0xd4>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001eb6:	480b      	ldr	r0, [pc, #44]	; (8001ee4 <HAL_DAC_MspInit+0xd4>)
 8001eb8:	f001 fba0 	bl	80035fc <HAL_DMA_Init>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8001ec2:	f7ff ff7b 	bl	8001dbc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a06      	ldr	r2, [pc, #24]	; (8001ee4 <HAL_DAC_MspInit+0xd4>)
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	4a05      	ldr	r2, [pc, #20]	; (8001ee4 <HAL_DAC_MspInit+0xd4>)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001ed2:	bf00      	nop
 8001ed4:	3728      	adds	r7, #40	; 0x28
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40007400 	.word	0x40007400
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	20000208 	.word	0x20000208
 8001ee8:	40020008 	.word	0x40020008

08001eec <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b0ae      	sub	sp, #184	; 0xb8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	605a      	str	r2, [r3, #4]
 8001efe:	609a      	str	r2, [r3, #8]
 8001f00:	60da      	str	r2, [r3, #12]
 8001f02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f04:	f107 0310 	add.w	r3, r7, #16
 8001f08:	2294      	movs	r2, #148	; 0x94
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f008 f9d8 	bl	800a2c2 <memset>
  if(DFSDM1_Init == 0)
 8001f12:	4b45      	ldr	r3, [pc, #276]	; (8002028 <HAL_DFSDM_FilterMspInit+0x13c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d14b      	bne.n	8001fb2 <HAL_DFSDM_FilterMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001f1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f1e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001f20:	2300      	movs	r3, #0
 8001f22:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f26:	f107 0310 	add.w	r3, r7, #16
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f002 fff2 	bl	8004f14 <HAL_RCCEx_PeriphCLKConfig>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <HAL_DFSDM_FilterMspInit+0x4e>
    {
      Error_Handler();
 8001f36:	f7ff ff41 	bl	8001dbc <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001f3a:	4b3c      	ldr	r3, [pc, #240]	; (800202c <HAL_DFSDM_FilterMspInit+0x140>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	3301      	adds	r3, #1
 8001f40:	4a3a      	ldr	r2, [pc, #232]	; (800202c <HAL_DFSDM_FilterMspInit+0x140>)
 8001f42:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001f44:	4b39      	ldr	r3, [pc, #228]	; (800202c <HAL_DFSDM_FilterMspInit+0x140>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d10b      	bne.n	8001f64 <HAL_DFSDM_FilterMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001f4c:	4b38      	ldr	r3, [pc, #224]	; (8002030 <HAL_DFSDM_FilterMspInit+0x144>)
 8001f4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f50:	4a37      	ldr	r2, [pc, #220]	; (8002030 <HAL_DFSDM_FilterMspInit+0x144>)
 8001f52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f56:	6613      	str	r3, [r2, #96]	; 0x60
 8001f58:	4b35      	ldr	r3, [pc, #212]	; (8002030 <HAL_DFSDM_FilterMspInit+0x144>)
 8001f5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f64:	4b32      	ldr	r3, [pc, #200]	; (8002030 <HAL_DFSDM_FilterMspInit+0x144>)
 8001f66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f68:	4a31      	ldr	r2, [pc, #196]	; (8002030 <HAL_DFSDM_FilterMspInit+0x144>)
 8001f6a:	f043 0310 	orr.w	r3, r3, #16
 8001f6e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f70:	4b2f      	ldr	r3, [pc, #188]	; (8002030 <HAL_DFSDM_FilterMspInit+0x144>)
 8001f72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f74:	f003 0310 	and.w	r3, r3, #16
 8001f78:	60bb      	str	r3, [r7, #8]
 8001f7a:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001f7c:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001f80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f84:	2302      	movs	r3, #2
 8001f86:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f90:	2300      	movs	r3, #0
 8001f92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001f96:	2306      	movs	r3, #6
 8001f98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f9c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4824      	ldr	r0, [pc, #144]	; (8002034 <HAL_DFSDM_FilterMspInit+0x148>)
 8001fa4:	f001 fe58 	bl	8003c58 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001fa8:	4b1f      	ldr	r3, [pc, #124]	; (8002028 <HAL_DFSDM_FilterMspInit+0x13c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	3301      	adds	r3, #1
 8001fae:	4a1e      	ldr	r2, [pc, #120]	; (8002028 <HAL_DFSDM_FilterMspInit+0x13c>)
 8001fb0:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a20      	ldr	r2, [pc, #128]	; (8002038 <HAL_DFSDM_FilterMspInit+0x14c>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d130      	bne.n	800201e <HAL_DFSDM_FilterMspInit+0x132>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel2;
 8001fbc:	4b1f      	ldr	r3, [pc, #124]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 8001fbe:	4a20      	ldr	r2, [pc, #128]	; (8002040 <HAL_DFSDM_FilterMspInit+0x154>)
 8001fc0:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 8001fc2:	4b1e      	ldr	r3, [pc, #120]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 8001fc4:	2256      	movs	r2, #86	; 0x56
 8001fc6:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fc8:	4b1c      	ldr	r3, [pc, #112]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fce:	4b1b      	ldr	r3, [pc, #108]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8001fd4:	4b19      	ldr	r3, [pc, #100]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 8001fd6:	2280      	movs	r2, #128	; 0x80
 8001fd8:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001fda:	4b18      	ldr	r3, [pc, #96]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 8001fdc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fe0:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001fe2:	4b16      	ldr	r3, [pc, #88]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 8001fe4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fe8:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_NORMAL;
 8001fea:	4b14      	ldr	r3, [pc, #80]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8001ff0:	4b12      	ldr	r3, [pc, #72]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8001ff6:	4811      	ldr	r0, [pc, #68]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 8001ff8:	f001 fb00 	bl	80035fc <HAL_DMA_Init>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <HAL_DFSDM_FilterMspInit+0x11a>
    {
      Error_Handler();
 8002002:	f7ff fedb 	bl	8001dbc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a0c      	ldr	r2, [pc, #48]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 800200a:	62da      	str	r2, [r3, #44]	; 0x2c
 800200c:	4a0b      	ldr	r2, [pc, #44]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a09      	ldr	r2, [pc, #36]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 8002016:	629a      	str	r2, [r3, #40]	; 0x28
 8002018:	4a08      	ldr	r2, [pc, #32]	; (800203c <HAL_DFSDM_FilterMspInit+0x150>)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 800201e:	bf00      	nop
 8002020:	37b8      	adds	r7, #184	; 0xb8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	2006205c 	.word	0x2006205c
 800202c:	20062058 	.word	0x20062058
 8002030:	40021000 	.word	0x40021000
 8002034:	48001000 	.word	0x48001000
 8002038:	40016100 	.word	0x40016100
 800203c:	200002f4 	.word	0x200002f4
 8002040:	4002001c 	.word	0x4002001c

08002044 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b0ae      	sub	sp, #184	; 0xb8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]
 800205a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800205c:	f107 0310 	add.w	r3, r7, #16
 8002060:	2294      	movs	r2, #148	; 0x94
 8002062:	2100      	movs	r1, #0
 8002064:	4618      	mov	r0, r3
 8002066:	f008 f92c 	bl	800a2c2 <memset>
  if(DFSDM1_Init == 0)
 800206a:	4b2a      	ldr	r3, [pc, #168]	; (8002114 <HAL_DFSDM_ChannelMspInit+0xd0>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d14b      	bne.n	800210a <HAL_DFSDM_ChannelMspInit+0xc6>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8002072:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002076:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8002078:	2300      	movs	r3, #0
 800207a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800207e:	f107 0310 	add.w	r3, r7, #16
 8002082:	4618      	mov	r0, r3
 8002084:	f002 ff46 	bl	8004f14 <HAL_RCCEx_PeriphCLKConfig>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800208e:	f7ff fe95 	bl	8001dbc <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8002092:	4b21      	ldr	r3, [pc, #132]	; (8002118 <HAL_DFSDM_ChannelMspInit+0xd4>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	3301      	adds	r3, #1
 8002098:	4a1f      	ldr	r2, [pc, #124]	; (8002118 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800209a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800209c:	4b1e      	ldr	r3, [pc, #120]	; (8002118 <HAL_DFSDM_ChannelMspInit+0xd4>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d10b      	bne.n	80020bc <HAL_DFSDM_ChannelMspInit+0x78>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80020a4:	4b1d      	ldr	r3, [pc, #116]	; (800211c <HAL_DFSDM_ChannelMspInit+0xd8>)
 80020a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020a8:	4a1c      	ldr	r2, [pc, #112]	; (800211c <HAL_DFSDM_ChannelMspInit+0xd8>)
 80020aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020ae:	6613      	str	r3, [r2, #96]	; 0x60
 80020b0:	4b1a      	ldr	r3, [pc, #104]	; (800211c <HAL_DFSDM_ChannelMspInit+0xd8>)
 80020b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020bc:	4b17      	ldr	r3, [pc, #92]	; (800211c <HAL_DFSDM_ChannelMspInit+0xd8>)
 80020be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020c0:	4a16      	ldr	r2, [pc, #88]	; (800211c <HAL_DFSDM_ChannelMspInit+0xd8>)
 80020c2:	f043 0310 	orr.w	r3, r3, #16
 80020c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020c8:	4b14      	ldr	r3, [pc, #80]	; (800211c <HAL_DFSDM_ChannelMspInit+0xd8>)
 80020ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020cc:	f003 0310 	and.w	r3, r3, #16
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80020d4:	f44f 7320 	mov.w	r3, #640	; 0x280
 80020d8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020dc:	2302      	movs	r3, #2
 80020de:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e8:	2300      	movs	r3, #0
 80020ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80020ee:	2306      	movs	r3, #6
 80020f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020f4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80020f8:	4619      	mov	r1, r3
 80020fa:	4809      	ldr	r0, [pc, #36]	; (8002120 <HAL_DFSDM_ChannelMspInit+0xdc>)
 80020fc:	f001 fdac 	bl	8003c58 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8002100:	4b04      	ldr	r3, [pc, #16]	; (8002114 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	3301      	adds	r3, #1
 8002106:	4a03      	ldr	r2, [pc, #12]	; (8002114 <HAL_DFSDM_ChannelMspInit+0xd0>)
 8002108:	6013      	str	r3, [r2, #0]
  }

}
 800210a:	bf00      	nop
 800210c:	37b8      	adds	r7, #184	; 0xb8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	2006205c 	.word	0x2006205c
 8002118:	20062058 	.word	0x20062058
 800211c:	40021000 	.word	0x40021000
 8002120:	48001000 	.word	0x48001000

08002124 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002134:	d113      	bne.n	800215e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002136:	4b0c      	ldr	r3, [pc, #48]	; (8002168 <HAL_TIM_Base_MspInit+0x44>)
 8002138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213a:	4a0b      	ldr	r2, [pc, #44]	; (8002168 <HAL_TIM_Base_MspInit+0x44>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	6593      	str	r3, [r2, #88]	; 0x58
 8002142:	4b09      	ldr	r3, [pc, #36]	; (8002168 <HAL_TIM_Base_MspInit+0x44>)
 8002144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	2100      	movs	r1, #0
 8002152:	201c      	movs	r0, #28
 8002154:	f000 fb3f 	bl	80027d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002158:	201c      	movs	r0, #28
 800215a:	f000 fb58 	bl	800280e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800215e:	bf00      	nop
 8002160:	3710      	adds	r7, #16
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	40021000 	.word	0x40021000

0800216c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b0ae      	sub	sp, #184	; 0xb8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002184:	f107 0310 	add.w	r3, r7, #16
 8002188:	2294      	movs	r2, #148	; 0x94
 800218a:	2100      	movs	r1, #0
 800218c:	4618      	mov	r0, r3
 800218e:	f008 f898 	bl	800a2c2 <memset>
  if(huart->Instance==USART1)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a25      	ldr	r2, [pc, #148]	; (800222c <HAL_UART_MspInit+0xc0>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d142      	bne.n	8002222 <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800219c:	2301      	movs	r3, #1
 800219e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80021a0:	2300      	movs	r3, #0
 80021a2:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021a4:	f107 0310 	add.w	r3, r7, #16
 80021a8:	4618      	mov	r0, r3
 80021aa:	f002 feb3 	bl	8004f14 <HAL_RCCEx_PeriphCLKConfig>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80021b4:	f7ff fe02 	bl	8001dbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021b8:	4b1d      	ldr	r3, [pc, #116]	; (8002230 <HAL_UART_MspInit+0xc4>)
 80021ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021bc:	4a1c      	ldr	r2, [pc, #112]	; (8002230 <HAL_UART_MspInit+0xc4>)
 80021be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021c2:	6613      	str	r3, [r2, #96]	; 0x60
 80021c4:	4b1a      	ldr	r3, [pc, #104]	; (8002230 <HAL_UART_MspInit+0xc4>)
 80021c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021cc:	60fb      	str	r3, [r7, #12]
 80021ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d0:	4b17      	ldr	r3, [pc, #92]	; (8002230 <HAL_UART_MspInit+0xc4>)
 80021d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021d4:	4a16      	ldr	r2, [pc, #88]	; (8002230 <HAL_UART_MspInit+0xc4>)
 80021d6:	f043 0302 	orr.w	r3, r3, #2
 80021da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021dc:	4b14      	ldr	r3, [pc, #80]	; (8002230 <HAL_UART_MspInit+0xc4>)
 80021de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021e8:	23c0      	movs	r3, #192	; 0xc0
 80021ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ee:	2302      	movs	r3, #2
 80021f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021fa:	2303      	movs	r3, #3
 80021fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002200:	2307      	movs	r3, #7
 8002202:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002206:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800220a:	4619      	mov	r1, r3
 800220c:	4809      	ldr	r0, [pc, #36]	; (8002234 <HAL_UART_MspInit+0xc8>)
 800220e:	f001 fd23 	bl	8003c58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002212:	2200      	movs	r2, #0
 8002214:	2100      	movs	r1, #0
 8002216:	2025      	movs	r0, #37	; 0x25
 8002218:	f000 fadd 	bl	80027d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800221c:	2025      	movs	r0, #37	; 0x25
 800221e:	f000 faf6 	bl	800280e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002222:	bf00      	nop
 8002224:	37b8      	adds	r7, #184	; 0xb8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	40013800 	.word	0x40013800
 8002230:	40021000 	.word	0x40021000
 8002234:	48000400 	.word	0x48000400

08002238 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800223c:	e7fe      	b.n	800223c <NMI_Handler+0x4>

0800223e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800223e:	b480      	push	{r7}
 8002240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002242:	e7fe      	b.n	8002242 <HardFault_Handler+0x4>

08002244 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002248:	e7fe      	b.n	8002248 <MemManage_Handler+0x4>

0800224a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800224a:	b480      	push	{r7}
 800224c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800224e:	e7fe      	b.n	800224e <BusFault_Handler+0x4>

08002250 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002254:	e7fe      	b.n	8002254 <UsageFault_Handler+0x4>

08002256 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002256:	b480      	push	{r7}
 8002258:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800225a:	bf00      	nop
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr

08002272 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002272:	b480      	push	{r7}
 8002274:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002284:	f000 f988 	bl	8002598 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002288:	bf00      	nop
 800228a:	bd80      	pop	{r7, pc}

0800228c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002290:	4802      	ldr	r0, [pc, #8]	; (800229c <DMA1_Channel1_IRQHandler+0x10>)
 8002292:	f001 fb91 	bl	80039b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20000208 	.word	0x20000208

080022a0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 80022a4:	4802      	ldr	r0, [pc, #8]	; (80022b0 <DMA1_Channel2_IRQHandler+0x10>)
 80022a6:	f001 fb87 	bl	80039b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	200002f4 	.word	0x200002f4

080022b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022b8:	4802      	ldr	r0, [pc, #8]	; (80022c4 <TIM2_IRQHandler+0x10>)
 80022ba:	f003 fc03 	bl	8005ac4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	20000354 	.word	0x20000354

080022c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80022cc:	4802      	ldr	r0, [pc, #8]	; (80022d8 <USART1_IRQHandler+0x10>)
 80022ce:	f004 f90d 	bl	80064ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	200003a0 	.word	0x200003a0

080022dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(bluePB_Pin);
 80022e0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80022e4:	f001 fe62 	bl	8003fac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80022e8:	bf00      	nop
 80022ea:	bd80      	pop	{r7, pc}

080022ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  return 1;
 80022f0:	2301      	movs	r3, #1
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <_kill>:

int _kill(int pid, int sig)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002306:	f008 f82f 	bl	800a368 <__errno>
 800230a:	4603      	mov	r3, r0
 800230c:	2216      	movs	r2, #22
 800230e:	601a      	str	r2, [r3, #0]
  return -1;
 8002310:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002314:	4618      	mov	r0, r3
 8002316:	3708      	adds	r7, #8
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <_exit>:

void _exit (int status)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002324:	f04f 31ff 	mov.w	r1, #4294967295
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f7ff ffe7 	bl	80022fc <_kill>
  while (1) {}    /* Make sure we hang here */
 800232e:	e7fe      	b.n	800232e <_exit+0x12>

08002330 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800233c:	2300      	movs	r3, #0
 800233e:	617b      	str	r3, [r7, #20]
 8002340:	e00a      	b.n	8002358 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002342:	f3af 8000 	nop.w
 8002346:	4601      	mov	r1, r0
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	1c5a      	adds	r2, r3, #1
 800234c:	60ba      	str	r2, [r7, #8]
 800234e:	b2ca      	uxtb	r2, r1
 8002350:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	3301      	adds	r3, #1
 8002356:	617b      	str	r3, [r7, #20]
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	429a      	cmp	r2, r3
 800235e:	dbf0      	blt.n	8002342 <_read+0x12>
  }

  return len;
 8002360:	687b      	ldr	r3, [r7, #4]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3718      	adds	r7, #24
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b086      	sub	sp, #24
 800236e:	af00      	add	r7, sp, #0
 8002370:	60f8      	str	r0, [r7, #12]
 8002372:	60b9      	str	r1, [r7, #8]
 8002374:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002376:	2300      	movs	r3, #0
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	e009      	b.n	8002390 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	1c5a      	adds	r2, r3, #1
 8002380:	60ba      	str	r2, [r7, #8]
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	4618      	mov	r0, r3
 8002386:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	3301      	adds	r3, #1
 800238e:	617b      	str	r3, [r7, #20]
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	429a      	cmp	r2, r3
 8002396:	dbf1      	blt.n	800237c <_write+0x12>
  }
  return len;
 8002398:	687b      	ldr	r3, [r7, #4]
}
 800239a:	4618      	mov	r0, r3
 800239c:	3718      	adds	r7, #24
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <_close>:

int _close(int file)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr

080023ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023ba:	b480      	push	{r7}
 80023bc:	b083      	sub	sp, #12
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
 80023c2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023ca:	605a      	str	r2, [r3, #4]
  return 0;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr

080023da <_isatty>:

int _isatty(int file)
{
 80023da:	b480      	push	{r7}
 80023dc:	b083      	sub	sp, #12
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023e2:	2301      	movs	r3, #1
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3714      	adds	r7, #20
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
	...

0800240c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002414:	4a14      	ldr	r2, [pc, #80]	; (8002468 <_sbrk+0x5c>)
 8002416:	4b15      	ldr	r3, [pc, #84]	; (800246c <_sbrk+0x60>)
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002420:	4b13      	ldr	r3, [pc, #76]	; (8002470 <_sbrk+0x64>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d102      	bne.n	800242e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002428:	4b11      	ldr	r3, [pc, #68]	; (8002470 <_sbrk+0x64>)
 800242a:	4a12      	ldr	r2, [pc, #72]	; (8002474 <_sbrk+0x68>)
 800242c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800242e:	4b10      	ldr	r3, [pc, #64]	; (8002470 <_sbrk+0x64>)
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4413      	add	r3, r2
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	429a      	cmp	r2, r3
 800243a:	d207      	bcs.n	800244c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800243c:	f007 ff94 	bl	800a368 <__errno>
 8002440:	4603      	mov	r3, r0
 8002442:	220c      	movs	r2, #12
 8002444:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002446:	f04f 33ff 	mov.w	r3, #4294967295
 800244a:	e009      	b.n	8002460 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800244c:	4b08      	ldr	r3, [pc, #32]	; (8002470 <_sbrk+0x64>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002452:	4b07      	ldr	r3, [pc, #28]	; (8002470 <_sbrk+0x64>)
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4413      	add	r3, r2
 800245a:	4a05      	ldr	r2, [pc, #20]	; (8002470 <_sbrk+0x64>)
 800245c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800245e:	68fb      	ldr	r3, [r7, #12]
}
 8002460:	4618      	mov	r0, r3
 8002462:	3718      	adds	r7, #24
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	200a0000 	.word	0x200a0000
 800246c:	00000400 	.word	0x00000400
 8002470:	20062060 	.word	0x20062060
 8002474:	200621d8 	.word	0x200621d8

08002478 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800247c:	4b06      	ldr	r3, [pc, #24]	; (8002498 <SystemInit+0x20>)
 800247e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002482:	4a05      	ldr	r2, [pc, #20]	; (8002498 <SystemInit+0x20>)
 8002484:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002488:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	e000ed00 	.word	0xe000ed00

0800249c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800249c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024d4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024a0:	f7ff ffea 	bl	8002478 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024a4:	480c      	ldr	r0, [pc, #48]	; (80024d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80024a6:	490d      	ldr	r1, [pc, #52]	; (80024dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80024a8:	4a0d      	ldr	r2, [pc, #52]	; (80024e0 <LoopForever+0xe>)
  movs r3, #0
 80024aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024ac:	e002      	b.n	80024b4 <LoopCopyDataInit>

080024ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024b2:	3304      	adds	r3, #4

080024b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024b8:	d3f9      	bcc.n	80024ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024ba:	4a0a      	ldr	r2, [pc, #40]	; (80024e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80024bc:	4c0a      	ldr	r4, [pc, #40]	; (80024e8 <LoopForever+0x16>)
  movs r3, #0
 80024be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024c0:	e001      	b.n	80024c6 <LoopFillZerobss>

080024c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024c4:	3204      	adds	r2, #4

080024c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024c8:	d3fb      	bcc.n	80024c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ca:	f007 ff53 	bl	800a374 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024ce:	f7ff f841 	bl	8001554 <main>

080024d2 <LoopForever>:

LoopForever:
    b LoopForever
 80024d2:	e7fe      	b.n	80024d2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024d4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80024d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024dc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80024e0:	08020458 	.word	0x08020458
  ldr r2, =_sbss
 80024e4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80024e8:	200621d8 	.word	0x200621d8

080024ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024ec:	e7fe      	b.n	80024ec <ADC1_IRQHandler>

080024ee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024f4:	2300      	movs	r3, #0
 80024f6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024f8:	2003      	movs	r0, #3
 80024fa:	f000 f961 	bl	80027c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024fe:	2000      	movs	r0, #0
 8002500:	f000 f80e 	bl	8002520 <HAL_InitTick>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d002      	beq.n	8002510 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	71fb      	strb	r3, [r7, #7]
 800250e:	e001      	b.n	8002514 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002510:	f7ff fc5a 	bl	8001dc8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002514:	79fb      	ldrb	r3, [r7, #7]
}
 8002516:	4618      	mov	r0, r3
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
	...

08002520 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002528:	2300      	movs	r3, #0
 800252a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800252c:	4b17      	ldr	r3, [pc, #92]	; (800258c <HAL_InitTick+0x6c>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d023      	beq.n	800257c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002534:	4b16      	ldr	r3, [pc, #88]	; (8002590 <HAL_InitTick+0x70>)
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	4b14      	ldr	r3, [pc, #80]	; (800258c <HAL_InitTick+0x6c>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	4619      	mov	r1, r3
 800253e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002542:	fbb3 f3f1 	udiv	r3, r3, r1
 8002546:	fbb2 f3f3 	udiv	r3, r2, r3
 800254a:	4618      	mov	r0, r3
 800254c:	f000 f96d 	bl	800282a <HAL_SYSTICK_Config>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10f      	bne.n	8002576 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2b0f      	cmp	r3, #15
 800255a:	d809      	bhi.n	8002570 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800255c:	2200      	movs	r2, #0
 800255e:	6879      	ldr	r1, [r7, #4]
 8002560:	f04f 30ff 	mov.w	r0, #4294967295
 8002564:	f000 f937 	bl	80027d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002568:	4a0a      	ldr	r2, [pc, #40]	; (8002594 <HAL_InitTick+0x74>)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	e007      	b.n	8002580 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	73fb      	strb	r3, [r7, #15]
 8002574:	e004      	b.n	8002580 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	73fb      	strb	r3, [r7, #15]
 800257a:	e001      	b.n	8002580 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002580:	7bfb      	ldrb	r3, [r7, #15]
}
 8002582:	4618      	mov	r0, r3
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	2000000c 	.word	0x2000000c
 8002590:	20000004 	.word	0x20000004
 8002594:	20000008 	.word	0x20000008

08002598 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800259c:	4b06      	ldr	r3, [pc, #24]	; (80025b8 <HAL_IncTick+0x20>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	461a      	mov	r2, r3
 80025a2:	4b06      	ldr	r3, [pc, #24]	; (80025bc <HAL_IncTick+0x24>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4413      	add	r3, r2
 80025a8:	4a04      	ldr	r2, [pc, #16]	; (80025bc <HAL_IncTick+0x24>)
 80025aa:	6013      	str	r3, [r2, #0]
}
 80025ac:	bf00      	nop
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	2000000c 	.word	0x2000000c
 80025bc:	20062064 	.word	0x20062064

080025c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  return uwTick;
 80025c4:	4b03      	ldr	r3, [pc, #12]	; (80025d4 <HAL_GetTick+0x14>)
 80025c6:	681b      	ldr	r3, [r3, #0]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	20062064 	.word	0x20062064

080025d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025e0:	f7ff ffee 	bl	80025c0 <HAL_GetTick>
 80025e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f0:	d005      	beq.n	80025fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80025f2:	4b0a      	ldr	r3, [pc, #40]	; (800261c <HAL_Delay+0x44>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	461a      	mov	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4413      	add	r3, r2
 80025fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025fe:	bf00      	nop
 8002600:	f7ff ffde 	bl	80025c0 <HAL_GetTick>
 8002604:	4602      	mov	r2, r0
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	429a      	cmp	r2, r3
 800260e:	d8f7      	bhi.n	8002600 <HAL_Delay+0x28>
  {
  }
}
 8002610:	bf00      	nop
 8002612:	bf00      	nop
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	2000000c 	.word	0x2000000c

08002620 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002630:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <__NVIC_SetPriorityGrouping+0x44>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800263c:	4013      	ands	r3, r2
 800263e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002648:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800264c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002652:	4a04      	ldr	r2, [pc, #16]	; (8002664 <__NVIC_SetPriorityGrouping+0x44>)
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	60d3      	str	r3, [r2, #12]
}
 8002658:	bf00      	nop
 800265a:	3714      	adds	r7, #20
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	e000ed00 	.word	0xe000ed00

08002668 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800266c:	4b04      	ldr	r3, [pc, #16]	; (8002680 <__NVIC_GetPriorityGrouping+0x18>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	0a1b      	lsrs	r3, r3, #8
 8002672:	f003 0307 	and.w	r3, r3, #7
}
 8002676:	4618      	mov	r0, r3
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	e000ed00 	.word	0xe000ed00

08002684 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	4603      	mov	r3, r0
 800268c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800268e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002692:	2b00      	cmp	r3, #0
 8002694:	db0b      	blt.n	80026ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	f003 021f 	and.w	r2, r3, #31
 800269c:	4907      	ldr	r1, [pc, #28]	; (80026bc <__NVIC_EnableIRQ+0x38>)
 800269e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a2:	095b      	lsrs	r3, r3, #5
 80026a4:	2001      	movs	r0, #1
 80026a6:	fa00 f202 	lsl.w	r2, r0, r2
 80026aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	e000e100 	.word	0xe000e100

080026c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	6039      	str	r1, [r7, #0]
 80026ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	db0a      	blt.n	80026ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	490c      	ldr	r1, [pc, #48]	; (800270c <__NVIC_SetPriority+0x4c>)
 80026da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026de:	0112      	lsls	r2, r2, #4
 80026e0:	b2d2      	uxtb	r2, r2
 80026e2:	440b      	add	r3, r1
 80026e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026e8:	e00a      	b.n	8002700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	4908      	ldr	r1, [pc, #32]	; (8002710 <__NVIC_SetPriority+0x50>)
 80026f0:	79fb      	ldrb	r3, [r7, #7]
 80026f2:	f003 030f 	and.w	r3, r3, #15
 80026f6:	3b04      	subs	r3, #4
 80026f8:	0112      	lsls	r2, r2, #4
 80026fa:	b2d2      	uxtb	r2, r2
 80026fc:	440b      	add	r3, r1
 80026fe:	761a      	strb	r2, [r3, #24]
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	e000e100 	.word	0xe000e100
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002714:	b480      	push	{r7}
 8002716:	b089      	sub	sp, #36	; 0x24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	f1c3 0307 	rsb	r3, r3, #7
 800272e:	2b04      	cmp	r3, #4
 8002730:	bf28      	it	cs
 8002732:	2304      	movcs	r3, #4
 8002734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	3304      	adds	r3, #4
 800273a:	2b06      	cmp	r3, #6
 800273c:	d902      	bls.n	8002744 <NVIC_EncodePriority+0x30>
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	3b03      	subs	r3, #3
 8002742:	e000      	b.n	8002746 <NVIC_EncodePriority+0x32>
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002748:	f04f 32ff 	mov.w	r2, #4294967295
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43da      	mvns	r2, r3
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	401a      	ands	r2, r3
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800275c:	f04f 31ff 	mov.w	r1, #4294967295
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	fa01 f303 	lsl.w	r3, r1, r3
 8002766:	43d9      	mvns	r1, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800276c:	4313      	orrs	r3, r2
         );
}
 800276e:	4618      	mov	r0, r3
 8002770:	3724      	adds	r7, #36	; 0x24
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
	...

0800277c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3b01      	subs	r3, #1
 8002788:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800278c:	d301      	bcc.n	8002792 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800278e:	2301      	movs	r3, #1
 8002790:	e00f      	b.n	80027b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002792:	4a0a      	ldr	r2, [pc, #40]	; (80027bc <SysTick_Config+0x40>)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3b01      	subs	r3, #1
 8002798:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800279a:	210f      	movs	r1, #15
 800279c:	f04f 30ff 	mov.w	r0, #4294967295
 80027a0:	f7ff ff8e 	bl	80026c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027a4:	4b05      	ldr	r3, [pc, #20]	; (80027bc <SysTick_Config+0x40>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027aa:	4b04      	ldr	r3, [pc, #16]	; (80027bc <SysTick_Config+0x40>)
 80027ac:	2207      	movs	r2, #7
 80027ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	e000e010 	.word	0xe000e010

080027c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f7ff ff29 	bl	8002620 <__NVIC_SetPriorityGrouping>
}
 80027ce:	bf00      	nop
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}

080027d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	b086      	sub	sp, #24
 80027da:	af00      	add	r7, sp, #0
 80027dc:	4603      	mov	r3, r0
 80027de:	60b9      	str	r1, [r7, #8]
 80027e0:	607a      	str	r2, [r7, #4]
 80027e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027e8:	f7ff ff3e 	bl	8002668 <__NVIC_GetPriorityGrouping>
 80027ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	68b9      	ldr	r1, [r7, #8]
 80027f2:	6978      	ldr	r0, [r7, #20]
 80027f4:	f7ff ff8e 	bl	8002714 <NVIC_EncodePriority>
 80027f8:	4602      	mov	r2, r0
 80027fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027fe:	4611      	mov	r1, r2
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff ff5d 	bl	80026c0 <__NVIC_SetPriority>
}
 8002806:	bf00      	nop
 8002808:	3718      	adds	r7, #24
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b082      	sub	sp, #8
 8002812:	af00      	add	r7, sp, #0
 8002814:	4603      	mov	r3, r0
 8002816:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281c:	4618      	mov	r0, r3
 800281e:	f7ff ff31 	bl	8002684 <__NVIC_EnableIRQ>
}
 8002822:	bf00      	nop
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b082      	sub	sp, #8
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f7ff ffa2 	bl	800277c <SysTick_Config>
 8002838:	4603      	mov	r3, r0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b082      	sub	sp, #8
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d101      	bne.n	8002854 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e014      	b.n	800287e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	791b      	ldrb	r3, [r3, #4]
 8002858:	b2db      	uxtb	r3, r3
 800285a:	2b00      	cmp	r3, #0
 800285c:	d105      	bne.n	800286a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f7ff fad3 	bl	8001e10 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2202      	movs	r2, #2
 800286e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2201      	movs	r2, #1
 800287a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
	...

08002888 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
 8002894:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8002896:	2300      	movs	r3, #0
 8002898:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	795b      	ldrb	r3, [r3, #5]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d101      	bne.n	80028a6 <HAL_DAC_Start_DMA+0x1e>
 80028a2:	2302      	movs	r3, #2
 80028a4:	e0ab      	b.n	80029fe <HAL_DAC_Start_DMA+0x176>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2201      	movs	r2, #1
 80028aa:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2202      	movs	r2, #2
 80028b0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d12f      	bne.n	8002918 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	4a52      	ldr	r2, [pc, #328]	; (8002a08 <HAL_DAC_Start_DMA+0x180>)
 80028be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	4a51      	ldr	r2, [pc, #324]	; (8002a0c <HAL_DAC_Start_DMA+0x184>)
 80028c6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	4a50      	ldr	r2, [pc, #320]	; (8002a10 <HAL_DAC_Start_DMA+0x188>)
 80028ce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80028de:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80028e0:	6a3b      	ldr	r3, [r7, #32]
 80028e2:	2b08      	cmp	r3, #8
 80028e4:	d013      	beq.n	800290e <HAL_DAC_Start_DMA+0x86>
 80028e6:	6a3b      	ldr	r3, [r7, #32]
 80028e8:	2b08      	cmp	r3, #8
 80028ea:	d845      	bhi.n	8002978 <HAL_DAC_Start_DMA+0xf0>
 80028ec:	6a3b      	ldr	r3, [r7, #32]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d003      	beq.n	80028fa <HAL_DAC_Start_DMA+0x72>
 80028f2:	6a3b      	ldr	r3, [r7, #32]
 80028f4:	2b04      	cmp	r3, #4
 80028f6:	d005      	beq.n	8002904 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80028f8:	e03e      	b.n	8002978 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	3308      	adds	r3, #8
 8002900:	613b      	str	r3, [r7, #16]
        break;
 8002902:	e03c      	b.n	800297e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	330c      	adds	r3, #12
 800290a:	613b      	str	r3, [r7, #16]
        break;
 800290c:	e037      	b.n	800297e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	3310      	adds	r3, #16
 8002914:	613b      	str	r3, [r7, #16]
        break;
 8002916:	e032      	b.n	800297e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	4a3d      	ldr	r2, [pc, #244]	; (8002a14 <HAL_DAC_Start_DMA+0x18c>)
 800291e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	4a3c      	ldr	r2, [pc, #240]	; (8002a18 <HAL_DAC_Start_DMA+0x190>)
 8002926:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	4a3b      	ldr	r2, [pc, #236]	; (8002a1c <HAL_DAC_Start_DMA+0x194>)
 800292e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800293e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002940:	6a3b      	ldr	r3, [r7, #32]
 8002942:	2b08      	cmp	r3, #8
 8002944:	d013      	beq.n	800296e <HAL_DAC_Start_DMA+0xe6>
 8002946:	6a3b      	ldr	r3, [r7, #32]
 8002948:	2b08      	cmp	r3, #8
 800294a:	d817      	bhi.n	800297c <HAL_DAC_Start_DMA+0xf4>
 800294c:	6a3b      	ldr	r3, [r7, #32]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d003      	beq.n	800295a <HAL_DAC_Start_DMA+0xd2>
 8002952:	6a3b      	ldr	r3, [r7, #32]
 8002954:	2b04      	cmp	r3, #4
 8002956:	d005      	beq.n	8002964 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002958:	e010      	b.n	800297c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	3314      	adds	r3, #20
 8002960:	613b      	str	r3, [r7, #16]
        break;
 8002962:	e00c      	b.n	800297e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	3318      	adds	r3, #24
 800296a:	613b      	str	r3, [r7, #16]
        break;
 800296c:	e007      	b.n	800297e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	331c      	adds	r3, #28
 8002974:	613b      	str	r3, [r7, #16]
        break;
 8002976:	e002      	b.n	800297e <HAL_DAC_Start_DMA+0xf6>
        break;
 8002978:	bf00      	nop
 800297a:	e000      	b.n	800297e <HAL_DAC_Start_DMA+0xf6>
        break;
 800297c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d111      	bne.n	80029a8 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002992:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6898      	ldr	r0, [r3, #8]
 8002998:	6879      	ldr	r1, [r7, #4]
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	f000 fed5 	bl	800374c <HAL_DMA_Start_IT>
 80029a2:	4603      	mov	r3, r0
 80029a4:	75fb      	strb	r3, [r7, #23]
 80029a6:	e010      	b.n	80029ca <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80029b6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	68d8      	ldr	r0, [r3, #12]
 80029bc:	6879      	ldr	r1, [r7, #4]
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	f000 fec3 	bl	800374c <HAL_DMA_Start_IT>
 80029c6:	4603      	mov	r3, r0
 80029c8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2200      	movs	r2, #0
 80029ce:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80029d0:	7dfb      	ldrb	r3, [r7, #23]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d10c      	bne.n	80029f0 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6819      	ldr	r1, [r3, #0]
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	f003 0310 	and.w	r3, r3, #16
 80029e2:	2201      	movs	r2, #1
 80029e4:	409a      	lsls	r2, r3
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	e005      	b.n	80029fc <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	691b      	ldr	r3, [r3, #16]
 80029f4:	f043 0204 	orr.w	r2, r3, #4
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80029fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3718      	adds	r7, #24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	08002d81 	.word	0x08002d81
 8002a0c:	08002da3 	.word	0x08002da3
 8002a10:	08002dbf 	.word	0x08002dbf
 8002a14:	08002e29 	.word	0x08002e29
 8002a18:	08002e4b 	.word	0x08002e4b
 8002a1c:	08002e67 	.word	0x08002e67

08002a20 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	6819      	ldr	r1, [r3, #0]
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	f003 0310 	and.w	r3, r3, #16
 8002a36:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	43da      	mvns	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	400a      	ands	r2, r1
 8002a46:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6819      	ldr	r1, [r3, #0]
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	f003 0310 	and.w	r3, r3, #16
 8002a54:	2201      	movs	r2, #1
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	43da      	mvns	r2, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	400a      	ands	r2, r1
 8002a62:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10d      	bne.n	8002a86 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f000 fee7 	bl	8003842 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	e00c      	b.n	8002aa0 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f000 fed9 	bl	8003842 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002a9e:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	b083      	sub	sp, #12
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002ab2:	bf00      	nop
 8002ab4:	370c      	adds	r7, #12
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr

08002abe <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002abe:	b480      	push	{r7}
 8002ac0:	b083      	sub	sp, #12
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002ac6:	bf00      	nop
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b083      	sub	sp, #12
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
	...

08002ae8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b088      	sub	sp, #32
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002af4:	2300      	movs	r3, #0
 8002af6:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	795b      	ldrb	r3, [r3, #5]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d101      	bne.n	8002b04 <HAL_DAC_ConfigChannel+0x1c>
 8002b00:	2302      	movs	r3, #2
 8002b02:	e137      	b.n	8002d74 <HAL_DAC_ConfigChannel+0x28c>
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2201      	movs	r2, #1
 8002b08:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	2b04      	cmp	r3, #4
 8002b16:	f040 8081 	bne.w	8002c1c <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002b1a:	f7ff fd51 	bl	80025c0 <HAL_GetTick>
 8002b1e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d140      	bne.n	8002ba8 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002b26:	e018      	b.n	8002b5a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002b28:	f7ff fd4a 	bl	80025c0 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d911      	bls.n	8002b5a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d00a      	beq.n	8002b5a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	f043 0208 	orr.w	r2, r3, #8
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2203      	movs	r2, #3
 8002b54:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e10c      	b.n	8002d74 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1df      	bne.n	8002b28 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8002b68:	2001      	movs	r0, #1
 8002b6a:	f7ff fd35 	bl	80025d8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	68ba      	ldr	r2, [r7, #8]
 8002b74:	69d2      	ldr	r2, [r2, #28]
 8002b76:	641a      	str	r2, [r3, #64]	; 0x40
 8002b78:	e023      	b.n	8002bc2 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002b7a:	f7ff fd21 	bl	80025c0 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d90f      	bls.n	8002ba8 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	da0a      	bge.n	8002ba8 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	f043 0208 	orr.w	r2, r3, #8
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2203      	movs	r2, #3
 8002ba2:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e0e5      	b.n	8002d74 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	dbe3      	blt.n	8002b7a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8002bb2:	2001      	movs	r0, #1
 8002bb4:	f7ff fd10 	bl	80025d8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	68ba      	ldr	r2, [r7, #8]
 8002bbe:	69d2      	ldr	r2, [r2, #28]
 8002bc0:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f003 0310 	and.w	r3, r3, #16
 8002bce:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8002bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd6:	43db      	mvns	r3, r3
 8002bd8:	ea02 0103 	and.w	r1, r2, r3
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	6a1a      	ldr	r2, [r3, #32]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f003 0310 	and.w	r3, r3, #16
 8002be6:	409a      	lsls	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f003 0310 	and.w	r3, r3, #16
 8002bfc:	21ff      	movs	r1, #255	; 0xff
 8002bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8002c02:	43db      	mvns	r3, r3
 8002c04:	ea02 0103 	and.w	r1, r2, r3
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f003 0310 	and.w	r3, r3, #16
 8002c12:	409a      	lsls	r2, r3
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d11d      	bne.n	8002c60 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c2a:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f003 0310 	and.w	r3, r3, #16
 8002c32:	221f      	movs	r2, #31
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	69fa      	ldr	r2, [r7, #28]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f003 0310 	and.w	r3, r3, #16
 8002c4c:	697a      	ldr	r2, [r7, #20]
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	69fa      	ldr	r2, [r7, #28]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	69fa      	ldr	r2, [r7, #28]
 8002c5e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c66:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f003 0310 	and.w	r3, r3, #16
 8002c6e:	2207      	movs	r2, #7
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	43db      	mvns	r3, r3
 8002c76:	69fa      	ldr	r2, [r7, #28]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	431a      	orrs	r2, r3
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f003 0310 	and.w	r3, r3, #16
 8002c94:	697a      	ldr	r2, [r7, #20]
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	69fa      	ldr	r2, [r7, #28]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	69fa      	ldr	r2, [r7, #28]
 8002ca6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	6819      	ldr	r1, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f003 0310 	and.w	r3, r3, #16
 8002cb4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	43da      	mvns	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	400a      	ands	r2, r1
 8002cc4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f003 0310 	and.w	r3, r3, #16
 8002cd4:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	69fa      	ldr	r2, [r7, #28]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f003 0310 	and.w	r3, r3, #16
 8002cf0:	697a      	ldr	r2, [r7, #20]
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	69fa      	ldr	r2, [r7, #28]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d04:	d104      	bne.n	8002d10 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d0c:	61fb      	str	r3, [r7, #28]
 8002d0e:	e018      	b.n	8002d42 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d104      	bne.n	8002d22 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002d1e:	61fb      	str	r3, [r7, #28]
 8002d20:	e00f      	b.n	8002d42 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8002d22:	f001 ffff 	bl	8004d24 <HAL_RCC_GetHCLKFreq>
 8002d26:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	4a14      	ldr	r2, [pc, #80]	; (8002d7c <HAL_DAC_ConfigChannel+0x294>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d904      	bls.n	8002d3a <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d36:	61fb      	str	r3, [r7, #28]
 8002d38:	e003      	b.n	8002d42 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002d40:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	69fa      	ldr	r2, [r7, #28]
 8002d48:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	6819      	ldr	r1, [r3, #0]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f003 0310 	and.w	r3, r3, #16
 8002d56:	22c0      	movs	r2, #192	; 0xc0
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	43da      	mvns	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	400a      	ands	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3720      	adds	r7, #32
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	04c4b400 	.word	0x04c4b400

08002d80 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d8c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002d8e:	68f8      	ldr	r0, [r7, #12]
 8002d90:	f7ff fe8b 	bl	8002aaa <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2201      	movs	r2, #1
 8002d98:	711a      	strb	r2, [r3, #4]
}
 8002d9a:	bf00      	nop
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b084      	sub	sp, #16
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dae:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f7ff fe84 	bl	8002abe <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002db6:	bf00      	nop
 8002db8:	3710      	adds	r7, #16
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b084      	sub	sp, #16
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dca:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	f043 0204 	orr.w	r2, r3, #4
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002dd8:	68f8      	ldr	r0, [r7, #12]
 8002dda:	f7ff fe7a 	bl	8002ad2 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2201      	movs	r2, #1
 8002de2:	711a      	strb	r2, [r3, #4]
}
 8002de4:	bf00      	nop
 8002de6:	3710      	adds	r7, #16
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002e1c:	bf00      	nop
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e34:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002e36:	68f8      	ldr	r0, [r7, #12]
 8002e38:	f7ff ffd8 	bl	8002dec <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	711a      	strb	r2, [r3, #4]
}
 8002e42:	bf00      	nop
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b084      	sub	sp, #16
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e56:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002e58:	68f8      	ldr	r0, [r7, #12]
 8002e5a:	f7ff ffd1 	bl	8002e00 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002e5e:	bf00      	nop
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b084      	sub	sp, #16
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e72:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	691b      	ldr	r3, [r3, #16]
 8002e78:	f043 0204 	orr.w	r2, r3, #4
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f7ff ffc7 	bl	8002e14 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	711a      	strb	r2, [r3, #4]
}
 8002e8c:	bf00      	nop
 8002e8e:	3710      	adds	r7, #16
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d101      	bne.n	8002ea6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e0ac      	b.n	8003000 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f000 fab6 	bl	800341c <DFSDM_GetChannelFromInstance>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	4a55      	ldr	r2, [pc, #340]	; (8003008 <HAL_DFSDM_ChannelInit+0x174>)
 8002eb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e09f      	b.n	8003000 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002ec0:	6878      	ldr	r0, [r7, #4]
 8002ec2:	f7ff f8bf 	bl	8002044 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002ec6:	4b51      	ldr	r3, [pc, #324]	; (800300c <HAL_DFSDM_ChannelInit+0x178>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	4a4f      	ldr	r2, [pc, #316]	; (800300c <HAL_DFSDM_ChannelInit+0x178>)
 8002ece:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002ed0:	4b4e      	ldr	r3, [pc, #312]	; (800300c <HAL_DFSDM_ChannelInit+0x178>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d125      	bne.n	8002f24 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002ed8:	4b4d      	ldr	r3, [pc, #308]	; (8003010 <HAL_DFSDM_ChannelInit+0x17c>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a4c      	ldr	r2, [pc, #304]	; (8003010 <HAL_DFSDM_ChannelInit+0x17c>)
 8002ede:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002ee2:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002ee4:	4b4a      	ldr	r3, [pc, #296]	; (8003010 <HAL_DFSDM_ChannelInit+0x17c>)
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	4948      	ldr	r1, [pc, #288]	; (8003010 <HAL_DFSDM_ChannelInit+0x17c>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002ef2:	4b47      	ldr	r3, [pc, #284]	; (8003010 <HAL_DFSDM_ChannelInit+0x17c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a46      	ldr	r2, [pc, #280]	; (8003010 <HAL_DFSDM_ChannelInit+0x17c>)
 8002ef8:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002efc:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	791b      	ldrb	r3, [r3, #4]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d108      	bne.n	8002f18 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002f06:	4b42      	ldr	r3, [pc, #264]	; (8003010 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	041b      	lsls	r3, r3, #16
 8002f12:	493f      	ldr	r1, [pc, #252]	; (8003010 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002f18:	4b3d      	ldr	r3, [pc, #244]	; (8003010 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a3c      	ldr	r2, [pc, #240]	; (8003010 <HAL_DFSDM_ChannelInit+0x17c>)
 8002f1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002f22:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002f32:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	6819      	ldr	r1, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002f42:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002f48:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f022 020f 	bic.w	r2, r2, #15
 8002f60:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6819      	ldr	r1, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002f70:	431a      	orrs	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689a      	ldr	r2, [r3, #8]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002f88:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6899      	ldr	r1, [r3, #8]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002f9c:	431a      	orrs	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f002 0207 	and.w	r2, r2, #7
 8002fb4:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	6859      	ldr	r1, [r3, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc0:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc6:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002fc8:	431a      	orrs	r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002fe0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 fa14 	bl	800341c <DFSDM_GetChannelFromInstance>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	4904      	ldr	r1, [pc, #16]	; (8003008 <HAL_DFSDM_ChannelInit+0x174>)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8002ffe:	2300      	movs	r3, #0
}
 8003000:	4618      	mov	r0, r3
 8003002:	3708      	adds	r7, #8
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	2006206c 	.word	0x2006206c
 800300c:	20062068 	.word	0x20062068
 8003010:	40016000 	.word	0x40016000

08003014 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e0ca      	b.n	80031bc <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a66      	ldr	r2, [pc, #408]	; (80031c4 <HAL_DFSDM_FilterInit+0x1b0>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d109      	bne.n	8003044 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8003034:	2b01      	cmp	r3, #1
 8003036:	d003      	beq.n	8003040 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 800303c:	2b01      	cmp	r3, #1
 800303e:	d101      	bne.n	8003044 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e0bb      	b.n	80031bc <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2201      	movs	r2, #1
 800304e:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f7fe ff45 	bl	8001eec <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8003070:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	7a1b      	ldrb	r3, [r3, #8]
 8003076:	2b01      	cmp	r3, #1
 8003078:	d108      	bne.n	800308c <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003088:	601a      	str	r2, [r3, #0]
 800308a:	e007      	b.n	800309c <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800309a:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	7a5b      	ldrb	r3, [r3, #9]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d108      	bne.n	80030b6 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	e007      	b.n	80030c6 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80030c4:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	6812      	ldr	r2, [r2, #0]
 80030d0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80030d4:	f023 0308 	bic.w	r3, r3, #8
 80030d8:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d108      	bne.n	80030f4 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6819      	ldr	r1, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	695a      	ldr	r2, [r3, #20]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	430a      	orrs	r2, r1
 80030f2:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	7c1b      	ldrb	r3, [r3, #16]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d108      	bne.n	800310e <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f042 0210 	orr.w	r2, r2, #16
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	e007      	b.n	800311e <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 0210 	bic.w	r2, r2, #16
 800311c:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	7c5b      	ldrb	r3, [r3, #17]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d108      	bne.n	8003138 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f042 0220 	orr.w	r2, r2, #32
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	e007      	b.n	8003148 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f022 0220 	bic.w	r2, r2, #32
 8003146:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	6812      	ldr	r2, [r2, #0]
 8003152:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8003156:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 800315a:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6959      	ldr	r1, [r3, #20]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a1b      	ldr	r3, [r3, #32]
 800316a:	3b01      	subs	r3, #1
 800316c:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800316e:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003174:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003176:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	430a      	orrs	r2, r1
 800317e:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685a      	ldr	r2, [r3, #4]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	68da      	ldr	r2, [r3, #12]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	699a      	ldr	r2, [r3, #24]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	7c1a      	ldrb	r2, [r3, #16]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f042 0201 	orr.w	r2, r2, #1
 80031b0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40016100 	.word	0x40016100

080031c8 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b087      	sub	sp, #28
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	60f8      	str	r0, [r7, #12]
 80031d0:	60b9      	str	r1, [r7, #8]
 80031d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031d4:	2300      	movs	r3, #0
 80031d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d02e      	beq.n	8003240 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80031e8:	2bff      	cmp	r3, #255	; 0xff
 80031ea:	d029      	beq.n	8003240 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68fa      	ldr	r2, [r7, #12]
 80031f4:	6812      	ldr	r2, [r2, #0]
 80031f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80031fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031fe:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d10d      	bne.n	8003222 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	021b      	lsls	r3, r3, #8
 8003210:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003214:	431a      	orrs	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	e00a      	b.n	8003238 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	6819      	ldr	r1, [r3, #0]
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	021b      	lsls	r3, r3, #8
 800322c:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	631a      	str	r2, [r3, #48]	; 0x30
 800323e:	e001      	b.n	8003244 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8003244:	7dfb      	ldrb	r3, [r7, #23]
}
 8003246:	4618      	mov	r0, r3
 8003248:	371c      	adds	r7, #28
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
	...

08003254 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003260:	2300      	movs	r3, #0
 8003262:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d002      	beq.n	8003270 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d102      	bne.n	8003276 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	75fb      	strb	r3, [r7, #23]
 8003274:	e064      	b.n	8003340 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003280:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003284:	d002      	beq.n	800328c <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	75fb      	strb	r3, [r7, #23]
 800328a:	e059      	b.n	8003340 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003290:	2b00      	cmp	r3, #0
 8003292:	d10e      	bne.n	80032b2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003298:	2b00      	cmp	r3, #0
 800329a:	d10a      	bne.n	80032b2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a0:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d105      	bne.n	80032b2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d002      	beq.n	80032b2 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	75fb      	strb	r3, [r7, #23]
 80032b0:	e046      	b.n	8003340 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d10b      	bne.n	80032d2 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d107      	bne.n	80032d2 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c6:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80032c8:	2b20      	cmp	r3, #32
 80032ca:	d102      	bne.n	80032d2 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	75fb      	strb	r3, [r7, #23]
 80032d0:	e036      	b.n	8003340 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d004      	beq.n	80032e6 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80032e2:	2b03      	cmp	r3, #3
 80032e4:	d12a      	bne.n	800333c <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ea:	4a18      	ldr	r2, [pc, #96]	; (800334c <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 80032ec:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f2:	4a17      	ldr	r2, [pc, #92]	; (8003350 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 80032f4:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032fa:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80032fc:	2b20      	cmp	r3, #32
 80032fe:	d101      	bne.n	8003304 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8003300:	4a14      	ldr	r2, [pc, #80]	; (8003354 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8003302:	e000      	b.n	8003306 <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8003304:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	331c      	adds	r3, #28
 8003316:	4619      	mov	r1, r3
 8003318:	68ba      	ldr	r2, [r7, #8]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f000 fa16 	bl	800374c <HAL_DMA_Start_IT>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d006      	beq.n	8003334 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	22ff      	movs	r2, #255	; 0xff
 800332a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003332:	e005      	b.n	8003340 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f000 f8bd 	bl	80034b4 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800333a:	e001      	b.n	8003340 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8003340:	7dfb      	ldrb	r3, [r7, #23]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3718      	adds	r7, #24
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	080033dd 	.word	0x080033dd
 8003350:	080033f9 	.word	0x080033f9
 8003354:	080033c1 	.word	0x080033c1

08003358 <HAL_DFSDM_FilterRegularStop_DMA>:
  * @note   This function should be called only if regular conversion is ongoing.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStop_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003360:	2300      	movs	r3, #0
 8003362:	73fb      	strb	r3, [r7, #15]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800336a:	2b02      	cmp	r3, #2
 800336c:	d007      	beq.n	800337e <HAL_DFSDM_FilterRegularStop_DMA+0x26>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG_INJ))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_REG) && \
 8003374:	2b04      	cmp	r3, #4
 8003376:	d002      	beq.n	800337e <HAL_DFSDM_FilterRegularStop_DMA+0x26>
  {
    /* Return error status */
    status = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	73fb      	strb	r3, [r7, #15]
 800337c:	e007      	b.n	800338e <HAL_DFSDM_FilterRegularStop_DMA+0x36>
  else
  {
    /* Stop current DMA transfer */
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for DFSDM. */
    (void) HAL_DMA_Abort(hdfsdm_filter->hdmaReg);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003382:	4618      	mov	r0, r3
 8003384:	f000 fa5d 	bl	8003842 <HAL_DMA_Abort>

    /* Stop regular conversion */
    DFSDM_RegConvStop(hdfsdm_filter);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f000 f8e9 	bl	8003560 <DFSDM_RegConvStop>
  }
  /* Return function status */
  return status;
 800338e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003390:	4618      	mov	r0, r3
 8003392:	3710      	adds	r7, #16
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 80033b4:	bf00      	nop
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033cc:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f7ff ffe2 	bl	8003398 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 80033d4:	bf00      	nop
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e8:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f7fe fc7e 	bl	8001cec <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 80033f0:	bf00      	nop
 80033f2:	3710      	adds	r7, #16
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003404:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2203      	movs	r2, #3
 800340a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f7ff ffcd 	bl	80033ac <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8003412:	bf00      	nop
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
	...

0800341c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 800341c:	b480      	push	{r7}
 800341e:	b085      	sub	sp, #20
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a1c      	ldr	r2, [pc, #112]	; (8003498 <DFSDM_GetChannelFromInstance+0x7c>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d102      	bne.n	8003432 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 800342c:	2300      	movs	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]
 8003430:	e02b      	b.n	800348a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a19      	ldr	r2, [pc, #100]	; (800349c <DFSDM_GetChannelFromInstance+0x80>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d102      	bne.n	8003440 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800343a:	2301      	movs	r3, #1
 800343c:	60fb      	str	r3, [r7, #12]
 800343e:	e024      	b.n	800348a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a17      	ldr	r2, [pc, #92]	; (80034a0 <DFSDM_GetChannelFromInstance+0x84>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d102      	bne.n	800344e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003448:	2302      	movs	r3, #2
 800344a:	60fb      	str	r3, [r7, #12]
 800344c:	e01d      	b.n	800348a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a14      	ldr	r2, [pc, #80]	; (80034a4 <DFSDM_GetChannelFromInstance+0x88>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d102      	bne.n	800345c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003456:	2304      	movs	r3, #4
 8003458:	60fb      	str	r3, [r7, #12]
 800345a:	e016      	b.n	800348a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4a12      	ldr	r2, [pc, #72]	; (80034a8 <DFSDM_GetChannelFromInstance+0x8c>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d102      	bne.n	800346a <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003464:	2305      	movs	r3, #5
 8003466:	60fb      	str	r3, [r7, #12]
 8003468:	e00f      	b.n	800348a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a0f      	ldr	r2, [pc, #60]	; (80034ac <DFSDM_GetChannelFromInstance+0x90>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d102      	bne.n	8003478 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003472:	2306      	movs	r3, #6
 8003474:	60fb      	str	r3, [r7, #12]
 8003476:	e008      	b.n	800348a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	4a0d      	ldr	r2, [pc, #52]	; (80034b0 <DFSDM_GetChannelFromInstance+0x94>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d102      	bne.n	8003486 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003480:	2307      	movs	r3, #7
 8003482:	60fb      	str	r3, [r7, #12]
 8003484:	e001      	b.n	800348a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003486:	2303      	movs	r3, #3
 8003488:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800348a:	68fb      	ldr	r3, [r7, #12]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3714      	adds	r7, #20
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	40016000 	.word	0x40016000
 800349c:	40016020 	.word	0x40016020
 80034a0:	40016040 	.word	0x40016040
 80034a4:	40016080 	.word	0x40016080
 80034a8:	400160a0 	.word	0x400160a0
 80034ac:	400160c0 	.word	0x400160c0
 80034b0:	400160e0 	.word	0x400160e0

080034b4 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d108      	bne.n	80034d6 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80034d2:	601a      	str	r2, [r3, #0]
 80034d4:	e033      	b.n	800353e <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 0201 	bic.w	r2, r2, #1
 80034e4:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80034f4:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f042 0201 	orr.w	r2, r2, #1
 8003504:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800350c:	2b03      	cmp	r3, #3
 800350e:	d116      	bne.n	800353e <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003514:	2b00      	cmp	r3, #0
 8003516:	d107      	bne.n	8003528 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0202 	orr.w	r2, r2, #2
 8003526:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 800352e:	2b01      	cmp	r3, #1
 8003530:	d102      	bne.n	8003538 <DFSDM_RegConvStart+0x84>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003536:	e000      	b.n	800353a <DFSDM_RegConvStart+0x86>
 8003538:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8003544:	2b01      	cmp	r3, #1
 8003546:	d101      	bne.n	800354c <DFSDM_RegConvStart+0x98>
 8003548:	2202      	movs	r2, #2
 800354a:	e000      	b.n	800354e <DFSDM_RegConvStart+0x9a>
 800354c:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8003554:	bf00      	nop
 8003556:	370c      	adds	r7, #12
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr

08003560 <DFSDM_RegConvStop>:
  * @brief  This function allows to really stop regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStop(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  /* Disable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f022 0201 	bic.w	r2, r2, #1
 8003576:	601a      	str	r2, [r3, #0]

  /* If regular trigger was synchronous, reset RSYNC bit in DFSDM_FLTCR1 register */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SYNC_TRIGGER)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800357c:	2b01      	cmp	r3, #1
 800357e:	d107      	bne.n	8003590 <DFSDM_RegConvStop+0x30>
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 800358e:	601a      	str	r2, [r3, #0]
  }

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f042 0201 	orr.w	r2, r2, #1
 800359e:	601a      	str	r2, [r3, #0]

  /* If injected conversion was in progress, restart it */
  if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG_INJ)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80035a6:	2b04      	cmp	r3, #4
 80035a8:	d116      	bne.n	80035d8 <DFSDM_RegConvStop+0x78>
  {
    if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d107      	bne.n	80035c2 <DFSDM_RegConvStop+0x62>
    {
      hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f042 0202 	orr.w	r2, r2, #2
 80035c0:	601a      	str	r2, [r3, #0]
    }
    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d102      	bne.n	80035d2 <DFSDM_RegConvStop+0x72>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d0:	e000      	b.n	80035d4 <DFSDM_RegConvStop+0x74>
 80035d2:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6493      	str	r3, [r2, #72]	; 0x48
  }

  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                         HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d101      	bne.n	80035e6 <DFSDM_RegConvStop+0x86>
 80035e2:	2201      	movs	r2, #1
 80035e4:	e000      	b.n	80035e8 <DFSDM_RegConvStop+0x88>
 80035e6:	2203      	movs	r2, #3
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
	...

080035fc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e08d      	b.n	800372a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	461a      	mov	r2, r3
 8003614:	4b47      	ldr	r3, [pc, #284]	; (8003734 <HAL_DMA_Init+0x138>)
 8003616:	429a      	cmp	r2, r3
 8003618:	d80f      	bhi.n	800363a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	461a      	mov	r2, r3
 8003620:	4b45      	ldr	r3, [pc, #276]	; (8003738 <HAL_DMA_Init+0x13c>)
 8003622:	4413      	add	r3, r2
 8003624:	4a45      	ldr	r2, [pc, #276]	; (800373c <HAL_DMA_Init+0x140>)
 8003626:	fba2 2303 	umull	r2, r3, r2, r3
 800362a:	091b      	lsrs	r3, r3, #4
 800362c:	009a      	lsls	r2, r3, #2
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a42      	ldr	r2, [pc, #264]	; (8003740 <HAL_DMA_Init+0x144>)
 8003636:	641a      	str	r2, [r3, #64]	; 0x40
 8003638:	e00e      	b.n	8003658 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	461a      	mov	r2, r3
 8003640:	4b40      	ldr	r3, [pc, #256]	; (8003744 <HAL_DMA_Init+0x148>)
 8003642:	4413      	add	r3, r2
 8003644:	4a3d      	ldr	r2, [pc, #244]	; (800373c <HAL_DMA_Init+0x140>)
 8003646:	fba2 2303 	umull	r2, r3, r2, r3
 800364a:	091b      	lsrs	r3, r3, #4
 800364c:	009a      	lsls	r2, r3, #2
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a3c      	ldr	r2, [pc, #240]	; (8003748 <HAL_DMA_Init+0x14c>)
 8003656:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2202      	movs	r2, #2
 800365c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800366e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003672:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800367c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003688:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	699b      	ldr	r3, [r3, #24]
 800368e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003694:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a1b      	ldr	r3, [r3, #32]
 800369a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	4313      	orrs	r3, r2
 80036a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68fa      	ldr	r2, [r7, #12]
 80036a8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f000 fa72 	bl	8003b94 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036b8:	d102      	bne.n	80036c0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685a      	ldr	r2, [r3, #4]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036c8:	b2d2      	uxtb	r2, r2
 80036ca:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80036d4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d010      	beq.n	8003700 <HAL_DMA_Init+0x104>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	2b04      	cmp	r3, #4
 80036e4:	d80c      	bhi.n	8003700 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 fa92 	bl	8003c10 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f0:	2200      	movs	r2, #0
 80036f2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80036fc:	605a      	str	r2, [r3, #4]
 80036fe:	e008      	b.n	8003712 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40020407 	.word	0x40020407
 8003738:	bffdfff8 	.word	0xbffdfff8
 800373c:	cccccccd 	.word	0xcccccccd
 8003740:	40020000 	.word	0x40020000
 8003744:	bffdfbf8 	.word	0xbffdfbf8
 8003748:	40020400 	.word	0x40020400

0800374c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
 8003758:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800375a:	2300      	movs	r3, #0
 800375c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003764:	2b01      	cmp	r3, #1
 8003766:	d101      	bne.n	800376c <HAL_DMA_Start_IT+0x20>
 8003768:	2302      	movs	r3, #2
 800376a:	e066      	b.n	800383a <HAL_DMA_Start_IT+0xee>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b01      	cmp	r3, #1
 800377e:	d155      	bne.n	800382c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2202      	movs	r2, #2
 8003784:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0201 	bic.w	r2, r2, #1
 800379c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	68b9      	ldr	r1, [r7, #8]
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f000 f9b6 	bl	8003b16 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d008      	beq.n	80037c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 020e 	orr.w	r2, r2, #14
 80037c0:	601a      	str	r2, [r3, #0]
 80037c2:	e00f      	b.n	80037e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 0204 	bic.w	r2, r2, #4
 80037d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 020a 	orr.w	r2, r2, #10
 80037e2:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d007      	beq.n	8003802 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003800:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003806:	2b00      	cmp	r3, #0
 8003808:	d007      	beq.n	800381a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003814:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003818:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f042 0201 	orr.w	r2, r2, #1
 8003828:	601a      	str	r2, [r3, #0]
 800382a:	e005      	b.n	8003838 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003834:	2302      	movs	r3, #2
 8003836:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003838:	7dfb      	ldrb	r3, [r7, #23]
}
 800383a:	4618      	mov	r0, r3
 800383c:	3718      	adds	r7, #24
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}

08003842 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003842:	b480      	push	{r7}
 8003844:	b085      	sub	sp, #20
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800384a:	2300      	movs	r3, #0
 800384c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b02      	cmp	r3, #2
 8003858:	d008      	beq.n	800386c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2204      	movs	r2, #4
 800385e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e040      	b.n	80038ee <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 020e 	bic.w	r2, r2, #14
 800387a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003886:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800388a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f022 0201 	bic.w	r2, r2, #1
 800389a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038a0:	f003 021c 	and.w	r2, r3, #28
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a8:	2101      	movs	r1, #1
 80038aa:	fa01 f202 	lsl.w	r2, r1, r2
 80038ae:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038b4:	687a      	ldr	r2, [r7, #4]
 80038b6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80038b8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00c      	beq.n	80038dc <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038d0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80038da:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80038ec:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr

080038fa <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b084      	sub	sp, #16
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003902:	2300      	movs	r3, #0
 8003904:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b02      	cmp	r3, #2
 8003910:	d005      	beq.n	800391e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2204      	movs	r2, #4
 8003916:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	73fb      	strb	r3, [r7, #15]
 800391c:	e047      	b.n	80039ae <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 020e 	bic.w	r2, r2, #14
 800392c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f022 0201 	bic.w	r2, r2, #1
 800393c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003948:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800394c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003952:	f003 021c 	and.w	r2, r3, #28
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395a:	2101      	movs	r1, #1
 800395c:	fa01 f202 	lsl.w	r2, r1, r2
 8003960:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800396a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00c      	beq.n	800398e <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800397e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003982:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800398c:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2201      	movs	r2, #1
 8003992:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d003      	beq.n	80039ae <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	4798      	blx	r3
    }
  }
  return status;
 80039ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d4:	f003 031c 	and.w	r3, r3, #28
 80039d8:	2204      	movs	r2, #4
 80039da:	409a      	lsls	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	4013      	ands	r3, r2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d026      	beq.n	8003a32 <HAL_DMA_IRQHandler+0x7a>
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	f003 0304 	and.w	r3, r3, #4
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d021      	beq.n	8003a32 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0320 	and.w	r3, r3, #32
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d107      	bne.n	8003a0c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f022 0204 	bic.w	r2, r2, #4
 8003a0a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a10:	f003 021c 	and.w	r2, r3, #28
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a18:	2104      	movs	r1, #4
 8003a1a:	fa01 f202 	lsl.w	r2, r1, r2
 8003a1e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d071      	beq.n	8003b0c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003a30:	e06c      	b.n	8003b0c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a36:	f003 031c 	and.w	r3, r3, #28
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	409a      	lsls	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	4013      	ands	r3, r2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d02e      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0xec>
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d029      	beq.n	8003aa4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0320 	and.w	r3, r3, #32
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10b      	bne.n	8003a76 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f022 020a 	bic.w	r2, r2, #10
 8003a6c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2201      	movs	r2, #1
 8003a72:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a7a:	f003 021c 	and.w	r2, r3, #28
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	2102      	movs	r1, #2
 8003a84:	fa01 f202 	lsl.w	r2, r1, r2
 8003a88:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d038      	beq.n	8003b0c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003aa2:	e033      	b.n	8003b0c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa8:	f003 031c 	and.w	r3, r3, #28
 8003aac:	2208      	movs	r2, #8
 8003aae:	409a      	lsls	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d02a      	beq.n	8003b0e <HAL_DMA_IRQHandler+0x156>
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d025      	beq.n	8003b0e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 020e 	bic.w	r2, r2, #14
 8003ad0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ad6:	f003 021c 	and.w	r2, r3, #28
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ade:	2101      	movs	r1, #1
 8003ae0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ae4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2201      	movs	r2, #1
 8003aea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2201      	movs	r2, #1
 8003af0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d004      	beq.n	8003b0e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003b0c:	bf00      	nop
 8003b0e:	bf00      	nop
}
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}

08003b16 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b16:	b480      	push	{r7}
 8003b18:	b085      	sub	sp, #20
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	60f8      	str	r0, [r7, #12]
 8003b1e:	60b9      	str	r1, [r7, #8]
 8003b20:	607a      	str	r2, [r7, #4]
 8003b22:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003b2c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d004      	beq.n	8003b40 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003b3e:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b44:	f003 021c 	and.w	r2, r3, #28
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b52:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	683a      	ldr	r2, [r7, #0]
 8003b5a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	2b10      	cmp	r3, #16
 8003b62:	d108      	bne.n	8003b76 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003b74:	e007      	b.n	8003b86 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68ba      	ldr	r2, [r7, #8]
 8003b7c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	60da      	str	r2, [r3, #12]
}
 8003b86:	bf00      	nop
 8003b88:	3714      	adds	r7, #20
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
	...

08003b94 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b085      	sub	sp, #20
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	4b17      	ldr	r3, [pc, #92]	; (8003c00 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d80a      	bhi.n	8003bbe <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bac:	089b      	lsrs	r3, r3, #2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003bb4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	6493      	str	r3, [r2, #72]	; 0x48
 8003bbc:	e007      	b.n	8003bce <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc2:	089b      	lsrs	r3, r3, #2
 8003bc4:	009a      	lsls	r2, r3, #2
 8003bc6:	4b0f      	ldr	r3, [pc, #60]	; (8003c04 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003bc8:	4413      	add	r3, r2
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	3b08      	subs	r3, #8
 8003bd6:	4a0c      	ldr	r2, [pc, #48]	; (8003c08 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bdc:	091b      	lsrs	r3, r3, #4
 8003bde:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a0a      	ldr	r2, [pc, #40]	; (8003c0c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003be4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f003 031f 	and.w	r3, r3, #31
 8003bec:	2201      	movs	r2, #1
 8003bee:	409a      	lsls	r2, r3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003bf4:	bf00      	nop
 8003bf6:	3714      	adds	r7, #20
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfe:	4770      	bx	lr
 8003c00:	40020407 	.word	0x40020407
 8003c04:	4002081c 	.word	0x4002081c
 8003c08:	cccccccd 	.word	0xcccccccd
 8003c0c:	40020880 	.word	0x40020880

08003c10 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003c24:	4413      	add	r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	461a      	mov	r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a08      	ldr	r2, [pc, #32]	; (8003c54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003c32:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	3b01      	subs	r3, #1
 8003c38:	f003 0303 	and.w	r3, r3, #3
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	409a      	lsls	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003c44:	bf00      	nop
 8003c46:	3714      	adds	r7, #20
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	1000823f 	.word	0x1000823f
 8003c54:	40020940 	.word	0x40020940

08003c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c62:	2300      	movs	r3, #0
 8003c64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c66:	e166      	b.n	8003f36 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	fa01 f303 	lsl.w	r3, r1, r3
 8003c74:	4013      	ands	r3, r2
 8003c76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f000 8158 	beq.w	8003f30 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f003 0303 	and.w	r3, r3, #3
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d005      	beq.n	8003c98 <HAL_GPIO_Init+0x40>
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f003 0303 	and.w	r3, r3, #3
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d130      	bne.n	8003cfa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	005b      	lsls	r3, r3, #1
 8003ca2:	2203      	movs	r2, #3
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	693a      	ldr	r2, [r7, #16]
 8003cac:	4013      	ands	r3, r2
 8003cae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	693a      	ldr	r2, [r7, #16]
 8003cc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003cce:	2201      	movs	r2, #1
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd6:	43db      	mvns	r3, r3
 8003cd8:	693a      	ldr	r2, [r7, #16]
 8003cda:	4013      	ands	r3, r2
 8003cdc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	091b      	lsrs	r3, r3, #4
 8003ce4:	f003 0201 	and.w	r2, r3, #1
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	fa02 f303 	lsl.w	r3, r2, r3
 8003cee:	693a      	ldr	r2, [r7, #16]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f003 0303 	and.w	r3, r3, #3
 8003d02:	2b03      	cmp	r3, #3
 8003d04:	d017      	beq.n	8003d36 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	2203      	movs	r2, #3
 8003d12:	fa02 f303 	lsl.w	r3, r2, r3
 8003d16:	43db      	mvns	r3, r3
 8003d18:	693a      	ldr	r2, [r7, #16]
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	689a      	ldr	r2, [r3, #8]
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	005b      	lsls	r3, r3, #1
 8003d26:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2a:	693a      	ldr	r2, [r7, #16]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	693a      	ldr	r2, [r7, #16]
 8003d34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f003 0303 	and.w	r3, r3, #3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d123      	bne.n	8003d8a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	08da      	lsrs	r2, r3, #3
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	3208      	adds	r2, #8
 8003d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	f003 0307 	and.w	r3, r3, #7
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	220f      	movs	r2, #15
 8003d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5e:	43db      	mvns	r3, r3
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	4013      	ands	r3, r2
 8003d64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	691a      	ldr	r2, [r3, #16]
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	f003 0307 	and.w	r3, r3, #7
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	08da      	lsrs	r2, r3, #3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	3208      	adds	r2, #8
 8003d84:	6939      	ldr	r1, [r7, #16]
 8003d86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	2203      	movs	r2, #3
 8003d96:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9a:	43db      	mvns	r3, r3
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	4013      	ands	r3, r2
 8003da0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f003 0203 	and.w	r2, r3, #3
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	005b      	lsls	r3, r3, #1
 8003dae:	fa02 f303 	lsl.w	r3, r2, r3
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	f000 80b2 	beq.w	8003f30 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dcc:	4b61      	ldr	r3, [pc, #388]	; (8003f54 <HAL_GPIO_Init+0x2fc>)
 8003dce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dd0:	4a60      	ldr	r2, [pc, #384]	; (8003f54 <HAL_GPIO_Init+0x2fc>)
 8003dd2:	f043 0301 	orr.w	r3, r3, #1
 8003dd6:	6613      	str	r3, [r2, #96]	; 0x60
 8003dd8:	4b5e      	ldr	r3, [pc, #376]	; (8003f54 <HAL_GPIO_Init+0x2fc>)
 8003dda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ddc:	f003 0301 	and.w	r3, r3, #1
 8003de0:	60bb      	str	r3, [r7, #8]
 8003de2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003de4:	4a5c      	ldr	r2, [pc, #368]	; (8003f58 <HAL_GPIO_Init+0x300>)
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	089b      	lsrs	r3, r3, #2
 8003dea:	3302      	adds	r3, #2
 8003dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003df0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f003 0303 	and.w	r3, r3, #3
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	220f      	movs	r2, #15
 8003dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003e00:	43db      	mvns	r3, r3
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	4013      	ands	r3, r2
 8003e06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003e0e:	d02b      	beq.n	8003e68 <HAL_GPIO_Init+0x210>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a52      	ldr	r2, [pc, #328]	; (8003f5c <HAL_GPIO_Init+0x304>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d025      	beq.n	8003e64 <HAL_GPIO_Init+0x20c>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a51      	ldr	r2, [pc, #324]	; (8003f60 <HAL_GPIO_Init+0x308>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d01f      	beq.n	8003e60 <HAL_GPIO_Init+0x208>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a50      	ldr	r2, [pc, #320]	; (8003f64 <HAL_GPIO_Init+0x30c>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d019      	beq.n	8003e5c <HAL_GPIO_Init+0x204>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a4f      	ldr	r2, [pc, #316]	; (8003f68 <HAL_GPIO_Init+0x310>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d013      	beq.n	8003e58 <HAL_GPIO_Init+0x200>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a4e      	ldr	r2, [pc, #312]	; (8003f6c <HAL_GPIO_Init+0x314>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d00d      	beq.n	8003e54 <HAL_GPIO_Init+0x1fc>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a4d      	ldr	r2, [pc, #308]	; (8003f70 <HAL_GPIO_Init+0x318>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d007      	beq.n	8003e50 <HAL_GPIO_Init+0x1f8>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a4c      	ldr	r2, [pc, #304]	; (8003f74 <HAL_GPIO_Init+0x31c>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d101      	bne.n	8003e4c <HAL_GPIO_Init+0x1f4>
 8003e48:	2307      	movs	r3, #7
 8003e4a:	e00e      	b.n	8003e6a <HAL_GPIO_Init+0x212>
 8003e4c:	2308      	movs	r3, #8
 8003e4e:	e00c      	b.n	8003e6a <HAL_GPIO_Init+0x212>
 8003e50:	2306      	movs	r3, #6
 8003e52:	e00a      	b.n	8003e6a <HAL_GPIO_Init+0x212>
 8003e54:	2305      	movs	r3, #5
 8003e56:	e008      	b.n	8003e6a <HAL_GPIO_Init+0x212>
 8003e58:	2304      	movs	r3, #4
 8003e5a:	e006      	b.n	8003e6a <HAL_GPIO_Init+0x212>
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e004      	b.n	8003e6a <HAL_GPIO_Init+0x212>
 8003e60:	2302      	movs	r3, #2
 8003e62:	e002      	b.n	8003e6a <HAL_GPIO_Init+0x212>
 8003e64:	2301      	movs	r3, #1
 8003e66:	e000      	b.n	8003e6a <HAL_GPIO_Init+0x212>
 8003e68:	2300      	movs	r3, #0
 8003e6a:	697a      	ldr	r2, [r7, #20]
 8003e6c:	f002 0203 	and.w	r2, r2, #3
 8003e70:	0092      	lsls	r2, r2, #2
 8003e72:	4093      	lsls	r3, r2
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003e7a:	4937      	ldr	r1, [pc, #220]	; (8003f58 <HAL_GPIO_Init+0x300>)
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	089b      	lsrs	r3, r3, #2
 8003e80:	3302      	adds	r3, #2
 8003e82:	693a      	ldr	r2, [r7, #16]
 8003e84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e88:	4b3b      	ldr	r3, [pc, #236]	; (8003f78 <HAL_GPIO_Init+0x320>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	43db      	mvns	r3, r3
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	4013      	ands	r3, r2
 8003e96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d003      	beq.n	8003eac <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003eac:	4a32      	ldr	r2, [pc, #200]	; (8003f78 <HAL_GPIO_Init+0x320>)
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003eb2:	4b31      	ldr	r3, [pc, #196]	; (8003f78 <HAL_GPIO_Init+0x320>)
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	43db      	mvns	r3, r3
 8003ebc:	693a      	ldr	r2, [r7, #16]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d003      	beq.n	8003ed6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003ed6:	4a28      	ldr	r2, [pc, #160]	; (8003f78 <HAL_GPIO_Init+0x320>)
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003edc:	4b26      	ldr	r3, [pc, #152]	; (8003f78 <HAL_GPIO_Init+0x320>)
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	43db      	mvns	r3, r3
 8003ee6:	693a      	ldr	r2, [r7, #16]
 8003ee8:	4013      	ands	r3, r2
 8003eea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d003      	beq.n	8003f00 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f00:	4a1d      	ldr	r2, [pc, #116]	; (8003f78 <HAL_GPIO_Init+0x320>)
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003f06:	4b1c      	ldr	r3, [pc, #112]	; (8003f78 <HAL_GPIO_Init+0x320>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4013      	ands	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d003      	beq.n	8003f2a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f2a:	4a13      	ldr	r2, [pc, #76]	; (8003f78 <HAL_GPIO_Init+0x320>)
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	3301      	adds	r3, #1
 8003f34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f47f ae91 	bne.w	8003c68 <HAL_GPIO_Init+0x10>
  }
}
 8003f46:	bf00      	nop
 8003f48:	bf00      	nop
 8003f4a:	371c      	adds	r7, #28
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	40021000 	.word	0x40021000
 8003f58:	40010000 	.word	0x40010000
 8003f5c:	48000400 	.word	0x48000400
 8003f60:	48000800 	.word	0x48000800
 8003f64:	48000c00 	.word	0x48000c00
 8003f68:	48001000 	.word	0x48001000
 8003f6c:	48001400 	.word	0x48001400
 8003f70:	48001800 	.word	0x48001800
 8003f74:	48001c00 	.word	0x48001c00
 8003f78:	40010400 	.word	0x40010400

08003f7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	460b      	mov	r3, r1
 8003f86:	807b      	strh	r3, [r7, #2]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f8c:	787b      	ldrb	r3, [r7, #1]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d003      	beq.n	8003f9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f92:	887a      	ldrh	r2, [r7, #2]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f98:	e002      	b.n	8003fa0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f9a:	887a      	ldrh	r2, [r7, #2]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003fb6:	4b08      	ldr	r3, [pc, #32]	; (8003fd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fb8:	695a      	ldr	r2, [r3, #20]
 8003fba:	88fb      	ldrh	r3, [r7, #6]
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d006      	beq.n	8003fd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003fc2:	4a05      	ldr	r2, [pc, #20]	; (8003fd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fc4:	88fb      	ldrh	r3, [r7, #6]
 8003fc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003fc8:	88fb      	ldrh	r3, [r7, #6]
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7fd fe82 	bl	8001cd4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003fd0:	bf00      	nop
 8003fd2:	3708      	adds	r7, #8
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	40010400 	.word	0x40010400

08003fdc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003fe0:	4b0d      	ldr	r3, [pc, #52]	; (8004018 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003fe8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fec:	d102      	bne.n	8003ff4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003fee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ff2:	e00b      	b.n	800400c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003ff4:	4b08      	ldr	r3, [pc, #32]	; (8004018 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ffe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004002:	d102      	bne.n	800400a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004004:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004008:	e000      	b.n	800400c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800400a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800400c:	4618      	mov	r0, r3
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	40007000 	.word	0x40007000

0800401c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d141      	bne.n	80040ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800402a:	4b4b      	ldr	r3, [pc, #300]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004032:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004036:	d131      	bne.n	800409c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004038:	4b47      	ldr	r3, [pc, #284]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800403a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800403e:	4a46      	ldr	r2, [pc, #280]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004040:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004044:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004048:	4b43      	ldr	r3, [pc, #268]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004050:	4a41      	ldr	r2, [pc, #260]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004052:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004056:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004058:	4b40      	ldr	r3, [pc, #256]	; (800415c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2232      	movs	r2, #50	; 0x32
 800405e:	fb02 f303 	mul.w	r3, r2, r3
 8004062:	4a3f      	ldr	r2, [pc, #252]	; (8004160 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004064:	fba2 2303 	umull	r2, r3, r2, r3
 8004068:	0c9b      	lsrs	r3, r3, #18
 800406a:	3301      	adds	r3, #1
 800406c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800406e:	e002      	b.n	8004076 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	3b01      	subs	r3, #1
 8004074:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004076:	4b38      	ldr	r3, [pc, #224]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004078:	695b      	ldr	r3, [r3, #20]
 800407a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800407e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004082:	d102      	bne.n	800408a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1f2      	bne.n	8004070 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800408a:	4b33      	ldr	r3, [pc, #204]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800408c:	695b      	ldr	r3, [r3, #20]
 800408e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004092:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004096:	d158      	bne.n	800414a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e057      	b.n	800414c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800409c:	4b2e      	ldr	r3, [pc, #184]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800409e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040a2:	4a2d      	ldr	r2, [pc, #180]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80040ac:	e04d      	b.n	800414a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040b4:	d141      	bne.n	800413a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80040b6:	4b28      	ldr	r3, [pc, #160]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80040be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040c2:	d131      	bne.n	8004128 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80040c4:	4b24      	ldr	r3, [pc, #144]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040ca:	4a23      	ldr	r2, [pc, #140]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040d0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80040d4:	4b20      	ldr	r3, [pc, #128]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80040dc:	4a1e      	ldr	r2, [pc, #120]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80040de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80040e4:	4b1d      	ldr	r3, [pc, #116]	; (800415c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2232      	movs	r2, #50	; 0x32
 80040ea:	fb02 f303 	mul.w	r3, r2, r3
 80040ee:	4a1c      	ldr	r2, [pc, #112]	; (8004160 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80040f0:	fba2 2303 	umull	r2, r3, r2, r3
 80040f4:	0c9b      	lsrs	r3, r3, #18
 80040f6:	3301      	adds	r3, #1
 80040f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040fa:	e002      	b.n	8004102 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	3b01      	subs	r3, #1
 8004100:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004102:	4b15      	ldr	r3, [pc, #84]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800410a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800410e:	d102      	bne.n	8004116 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1f2      	bne.n	80040fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004116:	4b10      	ldr	r3, [pc, #64]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800411e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004122:	d112      	bne.n	800414a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004124:	2303      	movs	r3, #3
 8004126:	e011      	b.n	800414c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004128:	4b0b      	ldr	r3, [pc, #44]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800412a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800412e:	4a0a      	ldr	r2, [pc, #40]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004130:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004134:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004138:	e007      	b.n	800414a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800413a:	4b07      	ldr	r3, [pc, #28]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004142:	4a05      	ldr	r2, [pc, #20]	; (8004158 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004144:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004148:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3714      	adds	r7, #20
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr
 8004158:	40007000 	.word	0x40007000
 800415c:	20000004 	.word	0x20000004
 8004160:	431bde83 	.word	0x431bde83

08004164 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b088      	sub	sp, #32
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d102      	bne.n	8004178 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	f000 bc08 	b.w	8004988 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004178:	4b96      	ldr	r3, [pc, #600]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f003 030c 	and.w	r3, r3, #12
 8004180:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004182:	4b94      	ldr	r3, [pc, #592]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0310 	and.w	r3, r3, #16
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 80e4 	beq.w	8004362 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800419a:	69bb      	ldr	r3, [r7, #24]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d007      	beq.n	80041b0 <HAL_RCC_OscConfig+0x4c>
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	2b0c      	cmp	r3, #12
 80041a4:	f040 808b 	bne.w	80042be <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	f040 8087 	bne.w	80042be <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041b0:	4b88      	ldr	r3, [pc, #544]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d005      	beq.n	80041c8 <HAL_RCC_OscConfig+0x64>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d101      	bne.n	80041c8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e3df      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a1a      	ldr	r2, [r3, #32]
 80041cc:	4b81      	ldr	r3, [pc, #516]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d004      	beq.n	80041e2 <HAL_RCC_OscConfig+0x7e>
 80041d8:	4b7e      	ldr	r3, [pc, #504]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041e0:	e005      	b.n	80041ee <HAL_RCC_OscConfig+0x8a>
 80041e2:	4b7c      	ldr	r3, [pc, #496]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80041e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041e8:	091b      	lsrs	r3, r3, #4
 80041ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d223      	bcs.n	800423a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a1b      	ldr	r3, [r3, #32]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f000 fdcc 	bl	8004d94 <RCC_SetFlashLatencyFromMSIRange>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d001      	beq.n	8004206 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e3c0      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004206:	4b73      	ldr	r3, [pc, #460]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a72      	ldr	r2, [pc, #456]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 800420c:	f043 0308 	orr.w	r3, r3, #8
 8004210:	6013      	str	r3, [r2, #0]
 8004212:	4b70      	ldr	r3, [pc, #448]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	496d      	ldr	r1, [pc, #436]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004220:	4313      	orrs	r3, r2
 8004222:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004224:	4b6b      	ldr	r3, [pc, #428]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	69db      	ldr	r3, [r3, #28]
 8004230:	021b      	lsls	r3, r3, #8
 8004232:	4968      	ldr	r1, [pc, #416]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004234:	4313      	orrs	r3, r2
 8004236:	604b      	str	r3, [r1, #4]
 8004238:	e025      	b.n	8004286 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800423a:	4b66      	ldr	r3, [pc, #408]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a65      	ldr	r2, [pc, #404]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004240:	f043 0308 	orr.w	r3, r3, #8
 8004244:	6013      	str	r3, [r2, #0]
 8004246:	4b63      	ldr	r3, [pc, #396]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a1b      	ldr	r3, [r3, #32]
 8004252:	4960      	ldr	r1, [pc, #384]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004254:	4313      	orrs	r3, r2
 8004256:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004258:	4b5e      	ldr	r3, [pc, #376]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	69db      	ldr	r3, [r3, #28]
 8004264:	021b      	lsls	r3, r3, #8
 8004266:	495b      	ldr	r1, [pc, #364]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004268:	4313      	orrs	r3, r2
 800426a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d109      	bne.n	8004286 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	4618      	mov	r0, r3
 8004278:	f000 fd8c 	bl	8004d94 <RCC_SetFlashLatencyFromMSIRange>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d001      	beq.n	8004286 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e380      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004286:	f000 fcc1 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 800428a:	4602      	mov	r2, r0
 800428c:	4b51      	ldr	r3, [pc, #324]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	091b      	lsrs	r3, r3, #4
 8004292:	f003 030f 	and.w	r3, r3, #15
 8004296:	4950      	ldr	r1, [pc, #320]	; (80043d8 <HAL_RCC_OscConfig+0x274>)
 8004298:	5ccb      	ldrb	r3, [r1, r3]
 800429a:	f003 031f 	and.w	r3, r3, #31
 800429e:	fa22 f303 	lsr.w	r3, r2, r3
 80042a2:	4a4e      	ldr	r2, [pc, #312]	; (80043dc <HAL_RCC_OscConfig+0x278>)
 80042a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80042a6:	4b4e      	ldr	r3, [pc, #312]	; (80043e0 <HAL_RCC_OscConfig+0x27c>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7fe f938 	bl	8002520 <HAL_InitTick>
 80042b0:	4603      	mov	r3, r0
 80042b2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80042b4:	7bfb      	ldrb	r3, [r7, #15]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d052      	beq.n	8004360 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80042ba:	7bfb      	ldrb	r3, [r7, #15]
 80042bc:	e364      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d032      	beq.n	800432c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80042c6:	4b43      	ldr	r3, [pc, #268]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a42      	ldr	r2, [pc, #264]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80042cc:	f043 0301 	orr.w	r3, r3, #1
 80042d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042d2:	f7fe f975 	bl	80025c0 <HAL_GetTick>
 80042d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042d8:	e008      	b.n	80042ec <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042da:	f7fe f971 	bl	80025c0 <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e34d      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042ec:	4b39      	ldr	r3, [pc, #228]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d0f0      	beq.n	80042da <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042f8:	4b36      	ldr	r3, [pc, #216]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a35      	ldr	r2, [pc, #212]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80042fe:	f043 0308 	orr.w	r3, r3, #8
 8004302:	6013      	str	r3, [r2, #0]
 8004304:	4b33      	ldr	r3, [pc, #204]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	4930      	ldr	r1, [pc, #192]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004312:	4313      	orrs	r3, r2
 8004314:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004316:	4b2f      	ldr	r3, [pc, #188]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	021b      	lsls	r3, r3, #8
 8004324:	492b      	ldr	r1, [pc, #172]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004326:	4313      	orrs	r3, r2
 8004328:	604b      	str	r3, [r1, #4]
 800432a:	e01a      	b.n	8004362 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800432c:	4b29      	ldr	r3, [pc, #164]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a28      	ldr	r2, [pc, #160]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004332:	f023 0301 	bic.w	r3, r3, #1
 8004336:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004338:	f7fe f942 	bl	80025c0 <HAL_GetTick>
 800433c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800433e:	e008      	b.n	8004352 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004340:	f7fe f93e 	bl	80025c0 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	2b02      	cmp	r3, #2
 800434c:	d901      	bls.n	8004352 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e31a      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004352:	4b20      	ldr	r3, [pc, #128]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1f0      	bne.n	8004340 <HAL_RCC_OscConfig+0x1dc>
 800435e:	e000      	b.n	8004362 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004360:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d073      	beq.n	8004456 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	2b08      	cmp	r3, #8
 8004372:	d005      	beq.n	8004380 <HAL_RCC_OscConfig+0x21c>
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	2b0c      	cmp	r3, #12
 8004378:	d10e      	bne.n	8004398 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	2b03      	cmp	r3, #3
 800437e:	d10b      	bne.n	8004398 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004380:	4b14      	ldr	r3, [pc, #80]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d063      	beq.n	8004454 <HAL_RCC_OscConfig+0x2f0>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d15f      	bne.n	8004454 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e2f7      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043a0:	d106      	bne.n	80043b0 <HAL_RCC_OscConfig+0x24c>
 80043a2:	4b0c      	ldr	r3, [pc, #48]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a0b      	ldr	r2, [pc, #44]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80043a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043ac:	6013      	str	r3, [r2, #0]
 80043ae:	e025      	b.n	80043fc <HAL_RCC_OscConfig+0x298>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043b8:	d114      	bne.n	80043e4 <HAL_RCC_OscConfig+0x280>
 80043ba:	4b06      	ldr	r3, [pc, #24]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a05      	ldr	r2, [pc, #20]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80043c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043c4:	6013      	str	r3, [r2, #0]
 80043c6:	4b03      	ldr	r3, [pc, #12]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a02      	ldr	r2, [pc, #8]	; (80043d4 <HAL_RCC_OscConfig+0x270>)
 80043cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043d0:	6013      	str	r3, [r2, #0]
 80043d2:	e013      	b.n	80043fc <HAL_RCC_OscConfig+0x298>
 80043d4:	40021000 	.word	0x40021000
 80043d8:	0800c824 	.word	0x0800c824
 80043dc:	20000004 	.word	0x20000004
 80043e0:	20000008 	.word	0x20000008
 80043e4:	4ba0      	ldr	r3, [pc, #640]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a9f      	ldr	r2, [pc, #636]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80043ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043ee:	6013      	str	r3, [r2, #0]
 80043f0:	4b9d      	ldr	r3, [pc, #628]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a9c      	ldr	r2, [pc, #624]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80043f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d013      	beq.n	800442c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004404:	f7fe f8dc 	bl	80025c0 <HAL_GetTick>
 8004408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800440a:	e008      	b.n	800441e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800440c:	f7fe f8d8 	bl	80025c0 <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	2b64      	cmp	r3, #100	; 0x64
 8004418:	d901      	bls.n	800441e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e2b4      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800441e:	4b92      	ldr	r3, [pc, #584]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d0f0      	beq.n	800440c <HAL_RCC_OscConfig+0x2a8>
 800442a:	e014      	b.n	8004456 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800442c:	f7fe f8c8 	bl	80025c0 <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004434:	f7fe f8c4 	bl	80025c0 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b64      	cmp	r3, #100	; 0x64
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e2a0      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004446:	4b88      	ldr	r3, [pc, #544]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1f0      	bne.n	8004434 <HAL_RCC_OscConfig+0x2d0>
 8004452:	e000      	b.n	8004456 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004454:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d060      	beq.n	8004524 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	2b04      	cmp	r3, #4
 8004466:	d005      	beq.n	8004474 <HAL_RCC_OscConfig+0x310>
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	2b0c      	cmp	r3, #12
 800446c:	d119      	bne.n	80044a2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	2b02      	cmp	r3, #2
 8004472:	d116      	bne.n	80044a2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004474:	4b7c      	ldr	r3, [pc, #496]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800447c:	2b00      	cmp	r3, #0
 800447e:	d005      	beq.n	800448c <HAL_RCC_OscConfig+0x328>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d101      	bne.n	800448c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e27d      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800448c:	4b76      	ldr	r3, [pc, #472]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	691b      	ldr	r3, [r3, #16]
 8004498:	061b      	lsls	r3, r3, #24
 800449a:	4973      	ldr	r1, [pc, #460]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800449c:	4313      	orrs	r3, r2
 800449e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044a0:	e040      	b.n	8004524 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d023      	beq.n	80044f2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044aa:	4b6f      	ldr	r3, [pc, #444]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a6e      	ldr	r2, [pc, #440]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b6:	f7fe f883 	bl	80025c0 <HAL_GetTick>
 80044ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044bc:	e008      	b.n	80044d0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044be:	f7fe f87f 	bl	80025c0 <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d901      	bls.n	80044d0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e25b      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044d0:	4b65      	ldr	r3, [pc, #404]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d0f0      	beq.n	80044be <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044dc:	4b62      	ldr	r3, [pc, #392]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	061b      	lsls	r3, r3, #24
 80044ea:	495f      	ldr	r1, [pc, #380]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	604b      	str	r3, [r1, #4]
 80044f0:	e018      	b.n	8004524 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044f2:	4b5d      	ldr	r3, [pc, #372]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a5c      	ldr	r2, [pc, #368]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80044f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044fe:	f7fe f85f 	bl	80025c0 <HAL_GetTick>
 8004502:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004504:	e008      	b.n	8004518 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004506:	f7fe f85b 	bl	80025c0 <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	2b02      	cmp	r3, #2
 8004512:	d901      	bls.n	8004518 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e237      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004518:	4b53      	ldr	r3, [pc, #332]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1f0      	bne.n	8004506 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0308 	and.w	r3, r3, #8
 800452c:	2b00      	cmp	r3, #0
 800452e:	d03c      	beq.n	80045aa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	695b      	ldr	r3, [r3, #20]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d01c      	beq.n	8004572 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004538:	4b4b      	ldr	r3, [pc, #300]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800453a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800453e:	4a4a      	ldr	r2, [pc, #296]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004540:	f043 0301 	orr.w	r3, r3, #1
 8004544:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004548:	f7fe f83a 	bl	80025c0 <HAL_GetTick>
 800454c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800454e:	e008      	b.n	8004562 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004550:	f7fe f836 	bl	80025c0 <HAL_GetTick>
 8004554:	4602      	mov	r2, r0
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	2b02      	cmp	r3, #2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e212      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004562:	4b41      	ldr	r3, [pc, #260]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004564:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004568:	f003 0302 	and.w	r3, r3, #2
 800456c:	2b00      	cmp	r3, #0
 800456e:	d0ef      	beq.n	8004550 <HAL_RCC_OscConfig+0x3ec>
 8004570:	e01b      	b.n	80045aa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004572:	4b3d      	ldr	r3, [pc, #244]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004574:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004578:	4a3b      	ldr	r2, [pc, #236]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800457a:	f023 0301 	bic.w	r3, r3, #1
 800457e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004582:	f7fe f81d 	bl	80025c0 <HAL_GetTick>
 8004586:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004588:	e008      	b.n	800459c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800458a:	f7fe f819 	bl	80025c0 <HAL_GetTick>
 800458e:	4602      	mov	r2, r0
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	2b02      	cmp	r3, #2
 8004596:	d901      	bls.n	800459c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e1f5      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800459c:	4b32      	ldr	r3, [pc, #200]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800459e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d1ef      	bne.n	800458a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0304 	and.w	r3, r3, #4
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	f000 80a6 	beq.w	8004704 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045b8:	2300      	movs	r3, #0
 80045ba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80045bc:	4b2a      	ldr	r3, [pc, #168]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80045be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10d      	bne.n	80045e4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045c8:	4b27      	ldr	r3, [pc, #156]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80045ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045cc:	4a26      	ldr	r2, [pc, #152]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80045ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045d2:	6593      	str	r3, [r2, #88]	; 0x58
 80045d4:	4b24      	ldr	r3, [pc, #144]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 80045d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045dc:	60bb      	str	r3, [r7, #8]
 80045de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045e0:	2301      	movs	r3, #1
 80045e2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045e4:	4b21      	ldr	r3, [pc, #132]	; (800466c <HAL_RCC_OscConfig+0x508>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d118      	bne.n	8004622 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045f0:	4b1e      	ldr	r3, [pc, #120]	; (800466c <HAL_RCC_OscConfig+0x508>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a1d      	ldr	r2, [pc, #116]	; (800466c <HAL_RCC_OscConfig+0x508>)
 80045f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045fc:	f7fd ffe0 	bl	80025c0 <HAL_GetTick>
 8004600:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004602:	e008      	b.n	8004616 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004604:	f7fd ffdc 	bl	80025c0 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	2b02      	cmp	r3, #2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e1b8      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004616:	4b15      	ldr	r3, [pc, #84]	; (800466c <HAL_RCC_OscConfig+0x508>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800461e:	2b00      	cmp	r3, #0
 8004620:	d0f0      	beq.n	8004604 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d108      	bne.n	800463c <HAL_RCC_OscConfig+0x4d8>
 800462a:	4b0f      	ldr	r3, [pc, #60]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800462c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004630:	4a0d      	ldr	r2, [pc, #52]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004632:	f043 0301 	orr.w	r3, r3, #1
 8004636:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800463a:	e029      	b.n	8004690 <HAL_RCC_OscConfig+0x52c>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	2b05      	cmp	r3, #5
 8004642:	d115      	bne.n	8004670 <HAL_RCC_OscConfig+0x50c>
 8004644:	4b08      	ldr	r3, [pc, #32]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004646:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800464a:	4a07      	ldr	r2, [pc, #28]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800464c:	f043 0304 	orr.w	r3, r3, #4
 8004650:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004654:	4b04      	ldr	r3, [pc, #16]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 8004656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800465a:	4a03      	ldr	r2, [pc, #12]	; (8004668 <HAL_RCC_OscConfig+0x504>)
 800465c:	f043 0301 	orr.w	r3, r3, #1
 8004660:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004664:	e014      	b.n	8004690 <HAL_RCC_OscConfig+0x52c>
 8004666:	bf00      	nop
 8004668:	40021000 	.word	0x40021000
 800466c:	40007000 	.word	0x40007000
 8004670:	4b9d      	ldr	r3, [pc, #628]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004676:	4a9c      	ldr	r2, [pc, #624]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004678:	f023 0301 	bic.w	r3, r3, #1
 800467c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004680:	4b99      	ldr	r3, [pc, #612]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004682:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004686:	4a98      	ldr	r2, [pc, #608]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004688:	f023 0304 	bic.w	r3, r3, #4
 800468c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d016      	beq.n	80046c6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004698:	f7fd ff92 	bl	80025c0 <HAL_GetTick>
 800469c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800469e:	e00a      	b.n	80046b6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a0:	f7fd ff8e 	bl	80025c0 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e168      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046b6:	4b8c      	ldr	r3, [pc, #560]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 80046b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046bc:	f003 0302 	and.w	r3, r3, #2
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d0ed      	beq.n	80046a0 <HAL_RCC_OscConfig+0x53c>
 80046c4:	e015      	b.n	80046f2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c6:	f7fd ff7b 	bl	80025c0 <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046cc:	e00a      	b.n	80046e4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ce:	f7fd ff77 	bl	80025c0 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046dc:	4293      	cmp	r3, r2
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e151      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046e4:	4b80      	ldr	r3, [pc, #512]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 80046e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d1ed      	bne.n	80046ce <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046f2:	7ffb      	ldrb	r3, [r7, #31]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d105      	bne.n	8004704 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046f8:	4b7b      	ldr	r3, [pc, #492]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 80046fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046fc:	4a7a      	ldr	r2, [pc, #488]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 80046fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004702:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0320 	and.w	r3, r3, #32
 800470c:	2b00      	cmp	r3, #0
 800470e:	d03c      	beq.n	800478a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004714:	2b00      	cmp	r3, #0
 8004716:	d01c      	beq.n	8004752 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004718:	4b73      	ldr	r3, [pc, #460]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 800471a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800471e:	4a72      	ldr	r2, [pc, #456]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004720:	f043 0301 	orr.w	r3, r3, #1
 8004724:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004728:	f7fd ff4a 	bl	80025c0 <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800472e:	e008      	b.n	8004742 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004730:	f7fd ff46 	bl	80025c0 <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b02      	cmp	r3, #2
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e122      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004742:	4b69      	ldr	r3, [pc, #420]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004744:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0ef      	beq.n	8004730 <HAL_RCC_OscConfig+0x5cc>
 8004750:	e01b      	b.n	800478a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004752:	4b65      	ldr	r3, [pc, #404]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004754:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004758:	4a63      	ldr	r2, [pc, #396]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 800475a:	f023 0301 	bic.w	r3, r3, #1
 800475e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004762:	f7fd ff2d 	bl	80025c0 <HAL_GetTick>
 8004766:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004768:	e008      	b.n	800477c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800476a:	f7fd ff29 	bl	80025c0 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	2b02      	cmp	r3, #2
 8004776:	d901      	bls.n	800477c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004778:	2303      	movs	r3, #3
 800477a:	e105      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800477c:	4b5a      	ldr	r3, [pc, #360]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 800477e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1ef      	bne.n	800476a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478e:	2b00      	cmp	r3, #0
 8004790:	f000 80f9 	beq.w	8004986 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004798:	2b02      	cmp	r3, #2
 800479a:	f040 80cf 	bne.w	800493c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800479e:	4b52      	ldr	r3, [pc, #328]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	f003 0203 	and.w	r2, r3, #3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d12c      	bne.n	800480c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047bc:	3b01      	subs	r3, #1
 80047be:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d123      	bne.n	800480c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ce:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d11b      	bne.n	800480c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047de:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d113      	bne.n	800480c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ee:	085b      	lsrs	r3, r3, #1
 80047f0:	3b01      	subs	r3, #1
 80047f2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d109      	bne.n	800480c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004802:	085b      	lsrs	r3, r3, #1
 8004804:	3b01      	subs	r3, #1
 8004806:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004808:	429a      	cmp	r2, r3
 800480a:	d071      	beq.n	80048f0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	2b0c      	cmp	r3, #12
 8004810:	d068      	beq.n	80048e4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004812:	4b35      	ldr	r3, [pc, #212]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d105      	bne.n	800482a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800481e:	4b32      	ldr	r3, [pc, #200]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e0ac      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800482e:	4b2e      	ldr	r3, [pc, #184]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a2d      	ldr	r2, [pc, #180]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004834:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004838:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800483a:	f7fd fec1 	bl	80025c0 <HAL_GetTick>
 800483e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004840:	e008      	b.n	8004854 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004842:	f7fd febd 	bl	80025c0 <HAL_GetTick>
 8004846:	4602      	mov	r2, r0
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	1ad3      	subs	r3, r2, r3
 800484c:	2b02      	cmp	r3, #2
 800484e:	d901      	bls.n	8004854 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004850:	2303      	movs	r3, #3
 8004852:	e099      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004854:	4b24      	ldr	r3, [pc, #144]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d1f0      	bne.n	8004842 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004860:	4b21      	ldr	r3, [pc, #132]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 8004862:	68da      	ldr	r2, [r3, #12]
 8004864:	4b21      	ldr	r3, [pc, #132]	; (80048ec <HAL_RCC_OscConfig+0x788>)
 8004866:	4013      	ands	r3, r2
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004870:	3a01      	subs	r2, #1
 8004872:	0112      	lsls	r2, r2, #4
 8004874:	4311      	orrs	r1, r2
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800487a:	0212      	lsls	r2, r2, #8
 800487c:	4311      	orrs	r1, r2
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004882:	0852      	lsrs	r2, r2, #1
 8004884:	3a01      	subs	r2, #1
 8004886:	0552      	lsls	r2, r2, #21
 8004888:	4311      	orrs	r1, r2
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800488e:	0852      	lsrs	r2, r2, #1
 8004890:	3a01      	subs	r2, #1
 8004892:	0652      	lsls	r2, r2, #25
 8004894:	4311      	orrs	r1, r2
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800489a:	06d2      	lsls	r2, r2, #27
 800489c:	430a      	orrs	r2, r1
 800489e:	4912      	ldr	r1, [pc, #72]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80048a4:	4b10      	ldr	r3, [pc, #64]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a0f      	ldr	r2, [pc, #60]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 80048aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048b0:	4b0d      	ldr	r3, [pc, #52]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	4a0c      	ldr	r2, [pc, #48]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 80048b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80048bc:	f7fd fe80 	bl	80025c0 <HAL_GetTick>
 80048c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048c2:	e008      	b.n	80048d6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048c4:	f7fd fe7c 	bl	80025c0 <HAL_GetTick>
 80048c8:	4602      	mov	r2, r0
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d901      	bls.n	80048d6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	e058      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048d6:	4b04      	ldr	r3, [pc, #16]	; (80048e8 <HAL_RCC_OscConfig+0x784>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d0f0      	beq.n	80048c4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80048e2:	e050      	b.n	8004986 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e04f      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
 80048e8:	40021000 	.word	0x40021000
 80048ec:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048f0:	4b27      	ldr	r3, [pc, #156]	; (8004990 <HAL_RCC_OscConfig+0x82c>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d144      	bne.n	8004986 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80048fc:	4b24      	ldr	r3, [pc, #144]	; (8004990 <HAL_RCC_OscConfig+0x82c>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a23      	ldr	r2, [pc, #140]	; (8004990 <HAL_RCC_OscConfig+0x82c>)
 8004902:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004906:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004908:	4b21      	ldr	r3, [pc, #132]	; (8004990 <HAL_RCC_OscConfig+0x82c>)
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	4a20      	ldr	r2, [pc, #128]	; (8004990 <HAL_RCC_OscConfig+0x82c>)
 800490e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004912:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004914:	f7fd fe54 	bl	80025c0 <HAL_GetTick>
 8004918:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800491a:	e008      	b.n	800492e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800491c:	f7fd fe50 	bl	80025c0 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	2b02      	cmp	r3, #2
 8004928:	d901      	bls.n	800492e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e02c      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800492e:	4b18      	ldr	r3, [pc, #96]	; (8004990 <HAL_RCC_OscConfig+0x82c>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d0f0      	beq.n	800491c <HAL_RCC_OscConfig+0x7b8>
 800493a:	e024      	b.n	8004986 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800493c:	69bb      	ldr	r3, [r7, #24]
 800493e:	2b0c      	cmp	r3, #12
 8004940:	d01f      	beq.n	8004982 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004942:	4b13      	ldr	r3, [pc, #76]	; (8004990 <HAL_RCC_OscConfig+0x82c>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a12      	ldr	r2, [pc, #72]	; (8004990 <HAL_RCC_OscConfig+0x82c>)
 8004948:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800494c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800494e:	f7fd fe37 	bl	80025c0 <HAL_GetTick>
 8004952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004954:	e008      	b.n	8004968 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004956:	f7fd fe33 	bl	80025c0 <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	2b02      	cmp	r3, #2
 8004962:	d901      	bls.n	8004968 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e00f      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004968:	4b09      	ldr	r3, [pc, #36]	; (8004990 <HAL_RCC_OscConfig+0x82c>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d1f0      	bne.n	8004956 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004974:	4b06      	ldr	r3, [pc, #24]	; (8004990 <HAL_RCC_OscConfig+0x82c>)
 8004976:	68da      	ldr	r2, [r3, #12]
 8004978:	4905      	ldr	r1, [pc, #20]	; (8004990 <HAL_RCC_OscConfig+0x82c>)
 800497a:	4b06      	ldr	r3, [pc, #24]	; (8004994 <HAL_RCC_OscConfig+0x830>)
 800497c:	4013      	ands	r3, r2
 800497e:	60cb      	str	r3, [r1, #12]
 8004980:	e001      	b.n	8004986 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e000      	b.n	8004988 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004986:	2300      	movs	r3, #0
}
 8004988:	4618      	mov	r0, r3
 800498a:	3720      	adds	r7, #32
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	40021000 	.word	0x40021000
 8004994:	feeefffc 	.word	0xfeeefffc

08004998 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80049a2:	2300      	movs	r3, #0
 80049a4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e11d      	b.n	8004bec <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049b0:	4b90      	ldr	r3, [pc, #576]	; (8004bf4 <HAL_RCC_ClockConfig+0x25c>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 030f 	and.w	r3, r3, #15
 80049b8:	683a      	ldr	r2, [r7, #0]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d910      	bls.n	80049e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049be:	4b8d      	ldr	r3, [pc, #564]	; (8004bf4 <HAL_RCC_ClockConfig+0x25c>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f023 020f 	bic.w	r2, r3, #15
 80049c6:	498b      	ldr	r1, [pc, #556]	; (8004bf4 <HAL_RCC_ClockConfig+0x25c>)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ce:	4b89      	ldr	r3, [pc, #548]	; (8004bf4 <HAL_RCC_ClockConfig+0x25c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 030f 	and.w	r3, r3, #15
 80049d6:	683a      	ldr	r2, [r7, #0]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d001      	beq.n	80049e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e105      	b.n	8004bec <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0302 	and.w	r3, r3, #2
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d010      	beq.n	8004a0e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	689a      	ldr	r2, [r3, #8]
 80049f0:	4b81      	ldr	r3, [pc, #516]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d908      	bls.n	8004a0e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049fc:	4b7e      	ldr	r3, [pc, #504]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	497b      	ldr	r1, [pc, #492]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d079      	beq.n	8004b0e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	2b03      	cmp	r3, #3
 8004a20:	d11e      	bne.n	8004a60 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a22:	4b75      	ldr	r3, [pc, #468]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e0dc      	b.n	8004bec <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004a32:	f000 fa09 	bl	8004e48 <RCC_GetSysClockFreqFromPLLSource>
 8004a36:	4603      	mov	r3, r0
 8004a38:	4a70      	ldr	r2, [pc, #448]	; (8004bfc <HAL_RCC_ClockConfig+0x264>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d946      	bls.n	8004acc <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004a3e:	4b6e      	ldr	r3, [pc, #440]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d140      	bne.n	8004acc <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004a4a:	4b6b      	ldr	r3, [pc, #428]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a52:	4a69      	ldr	r2, [pc, #420]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004a54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a58:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004a5a:	2380      	movs	r3, #128	; 0x80
 8004a5c:	617b      	str	r3, [r7, #20]
 8004a5e:	e035      	b.n	8004acc <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d107      	bne.n	8004a78 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a68:	4b63      	ldr	r3, [pc, #396]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d115      	bne.n	8004aa0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e0b9      	b.n	8004bec <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d107      	bne.n	8004a90 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a80:	4b5d      	ldr	r3, [pc, #372]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0302 	and.w	r3, r3, #2
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d109      	bne.n	8004aa0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e0ad      	b.n	8004bec <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a90:	4b59      	ldr	r3, [pc, #356]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d101      	bne.n	8004aa0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e0a5      	b.n	8004bec <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004aa0:	f000 f8b4 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	4a55      	ldr	r2, [pc, #340]	; (8004bfc <HAL_RCC_ClockConfig+0x264>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d90f      	bls.n	8004acc <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004aac:	4b52      	ldr	r3, [pc, #328]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d109      	bne.n	8004acc <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ab8:	4b4f      	ldr	r3, [pc, #316]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ac0:	4a4d      	ldr	r2, [pc, #308]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004ac2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ac6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004ac8:	2380      	movs	r3, #128	; 0x80
 8004aca:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004acc:	4b4a      	ldr	r3, [pc, #296]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f023 0203 	bic.w	r2, r3, #3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	4947      	ldr	r1, [pc, #284]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ade:	f7fd fd6f 	bl	80025c0 <HAL_GetTick>
 8004ae2:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ae4:	e00a      	b.n	8004afc <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ae6:	f7fd fd6b 	bl	80025c0 <HAL_GetTick>
 8004aea:	4602      	mov	r2, r0
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d901      	bls.n	8004afc <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004af8:	2303      	movs	r3, #3
 8004afa:	e077      	b.n	8004bec <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004afc:	4b3e      	ldr	r3, [pc, #248]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f003 020c 	and.w	r2, r3, #12
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d1eb      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	2b80      	cmp	r3, #128	; 0x80
 8004b12:	d105      	bne.n	8004b20 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004b14:	4b38      	ldr	r3, [pc, #224]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	4a37      	ldr	r2, [pc, #220]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004b1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004b1e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d010      	beq.n	8004b4e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689a      	ldr	r2, [r3, #8]
 8004b30:	4b31      	ldr	r3, [pc, #196]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d208      	bcs.n	8004b4e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b3c:	4b2e      	ldr	r3, [pc, #184]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	492b      	ldr	r1, [pc, #172]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b4e:	4b29      	ldr	r3, [pc, #164]	; (8004bf4 <HAL_RCC_ClockConfig+0x25c>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 030f 	and.w	r3, r3, #15
 8004b56:	683a      	ldr	r2, [r7, #0]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d210      	bcs.n	8004b7e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b5c:	4b25      	ldr	r3, [pc, #148]	; (8004bf4 <HAL_RCC_ClockConfig+0x25c>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f023 020f 	bic.w	r2, r3, #15
 8004b64:	4923      	ldr	r1, [pc, #140]	; (8004bf4 <HAL_RCC_ClockConfig+0x25c>)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b6c:	4b21      	ldr	r3, [pc, #132]	; (8004bf4 <HAL_RCC_ClockConfig+0x25c>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 030f 	and.w	r3, r3, #15
 8004b74:	683a      	ldr	r2, [r7, #0]
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d001      	beq.n	8004b7e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e036      	b.n	8004bec <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0304 	and.w	r3, r3, #4
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d008      	beq.n	8004b9c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b8a:	4b1b      	ldr	r3, [pc, #108]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	4918      	ldr	r1, [pc, #96]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0308 	and.w	r3, r3, #8
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d009      	beq.n	8004bbc <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ba8:	4b13      	ldr	r3, [pc, #76]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	00db      	lsls	r3, r3, #3
 8004bb6:	4910      	ldr	r1, [pc, #64]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004bbc:	f000 f826 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	4b0d      	ldr	r3, [pc, #52]	; (8004bf8 <HAL_RCC_ClockConfig+0x260>)
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	091b      	lsrs	r3, r3, #4
 8004bc8:	f003 030f 	and.w	r3, r3, #15
 8004bcc:	490c      	ldr	r1, [pc, #48]	; (8004c00 <HAL_RCC_ClockConfig+0x268>)
 8004bce:	5ccb      	ldrb	r3, [r1, r3]
 8004bd0:	f003 031f 	and.w	r3, r3, #31
 8004bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8004bd8:	4a0a      	ldr	r2, [pc, #40]	; (8004c04 <HAL_RCC_ClockConfig+0x26c>)
 8004bda:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004bdc:	4b0a      	ldr	r3, [pc, #40]	; (8004c08 <HAL_RCC_ClockConfig+0x270>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4618      	mov	r0, r3
 8004be2:	f7fd fc9d 	bl	8002520 <HAL_InitTick>
 8004be6:	4603      	mov	r3, r0
 8004be8:	73fb      	strb	r3, [r7, #15]

  return status;
 8004bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3718      	adds	r7, #24
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	40022000 	.word	0x40022000
 8004bf8:	40021000 	.word	0x40021000
 8004bfc:	04c4b400 	.word	0x04c4b400
 8004c00:	0800c824 	.word	0x0800c824
 8004c04:	20000004 	.word	0x20000004
 8004c08:	20000008 	.word	0x20000008

08004c0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b089      	sub	sp, #36	; 0x24
 8004c10:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004c12:	2300      	movs	r3, #0
 8004c14:	61fb      	str	r3, [r7, #28]
 8004c16:	2300      	movs	r3, #0
 8004c18:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c1a:	4b3e      	ldr	r3, [pc, #248]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f003 030c 	and.w	r3, r3, #12
 8004c22:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c24:	4b3b      	ldr	r3, [pc, #236]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	f003 0303 	and.w	r3, r3, #3
 8004c2c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d005      	beq.n	8004c40 <HAL_RCC_GetSysClockFreq+0x34>
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	2b0c      	cmp	r3, #12
 8004c38:	d121      	bne.n	8004c7e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d11e      	bne.n	8004c7e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004c40:	4b34      	ldr	r3, [pc, #208]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0308 	and.w	r3, r3, #8
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d107      	bne.n	8004c5c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004c4c:	4b31      	ldr	r3, [pc, #196]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c52:	0a1b      	lsrs	r3, r3, #8
 8004c54:	f003 030f 	and.w	r3, r3, #15
 8004c58:	61fb      	str	r3, [r7, #28]
 8004c5a:	e005      	b.n	8004c68 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004c5c:	4b2d      	ldr	r3, [pc, #180]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	091b      	lsrs	r3, r3, #4
 8004c62:	f003 030f 	and.w	r3, r3, #15
 8004c66:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004c68:	4a2b      	ldr	r2, [pc, #172]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c70:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d10d      	bne.n	8004c94 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c7c:	e00a      	b.n	8004c94 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	2b04      	cmp	r3, #4
 8004c82:	d102      	bne.n	8004c8a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004c84:	4b25      	ldr	r3, [pc, #148]	; (8004d1c <HAL_RCC_GetSysClockFreq+0x110>)
 8004c86:	61bb      	str	r3, [r7, #24]
 8004c88:	e004      	b.n	8004c94 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	d101      	bne.n	8004c94 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c90:	4b23      	ldr	r3, [pc, #140]	; (8004d20 <HAL_RCC_GetSysClockFreq+0x114>)
 8004c92:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	2b0c      	cmp	r3, #12
 8004c98:	d134      	bne.n	8004d04 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c9a:	4b1e      	ldr	r3, [pc, #120]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x108>)
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	f003 0303 	and.w	r3, r3, #3
 8004ca2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	2b02      	cmp	r3, #2
 8004ca8:	d003      	beq.n	8004cb2 <HAL_RCC_GetSysClockFreq+0xa6>
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	2b03      	cmp	r3, #3
 8004cae:	d003      	beq.n	8004cb8 <HAL_RCC_GetSysClockFreq+0xac>
 8004cb0:	e005      	b.n	8004cbe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004cb2:	4b1a      	ldr	r3, [pc, #104]	; (8004d1c <HAL_RCC_GetSysClockFreq+0x110>)
 8004cb4:	617b      	str	r3, [r7, #20]
      break;
 8004cb6:	e005      	b.n	8004cc4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004cb8:	4b19      	ldr	r3, [pc, #100]	; (8004d20 <HAL_RCC_GetSysClockFreq+0x114>)
 8004cba:	617b      	str	r3, [r7, #20]
      break;
 8004cbc:	e002      	b.n	8004cc4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004cbe:	69fb      	ldr	r3, [r7, #28]
 8004cc0:	617b      	str	r3, [r7, #20]
      break;
 8004cc2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004cc4:	4b13      	ldr	r3, [pc, #76]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	091b      	lsrs	r3, r3, #4
 8004cca:	f003 030f 	and.w	r3, r3, #15
 8004cce:	3301      	adds	r3, #1
 8004cd0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004cd2:	4b10      	ldr	r3, [pc, #64]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	0a1b      	lsrs	r3, r3, #8
 8004cd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004cdc:	697a      	ldr	r2, [r7, #20]
 8004cde:	fb03 f202 	mul.w	r2, r3, r2
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004cea:	4b0a      	ldr	r3, [pc, #40]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x108>)
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	0e5b      	lsrs	r3, r3, #25
 8004cf0:	f003 0303 	and.w	r3, r3, #3
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	005b      	lsls	r3, r3, #1
 8004cf8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d02:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004d04:	69bb      	ldr	r3, [r7, #24]
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3724      	adds	r7, #36	; 0x24
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	40021000 	.word	0x40021000
 8004d18:	0800c83c 	.word	0x0800c83c
 8004d1c:	00f42400 	.word	0x00f42400
 8004d20:	007a1200 	.word	0x007a1200

08004d24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d24:	b480      	push	{r7}
 8004d26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d28:	4b03      	ldr	r3, [pc, #12]	; (8004d38 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	20000004 	.word	0x20000004

08004d3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004d40:	f7ff fff0 	bl	8004d24 <HAL_RCC_GetHCLKFreq>
 8004d44:	4602      	mov	r2, r0
 8004d46:	4b06      	ldr	r3, [pc, #24]	; (8004d60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	0a1b      	lsrs	r3, r3, #8
 8004d4c:	f003 0307 	and.w	r3, r3, #7
 8004d50:	4904      	ldr	r1, [pc, #16]	; (8004d64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d52:	5ccb      	ldrb	r3, [r1, r3]
 8004d54:	f003 031f 	and.w	r3, r3, #31
 8004d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	40021000 	.word	0x40021000
 8004d64:	0800c834 	.word	0x0800c834

08004d68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004d6c:	f7ff ffda 	bl	8004d24 <HAL_RCC_GetHCLKFreq>
 8004d70:	4602      	mov	r2, r0
 8004d72:	4b06      	ldr	r3, [pc, #24]	; (8004d8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	0adb      	lsrs	r3, r3, #11
 8004d78:	f003 0307 	and.w	r3, r3, #7
 8004d7c:	4904      	ldr	r1, [pc, #16]	; (8004d90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d7e:	5ccb      	ldrb	r3, [r1, r3]
 8004d80:	f003 031f 	and.w	r3, r3, #31
 8004d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	40021000 	.word	0x40021000
 8004d90:	0800c834 	.word	0x0800c834

08004d94 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b086      	sub	sp, #24
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004da0:	4b27      	ldr	r3, [pc, #156]	; (8004e40 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004da4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d003      	beq.n	8004db4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004dac:	f7ff f916 	bl	8003fdc <HAL_PWREx_GetVoltageRange>
 8004db0:	6178      	str	r0, [r7, #20]
 8004db2:	e014      	b.n	8004dde <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004db4:	4b22      	ldr	r3, [pc, #136]	; (8004e40 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004db8:	4a21      	ldr	r2, [pc, #132]	; (8004e40 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004dba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dbe:	6593      	str	r3, [r2, #88]	; 0x58
 8004dc0:	4b1f      	ldr	r3, [pc, #124]	; (8004e40 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dc8:	60fb      	str	r3, [r7, #12]
 8004dca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004dcc:	f7ff f906 	bl	8003fdc <HAL_PWREx_GetVoltageRange>
 8004dd0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004dd2:	4b1b      	ldr	r3, [pc, #108]	; (8004e40 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dd6:	4a1a      	ldr	r2, [pc, #104]	; (8004e40 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004dd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ddc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004de4:	d10b      	bne.n	8004dfe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2b80      	cmp	r3, #128	; 0x80
 8004dea:	d913      	bls.n	8004e14 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2ba0      	cmp	r3, #160	; 0xa0
 8004df0:	d902      	bls.n	8004df8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004df2:	2302      	movs	r3, #2
 8004df4:	613b      	str	r3, [r7, #16]
 8004df6:	e00d      	b.n	8004e14 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004df8:	2301      	movs	r3, #1
 8004dfa:	613b      	str	r3, [r7, #16]
 8004dfc:	e00a      	b.n	8004e14 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2b7f      	cmp	r3, #127	; 0x7f
 8004e02:	d902      	bls.n	8004e0a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004e04:	2302      	movs	r3, #2
 8004e06:	613b      	str	r3, [r7, #16]
 8004e08:	e004      	b.n	8004e14 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2b70      	cmp	r3, #112	; 0x70
 8004e0e:	d101      	bne.n	8004e14 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004e10:	2301      	movs	r3, #1
 8004e12:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004e14:	4b0b      	ldr	r3, [pc, #44]	; (8004e44 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f023 020f 	bic.w	r2, r3, #15
 8004e1c:	4909      	ldr	r1, [pc, #36]	; (8004e44 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004e24:	4b07      	ldr	r3, [pc, #28]	; (8004e44 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 030f 	and.w	r3, r3, #15
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d001      	beq.n	8004e36 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e000      	b.n	8004e38 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3718      	adds	r7, #24
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	40021000 	.word	0x40021000
 8004e44:	40022000 	.word	0x40022000

08004e48 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e4e:	4b2d      	ldr	r3, [pc, #180]	; (8004f04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f003 0303 	and.w	r3, r3, #3
 8004e56:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2b03      	cmp	r3, #3
 8004e5c:	d00b      	beq.n	8004e76 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2b03      	cmp	r3, #3
 8004e62:	d825      	bhi.n	8004eb0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d008      	beq.n	8004e7c <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2b02      	cmp	r3, #2
 8004e6e:	d11f      	bne.n	8004eb0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004e70:	4b25      	ldr	r3, [pc, #148]	; (8004f08 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004e72:	613b      	str	r3, [r7, #16]
    break;
 8004e74:	e01f      	b.n	8004eb6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004e76:	4b25      	ldr	r3, [pc, #148]	; (8004f0c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004e78:	613b      	str	r3, [r7, #16]
    break;
 8004e7a:	e01c      	b.n	8004eb6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004e7c:	4b21      	ldr	r3, [pc, #132]	; (8004f04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0308 	and.w	r3, r3, #8
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d107      	bne.n	8004e98 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e88:	4b1e      	ldr	r3, [pc, #120]	; (8004f04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004e8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e8e:	0a1b      	lsrs	r3, r3, #8
 8004e90:	f003 030f 	and.w	r3, r3, #15
 8004e94:	617b      	str	r3, [r7, #20]
 8004e96:	e005      	b.n	8004ea4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e98:	4b1a      	ldr	r3, [pc, #104]	; (8004f04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	091b      	lsrs	r3, r3, #4
 8004e9e:	f003 030f 	and.w	r3, r3, #15
 8004ea2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004ea4:	4a1a      	ldr	r2, [pc, #104]	; (8004f10 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eac:	613b      	str	r3, [r7, #16]
    break;
 8004eae:	e002      	b.n	8004eb6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	613b      	str	r3, [r7, #16]
    break;
 8004eb4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004eb6:	4b13      	ldr	r3, [pc, #76]	; (8004f04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	091b      	lsrs	r3, r3, #4
 8004ebc:	f003 030f 	and.w	r3, r3, #15
 8004ec0:	3301      	adds	r3, #1
 8004ec2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ec4:	4b0f      	ldr	r3, [pc, #60]	; (8004f04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	0a1b      	lsrs	r3, r3, #8
 8004eca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	fb03 f202 	mul.w	r2, r3, r2
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eda:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004edc:	4b09      	ldr	r3, [pc, #36]	; (8004f04 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	0e5b      	lsrs	r3, r3, #25
 8004ee2:	f003 0303 	and.w	r3, r3, #3
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004eec:	693a      	ldr	r2, [r7, #16]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ef4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004ef6:	683b      	ldr	r3, [r7, #0]
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	371c      	adds	r7, #28
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr
 8004f04:	40021000 	.word	0x40021000
 8004f08:	00f42400 	.word	0x00f42400
 8004f0c:	007a1200 	.word	0x007a1200
 8004f10:	0800c83c 	.word	0x0800c83c

08004f14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b086      	sub	sp, #24
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f20:	2300      	movs	r3, #0
 8004f22:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d040      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f34:	2b80      	cmp	r3, #128	; 0x80
 8004f36:	d02a      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004f38:	2b80      	cmp	r3, #128	; 0x80
 8004f3a:	d825      	bhi.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004f3c:	2b60      	cmp	r3, #96	; 0x60
 8004f3e:	d026      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004f40:	2b60      	cmp	r3, #96	; 0x60
 8004f42:	d821      	bhi.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004f44:	2b40      	cmp	r3, #64	; 0x40
 8004f46:	d006      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004f48:	2b40      	cmp	r3, #64	; 0x40
 8004f4a:	d81d      	bhi.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d009      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004f50:	2b20      	cmp	r3, #32
 8004f52:	d010      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004f54:	e018      	b.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f56:	4b89      	ldr	r3, [pc, #548]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	4a88      	ldr	r2, [pc, #544]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f60:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f62:	e015      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	3304      	adds	r3, #4
 8004f68:	2100      	movs	r1, #0
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 fb02 	bl	8005574 <RCCEx_PLLSAI1_Config>
 8004f70:	4603      	mov	r3, r0
 8004f72:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f74:	e00c      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	3320      	adds	r3, #32
 8004f7a:	2100      	movs	r1, #0
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f000 fbed 	bl	800575c <RCCEx_PLLSAI2_Config>
 8004f82:	4603      	mov	r3, r0
 8004f84:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004f86:	e003      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	74fb      	strb	r3, [r7, #19]
      break;
 8004f8c:	e000      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004f8e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f90:	7cfb      	ldrb	r3, [r7, #19]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10b      	bne.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f96:	4b79      	ldr	r3, [pc, #484]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f98:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f9c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fa4:	4975      	ldr	r1, [pc, #468]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004fac:	e001      	b.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fae:	7cfb      	ldrb	r3, [r7, #19]
 8004fb0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d047      	beq.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fc6:	d030      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004fc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fcc:	d82a      	bhi.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004fce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fd2:	d02a      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004fd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fd8:	d824      	bhi.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004fda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fde:	d008      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004fe0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fe4:	d81e      	bhi.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00a      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fee:	d010      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004ff0:	e018      	b.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ff2:	4b62      	ldr	r3, [pc, #392]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	4a61      	ldr	r2, [pc, #388]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ffc:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ffe:	e015      	b.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	3304      	adds	r3, #4
 8005004:	2100      	movs	r1, #0
 8005006:	4618      	mov	r0, r3
 8005008:	f000 fab4 	bl	8005574 <RCCEx_PLLSAI1_Config>
 800500c:	4603      	mov	r3, r0
 800500e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005010:	e00c      	b.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	3320      	adds	r3, #32
 8005016:	2100      	movs	r1, #0
 8005018:	4618      	mov	r0, r3
 800501a:	f000 fb9f 	bl	800575c <RCCEx_PLLSAI2_Config>
 800501e:	4603      	mov	r3, r0
 8005020:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005022:	e003      	b.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	74fb      	strb	r3, [r7, #19]
      break;
 8005028:	e000      	b.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800502a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800502c:	7cfb      	ldrb	r3, [r7, #19]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d10b      	bne.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005032:	4b52      	ldr	r3, [pc, #328]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005034:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005038:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005040:	494e      	ldr	r1, [pc, #312]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005042:	4313      	orrs	r3, r2
 8005044:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005048:	e001      	b.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800504a:	7cfb      	ldrb	r3, [r7, #19]
 800504c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005056:	2b00      	cmp	r3, #0
 8005058:	f000 809f 	beq.w	800519a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800505c:	2300      	movs	r3, #0
 800505e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005060:	4b46      	ldr	r3, [pc, #280]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d101      	bne.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800506c:	2301      	movs	r3, #1
 800506e:	e000      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005070:	2300      	movs	r3, #0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00d      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005076:	4b41      	ldr	r3, [pc, #260]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800507a:	4a40      	ldr	r2, [pc, #256]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800507c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005080:	6593      	str	r3, [r2, #88]	; 0x58
 8005082:	4b3e      	ldr	r3, [pc, #248]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800508a:	60bb      	str	r3, [r7, #8]
 800508c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800508e:	2301      	movs	r3, #1
 8005090:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005092:	4b3b      	ldr	r3, [pc, #236]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a3a      	ldr	r2, [pc, #232]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800509c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800509e:	f7fd fa8f 	bl	80025c0 <HAL_GetTick>
 80050a2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80050a4:	e009      	b.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050a6:	f7fd fa8b 	bl	80025c0 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d902      	bls.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	74fb      	strb	r3, [r7, #19]
        break;
 80050b8:	e005      	b.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80050ba:	4b31      	ldr	r3, [pc, #196]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d0ef      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80050c6:	7cfb      	ldrb	r3, [r7, #19]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d15b      	bne.n	8005184 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80050cc:	4b2b      	ldr	r3, [pc, #172]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050d6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d01f      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050e4:	697a      	ldr	r2, [r7, #20]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d019      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80050ea:	4b24      	ldr	r3, [pc, #144]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050f4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80050f6:	4b21      	ldr	r3, [pc, #132]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050fc:	4a1f      	ldr	r2, [pc, #124]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80050fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005102:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005106:	4b1d      	ldr	r3, [pc, #116]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800510c:	4a1b      	ldr	r2, [pc, #108]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800510e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005112:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005116:	4a19      	ldr	r2, [pc, #100]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	f003 0301 	and.w	r3, r3, #1
 8005124:	2b00      	cmp	r3, #0
 8005126:	d016      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005128:	f7fd fa4a 	bl	80025c0 <HAL_GetTick>
 800512c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800512e:	e00b      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005130:	f7fd fa46 	bl	80025c0 <HAL_GetTick>
 8005134:	4602      	mov	r2, r0
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	f241 3288 	movw	r2, #5000	; 0x1388
 800513e:	4293      	cmp	r3, r2
 8005140:	d902      	bls.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	74fb      	strb	r3, [r7, #19]
            break;
 8005146:	e006      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005148:	4b0c      	ldr	r3, [pc, #48]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800514a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d0ec      	beq.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005156:	7cfb      	ldrb	r3, [r7, #19]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d10c      	bne.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800515c:	4b07      	ldr	r3, [pc, #28]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800515e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005162:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800516c:	4903      	ldr	r1, [pc, #12]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800516e:	4313      	orrs	r3, r2
 8005170:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005174:	e008      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005176:	7cfb      	ldrb	r3, [r7, #19]
 8005178:	74bb      	strb	r3, [r7, #18]
 800517a:	e005      	b.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800517c:	40021000 	.word	0x40021000
 8005180:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005184:	7cfb      	ldrb	r3, [r7, #19]
 8005186:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005188:	7c7b      	ldrb	r3, [r7, #17]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d105      	bne.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800518e:	4ba0      	ldr	r3, [pc, #640]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005192:	4a9f      	ldr	r2, [pc, #636]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005194:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005198:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00a      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051a6:	4b9a      	ldr	r3, [pc, #616]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ac:	f023 0203 	bic.w	r2, r3, #3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051b4:	4996      	ldr	r1, [pc, #600]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0302 	and.w	r3, r3, #2
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d00a      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051c8:	4b91      	ldr	r3, [pc, #580]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ce:	f023 020c 	bic.w	r2, r3, #12
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d6:	498e      	ldr	r1, [pc, #568]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051d8:	4313      	orrs	r3, r2
 80051da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 0304 	and.w	r3, r3, #4
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00a      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80051ea:	4b89      	ldr	r3, [pc, #548]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051f0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051f8:	4985      	ldr	r1, [pc, #532]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0308 	and.w	r3, r3, #8
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00a      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800520c:	4b80      	ldr	r3, [pc, #512]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800520e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005212:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800521a:	497d      	ldr	r1, [pc, #500]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800521c:	4313      	orrs	r3, r2
 800521e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0310 	and.w	r3, r3, #16
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00a      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800522e:	4b78      	ldr	r3, [pc, #480]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005230:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005234:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800523c:	4974      	ldr	r1, [pc, #464]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800523e:	4313      	orrs	r3, r2
 8005240:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f003 0320 	and.w	r3, r3, #32
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00a      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005250:	4b6f      	ldr	r3, [pc, #444]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005252:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005256:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800525e:	496c      	ldr	r1, [pc, #432]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005260:	4313      	orrs	r3, r2
 8005262:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00a      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005272:	4b67      	ldr	r3, [pc, #412]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005278:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005280:	4963      	ldr	r1, [pc, #396]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005282:	4313      	orrs	r3, r2
 8005284:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00a      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005294:	4b5e      	ldr	r3, [pc, #376]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800529a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80052a2:	495b      	ldr	r1, [pc, #364]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052a4:	4313      	orrs	r3, r2
 80052a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00a      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80052b6:	4b56      	ldr	r3, [pc, #344]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052bc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052c4:	4952      	ldr	r1, [pc, #328]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00a      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80052d8:	4b4d      	ldr	r3, [pc, #308]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052de:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052e6:	494a      	ldr	r1, [pc, #296]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052e8:	4313      	orrs	r3, r2
 80052ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00a      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80052fa:	4b45      	ldr	r3, [pc, #276]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005300:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005308:	4941      	ldr	r1, [pc, #260]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800530a:	4313      	orrs	r3, r2
 800530c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d00a      	beq.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800531c:	4b3c      	ldr	r3, [pc, #240]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800531e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005322:	f023 0203 	bic.w	r2, r3, #3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800532a:	4939      	ldr	r1, [pc, #228]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800532c:	4313      	orrs	r3, r2
 800532e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800533a:	2b00      	cmp	r3, #0
 800533c:	d028      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800533e:	4b34      	ldr	r3, [pc, #208]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005340:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005344:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800534c:	4930      	ldr	r1, [pc, #192]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800534e:	4313      	orrs	r3, r2
 8005350:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005358:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800535c:	d106      	bne.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800535e:	4b2c      	ldr	r3, [pc, #176]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	4a2b      	ldr	r2, [pc, #172]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005364:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005368:	60d3      	str	r3, [r2, #12]
 800536a:	e011      	b.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005370:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005374:	d10c      	bne.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	3304      	adds	r3, #4
 800537a:	2101      	movs	r1, #1
 800537c:	4618      	mov	r0, r3
 800537e:	f000 f8f9 	bl	8005574 <RCCEx_PLLSAI1_Config>
 8005382:	4603      	mov	r3, r0
 8005384:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005386:	7cfb      	ldrb	r3, [r7, #19]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d001      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800538c:	7cfb      	ldrb	r3, [r7, #19]
 800538e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d04d      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80053a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053a4:	d108      	bne.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80053a6:	4b1a      	ldr	r3, [pc, #104]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80053ac:	4a18      	ldr	r2, [pc, #96]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80053b2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80053b6:	e012      	b.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80053b8:	4b15      	ldr	r3, [pc, #84]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80053be:	4a14      	ldr	r2, [pc, #80]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80053c4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80053c8:	4b11      	ldr	r3, [pc, #68]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80053d6:	490e      	ldr	r1, [pc, #56]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80053e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053e6:	d106      	bne.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053e8:	4b09      	ldr	r3, [pc, #36]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	4a08      	ldr	r2, [pc, #32]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80053f2:	60d3      	str	r3, [r2, #12]
 80053f4:	e020      	b.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80053fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053fe:	d109      	bne.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005400:	4b03      	ldr	r3, [pc, #12]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	4a02      	ldr	r2, [pc, #8]	; (8005410 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005406:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800540a:	60d3      	str	r3, [r2, #12]
 800540c:	e014      	b.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800540e:	bf00      	nop
 8005410:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005418:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800541c:	d10c      	bne.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	3304      	adds	r3, #4
 8005422:	2101      	movs	r1, #1
 8005424:	4618      	mov	r0, r3
 8005426:	f000 f8a5 	bl	8005574 <RCCEx_PLLSAI1_Config>
 800542a:	4603      	mov	r3, r0
 800542c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800542e:	7cfb      	ldrb	r3, [r7, #19]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d001      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005434:	7cfb      	ldrb	r3, [r7, #19]
 8005436:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d028      	beq.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005444:	4b4a      	ldr	r3, [pc, #296]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800544a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005452:	4947      	ldr	r1, [pc, #284]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005454:	4313      	orrs	r3, r2
 8005456:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800545e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005462:	d106      	bne.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005464:	4b42      	ldr	r3, [pc, #264]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	4a41      	ldr	r2, [pc, #260]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800546a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800546e:	60d3      	str	r3, [r2, #12]
 8005470:	e011      	b.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005476:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800547a:	d10c      	bne.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	3304      	adds	r3, #4
 8005480:	2101      	movs	r1, #1
 8005482:	4618      	mov	r0, r3
 8005484:	f000 f876 	bl	8005574 <RCCEx_PLLSAI1_Config>
 8005488:	4603      	mov	r3, r0
 800548a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800548c:	7cfb      	ldrb	r3, [r7, #19]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005492:	7cfb      	ldrb	r3, [r7, #19]
 8005494:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d01e      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054a2:	4b33      	ldr	r3, [pc, #204]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054a8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054b2:	492f      	ldr	r1, [pc, #188]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054b4:	4313      	orrs	r3, r2
 80054b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054c4:	d10c      	bne.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	3304      	adds	r3, #4
 80054ca:	2102      	movs	r1, #2
 80054cc:	4618      	mov	r0, r3
 80054ce:	f000 f851 	bl	8005574 <RCCEx_PLLSAI1_Config>
 80054d2:	4603      	mov	r3, r0
 80054d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054d6:	7cfb      	ldrb	r3, [r7, #19]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80054dc:	7cfb      	ldrb	r3, [r7, #19]
 80054de:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00b      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80054ec:	4b20      	ldr	r3, [pc, #128]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80054f2:	f023 0204 	bic.w	r2, r3, #4
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054fc:	491c      	ldr	r1, [pc, #112]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054fe:	4313      	orrs	r3, r2
 8005500:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d00b      	beq.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005510:	4b17      	ldr	r3, [pc, #92]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005512:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005516:	f023 0218 	bic.w	r2, r3, #24
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005520:	4913      	ldr	r1, [pc, #76]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005522:	4313      	orrs	r3, r2
 8005524:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d017      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005534:	4b0e      	ldr	r3, [pc, #56]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005536:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800553a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005544:	490a      	ldr	r1, [pc, #40]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005546:	4313      	orrs	r3, r2
 8005548:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005552:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005556:	d105      	bne.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005558:	4b05      	ldr	r3, [pc, #20]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	4a04      	ldr	r2, [pc, #16]	; (8005570 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800555e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005562:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005564:	7cbb      	ldrb	r3, [r7, #18]
}
 8005566:	4618      	mov	r0, r3
 8005568:	3718      	adds	r7, #24
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
 800556e:	bf00      	nop
 8005570:	40021000 	.word	0x40021000

08005574 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800557e:	2300      	movs	r3, #0
 8005580:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005582:	4b72      	ldr	r3, [pc, #456]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005584:	68db      	ldr	r3, [r3, #12]
 8005586:	f003 0303 	and.w	r3, r3, #3
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00e      	beq.n	80055ac <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800558e:	4b6f      	ldr	r3, [pc, #444]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	f003 0203 	and.w	r2, r3, #3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	429a      	cmp	r2, r3
 800559c:	d103      	bne.n	80055a6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
       ||
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d142      	bne.n	800562c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	73fb      	strb	r3, [r7, #15]
 80055aa:	e03f      	b.n	800562c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	2b03      	cmp	r3, #3
 80055b2:	d018      	beq.n	80055e6 <RCCEx_PLLSAI1_Config+0x72>
 80055b4:	2b03      	cmp	r3, #3
 80055b6:	d825      	bhi.n	8005604 <RCCEx_PLLSAI1_Config+0x90>
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d002      	beq.n	80055c2 <RCCEx_PLLSAI1_Config+0x4e>
 80055bc:	2b02      	cmp	r3, #2
 80055be:	d009      	beq.n	80055d4 <RCCEx_PLLSAI1_Config+0x60>
 80055c0:	e020      	b.n	8005604 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80055c2:	4b62      	ldr	r3, [pc, #392]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 0302 	and.w	r3, r3, #2
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d11d      	bne.n	800560a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055d2:	e01a      	b.n	800560a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80055d4:	4b5d      	ldr	r3, [pc, #372]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d116      	bne.n	800560e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055e4:	e013      	b.n	800560e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80055e6:	4b59      	ldr	r3, [pc, #356]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d10f      	bne.n	8005612 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80055f2:	4b56      	ldr	r3, [pc, #344]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d109      	bne.n	8005612 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005602:	e006      	b.n	8005612 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	73fb      	strb	r3, [r7, #15]
      break;
 8005608:	e004      	b.n	8005614 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800560a:	bf00      	nop
 800560c:	e002      	b.n	8005614 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800560e:	bf00      	nop
 8005610:	e000      	b.n	8005614 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005612:	bf00      	nop
    }

    if(status == HAL_OK)
 8005614:	7bfb      	ldrb	r3, [r7, #15]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d108      	bne.n	800562c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800561a:	4b4c      	ldr	r3, [pc, #304]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	f023 0203 	bic.w	r2, r3, #3
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4949      	ldr	r1, [pc, #292]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005628:	4313      	orrs	r3, r2
 800562a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800562c:	7bfb      	ldrb	r3, [r7, #15]
 800562e:	2b00      	cmp	r3, #0
 8005630:	f040 8086 	bne.w	8005740 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005634:	4b45      	ldr	r3, [pc, #276]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a44      	ldr	r2, [pc, #272]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 800563a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800563e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005640:	f7fc ffbe 	bl	80025c0 <HAL_GetTick>
 8005644:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005646:	e009      	b.n	800565c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005648:	f7fc ffba 	bl	80025c0 <HAL_GetTick>
 800564c:	4602      	mov	r2, r0
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	2b02      	cmp	r3, #2
 8005654:	d902      	bls.n	800565c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	73fb      	strb	r3, [r7, #15]
        break;
 800565a:	e005      	b.n	8005668 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800565c:	4b3b      	ldr	r3, [pc, #236]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1ef      	bne.n	8005648 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005668:	7bfb      	ldrb	r3, [r7, #15]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d168      	bne.n	8005740 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d113      	bne.n	800569c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005674:	4b35      	ldr	r3, [pc, #212]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005676:	691a      	ldr	r2, [r3, #16]
 8005678:	4b35      	ldr	r3, [pc, #212]	; (8005750 <RCCEx_PLLSAI1_Config+0x1dc>)
 800567a:	4013      	ands	r3, r2
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	6892      	ldr	r2, [r2, #8]
 8005680:	0211      	lsls	r1, r2, #8
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	68d2      	ldr	r2, [r2, #12]
 8005686:	06d2      	lsls	r2, r2, #27
 8005688:	4311      	orrs	r1, r2
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	6852      	ldr	r2, [r2, #4]
 800568e:	3a01      	subs	r2, #1
 8005690:	0112      	lsls	r2, r2, #4
 8005692:	430a      	orrs	r2, r1
 8005694:	492d      	ldr	r1, [pc, #180]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005696:	4313      	orrs	r3, r2
 8005698:	610b      	str	r3, [r1, #16]
 800569a:	e02d      	b.n	80056f8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d115      	bne.n	80056ce <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056a2:	4b2a      	ldr	r3, [pc, #168]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 80056a4:	691a      	ldr	r2, [r3, #16]
 80056a6:	4b2b      	ldr	r3, [pc, #172]	; (8005754 <RCCEx_PLLSAI1_Config+0x1e0>)
 80056a8:	4013      	ands	r3, r2
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	6892      	ldr	r2, [r2, #8]
 80056ae:	0211      	lsls	r1, r2, #8
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	6912      	ldr	r2, [r2, #16]
 80056b4:	0852      	lsrs	r2, r2, #1
 80056b6:	3a01      	subs	r2, #1
 80056b8:	0552      	lsls	r2, r2, #21
 80056ba:	4311      	orrs	r1, r2
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	6852      	ldr	r2, [r2, #4]
 80056c0:	3a01      	subs	r2, #1
 80056c2:	0112      	lsls	r2, r2, #4
 80056c4:	430a      	orrs	r2, r1
 80056c6:	4921      	ldr	r1, [pc, #132]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	610b      	str	r3, [r1, #16]
 80056cc:	e014      	b.n	80056f8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056ce:	4b1f      	ldr	r3, [pc, #124]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 80056d0:	691a      	ldr	r2, [r3, #16]
 80056d2:	4b21      	ldr	r3, [pc, #132]	; (8005758 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056d4:	4013      	ands	r3, r2
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	6892      	ldr	r2, [r2, #8]
 80056da:	0211      	lsls	r1, r2, #8
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	6952      	ldr	r2, [r2, #20]
 80056e0:	0852      	lsrs	r2, r2, #1
 80056e2:	3a01      	subs	r2, #1
 80056e4:	0652      	lsls	r2, r2, #25
 80056e6:	4311      	orrs	r1, r2
 80056e8:	687a      	ldr	r2, [r7, #4]
 80056ea:	6852      	ldr	r2, [r2, #4]
 80056ec:	3a01      	subs	r2, #1
 80056ee:	0112      	lsls	r2, r2, #4
 80056f0:	430a      	orrs	r2, r1
 80056f2:	4916      	ldr	r1, [pc, #88]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 80056f4:	4313      	orrs	r3, r2
 80056f6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80056f8:	4b14      	ldr	r3, [pc, #80]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a13      	ldr	r2, [pc, #76]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 80056fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005702:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005704:	f7fc ff5c 	bl	80025c0 <HAL_GetTick>
 8005708:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800570a:	e009      	b.n	8005720 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800570c:	f7fc ff58 	bl	80025c0 <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	2b02      	cmp	r3, #2
 8005718:	d902      	bls.n	8005720 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	73fb      	strb	r3, [r7, #15]
          break;
 800571e:	e005      	b.n	800572c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005720:	4b0a      	ldr	r3, [pc, #40]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d0ef      	beq.n	800570c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800572c:	7bfb      	ldrb	r3, [r7, #15]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d106      	bne.n	8005740 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005732:	4b06      	ldr	r3, [pc, #24]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 8005734:	691a      	ldr	r2, [r3, #16]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	699b      	ldr	r3, [r3, #24]
 800573a:	4904      	ldr	r1, [pc, #16]	; (800574c <RCCEx_PLLSAI1_Config+0x1d8>)
 800573c:	4313      	orrs	r3, r2
 800573e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005740:	7bfb      	ldrb	r3, [r7, #15]
}
 8005742:	4618      	mov	r0, r3
 8005744:	3710      	adds	r7, #16
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	40021000 	.word	0x40021000
 8005750:	07ff800f 	.word	0x07ff800f
 8005754:	ff9f800f 	.word	0xff9f800f
 8005758:	f9ff800f 	.word	0xf9ff800f

0800575c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005766:	2300      	movs	r3, #0
 8005768:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800576a:	4b72      	ldr	r3, [pc, #456]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	f003 0303 	and.w	r3, r3, #3
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00e      	beq.n	8005794 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005776:	4b6f      	ldr	r3, [pc, #444]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	f003 0203 	and.w	r2, r3, #3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	429a      	cmp	r2, r3
 8005784:	d103      	bne.n	800578e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
       ||
 800578a:	2b00      	cmp	r3, #0
 800578c:	d142      	bne.n	8005814 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	73fb      	strb	r3, [r7, #15]
 8005792:	e03f      	b.n	8005814 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2b03      	cmp	r3, #3
 800579a:	d018      	beq.n	80057ce <RCCEx_PLLSAI2_Config+0x72>
 800579c:	2b03      	cmp	r3, #3
 800579e:	d825      	bhi.n	80057ec <RCCEx_PLLSAI2_Config+0x90>
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d002      	beq.n	80057aa <RCCEx_PLLSAI2_Config+0x4e>
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	d009      	beq.n	80057bc <RCCEx_PLLSAI2_Config+0x60>
 80057a8:	e020      	b.n	80057ec <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80057aa:	4b62      	ldr	r3, [pc, #392]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0302 	and.w	r3, r3, #2
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d11d      	bne.n	80057f2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057ba:	e01a      	b.n	80057f2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80057bc:	4b5d      	ldr	r3, [pc, #372]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d116      	bne.n	80057f6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057cc:	e013      	b.n	80057f6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80057ce:	4b59      	ldr	r3, [pc, #356]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d10f      	bne.n	80057fa <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80057da:	4b56      	ldr	r3, [pc, #344]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d109      	bne.n	80057fa <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80057ea:	e006      	b.n	80057fa <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	73fb      	strb	r3, [r7, #15]
      break;
 80057f0:	e004      	b.n	80057fc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80057f2:	bf00      	nop
 80057f4:	e002      	b.n	80057fc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80057f6:	bf00      	nop
 80057f8:	e000      	b.n	80057fc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80057fa:	bf00      	nop
    }

    if(status == HAL_OK)
 80057fc:	7bfb      	ldrb	r3, [r7, #15]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d108      	bne.n	8005814 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005802:	4b4c      	ldr	r3, [pc, #304]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	f023 0203 	bic.w	r2, r3, #3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4949      	ldr	r1, [pc, #292]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005810:	4313      	orrs	r3, r2
 8005812:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005814:	7bfb      	ldrb	r3, [r7, #15]
 8005816:	2b00      	cmp	r3, #0
 8005818:	f040 8086 	bne.w	8005928 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800581c:	4b45      	ldr	r3, [pc, #276]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a44      	ldr	r2, [pc, #272]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005822:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005826:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005828:	f7fc feca 	bl	80025c0 <HAL_GetTick>
 800582c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800582e:	e009      	b.n	8005844 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005830:	f7fc fec6 	bl	80025c0 <HAL_GetTick>
 8005834:	4602      	mov	r2, r0
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	2b02      	cmp	r3, #2
 800583c:	d902      	bls.n	8005844 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	73fb      	strb	r3, [r7, #15]
        break;
 8005842:	e005      	b.n	8005850 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005844:	4b3b      	ldr	r3, [pc, #236]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d1ef      	bne.n	8005830 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005850:	7bfb      	ldrb	r3, [r7, #15]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d168      	bne.n	8005928 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d113      	bne.n	8005884 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800585c:	4b35      	ldr	r3, [pc, #212]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 800585e:	695a      	ldr	r2, [r3, #20]
 8005860:	4b35      	ldr	r3, [pc, #212]	; (8005938 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005862:	4013      	ands	r3, r2
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	6892      	ldr	r2, [r2, #8]
 8005868:	0211      	lsls	r1, r2, #8
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	68d2      	ldr	r2, [r2, #12]
 800586e:	06d2      	lsls	r2, r2, #27
 8005870:	4311      	orrs	r1, r2
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	6852      	ldr	r2, [r2, #4]
 8005876:	3a01      	subs	r2, #1
 8005878:	0112      	lsls	r2, r2, #4
 800587a:	430a      	orrs	r2, r1
 800587c:	492d      	ldr	r1, [pc, #180]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 800587e:	4313      	orrs	r3, r2
 8005880:	614b      	str	r3, [r1, #20]
 8005882:	e02d      	b.n	80058e0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	2b01      	cmp	r3, #1
 8005888:	d115      	bne.n	80058b6 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800588a:	4b2a      	ldr	r3, [pc, #168]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 800588c:	695a      	ldr	r2, [r3, #20]
 800588e:	4b2b      	ldr	r3, [pc, #172]	; (800593c <RCCEx_PLLSAI2_Config+0x1e0>)
 8005890:	4013      	ands	r3, r2
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	6892      	ldr	r2, [r2, #8]
 8005896:	0211      	lsls	r1, r2, #8
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	6912      	ldr	r2, [r2, #16]
 800589c:	0852      	lsrs	r2, r2, #1
 800589e:	3a01      	subs	r2, #1
 80058a0:	0552      	lsls	r2, r2, #21
 80058a2:	4311      	orrs	r1, r2
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	6852      	ldr	r2, [r2, #4]
 80058a8:	3a01      	subs	r2, #1
 80058aa:	0112      	lsls	r2, r2, #4
 80058ac:	430a      	orrs	r2, r1
 80058ae:	4921      	ldr	r1, [pc, #132]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 80058b0:	4313      	orrs	r3, r2
 80058b2:	614b      	str	r3, [r1, #20]
 80058b4:	e014      	b.n	80058e0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80058b6:	4b1f      	ldr	r3, [pc, #124]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 80058b8:	695a      	ldr	r2, [r3, #20]
 80058ba:	4b21      	ldr	r3, [pc, #132]	; (8005940 <RCCEx_PLLSAI2_Config+0x1e4>)
 80058bc:	4013      	ands	r3, r2
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	6892      	ldr	r2, [r2, #8]
 80058c2:	0211      	lsls	r1, r2, #8
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	6952      	ldr	r2, [r2, #20]
 80058c8:	0852      	lsrs	r2, r2, #1
 80058ca:	3a01      	subs	r2, #1
 80058cc:	0652      	lsls	r2, r2, #25
 80058ce:	4311      	orrs	r1, r2
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	6852      	ldr	r2, [r2, #4]
 80058d4:	3a01      	subs	r2, #1
 80058d6:	0112      	lsls	r2, r2, #4
 80058d8:	430a      	orrs	r2, r1
 80058da:	4916      	ldr	r1, [pc, #88]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80058e0:	4b14      	ldr	r3, [pc, #80]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a13      	ldr	r2, [pc, #76]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 80058e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ec:	f7fc fe68 	bl	80025c0 <HAL_GetTick>
 80058f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80058f2:	e009      	b.n	8005908 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80058f4:	f7fc fe64 	bl	80025c0 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d902      	bls.n	8005908 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	73fb      	strb	r3, [r7, #15]
          break;
 8005906:	e005      	b.n	8005914 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005908:	4b0a      	ldr	r3, [pc, #40]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d0ef      	beq.n	80058f4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005914:	7bfb      	ldrb	r3, [r7, #15]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d106      	bne.n	8005928 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800591a:	4b06      	ldr	r3, [pc, #24]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 800591c:	695a      	ldr	r2, [r3, #20]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	699b      	ldr	r3, [r3, #24]
 8005922:	4904      	ldr	r1, [pc, #16]	; (8005934 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005924:	4313      	orrs	r3, r2
 8005926:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005928:	7bfb      	ldrb	r3, [r7, #15]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3710      	adds	r7, #16
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	40021000 	.word	0x40021000
 8005938:	07ff800f 	.word	0x07ff800f
 800593c:	ff9f800f 	.word	0xff9f800f
 8005940:	f9ff800f 	.word	0xf9ff800f

08005944 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d101      	bne.n	8005956 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e049      	b.n	80059ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800595c:	b2db      	uxtb	r3, r3
 800595e:	2b00      	cmp	r3, #0
 8005960:	d106      	bne.n	8005970 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f7fc fbda 	bl	8002124 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2202      	movs	r2, #2
 8005974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	3304      	adds	r3, #4
 8005980:	4619      	mov	r1, r3
 8005982:	4610      	mov	r0, r2
 8005984:	f000 faa0 	bl	8005ec8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2201      	movs	r2, #1
 80059c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3708      	adds	r7, #8
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
	...

080059f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b085      	sub	sp, #20
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d001      	beq.n	8005a0c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e047      	b.n	8005a9c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2202      	movs	r2, #2
 8005a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a23      	ldr	r2, [pc, #140]	; (8005aa8 <HAL_TIM_Base_Start+0xb4>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d01d      	beq.n	8005a5a <HAL_TIM_Base_Start+0x66>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a26:	d018      	beq.n	8005a5a <HAL_TIM_Base_Start+0x66>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a1f      	ldr	r2, [pc, #124]	; (8005aac <HAL_TIM_Base_Start+0xb8>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d013      	beq.n	8005a5a <HAL_TIM_Base_Start+0x66>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a1e      	ldr	r2, [pc, #120]	; (8005ab0 <HAL_TIM_Base_Start+0xbc>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d00e      	beq.n	8005a5a <HAL_TIM_Base_Start+0x66>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a1c      	ldr	r2, [pc, #112]	; (8005ab4 <HAL_TIM_Base_Start+0xc0>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d009      	beq.n	8005a5a <HAL_TIM_Base_Start+0x66>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a1b      	ldr	r2, [pc, #108]	; (8005ab8 <HAL_TIM_Base_Start+0xc4>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d004      	beq.n	8005a5a <HAL_TIM_Base_Start+0x66>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a19      	ldr	r2, [pc, #100]	; (8005abc <HAL_TIM_Base_Start+0xc8>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d115      	bne.n	8005a86 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	689a      	ldr	r2, [r3, #8]
 8005a60:	4b17      	ldr	r3, [pc, #92]	; (8005ac0 <HAL_TIM_Base_Start+0xcc>)
 8005a62:	4013      	ands	r3, r2
 8005a64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2b06      	cmp	r3, #6
 8005a6a:	d015      	beq.n	8005a98 <HAL_TIM_Base_Start+0xa4>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a72:	d011      	beq.n	8005a98 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f042 0201 	orr.w	r2, r2, #1
 8005a82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a84:	e008      	b.n	8005a98 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f042 0201 	orr.w	r2, r2, #1
 8005a94:	601a      	str	r2, [r3, #0]
 8005a96:	e000      	b.n	8005a9a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a9a:	2300      	movs	r3, #0
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr
 8005aa8:	40012c00 	.word	0x40012c00
 8005aac:	40000400 	.word	0x40000400
 8005ab0:	40000800 	.word	0x40000800
 8005ab4:	40000c00 	.word	0x40000c00
 8005ab8:	40013400 	.word	0x40013400
 8005abc:	40014000 	.word	0x40014000
 8005ac0:	00010007 	.word	0x00010007

08005ac4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	691b      	ldr	r3, [r3, #16]
 8005ada:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d020      	beq.n	8005b28 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f003 0302 	and.w	r3, r3, #2
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d01b      	beq.n	8005b28 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f06f 0202 	mvn.w	r2, #2
 8005af8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	699b      	ldr	r3, [r3, #24]
 8005b06:	f003 0303 	and.w	r3, r3, #3
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d003      	beq.n	8005b16 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f000 f9bc 	bl	8005e8c <HAL_TIM_IC_CaptureCallback>
 8005b14:	e005      	b.n	8005b22 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f9ae 	bl	8005e78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 f9bf 	bl	8005ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	f003 0304 	and.w	r3, r3, #4
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d020      	beq.n	8005b74 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f003 0304 	and.w	r3, r3, #4
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d01b      	beq.n	8005b74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f06f 0204 	mvn.w	r2, #4
 8005b44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2202      	movs	r2, #2
 8005b4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	699b      	ldr	r3, [r3, #24]
 8005b52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d003      	beq.n	8005b62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f000 f996 	bl	8005e8c <HAL_TIM_IC_CaptureCallback>
 8005b60:	e005      	b.n	8005b6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f000 f988 	bl	8005e78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f000 f999 	bl	8005ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	f003 0308 	and.w	r3, r3, #8
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d020      	beq.n	8005bc0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	f003 0308 	and.w	r3, r3, #8
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d01b      	beq.n	8005bc0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f06f 0208 	mvn.w	r2, #8
 8005b90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2204      	movs	r2, #4
 8005b96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	69db      	ldr	r3, [r3, #28]
 8005b9e:	f003 0303 	and.w	r3, r3, #3
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d003      	beq.n	8005bae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 f970 	bl	8005e8c <HAL_TIM_IC_CaptureCallback>
 8005bac:	e005      	b.n	8005bba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f000 f962 	bl	8005e78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f000 f973 	bl	8005ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	f003 0310 	and.w	r3, r3, #16
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d020      	beq.n	8005c0c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f003 0310 	and.w	r3, r3, #16
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d01b      	beq.n	8005c0c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f06f 0210 	mvn.w	r2, #16
 8005bdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2208      	movs	r2, #8
 8005be2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	69db      	ldr	r3, [r3, #28]
 8005bea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d003      	beq.n	8005bfa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 f94a 	bl	8005e8c <HAL_TIM_IC_CaptureCallback>
 8005bf8:	e005      	b.n	8005c06 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 f93c 	bl	8005e78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f000 f94d 	bl	8005ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	f003 0301 	and.w	r3, r3, #1
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00c      	beq.n	8005c30 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	f003 0301 	and.w	r3, r3, #1
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d007      	beq.n	8005c30 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f06f 0201 	mvn.w	r2, #1
 8005c28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f91a 	bl	8005e64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d104      	bne.n	8005c44 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00c      	beq.n	8005c5e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d007      	beq.n	8005c5e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8005c56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 fb07 	bl	800626c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d00c      	beq.n	8005c82 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d007      	beq.n	8005c82 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005c7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f000 faff 	bl	8006280 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00c      	beq.n	8005ca6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d007      	beq.n	8005ca6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f000 f907 	bl	8005eb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	f003 0320 	and.w	r3, r3, #32
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d00c      	beq.n	8005cca <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f003 0320 	and.w	r3, r3, #32
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d007      	beq.n	8005cca <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f06f 0220 	mvn.w	r2, #32
 8005cc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 fac7 	bl	8006258 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005cca:	bf00      	nop
 8005ccc:	3710      	adds	r7, #16
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b084      	sub	sp, #16
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
 8005cda:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d101      	bne.n	8005cee <HAL_TIM_ConfigClockSource+0x1c>
 8005cea:	2302      	movs	r3, #2
 8005cec:	e0b6      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x18a>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d0c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005d10:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d18:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68ba      	ldr	r2, [r7, #8]
 8005d20:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d2a:	d03e      	beq.n	8005daa <HAL_TIM_ConfigClockSource+0xd8>
 8005d2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d30:	f200 8087 	bhi.w	8005e42 <HAL_TIM_ConfigClockSource+0x170>
 8005d34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d38:	f000 8086 	beq.w	8005e48 <HAL_TIM_ConfigClockSource+0x176>
 8005d3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d40:	d87f      	bhi.n	8005e42 <HAL_TIM_ConfigClockSource+0x170>
 8005d42:	2b70      	cmp	r3, #112	; 0x70
 8005d44:	d01a      	beq.n	8005d7c <HAL_TIM_ConfigClockSource+0xaa>
 8005d46:	2b70      	cmp	r3, #112	; 0x70
 8005d48:	d87b      	bhi.n	8005e42 <HAL_TIM_ConfigClockSource+0x170>
 8005d4a:	2b60      	cmp	r3, #96	; 0x60
 8005d4c:	d050      	beq.n	8005df0 <HAL_TIM_ConfigClockSource+0x11e>
 8005d4e:	2b60      	cmp	r3, #96	; 0x60
 8005d50:	d877      	bhi.n	8005e42 <HAL_TIM_ConfigClockSource+0x170>
 8005d52:	2b50      	cmp	r3, #80	; 0x50
 8005d54:	d03c      	beq.n	8005dd0 <HAL_TIM_ConfigClockSource+0xfe>
 8005d56:	2b50      	cmp	r3, #80	; 0x50
 8005d58:	d873      	bhi.n	8005e42 <HAL_TIM_ConfigClockSource+0x170>
 8005d5a:	2b40      	cmp	r3, #64	; 0x40
 8005d5c:	d058      	beq.n	8005e10 <HAL_TIM_ConfigClockSource+0x13e>
 8005d5e:	2b40      	cmp	r3, #64	; 0x40
 8005d60:	d86f      	bhi.n	8005e42 <HAL_TIM_ConfigClockSource+0x170>
 8005d62:	2b30      	cmp	r3, #48	; 0x30
 8005d64:	d064      	beq.n	8005e30 <HAL_TIM_ConfigClockSource+0x15e>
 8005d66:	2b30      	cmp	r3, #48	; 0x30
 8005d68:	d86b      	bhi.n	8005e42 <HAL_TIM_ConfigClockSource+0x170>
 8005d6a:	2b20      	cmp	r3, #32
 8005d6c:	d060      	beq.n	8005e30 <HAL_TIM_ConfigClockSource+0x15e>
 8005d6e:	2b20      	cmp	r3, #32
 8005d70:	d867      	bhi.n	8005e42 <HAL_TIM_ConfigClockSource+0x170>
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d05c      	beq.n	8005e30 <HAL_TIM_ConfigClockSource+0x15e>
 8005d76:	2b10      	cmp	r3, #16
 8005d78:	d05a      	beq.n	8005e30 <HAL_TIM_ConfigClockSource+0x15e>
 8005d7a:	e062      	b.n	8005e42 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d8c:	f000 f9bc 	bl	8006108 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005d9e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68ba      	ldr	r2, [r7, #8]
 8005da6:	609a      	str	r2, [r3, #8]
      break;
 8005da8:	e04f      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005dba:	f000 f9a5 	bl	8006108 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	689a      	ldr	r2, [r3, #8]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005dcc:	609a      	str	r2, [r3, #8]
      break;
 8005dce:	e03c      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ddc:	461a      	mov	r2, r3
 8005dde:	f000 f919 	bl	8006014 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2150      	movs	r1, #80	; 0x50
 8005de8:	4618      	mov	r0, r3
 8005dea:	f000 f972 	bl	80060d2 <TIM_ITRx_SetConfig>
      break;
 8005dee:	e02c      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	f000 f938 	bl	8006072 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	2160      	movs	r1, #96	; 0x60
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f000 f962 	bl	80060d2 <TIM_ITRx_SetConfig>
      break;
 8005e0e:	e01c      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	f000 f8f9 	bl	8006014 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2140      	movs	r1, #64	; 0x40
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f000 f952 	bl	80060d2 <TIM_ITRx_SetConfig>
      break;
 8005e2e:	e00c      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4619      	mov	r1, r3
 8005e3a:	4610      	mov	r0, r2
 8005e3c:	f000 f949 	bl	80060d2 <TIM_ITRx_SetConfig>
      break;
 8005e40:	e003      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	73fb      	strb	r3, [r7, #15]
      break;
 8005e46:	e000      	b.n	8005e4a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005e48:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3710      	adds	r7, #16
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005e6c:	bf00      	nop
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e80:	bf00      	nop
 8005e82:	370c      	adds	r7, #12
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr

08005e8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e94:	bf00      	nop
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ea8:	bf00      	nop
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b083      	sub	sp, #12
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ebc:	bf00      	nop
 8005ebe:	370c      	adds	r7, #12
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b085      	sub	sp, #20
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a46      	ldr	r2, [pc, #280]	; (8005ff4 <TIM_Base_SetConfig+0x12c>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d013      	beq.n	8005f08 <TIM_Base_SetConfig+0x40>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ee6:	d00f      	beq.n	8005f08 <TIM_Base_SetConfig+0x40>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a43      	ldr	r2, [pc, #268]	; (8005ff8 <TIM_Base_SetConfig+0x130>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d00b      	beq.n	8005f08 <TIM_Base_SetConfig+0x40>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a42      	ldr	r2, [pc, #264]	; (8005ffc <TIM_Base_SetConfig+0x134>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d007      	beq.n	8005f08 <TIM_Base_SetConfig+0x40>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a41      	ldr	r2, [pc, #260]	; (8006000 <TIM_Base_SetConfig+0x138>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d003      	beq.n	8005f08 <TIM_Base_SetConfig+0x40>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	4a40      	ldr	r2, [pc, #256]	; (8006004 <TIM_Base_SetConfig+0x13c>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d108      	bne.n	8005f1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a35      	ldr	r2, [pc, #212]	; (8005ff4 <TIM_Base_SetConfig+0x12c>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d01f      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f28:	d01b      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a32      	ldr	r2, [pc, #200]	; (8005ff8 <TIM_Base_SetConfig+0x130>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d017      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a31      	ldr	r2, [pc, #196]	; (8005ffc <TIM_Base_SetConfig+0x134>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d013      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a30      	ldr	r2, [pc, #192]	; (8006000 <TIM_Base_SetConfig+0x138>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d00f      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a2f      	ldr	r2, [pc, #188]	; (8006004 <TIM_Base_SetConfig+0x13c>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d00b      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a2e      	ldr	r2, [pc, #184]	; (8006008 <TIM_Base_SetConfig+0x140>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d007      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a2d      	ldr	r2, [pc, #180]	; (800600c <TIM_Base_SetConfig+0x144>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d003      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a2c      	ldr	r2, [pc, #176]	; (8006010 <TIM_Base_SetConfig+0x148>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d108      	bne.n	8005f74 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	68fa      	ldr	r2, [r7, #12]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	689a      	ldr	r2, [r3, #8]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a16      	ldr	r2, [pc, #88]	; (8005ff4 <TIM_Base_SetConfig+0x12c>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d00f      	beq.n	8005fc0 <TIM_Base_SetConfig+0xf8>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a18      	ldr	r2, [pc, #96]	; (8006004 <TIM_Base_SetConfig+0x13c>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d00b      	beq.n	8005fc0 <TIM_Base_SetConfig+0xf8>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	4a17      	ldr	r2, [pc, #92]	; (8006008 <TIM_Base_SetConfig+0x140>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d007      	beq.n	8005fc0 <TIM_Base_SetConfig+0xf8>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4a16      	ldr	r2, [pc, #88]	; (800600c <TIM_Base_SetConfig+0x144>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d003      	beq.n	8005fc0 <TIM_Base_SetConfig+0xf8>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a15      	ldr	r2, [pc, #84]	; (8006010 <TIM_Base_SetConfig+0x148>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d103      	bne.n	8005fc8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	691a      	ldr	r2, [r3, #16]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	f003 0301 	and.w	r3, r3, #1
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d105      	bne.n	8005fe6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	f023 0201 	bic.w	r2, r3, #1
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	611a      	str	r2, [r3, #16]
  }
}
 8005fe6:	bf00      	nop
 8005fe8:	3714      	adds	r7, #20
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	40012c00 	.word	0x40012c00
 8005ff8:	40000400 	.word	0x40000400
 8005ffc:	40000800 	.word	0x40000800
 8006000:	40000c00 	.word	0x40000c00
 8006004:	40013400 	.word	0x40013400
 8006008:	40014000 	.word	0x40014000
 800600c:	40014400 	.word	0x40014400
 8006010:	40014800 	.word	0x40014800

08006014 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006014:	b480      	push	{r7}
 8006016:	b087      	sub	sp, #28
 8006018:	af00      	add	r7, sp, #0
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6a1b      	ldr	r3, [r3, #32]
 8006024:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	f023 0201 	bic.w	r2, r3, #1
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800603e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	011b      	lsls	r3, r3, #4
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	4313      	orrs	r3, r2
 8006048:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	f023 030a 	bic.w	r3, r3, #10
 8006050:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006052:	697a      	ldr	r2, [r7, #20]
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	4313      	orrs	r3, r2
 8006058:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	693a      	ldr	r2, [r7, #16]
 800605e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	697a      	ldr	r2, [r7, #20]
 8006064:	621a      	str	r2, [r3, #32]
}
 8006066:	bf00      	nop
 8006068:	371c      	adds	r7, #28
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr

08006072 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006072:	b480      	push	{r7}
 8006074:	b087      	sub	sp, #28
 8006076:	af00      	add	r7, sp, #0
 8006078:	60f8      	str	r0, [r7, #12]
 800607a:	60b9      	str	r1, [r7, #8]
 800607c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6a1b      	ldr	r3, [r3, #32]
 8006082:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6a1b      	ldr	r3, [r3, #32]
 8006088:	f023 0210 	bic.w	r2, r3, #16
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	699b      	ldr	r3, [r3, #24]
 8006094:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800609c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	031b      	lsls	r3, r3, #12
 80060a2:	693a      	ldr	r2, [r7, #16]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80060ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	011b      	lsls	r3, r3, #4
 80060b4:	697a      	ldr	r2, [r7, #20]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	697a      	ldr	r2, [r7, #20]
 80060c4:	621a      	str	r2, [r3, #32]
}
 80060c6:	bf00      	nop
 80060c8:	371c      	adds	r7, #28
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr

080060d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060d2:	b480      	push	{r7}
 80060d4:	b085      	sub	sp, #20
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
 80060da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060ea:	683a      	ldr	r2, [r7, #0]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	f043 0307 	orr.w	r3, r3, #7
 80060f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	68fa      	ldr	r2, [r7, #12]
 80060fa:	609a      	str	r2, [r3, #8]
}
 80060fc:	bf00      	nop
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006108:	b480      	push	{r7}
 800610a:	b087      	sub	sp, #28
 800610c:	af00      	add	r7, sp, #0
 800610e:	60f8      	str	r0, [r7, #12]
 8006110:	60b9      	str	r1, [r7, #8]
 8006112:	607a      	str	r2, [r7, #4]
 8006114:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006122:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	021a      	lsls	r2, r3, #8
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	431a      	orrs	r2, r3
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	4313      	orrs	r3, r2
 8006130:	697a      	ldr	r2, [r7, #20]
 8006132:	4313      	orrs	r3, r2
 8006134:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	697a      	ldr	r2, [r7, #20]
 800613a:	609a      	str	r2, [r3, #8]
}
 800613c:	bf00      	nop
 800613e:	371c      	adds	r7, #28
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr

08006148 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006148:	b480      	push	{r7}
 800614a:	b085      	sub	sp, #20
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006158:	2b01      	cmp	r3, #1
 800615a:	d101      	bne.n	8006160 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800615c:	2302      	movs	r3, #2
 800615e:	e068      	b.n	8006232 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2202      	movs	r2, #2
 800616c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a2e      	ldr	r2, [pc, #184]	; (8006240 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d004      	beq.n	8006194 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a2d      	ldr	r2, [pc, #180]	; (8006244 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d108      	bne.n	80061a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800619a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68fa      	ldr	r2, [r7, #12]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	68fa      	ldr	r2, [r7, #12]
 80061be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a1e      	ldr	r2, [pc, #120]	; (8006240 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d01d      	beq.n	8006206 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061d2:	d018      	beq.n	8006206 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a1b      	ldr	r2, [pc, #108]	; (8006248 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d013      	beq.n	8006206 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a1a      	ldr	r2, [pc, #104]	; (800624c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d00e      	beq.n	8006206 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a18      	ldr	r2, [pc, #96]	; (8006250 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d009      	beq.n	8006206 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a13      	ldr	r2, [pc, #76]	; (8006244 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d004      	beq.n	8006206 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a14      	ldr	r2, [pc, #80]	; (8006254 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d10c      	bne.n	8006220 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800620c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	68ba      	ldr	r2, [r7, #8]
 8006214:	4313      	orrs	r3, r2
 8006216:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	68ba      	ldr	r2, [r7, #8]
 800621e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006230:	2300      	movs	r3, #0
}
 8006232:	4618      	mov	r0, r3
 8006234:	3714      	adds	r7, #20
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	40012c00 	.word	0x40012c00
 8006244:	40013400 	.word	0x40013400
 8006248:	40000400 	.word	0x40000400
 800624c:	40000800 	.word	0x40000800
 8006250:	40000c00 	.word	0x40000c00
 8006254:	40014000 	.word	0x40014000

08006258 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006258:	b480      	push	{r7}
 800625a:	b083      	sub	sp, #12
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626a:	4770      	bx	lr

0800626c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800626c:	b480      	push	{r7}
 800626e:	b083      	sub	sp, #12
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006274:	bf00      	nop
 8006276:	370c      	adds	r7, #12
 8006278:	46bd      	mov	sp, r7
 800627a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627e:	4770      	bx	lr

08006280 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006280:	b480      	push	{r7}
 8006282:	b083      	sub	sp, #12
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b082      	sub	sp, #8
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d101      	bne.n	80062a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e042      	b.n	800632c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d106      	bne.n	80062be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f7fb ff57 	bl	800216c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2224      	movs	r2, #36	; 0x24
 80062c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f022 0201 	bic.w	r2, r2, #1
 80062d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d002      	beq.n	80062e4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 ff62 	bl	80071a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f000 fc63 	bl	8006bb0 <UART_SetConfig>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d101      	bne.n	80062f4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80062f0:	2301      	movs	r3, #1
 80062f2:	e01b      	b.n	800632c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	685a      	ldr	r2, [r3, #4]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006302:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	689a      	ldr	r2, [r3, #8]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006312:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f042 0201 	orr.w	r2, r2, #1
 8006322:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f000 ffe1 	bl	80072ec <UART_CheckIdleState>
 800632a:	4603      	mov	r3, r0
}
 800632c:	4618      	mov	r0, r3
 800632e:	3708      	adds	r7, #8
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b08a      	sub	sp, #40	; 0x28
 8006338:	af02      	add	r7, sp, #8
 800633a:	60f8      	str	r0, [r7, #12]
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	603b      	str	r3, [r7, #0]
 8006340:	4613      	mov	r3, r2
 8006342:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800634a:	2b20      	cmp	r3, #32
 800634c:	d17c      	bne.n	8006448 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d002      	beq.n	800635a <HAL_UART_Transmit+0x26>
 8006354:	88fb      	ldrh	r3, [r7, #6]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d101      	bne.n	800635e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	e075      	b.n	800644a <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2200      	movs	r2, #0
 8006362:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2221      	movs	r2, #33	; 0x21
 800636a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800636e:	f7fc f927 	bl	80025c0 <HAL_GetTick>
 8006372:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	88fa      	ldrh	r2, [r7, #6]
 8006378:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	88fa      	ldrh	r2, [r7, #6]
 8006380:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800638c:	d108      	bne.n	80063a0 <HAL_UART_Transmit+0x6c>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d104      	bne.n	80063a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006396:	2300      	movs	r3, #0
 8006398:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	61bb      	str	r3, [r7, #24]
 800639e:	e003      	b.n	80063a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80063a4:	2300      	movs	r3, #0
 80063a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80063a8:	e031      	b.n	800640e <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	9300      	str	r3, [sp, #0]
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	2200      	movs	r2, #0
 80063b2:	2180      	movs	r1, #128	; 0x80
 80063b4:	68f8      	ldr	r0, [r7, #12]
 80063b6:	f001 f843 	bl	8007440 <UART_WaitOnFlagUntilTimeout>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d005      	beq.n	80063cc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2220      	movs	r2, #32
 80063c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e03e      	b.n	800644a <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d10b      	bne.n	80063ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	881a      	ldrh	r2, [r3, #0]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063de:	b292      	uxth	r2, r2
 80063e0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80063e2:	69bb      	ldr	r3, [r7, #24]
 80063e4:	3302      	adds	r3, #2
 80063e6:	61bb      	str	r3, [r7, #24]
 80063e8:	e008      	b.n	80063fc <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	781a      	ldrb	r2, [r3, #0]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	b292      	uxth	r2, r2
 80063f4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	3301      	adds	r3, #1
 80063fa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006402:	b29b      	uxth	r3, r3
 8006404:	3b01      	subs	r3, #1
 8006406:	b29a      	uxth	r2, r3
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006414:	b29b      	uxth	r3, r3
 8006416:	2b00      	cmp	r3, #0
 8006418:	d1c7      	bne.n	80063aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	9300      	str	r3, [sp, #0]
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	2200      	movs	r2, #0
 8006422:	2140      	movs	r1, #64	; 0x40
 8006424:	68f8      	ldr	r0, [r7, #12]
 8006426:	f001 f80b 	bl	8007440 <UART_WaitOnFlagUntilTimeout>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d005      	beq.n	800643c <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2220      	movs	r2, #32
 8006434:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	e006      	b.n	800644a <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2220      	movs	r2, #32
 8006440:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8006444:	2300      	movs	r3, #0
 8006446:	e000      	b.n	800644a <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 8006448:	2302      	movs	r3, #2
  }
}
 800644a:	4618      	mov	r0, r3
 800644c:	3720      	adds	r7, #32
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
	...

08006454 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b08a      	sub	sp, #40	; 0x28
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	4613      	mov	r3, r2
 8006460:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006468:	2b20      	cmp	r3, #32
 800646a:	d137      	bne.n	80064dc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d002      	beq.n	8006478 <HAL_UART_Receive_IT+0x24>
 8006472:	88fb      	ldrh	r3, [r7, #6]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d101      	bne.n	800647c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e030      	b.n	80064de <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a18      	ldr	r2, [pc, #96]	; (80064e8 <HAL_UART_Receive_IT+0x94>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d01f      	beq.n	80064cc <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006496:	2b00      	cmp	r3, #0
 8006498:	d018      	beq.n	80064cc <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	e853 3f00 	ldrex	r3, [r3]
 80064a6:	613b      	str	r3, [r7, #16]
   return(result);
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80064ae:	627b      	str	r3, [r7, #36]	; 0x24
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	461a      	mov	r2, r3
 80064b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b8:	623b      	str	r3, [r7, #32]
 80064ba:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064bc:	69f9      	ldr	r1, [r7, #28]
 80064be:	6a3a      	ldr	r2, [r7, #32]
 80064c0:	e841 2300 	strex	r3, r2, [r1]
 80064c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d1e6      	bne.n	800649a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80064cc:	88fb      	ldrh	r3, [r7, #6]
 80064ce:	461a      	mov	r2, r3
 80064d0:	68b9      	ldr	r1, [r7, #8]
 80064d2:	68f8      	ldr	r0, [r7, #12]
 80064d4:	f001 f822 	bl	800751c <UART_Start_Receive_IT>
 80064d8:	4603      	mov	r3, r0
 80064da:	e000      	b.n	80064de <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80064dc:	2302      	movs	r3, #2
  }
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3728      	adds	r7, #40	; 0x28
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	bf00      	nop
 80064e8:	40008000 	.word	0x40008000

080064ec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b0ba      	sub	sp, #232	; 0xe8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	69db      	ldr	r3, [r3, #28]
 80064fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006512:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006516:	f640 030f 	movw	r3, #2063	; 0x80f
 800651a:	4013      	ands	r3, r2
 800651c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006520:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006524:	2b00      	cmp	r3, #0
 8006526:	d11b      	bne.n	8006560 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006528:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800652c:	f003 0320 	and.w	r3, r3, #32
 8006530:	2b00      	cmp	r3, #0
 8006532:	d015      	beq.n	8006560 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006534:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006538:	f003 0320 	and.w	r3, r3, #32
 800653c:	2b00      	cmp	r3, #0
 800653e:	d105      	bne.n	800654c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006540:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006548:	2b00      	cmp	r3, #0
 800654a:	d009      	beq.n	8006560 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006550:	2b00      	cmp	r3, #0
 8006552:	f000 8300 	beq.w	8006b56 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	4798      	blx	r3
      }
      return;
 800655e:	e2fa      	b.n	8006b56 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8006560:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006564:	2b00      	cmp	r3, #0
 8006566:	f000 8123 	beq.w	80067b0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800656a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800656e:	4b8d      	ldr	r3, [pc, #564]	; (80067a4 <HAL_UART_IRQHandler+0x2b8>)
 8006570:	4013      	ands	r3, r2
 8006572:	2b00      	cmp	r3, #0
 8006574:	d106      	bne.n	8006584 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006576:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800657a:	4b8b      	ldr	r3, [pc, #556]	; (80067a8 <HAL_UART_IRQHandler+0x2bc>)
 800657c:	4013      	ands	r3, r2
 800657e:	2b00      	cmp	r3, #0
 8006580:	f000 8116 	beq.w	80067b0 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006588:	f003 0301 	and.w	r3, r3, #1
 800658c:	2b00      	cmp	r3, #0
 800658e:	d011      	beq.n	80065b4 <HAL_UART_IRQHandler+0xc8>
 8006590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006594:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00b      	beq.n	80065b4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2201      	movs	r2, #1
 80065a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065aa:	f043 0201 	orr.w	r2, r3, #1
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80065b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065b8:	f003 0302 	and.w	r3, r3, #2
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d011      	beq.n	80065e4 <HAL_UART_IRQHandler+0xf8>
 80065c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d00b      	beq.n	80065e4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2202      	movs	r2, #2
 80065d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065da:	f043 0204 	orr.w	r2, r3, #4
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80065e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065e8:	f003 0304 	and.w	r3, r3, #4
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d011      	beq.n	8006614 <HAL_UART_IRQHandler+0x128>
 80065f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065f4:	f003 0301 	and.w	r3, r3, #1
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d00b      	beq.n	8006614 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2204      	movs	r2, #4
 8006602:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800660a:	f043 0202 	orr.w	r2, r3, #2
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006614:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006618:	f003 0308 	and.w	r3, r3, #8
 800661c:	2b00      	cmp	r3, #0
 800661e:	d017      	beq.n	8006650 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006624:	f003 0320 	and.w	r3, r3, #32
 8006628:	2b00      	cmp	r3, #0
 800662a:	d105      	bne.n	8006638 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800662c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8006630:	4b5c      	ldr	r3, [pc, #368]	; (80067a4 <HAL_UART_IRQHandler+0x2b8>)
 8006632:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006634:	2b00      	cmp	r3, #0
 8006636:	d00b      	beq.n	8006650 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2208      	movs	r2, #8
 800663e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006646:	f043 0208 	orr.w	r2, r3, #8
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006654:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006658:	2b00      	cmp	r3, #0
 800665a:	d012      	beq.n	8006682 <HAL_UART_IRQHandler+0x196>
 800665c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006660:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006664:	2b00      	cmp	r3, #0
 8006666:	d00c      	beq.n	8006682 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006670:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006678:	f043 0220 	orr.w	r2, r3, #32
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006688:	2b00      	cmp	r3, #0
 800668a:	f000 8266 	beq.w	8006b5a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800668e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006692:	f003 0320 	and.w	r3, r3, #32
 8006696:	2b00      	cmp	r3, #0
 8006698:	d013      	beq.n	80066c2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800669a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800669e:	f003 0320 	and.w	r3, r3, #32
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d105      	bne.n	80066b2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80066a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80066aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d007      	beq.n	80066c2 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d003      	beq.n	80066c2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066c8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066d6:	2b40      	cmp	r3, #64	; 0x40
 80066d8:	d005      	beq.n	80066e6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80066da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80066de:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d054      	beq.n	8006790 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f001 f83a 	bl	8007760 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066f6:	2b40      	cmp	r3, #64	; 0x40
 80066f8:	d146      	bne.n	8006788 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	3308      	adds	r3, #8
 8006700:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006704:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006708:	e853 3f00 	ldrex	r3, [r3]
 800670c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006710:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006714:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006718:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	3308      	adds	r3, #8
 8006722:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006726:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800672a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006732:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006736:	e841 2300 	strex	r3, r2, [r1]
 800673a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800673e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d1d9      	bne.n	80066fa <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800674c:	2b00      	cmp	r3, #0
 800674e:	d017      	beq.n	8006780 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006756:	4a15      	ldr	r2, [pc, #84]	; (80067ac <HAL_UART_IRQHandler+0x2c0>)
 8006758:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006760:	4618      	mov	r0, r3
 8006762:	f7fd f8ca 	bl	80038fa <HAL_DMA_Abort_IT>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d019      	beq.n	80067a0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006774:	687a      	ldr	r2, [r7, #4]
 8006776:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800677a:	4610      	mov	r0, r2
 800677c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800677e:	e00f      	b.n	80067a0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 f9ff 	bl	8006b84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006786:	e00b      	b.n	80067a0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f000 f9fb 	bl	8006b84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800678e:	e007      	b.n	80067a0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 f9f7 	bl	8006b84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800679e:	e1dc      	b.n	8006b5a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067a0:	bf00      	nop
    return;
 80067a2:	e1da      	b.n	8006b5a <HAL_UART_IRQHandler+0x66e>
 80067a4:	10000001 	.word	0x10000001
 80067a8:	04000120 	.word	0x04000120
 80067ac:	0800782d 	.word	0x0800782d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	f040 8170 	bne.w	8006a9a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80067ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067be:	f003 0310 	and.w	r3, r3, #16
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	f000 8169 	beq.w	8006a9a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80067c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067cc:	f003 0310 	and.w	r3, r3, #16
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f000 8162 	beq.w	8006a9a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2210      	movs	r2, #16
 80067dc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e8:	2b40      	cmp	r3, #64	; 0x40
 80067ea:	f040 80d8 	bne.w	800699e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80067fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006800:	2b00      	cmp	r3, #0
 8006802:	f000 80af 	beq.w	8006964 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800680c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006810:	429a      	cmp	r2, r3
 8006812:	f080 80a7 	bcs.w	8006964 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800681c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f003 0320 	and.w	r3, r3, #32
 800682e:	2b00      	cmp	r3, #0
 8006830:	f040 8087 	bne.w	8006942 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006840:	e853 3f00 	ldrex	r3, [r3]
 8006844:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006848:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800684c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006850:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	461a      	mov	r2, r3
 800685a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800685e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006862:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006866:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800686a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800686e:	e841 2300 	strex	r3, r2, [r1]
 8006872:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006876:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800687a:	2b00      	cmp	r3, #0
 800687c:	d1da      	bne.n	8006834 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	3308      	adds	r3, #8
 8006884:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006886:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006888:	e853 3f00 	ldrex	r3, [r3]
 800688c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800688e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006890:	f023 0301 	bic.w	r3, r3, #1
 8006894:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	3308      	adds	r3, #8
 800689e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80068a2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80068a6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80068aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80068ae:	e841 2300 	strex	r3, r2, [r1]
 80068b2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80068b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1e1      	bne.n	800687e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	3308      	adds	r3, #8
 80068c0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80068c4:	e853 3f00 	ldrex	r3, [r3]
 80068c8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80068ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	3308      	adds	r3, #8
 80068da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80068de:	66fa      	str	r2, [r7, #108]	; 0x6c
 80068e0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80068e4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80068e6:	e841 2300 	strex	r3, r2, [r1]
 80068ea:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80068ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1e3      	bne.n	80068ba <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2220      	movs	r2, #32
 80068f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006906:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006908:	e853 3f00 	ldrex	r3, [r3]
 800690c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800690e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006910:	f023 0310 	bic.w	r3, r3, #16
 8006914:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	461a      	mov	r2, r3
 800691e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006922:	65bb      	str	r3, [r7, #88]	; 0x58
 8006924:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006926:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006928:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800692a:	e841 2300 	strex	r3, r2, [r1]
 800692e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006930:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1e4      	bne.n	8006900 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800693c:	4618      	mov	r0, r3
 800693e:	f7fc ff80 	bl	8003842 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2202      	movs	r2, #2
 8006946:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006954:	b29b      	uxth	r3, r3
 8006956:	1ad3      	subs	r3, r2, r3
 8006958:	b29b      	uxth	r3, r3
 800695a:	4619      	mov	r1, r3
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f000 f91b 	bl	8006b98 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006962:	e0fc      	b.n	8006b5e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800696a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800696e:	429a      	cmp	r2, r3
 8006970:	f040 80f5 	bne.w	8006b5e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f003 0320 	and.w	r3, r3, #32
 8006982:	2b20      	cmp	r3, #32
 8006984:	f040 80eb 	bne.w	8006b5e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2202      	movs	r2, #2
 800698c:	671a      	str	r2, [r3, #112]	; 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006994:	4619      	mov	r1, r3
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 f8fe 	bl	8006b98 <HAL_UARTEx_RxEventCallback>
      return;
 800699c:	e0df      	b.n	8006b5e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	f000 80d1 	beq.w	8006b62 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80069c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	f000 80cc 	beq.w	8006b62 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069d2:	e853 3f00 	ldrex	r3, [r3]
 80069d6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80069d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	461a      	mov	r2, r3
 80069e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80069ec:	647b      	str	r3, [r7, #68]	; 0x44
 80069ee:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80069f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80069f4:	e841 2300 	strex	r3, r2, [r1]
 80069f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80069fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d1e4      	bne.n	80069ca <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	3308      	adds	r3, #8
 8006a06:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0a:	e853 3f00 	ldrex	r3, [r3]
 8006a0e:	623b      	str	r3, [r7, #32]
   return(result);
 8006a10:	6a3b      	ldr	r3, [r7, #32]
 8006a12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a16:	f023 0301 	bic.w	r3, r3, #1
 8006a1a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	3308      	adds	r3, #8
 8006a24:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006a28:	633a      	str	r2, [r7, #48]	; 0x30
 8006a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a2c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a30:	e841 2300 	strex	r3, r2, [r1]
 8006a34:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d1e1      	bne.n	8006a00 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2220      	movs	r2, #32
 8006a40:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	e853 3f00 	ldrex	r3, [r3]
 8006a5c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f023 0310 	bic.w	r3, r3, #16
 8006a64:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006a72:	61fb      	str	r3, [r7, #28]
 8006a74:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a76:	69b9      	ldr	r1, [r7, #24]
 8006a78:	69fa      	ldr	r2, [r7, #28]
 8006a7a:	e841 2300 	strex	r3, r2, [r1]
 8006a7e:	617b      	str	r3, [r7, #20]
   return(result);
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1e4      	bne.n	8006a50 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2202      	movs	r2, #2
 8006a8a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006a90:	4619      	mov	r1, r3
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 f880 	bl	8006b98 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006a98:	e063      	b.n	8006b62 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d00e      	beq.n	8006ac4 <HAL_UART_IRQHandler+0x5d8>
 8006aa6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006aaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d008      	beq.n	8006ac4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006aba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f001 fc1f 	bl	8008300 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ac2:	e051      	b.n	8006b68 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006ac4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ac8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d014      	beq.n	8006afa <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006ad0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ad4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d105      	bne.n	8006ae8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006adc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ae0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d008      	beq.n	8006afa <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d03a      	beq.n	8006b66 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	4798      	blx	r3
    }
    return;
 8006af8:	e035      	b.n	8006b66 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006afa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d009      	beq.n	8006b1a <HAL_UART_IRQHandler+0x62e>
 8006b06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d003      	beq.n	8006b1a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 fea0 	bl	8007858 <UART_EndTransmit_IT>
    return;
 8006b18:	e026      	b.n	8006b68 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006b1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b1e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d009      	beq.n	8006b3a <HAL_UART_IRQHandler+0x64e>
 8006b26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b2a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d003      	beq.n	8006b3a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f001 fbf8 	bl	8008328 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b38:	e016      	b.n	8006b68 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d010      	beq.n	8006b68 <HAL_UART_IRQHandler+0x67c>
 8006b46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	da0c      	bge.n	8006b68 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f001 fbe0 	bl	8008314 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006b54:	e008      	b.n	8006b68 <HAL_UART_IRQHandler+0x67c>
      return;
 8006b56:	bf00      	nop
 8006b58:	e006      	b.n	8006b68 <HAL_UART_IRQHandler+0x67c>
    return;
 8006b5a:	bf00      	nop
 8006b5c:	e004      	b.n	8006b68 <HAL_UART_IRQHandler+0x67c>
      return;
 8006b5e:	bf00      	nop
 8006b60:	e002      	b.n	8006b68 <HAL_UART_IRQHandler+0x67c>
      return;
 8006b62:	bf00      	nop
 8006b64:	e000      	b.n	8006b68 <HAL_UART_IRQHandler+0x67c>
    return;
 8006b66:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8006b68:	37e8      	adds	r7, #232	; 0xe8
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop

08006b70 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006b78:	bf00      	nop
 8006b7a:	370c      	adds	r7, #12
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006b8c:	bf00      	nop
 8006b8e:	370c      	adds	r7, #12
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bb4:	b08c      	sub	sp, #48	; 0x30
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	689a      	ldr	r2, [r3, #8]
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	691b      	ldr	r3, [r3, #16]
 8006bc8:	431a      	orrs	r2, r3
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	695b      	ldr	r3, [r3, #20]
 8006bce:	431a      	orrs	r2, r3
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	69db      	ldr	r3, [r3, #28]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	681a      	ldr	r2, [r3, #0]
 8006bde:	4baa      	ldr	r3, [pc, #680]	; (8006e88 <UART_SetConfig+0x2d8>)
 8006be0:	4013      	ands	r3, r2
 8006be2:	697a      	ldr	r2, [r7, #20]
 8006be4:	6812      	ldr	r2, [r2, #0]
 8006be6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006be8:	430b      	orrs	r3, r1
 8006bea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	68da      	ldr	r2, [r3, #12]
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	430a      	orrs	r2, r1
 8006c00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	699b      	ldr	r3, [r3, #24]
 8006c06:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a9f      	ldr	r2, [pc, #636]	; (8006e8c <UART_SetConfig+0x2dc>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d004      	beq.n	8006c1c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	6a1b      	ldr	r3, [r3, #32]
 8006c16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006c26:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006c2a:	697a      	ldr	r2, [r7, #20]
 8006c2c:	6812      	ldr	r2, [r2, #0]
 8006c2e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c30:	430b      	orrs	r3, r1
 8006c32:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c3a:	f023 010f 	bic.w	r1, r3, #15
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	430a      	orrs	r2, r1
 8006c48:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a90      	ldr	r2, [pc, #576]	; (8006e90 <UART_SetConfig+0x2e0>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d125      	bne.n	8006ca0 <UART_SetConfig+0xf0>
 8006c54:	4b8f      	ldr	r3, [pc, #572]	; (8006e94 <UART_SetConfig+0x2e4>)
 8006c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c5a:	f003 0303 	and.w	r3, r3, #3
 8006c5e:	2b03      	cmp	r3, #3
 8006c60:	d81a      	bhi.n	8006c98 <UART_SetConfig+0xe8>
 8006c62:	a201      	add	r2, pc, #4	; (adr r2, 8006c68 <UART_SetConfig+0xb8>)
 8006c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c68:	08006c79 	.word	0x08006c79
 8006c6c:	08006c89 	.word	0x08006c89
 8006c70:	08006c81 	.word	0x08006c81
 8006c74:	08006c91 	.word	0x08006c91
 8006c78:	2301      	movs	r3, #1
 8006c7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c7e:	e116      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006c80:	2302      	movs	r3, #2
 8006c82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c86:	e112      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006c88:	2304      	movs	r3, #4
 8006c8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c8e:	e10e      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006c90:	2308      	movs	r3, #8
 8006c92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c96:	e10a      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006c98:	2310      	movs	r3, #16
 8006c9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c9e:	e106      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a7c      	ldr	r2, [pc, #496]	; (8006e98 <UART_SetConfig+0x2e8>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d138      	bne.n	8006d1c <UART_SetConfig+0x16c>
 8006caa:	4b7a      	ldr	r3, [pc, #488]	; (8006e94 <UART_SetConfig+0x2e4>)
 8006cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cb0:	f003 030c 	and.w	r3, r3, #12
 8006cb4:	2b0c      	cmp	r3, #12
 8006cb6:	d82d      	bhi.n	8006d14 <UART_SetConfig+0x164>
 8006cb8:	a201      	add	r2, pc, #4	; (adr r2, 8006cc0 <UART_SetConfig+0x110>)
 8006cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cbe:	bf00      	nop
 8006cc0:	08006cf5 	.word	0x08006cf5
 8006cc4:	08006d15 	.word	0x08006d15
 8006cc8:	08006d15 	.word	0x08006d15
 8006ccc:	08006d15 	.word	0x08006d15
 8006cd0:	08006d05 	.word	0x08006d05
 8006cd4:	08006d15 	.word	0x08006d15
 8006cd8:	08006d15 	.word	0x08006d15
 8006cdc:	08006d15 	.word	0x08006d15
 8006ce0:	08006cfd 	.word	0x08006cfd
 8006ce4:	08006d15 	.word	0x08006d15
 8006ce8:	08006d15 	.word	0x08006d15
 8006cec:	08006d15 	.word	0x08006d15
 8006cf0:	08006d0d 	.word	0x08006d0d
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006cfa:	e0d8      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006cfc:	2302      	movs	r3, #2
 8006cfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d02:	e0d4      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006d04:	2304      	movs	r3, #4
 8006d06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d0a:	e0d0      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006d0c:	2308      	movs	r3, #8
 8006d0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d12:	e0cc      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006d14:	2310      	movs	r3, #16
 8006d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d1a:	e0c8      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a5e      	ldr	r2, [pc, #376]	; (8006e9c <UART_SetConfig+0x2ec>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d125      	bne.n	8006d72 <UART_SetConfig+0x1c2>
 8006d26:	4b5b      	ldr	r3, [pc, #364]	; (8006e94 <UART_SetConfig+0x2e4>)
 8006d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d2c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006d30:	2b30      	cmp	r3, #48	; 0x30
 8006d32:	d016      	beq.n	8006d62 <UART_SetConfig+0x1b2>
 8006d34:	2b30      	cmp	r3, #48	; 0x30
 8006d36:	d818      	bhi.n	8006d6a <UART_SetConfig+0x1ba>
 8006d38:	2b20      	cmp	r3, #32
 8006d3a:	d00a      	beq.n	8006d52 <UART_SetConfig+0x1a2>
 8006d3c:	2b20      	cmp	r3, #32
 8006d3e:	d814      	bhi.n	8006d6a <UART_SetConfig+0x1ba>
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d002      	beq.n	8006d4a <UART_SetConfig+0x19a>
 8006d44:	2b10      	cmp	r3, #16
 8006d46:	d008      	beq.n	8006d5a <UART_SetConfig+0x1aa>
 8006d48:	e00f      	b.n	8006d6a <UART_SetConfig+0x1ba>
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d50:	e0ad      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006d52:	2302      	movs	r3, #2
 8006d54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d58:	e0a9      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006d5a:	2304      	movs	r3, #4
 8006d5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d60:	e0a5      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006d62:	2308      	movs	r3, #8
 8006d64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d68:	e0a1      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006d6a:	2310      	movs	r3, #16
 8006d6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d70:	e09d      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a4a      	ldr	r2, [pc, #296]	; (8006ea0 <UART_SetConfig+0x2f0>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d125      	bne.n	8006dc8 <UART_SetConfig+0x218>
 8006d7c:	4b45      	ldr	r3, [pc, #276]	; (8006e94 <UART_SetConfig+0x2e4>)
 8006d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d82:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006d86:	2bc0      	cmp	r3, #192	; 0xc0
 8006d88:	d016      	beq.n	8006db8 <UART_SetConfig+0x208>
 8006d8a:	2bc0      	cmp	r3, #192	; 0xc0
 8006d8c:	d818      	bhi.n	8006dc0 <UART_SetConfig+0x210>
 8006d8e:	2b80      	cmp	r3, #128	; 0x80
 8006d90:	d00a      	beq.n	8006da8 <UART_SetConfig+0x1f8>
 8006d92:	2b80      	cmp	r3, #128	; 0x80
 8006d94:	d814      	bhi.n	8006dc0 <UART_SetConfig+0x210>
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d002      	beq.n	8006da0 <UART_SetConfig+0x1f0>
 8006d9a:	2b40      	cmp	r3, #64	; 0x40
 8006d9c:	d008      	beq.n	8006db0 <UART_SetConfig+0x200>
 8006d9e:	e00f      	b.n	8006dc0 <UART_SetConfig+0x210>
 8006da0:	2300      	movs	r3, #0
 8006da2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006da6:	e082      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006da8:	2302      	movs	r3, #2
 8006daa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006dae:	e07e      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006db0:	2304      	movs	r3, #4
 8006db2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006db6:	e07a      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006db8:	2308      	movs	r3, #8
 8006dba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006dbe:	e076      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006dc0:	2310      	movs	r3, #16
 8006dc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006dc6:	e072      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a35      	ldr	r2, [pc, #212]	; (8006ea4 <UART_SetConfig+0x2f4>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d12a      	bne.n	8006e28 <UART_SetConfig+0x278>
 8006dd2:	4b30      	ldr	r3, [pc, #192]	; (8006e94 <UART_SetConfig+0x2e4>)
 8006dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ddc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006de0:	d01a      	beq.n	8006e18 <UART_SetConfig+0x268>
 8006de2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006de6:	d81b      	bhi.n	8006e20 <UART_SetConfig+0x270>
 8006de8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dec:	d00c      	beq.n	8006e08 <UART_SetConfig+0x258>
 8006dee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006df2:	d815      	bhi.n	8006e20 <UART_SetConfig+0x270>
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d003      	beq.n	8006e00 <UART_SetConfig+0x250>
 8006df8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dfc:	d008      	beq.n	8006e10 <UART_SetConfig+0x260>
 8006dfe:	e00f      	b.n	8006e20 <UART_SetConfig+0x270>
 8006e00:	2300      	movs	r3, #0
 8006e02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e06:	e052      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006e08:	2302      	movs	r3, #2
 8006e0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e0e:	e04e      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006e10:	2304      	movs	r3, #4
 8006e12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e16:	e04a      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006e18:	2308      	movs	r3, #8
 8006e1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e1e:	e046      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006e20:	2310      	movs	r3, #16
 8006e22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e26:	e042      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a17      	ldr	r2, [pc, #92]	; (8006e8c <UART_SetConfig+0x2dc>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d13a      	bne.n	8006ea8 <UART_SetConfig+0x2f8>
 8006e32:	4b18      	ldr	r3, [pc, #96]	; (8006e94 <UART_SetConfig+0x2e4>)
 8006e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e38:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006e3c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e40:	d01a      	beq.n	8006e78 <UART_SetConfig+0x2c8>
 8006e42:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e46:	d81b      	bhi.n	8006e80 <UART_SetConfig+0x2d0>
 8006e48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e4c:	d00c      	beq.n	8006e68 <UART_SetConfig+0x2b8>
 8006e4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e52:	d815      	bhi.n	8006e80 <UART_SetConfig+0x2d0>
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d003      	beq.n	8006e60 <UART_SetConfig+0x2b0>
 8006e58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e5c:	d008      	beq.n	8006e70 <UART_SetConfig+0x2c0>
 8006e5e:	e00f      	b.n	8006e80 <UART_SetConfig+0x2d0>
 8006e60:	2300      	movs	r3, #0
 8006e62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e66:	e022      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006e68:	2302      	movs	r3, #2
 8006e6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e6e:	e01e      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006e70:	2304      	movs	r3, #4
 8006e72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e76:	e01a      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006e78:	2308      	movs	r3, #8
 8006e7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e7e:	e016      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006e80:	2310      	movs	r3, #16
 8006e82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006e86:	e012      	b.n	8006eae <UART_SetConfig+0x2fe>
 8006e88:	cfff69f3 	.word	0xcfff69f3
 8006e8c:	40008000 	.word	0x40008000
 8006e90:	40013800 	.word	0x40013800
 8006e94:	40021000 	.word	0x40021000
 8006e98:	40004400 	.word	0x40004400
 8006e9c:	40004800 	.word	0x40004800
 8006ea0:	40004c00 	.word	0x40004c00
 8006ea4:	40005000 	.word	0x40005000
 8006ea8:	2310      	movs	r3, #16
 8006eaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4aae      	ldr	r2, [pc, #696]	; (800716c <UART_SetConfig+0x5bc>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	f040 8097 	bne.w	8006fe8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006eba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006ebe:	2b08      	cmp	r3, #8
 8006ec0:	d823      	bhi.n	8006f0a <UART_SetConfig+0x35a>
 8006ec2:	a201      	add	r2, pc, #4	; (adr r2, 8006ec8 <UART_SetConfig+0x318>)
 8006ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ec8:	08006eed 	.word	0x08006eed
 8006ecc:	08006f0b 	.word	0x08006f0b
 8006ed0:	08006ef5 	.word	0x08006ef5
 8006ed4:	08006f0b 	.word	0x08006f0b
 8006ed8:	08006efb 	.word	0x08006efb
 8006edc:	08006f0b 	.word	0x08006f0b
 8006ee0:	08006f0b 	.word	0x08006f0b
 8006ee4:	08006f0b 	.word	0x08006f0b
 8006ee8:	08006f03 	.word	0x08006f03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006eec:	f7fd ff26 	bl	8004d3c <HAL_RCC_GetPCLK1Freq>
 8006ef0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006ef2:	e010      	b.n	8006f16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ef4:	4b9e      	ldr	r3, [pc, #632]	; (8007170 <UART_SetConfig+0x5c0>)
 8006ef6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006ef8:	e00d      	b.n	8006f16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006efa:	f7fd fe87 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 8006efe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006f00:	e009      	b.n	8006f16 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f06:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006f08:	e005      	b.n	8006f16 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006f14:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	f000 8130 	beq.w	800717e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f22:	4a94      	ldr	r2, [pc, #592]	; (8007174 <UART_SetConfig+0x5c4>)
 8006f24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f28:	461a      	mov	r2, r3
 8006f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f30:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	685a      	ldr	r2, [r3, #4]
 8006f36:	4613      	mov	r3, r2
 8006f38:	005b      	lsls	r3, r3, #1
 8006f3a:	4413      	add	r3, r2
 8006f3c:	69ba      	ldr	r2, [r7, #24]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d305      	bcc.n	8006f4e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f48:	69ba      	ldr	r2, [r7, #24]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d903      	bls.n	8006f56 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006f54:	e113      	b.n	800717e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f58:	2200      	movs	r2, #0
 8006f5a:	60bb      	str	r3, [r7, #8]
 8006f5c:	60fa      	str	r2, [r7, #12]
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f62:	4a84      	ldr	r2, [pc, #528]	; (8007174 <UART_SetConfig+0x5c4>)
 8006f64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	603b      	str	r3, [r7, #0]
 8006f6e:	607a      	str	r2, [r7, #4]
 8006f70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f74:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006f78:	f7f9 fe3e 	bl	8000bf8 <__aeabi_uldivmod>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	460b      	mov	r3, r1
 8006f80:	4610      	mov	r0, r2
 8006f82:	4619      	mov	r1, r3
 8006f84:	f04f 0200 	mov.w	r2, #0
 8006f88:	f04f 0300 	mov.w	r3, #0
 8006f8c:	020b      	lsls	r3, r1, #8
 8006f8e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006f92:	0202      	lsls	r2, r0, #8
 8006f94:	6979      	ldr	r1, [r7, #20]
 8006f96:	6849      	ldr	r1, [r1, #4]
 8006f98:	0849      	lsrs	r1, r1, #1
 8006f9a:	2000      	movs	r0, #0
 8006f9c:	460c      	mov	r4, r1
 8006f9e:	4605      	mov	r5, r0
 8006fa0:	eb12 0804 	adds.w	r8, r2, r4
 8006fa4:	eb43 0905 	adc.w	r9, r3, r5
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	2200      	movs	r2, #0
 8006fae:	469a      	mov	sl, r3
 8006fb0:	4693      	mov	fp, r2
 8006fb2:	4652      	mov	r2, sl
 8006fb4:	465b      	mov	r3, fp
 8006fb6:	4640      	mov	r0, r8
 8006fb8:	4649      	mov	r1, r9
 8006fba:	f7f9 fe1d 	bl	8000bf8 <__aeabi_uldivmod>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	460b      	mov	r3, r1
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006fc6:	6a3b      	ldr	r3, [r7, #32]
 8006fc8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fcc:	d308      	bcc.n	8006fe0 <UART_SetConfig+0x430>
 8006fce:	6a3b      	ldr	r3, [r7, #32]
 8006fd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fd4:	d204      	bcs.n	8006fe0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	6a3a      	ldr	r2, [r7, #32]
 8006fdc:	60da      	str	r2, [r3, #12]
 8006fde:	e0ce      	b.n	800717e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006fe6:	e0ca      	b.n	800717e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	69db      	ldr	r3, [r3, #28]
 8006fec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ff0:	d166      	bne.n	80070c0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006ff2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006ff6:	2b08      	cmp	r3, #8
 8006ff8:	d827      	bhi.n	800704a <UART_SetConfig+0x49a>
 8006ffa:	a201      	add	r2, pc, #4	; (adr r2, 8007000 <UART_SetConfig+0x450>)
 8006ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007000:	08007025 	.word	0x08007025
 8007004:	0800702d 	.word	0x0800702d
 8007008:	08007035 	.word	0x08007035
 800700c:	0800704b 	.word	0x0800704b
 8007010:	0800703b 	.word	0x0800703b
 8007014:	0800704b 	.word	0x0800704b
 8007018:	0800704b 	.word	0x0800704b
 800701c:	0800704b 	.word	0x0800704b
 8007020:	08007043 	.word	0x08007043
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007024:	f7fd fe8a 	bl	8004d3c <HAL_RCC_GetPCLK1Freq>
 8007028:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800702a:	e014      	b.n	8007056 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800702c:	f7fd fe9c 	bl	8004d68 <HAL_RCC_GetPCLK2Freq>
 8007030:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007032:	e010      	b.n	8007056 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007034:	4b4e      	ldr	r3, [pc, #312]	; (8007170 <UART_SetConfig+0x5c0>)
 8007036:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007038:	e00d      	b.n	8007056 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800703a:	f7fd fde7 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 800703e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007040:	e009      	b.n	8007056 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007042:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007046:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007048:	e005      	b.n	8007056 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800704a:	2300      	movs	r3, #0
 800704c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007054:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007058:	2b00      	cmp	r3, #0
 800705a:	f000 8090 	beq.w	800717e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007062:	4a44      	ldr	r2, [pc, #272]	; (8007174 <UART_SetConfig+0x5c4>)
 8007064:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007068:	461a      	mov	r2, r3
 800706a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007070:	005a      	lsls	r2, r3, #1
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	085b      	lsrs	r3, r3, #1
 8007078:	441a      	add	r2, r3
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007082:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007084:	6a3b      	ldr	r3, [r7, #32]
 8007086:	2b0f      	cmp	r3, #15
 8007088:	d916      	bls.n	80070b8 <UART_SetConfig+0x508>
 800708a:	6a3b      	ldr	r3, [r7, #32]
 800708c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007090:	d212      	bcs.n	80070b8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007092:	6a3b      	ldr	r3, [r7, #32]
 8007094:	b29b      	uxth	r3, r3
 8007096:	f023 030f 	bic.w	r3, r3, #15
 800709a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800709c:	6a3b      	ldr	r3, [r7, #32]
 800709e:	085b      	lsrs	r3, r3, #1
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	f003 0307 	and.w	r3, r3, #7
 80070a6:	b29a      	uxth	r2, r3
 80070a8:	8bfb      	ldrh	r3, [r7, #30]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	8bfa      	ldrh	r2, [r7, #30]
 80070b4:	60da      	str	r2, [r3, #12]
 80070b6:	e062      	b.n	800717e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80070b8:	2301      	movs	r3, #1
 80070ba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80070be:	e05e      	b.n	800717e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80070c0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80070c4:	2b08      	cmp	r3, #8
 80070c6:	d828      	bhi.n	800711a <UART_SetConfig+0x56a>
 80070c8:	a201      	add	r2, pc, #4	; (adr r2, 80070d0 <UART_SetConfig+0x520>)
 80070ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ce:	bf00      	nop
 80070d0:	080070f5 	.word	0x080070f5
 80070d4:	080070fd 	.word	0x080070fd
 80070d8:	08007105 	.word	0x08007105
 80070dc:	0800711b 	.word	0x0800711b
 80070e0:	0800710b 	.word	0x0800710b
 80070e4:	0800711b 	.word	0x0800711b
 80070e8:	0800711b 	.word	0x0800711b
 80070ec:	0800711b 	.word	0x0800711b
 80070f0:	08007113 	.word	0x08007113
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070f4:	f7fd fe22 	bl	8004d3c <HAL_RCC_GetPCLK1Freq>
 80070f8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80070fa:	e014      	b.n	8007126 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070fc:	f7fd fe34 	bl	8004d68 <HAL_RCC_GetPCLK2Freq>
 8007100:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007102:	e010      	b.n	8007126 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007104:	4b1a      	ldr	r3, [pc, #104]	; (8007170 <UART_SetConfig+0x5c0>)
 8007106:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007108:	e00d      	b.n	8007126 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800710a:	f7fd fd7f 	bl	8004c0c <HAL_RCC_GetSysClockFreq>
 800710e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007110:	e009      	b.n	8007126 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007112:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007116:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007118:	e005      	b.n	8007126 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800711a:	2300      	movs	r3, #0
 800711c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007124:	bf00      	nop
    }

    if (pclk != 0U)
 8007126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007128:	2b00      	cmp	r3, #0
 800712a:	d028      	beq.n	800717e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007130:	4a10      	ldr	r2, [pc, #64]	; (8007174 <UART_SetConfig+0x5c4>)
 8007132:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007136:	461a      	mov	r2, r3
 8007138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800713a:	fbb3 f2f2 	udiv	r2, r3, r2
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	085b      	lsrs	r3, r3, #1
 8007144:	441a      	add	r2, r3
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	fbb2 f3f3 	udiv	r3, r2, r3
 800714e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007150:	6a3b      	ldr	r3, [r7, #32]
 8007152:	2b0f      	cmp	r3, #15
 8007154:	d910      	bls.n	8007178 <UART_SetConfig+0x5c8>
 8007156:	6a3b      	ldr	r3, [r7, #32]
 8007158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800715c:	d20c      	bcs.n	8007178 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800715e:	6a3b      	ldr	r3, [r7, #32]
 8007160:	b29a      	uxth	r2, r3
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	60da      	str	r2, [r3, #12]
 8007168:	e009      	b.n	800717e <UART_SetConfig+0x5ce>
 800716a:	bf00      	nop
 800716c:	40008000 	.word	0x40008000
 8007170:	00f42400 	.word	0x00f42400
 8007174:	0800c86c 	.word	0x0800c86c
      }
      else
      {
        ret = HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	2201      	movs	r2, #1
 8007182:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	2201      	movs	r2, #1
 800718a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	2200      	movs	r2, #0
 8007192:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	2200      	movs	r2, #0
 8007198:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800719a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3730      	adds	r7, #48	; 0x30
 80071a2:	46bd      	mov	sp, r7
 80071a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080071a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071b4:	f003 0308 	and.w	r3, r3, #8
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d00a      	beq.n	80071d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	430a      	orrs	r2, r1
 80071d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071d6:	f003 0301 	and.w	r3, r3, #1
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d00a      	beq.n	80071f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	685b      	ldr	r3, [r3, #4]
 80071e4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	430a      	orrs	r2, r1
 80071f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071f8:	f003 0302 	and.w	r3, r3, #2
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d00a      	beq.n	8007216 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	430a      	orrs	r2, r1
 8007214:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800721a:	f003 0304 	and.w	r3, r3, #4
 800721e:	2b00      	cmp	r3, #0
 8007220:	d00a      	beq.n	8007238 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	430a      	orrs	r2, r1
 8007236:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800723c:	f003 0310 	and.w	r3, r3, #16
 8007240:	2b00      	cmp	r3, #0
 8007242:	d00a      	beq.n	800725a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	430a      	orrs	r2, r1
 8007258:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800725e:	f003 0320 	and.w	r3, r3, #32
 8007262:	2b00      	cmp	r3, #0
 8007264:	d00a      	beq.n	800727c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	430a      	orrs	r2, r1
 800727a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007284:	2b00      	cmp	r3, #0
 8007286:	d01a      	beq.n	80072be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	430a      	orrs	r2, r1
 800729c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072a6:	d10a      	bne.n	80072be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	430a      	orrs	r2, r1
 80072bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00a      	beq.n	80072e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	430a      	orrs	r2, r1
 80072de:	605a      	str	r2, [r3, #4]
  }
}
 80072e0:	bf00      	nop
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b098      	sub	sp, #96	; 0x60
 80072f0:	af02      	add	r7, sp, #8
 80072f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072fc:	f7fb f960 	bl	80025c0 <HAL_GetTick>
 8007300:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f003 0308 	and.w	r3, r3, #8
 800730c:	2b08      	cmp	r3, #8
 800730e:	d12f      	bne.n	8007370 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007310:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007314:	9300      	str	r3, [sp, #0]
 8007316:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007318:	2200      	movs	r2, #0
 800731a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f000 f88e 	bl	8007440 <UART_WaitOnFlagUntilTimeout>
 8007324:	4603      	mov	r3, r0
 8007326:	2b00      	cmp	r3, #0
 8007328:	d022      	beq.n	8007370 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007332:	e853 3f00 	ldrex	r3, [r3]
 8007336:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800733a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800733e:	653b      	str	r3, [r7, #80]	; 0x50
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	461a      	mov	r2, r3
 8007346:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007348:	647b      	str	r3, [r7, #68]	; 0x44
 800734a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800734c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800734e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007350:	e841 2300 	strex	r3, r2, [r1]
 8007354:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007356:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007358:	2b00      	cmp	r3, #0
 800735a:	d1e6      	bne.n	800732a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2220      	movs	r2, #32
 8007360:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800736c:	2303      	movs	r3, #3
 800736e:	e063      	b.n	8007438 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f003 0304 	and.w	r3, r3, #4
 800737a:	2b04      	cmp	r3, #4
 800737c:	d149      	bne.n	8007412 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800737e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007382:	9300      	str	r3, [sp, #0]
 8007384:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007386:	2200      	movs	r2, #0
 8007388:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f000 f857 	bl	8007440 <UART_WaitOnFlagUntilTimeout>
 8007392:	4603      	mov	r3, r0
 8007394:	2b00      	cmp	r3, #0
 8007396:	d03c      	beq.n	8007412 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800739e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a0:	e853 3f00 	ldrex	r3, [r3]
 80073a4:	623b      	str	r3, [r7, #32]
   return(result);
 80073a6:	6a3b      	ldr	r3, [r7, #32]
 80073a8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80073ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	461a      	mov	r2, r3
 80073b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073b6:	633b      	str	r3, [r7, #48]	; 0x30
 80073b8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073be:	e841 2300 	strex	r3, r2, [r1]
 80073c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80073c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d1e6      	bne.n	8007398 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	3308      	adds	r3, #8
 80073d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	e853 3f00 	ldrex	r3, [r3]
 80073d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	f023 0301 	bic.w	r3, r3, #1
 80073e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	3308      	adds	r3, #8
 80073e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073ea:	61fa      	str	r2, [r7, #28]
 80073ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ee:	69b9      	ldr	r1, [r7, #24]
 80073f0:	69fa      	ldr	r2, [r7, #28]
 80073f2:	e841 2300 	strex	r3, r2, [r1]
 80073f6:	617b      	str	r3, [r7, #20]
   return(result);
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1e5      	bne.n	80073ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2220      	movs	r2, #32
 8007402:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2200      	movs	r2, #0
 800740a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800740e:	2303      	movs	r3, #3
 8007410:	e012      	b.n	8007438 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2220      	movs	r2, #32
 8007416:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2220      	movs	r2, #32
 800741e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2200      	movs	r2, #0
 8007426:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007436:	2300      	movs	r3, #0
}
 8007438:	4618      	mov	r0, r3
 800743a:	3758      	adds	r7, #88	; 0x58
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b084      	sub	sp, #16
 8007444:	af00      	add	r7, sp, #0
 8007446:	60f8      	str	r0, [r7, #12]
 8007448:	60b9      	str	r1, [r7, #8]
 800744a:	603b      	str	r3, [r7, #0]
 800744c:	4613      	mov	r3, r2
 800744e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007450:	e04f      	b.n	80074f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007452:	69bb      	ldr	r3, [r7, #24]
 8007454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007458:	d04b      	beq.n	80074f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800745a:	f7fb f8b1 	bl	80025c0 <HAL_GetTick>
 800745e:	4602      	mov	r2, r0
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	1ad3      	subs	r3, r2, r3
 8007464:	69ba      	ldr	r2, [r7, #24]
 8007466:	429a      	cmp	r2, r3
 8007468:	d302      	bcc.n	8007470 <UART_WaitOnFlagUntilTimeout+0x30>
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d101      	bne.n	8007474 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007470:	2303      	movs	r3, #3
 8007472:	e04e      	b.n	8007512 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 0304 	and.w	r3, r3, #4
 800747e:	2b00      	cmp	r3, #0
 8007480:	d037      	beq.n	80074f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	2b80      	cmp	r3, #128	; 0x80
 8007486:	d034      	beq.n	80074f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	2b40      	cmp	r3, #64	; 0x40
 800748c:	d031      	beq.n	80074f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	69db      	ldr	r3, [r3, #28]
 8007494:	f003 0308 	and.w	r3, r3, #8
 8007498:	2b08      	cmp	r3, #8
 800749a:	d110      	bne.n	80074be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2208      	movs	r2, #8
 80074a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f000 f95b 	bl	8007760 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2208      	movs	r2, #8
 80074ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e029      	b.n	8007512 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	69db      	ldr	r3, [r3, #28]
 80074c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074cc:	d111      	bne.n	80074f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80074d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80074d8:	68f8      	ldr	r0, [r7, #12]
 80074da:	f000 f941 	bl	8007760 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2220      	movs	r2, #32
 80074e2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80074ee:	2303      	movs	r3, #3
 80074f0:	e00f      	b.n	8007512 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	69da      	ldr	r2, [r3, #28]
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	4013      	ands	r3, r2
 80074fc:	68ba      	ldr	r2, [r7, #8]
 80074fe:	429a      	cmp	r2, r3
 8007500:	bf0c      	ite	eq
 8007502:	2301      	moveq	r3, #1
 8007504:	2300      	movne	r3, #0
 8007506:	b2db      	uxtb	r3, r3
 8007508:	461a      	mov	r2, r3
 800750a:	79fb      	ldrb	r3, [r7, #7]
 800750c:	429a      	cmp	r2, r3
 800750e:	d0a0      	beq.n	8007452 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007510:	2300      	movs	r3, #0
}
 8007512:	4618      	mov	r0, r3
 8007514:	3710      	adds	r7, #16
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}
	...

0800751c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800751c:	b480      	push	{r7}
 800751e:	b0a3      	sub	sp, #140	; 0x8c
 8007520:	af00      	add	r7, sp, #0
 8007522:	60f8      	str	r0, [r7, #12]
 8007524:	60b9      	str	r1, [r7, #8]
 8007526:	4613      	mov	r3, r2
 8007528:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	68ba      	ldr	r2, [r7, #8]
 800752e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	88fa      	ldrh	r2, [r7, #6]
 8007534:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	88fa      	ldrh	r2, [r7, #6]
 800753c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800754e:	d10e      	bne.n	800756e <UART_Start_Receive_IT+0x52>
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	691b      	ldr	r3, [r3, #16]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d105      	bne.n	8007564 <UART_Start_Receive_IT+0x48>
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800755e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007562:	e02d      	b.n	80075c0 <UART_Start_Receive_IT+0xa4>
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	22ff      	movs	r2, #255	; 0xff
 8007568:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800756c:	e028      	b.n	80075c0 <UART_Start_Receive_IT+0xa4>
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d10d      	bne.n	8007592 <UART_Start_Receive_IT+0x76>
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	691b      	ldr	r3, [r3, #16]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d104      	bne.n	8007588 <UART_Start_Receive_IT+0x6c>
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	22ff      	movs	r2, #255	; 0xff
 8007582:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007586:	e01b      	b.n	80075c0 <UART_Start_Receive_IT+0xa4>
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	227f      	movs	r2, #127	; 0x7f
 800758c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007590:	e016      	b.n	80075c0 <UART_Start_Receive_IT+0xa4>
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800759a:	d10d      	bne.n	80075b8 <UART_Start_Receive_IT+0x9c>
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	691b      	ldr	r3, [r3, #16]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d104      	bne.n	80075ae <UART_Start_Receive_IT+0x92>
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	227f      	movs	r2, #127	; 0x7f
 80075a8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80075ac:	e008      	b.n	80075c0 <UART_Start_Receive_IT+0xa4>
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	223f      	movs	r2, #63	; 0x3f
 80075b2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80075b6:	e003      	b.n	80075c0 <UART_Start_Receive_IT+0xa4>
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2222      	movs	r2, #34	; 0x22
 80075cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	3308      	adds	r3, #8
 80075d6:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075da:	e853 3f00 	ldrex	r3, [r3]
 80075de:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80075e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80075e2:	f043 0301 	orr.w	r3, r3, #1
 80075e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	3308      	adds	r3, #8
 80075f0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80075f4:	673a      	str	r2, [r7, #112]	; 0x70
 80075f6:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80075fa:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80075fc:	e841 2300 	strex	r3, r2, [r1]
 8007600:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8007602:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007604:	2b00      	cmp	r3, #0
 8007606:	d1e3      	bne.n	80075d0 <UART_Start_Receive_IT+0xb4>

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800760c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007610:	d14f      	bne.n	80076b2 <UART_Start_Receive_IT+0x196>
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007618:	88fa      	ldrh	r2, [r7, #6]
 800761a:	429a      	cmp	r2, r3
 800761c:	d349      	bcc.n	80076b2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007626:	d107      	bne.n	8007638 <UART_Start_Receive_IT+0x11c>
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	691b      	ldr	r3, [r3, #16]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d103      	bne.n	8007638 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	4a47      	ldr	r2, [pc, #284]	; (8007750 <UART_Start_Receive_IT+0x234>)
 8007634:	675a      	str	r2, [r3, #116]	; 0x74
 8007636:	e002      	b.n	800763e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	4a46      	ldr	r2, [pc, #280]	; (8007754 <UART_Start_Receive_IT+0x238>)
 800763c:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	691b      	ldr	r3, [r3, #16]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d01a      	beq.n	800767c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800764e:	e853 3f00 	ldrex	r3, [r3]
 8007652:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007654:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007656:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800765a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	461a      	mov	r2, r3
 8007664:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007668:	65fb      	str	r3, [r7, #92]	; 0x5c
 800766a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800766e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007670:	e841 2300 	strex	r3, r2, [r1]
 8007674:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007676:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007678:	2b00      	cmp	r3, #0
 800767a:	d1e4      	bne.n	8007646 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	3308      	adds	r3, #8
 8007682:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007684:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007686:	e853 3f00 	ldrex	r3, [r3]
 800768a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800768c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007692:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	3308      	adds	r3, #8
 800769a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800769c:	64ba      	str	r2, [r7, #72]	; 0x48
 800769e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80076a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076a4:	e841 2300 	strex	r3, r2, [r1]
 80076a8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80076aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d1e5      	bne.n	800767c <UART_Start_Receive_IT+0x160>
 80076b0:	e046      	b.n	8007740 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076ba:	d107      	bne.n	80076cc <UART_Start_Receive_IT+0x1b0>
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	691b      	ldr	r3, [r3, #16]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d103      	bne.n	80076cc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	4a24      	ldr	r2, [pc, #144]	; (8007758 <UART_Start_Receive_IT+0x23c>)
 80076c8:	675a      	str	r2, [r3, #116]	; 0x74
 80076ca:	e002      	b.n	80076d2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	4a23      	ldr	r2, [pc, #140]	; (800775c <UART_Start_Receive_IT+0x240>)
 80076d0:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d019      	beq.n	800770e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076e2:	e853 3f00 	ldrex	r3, [r3]
 80076e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80076e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ea:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80076ee:	677b      	str	r3, [r7, #116]	; 0x74
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	461a      	mov	r2, r3
 80076f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80076f8:	637b      	str	r3, [r7, #52]	; 0x34
 80076fa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80076fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007700:	e841 2300 	strex	r3, r2, [r1]
 8007704:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007708:	2b00      	cmp	r3, #0
 800770a:	d1e6      	bne.n	80076da <UART_Start_Receive_IT+0x1be>
 800770c:	e018      	b.n	8007740 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	e853 3f00 	ldrex	r3, [r3]
 800771a:	613b      	str	r3, [r7, #16]
   return(result);
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	f043 0320 	orr.w	r3, r3, #32
 8007722:	67bb      	str	r3, [r7, #120]	; 0x78
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	461a      	mov	r2, r3
 800772a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800772c:	623b      	str	r3, [r7, #32]
 800772e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007730:	69f9      	ldr	r1, [r7, #28]
 8007732:	6a3a      	ldr	r2, [r7, #32]
 8007734:	e841 2300 	strex	r3, r2, [r1]
 8007738:	61bb      	str	r3, [r7, #24]
   return(result);
 800773a:	69bb      	ldr	r3, [r7, #24]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d1e6      	bne.n	800770e <UART_Start_Receive_IT+0x1f2>
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8007740:	2300      	movs	r3, #0
}
 8007742:	4618      	mov	r0, r3
 8007744:	378c      	adds	r7, #140	; 0x8c
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr
 800774e:	bf00      	nop
 8007750:	08007f91 	.word	0x08007f91
 8007754:	08007c29 	.word	0x08007c29
 8007758:	08007a6d 	.word	0x08007a6d
 800775c:	080078b1 	.word	0x080078b1

08007760 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007760:	b480      	push	{r7}
 8007762:	b095      	sub	sp, #84	; 0x54
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007770:	e853 3f00 	ldrex	r3, [r3]
 8007774:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007778:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800777c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	461a      	mov	r2, r3
 8007784:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007786:	643b      	str	r3, [r7, #64]	; 0x40
 8007788:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800778c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800778e:	e841 2300 	strex	r3, r2, [r1]
 8007792:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1e6      	bne.n	8007768 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	3308      	adds	r3, #8
 80077a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a2:	6a3b      	ldr	r3, [r7, #32]
 80077a4:	e853 3f00 	ldrex	r3, [r3]
 80077a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80077b0:	f023 0301 	bic.w	r3, r3, #1
 80077b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	3308      	adds	r3, #8
 80077bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80077be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80077c0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80077c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077c6:	e841 2300 	strex	r3, r2, [r1]
 80077ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80077cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d1e3      	bne.n	800779a <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d118      	bne.n	800780c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	e853 3f00 	ldrex	r3, [r3]
 80077e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	f023 0310 	bic.w	r3, r3, #16
 80077ee:	647b      	str	r3, [r7, #68]	; 0x44
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	461a      	mov	r2, r3
 80077f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077f8:	61bb      	str	r3, [r7, #24]
 80077fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077fc:	6979      	ldr	r1, [r7, #20]
 80077fe:	69ba      	ldr	r2, [r7, #24]
 8007800:	e841 2300 	strex	r3, r2, [r1]
 8007804:	613b      	str	r3, [r7, #16]
   return(result);
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d1e6      	bne.n	80077da <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2220      	movs	r2, #32
 8007810:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2200      	movs	r2, #0
 8007818:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007820:	bf00      	nop
 8007822:	3754      	adds	r7, #84	; 0x54
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b084      	sub	sp, #16
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007838:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2200      	movs	r2, #0
 800783e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2200      	movs	r2, #0
 8007846:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f7ff f99a 	bl	8006b84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007850:	bf00      	nop
 8007852:	3710      	adds	r7, #16
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}

08007858 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b088      	sub	sp, #32
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	e853 3f00 	ldrex	r3, [r3]
 800786c:	60bb      	str	r3, [r7, #8]
   return(result);
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007874:	61fb      	str	r3, [r7, #28]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	461a      	mov	r2, r3
 800787c:	69fb      	ldr	r3, [r7, #28]
 800787e:	61bb      	str	r3, [r7, #24]
 8007880:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007882:	6979      	ldr	r1, [r7, #20]
 8007884:	69ba      	ldr	r2, [r7, #24]
 8007886:	e841 2300 	strex	r3, r2, [r1]
 800788a:	613b      	str	r3, [r7, #16]
   return(result);
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d1e6      	bne.n	8007860 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2220      	movs	r2, #32
 8007896:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2200      	movs	r2, #0
 800789e:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f7ff f965 	bl	8006b70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80078a6:	bf00      	nop
 80078a8:	3720      	adds	r7, #32
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}
	...

080078b0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b09c      	sub	sp, #112	; 0x70
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80078be:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078c8:	2b22      	cmp	r3, #34	; 0x22
 80078ca:	f040 80be 	bne.w	8007a4a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80078d4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80078d8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80078dc:	b2d9      	uxtb	r1, r3
 80078de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80078e2:	b2da      	uxtb	r2, r3
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078e8:	400a      	ands	r2, r1
 80078ea:	b2d2      	uxtb	r2, r2
 80078ec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078f2:	1c5a      	adds	r2, r3, #1
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80078fe:	b29b      	uxth	r3, r3
 8007900:	3b01      	subs	r3, #1
 8007902:	b29a      	uxth	r2, r3
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007910:	b29b      	uxth	r3, r3
 8007912:	2b00      	cmp	r3, #0
 8007914:	f040 80a3 	bne.w	8007a5e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007920:	e853 3f00 	ldrex	r3, [r3]
 8007924:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007926:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007928:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800792c:	66bb      	str	r3, [r7, #104]	; 0x68
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	461a      	mov	r2, r3
 8007934:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007936:	65bb      	str	r3, [r7, #88]	; 0x58
 8007938:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800793c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800793e:	e841 2300 	strex	r3, r2, [r1]
 8007942:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007944:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007946:	2b00      	cmp	r3, #0
 8007948:	d1e6      	bne.n	8007918 <UART_RxISR_8BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	3308      	adds	r3, #8
 8007950:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007954:	e853 3f00 	ldrex	r3, [r3]
 8007958:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800795a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800795c:	f023 0301 	bic.w	r3, r3, #1
 8007960:	667b      	str	r3, [r7, #100]	; 0x64
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	3308      	adds	r3, #8
 8007968:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800796a:	647a      	str	r2, [r7, #68]	; 0x44
 800796c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007970:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007972:	e841 2300 	strex	r3, r2, [r1]
 8007976:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1e5      	bne.n	800794a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2220      	movs	r2, #32
 8007982:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2200      	movs	r2, #0
 8007990:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a34      	ldr	r2, [pc, #208]	; (8007a68 <UART_RxISR_8BIT+0x1b8>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d01f      	beq.n	80079dc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d018      	beq.n	80079dc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b2:	e853 3f00 	ldrex	r3, [r3]
 80079b6:	623b      	str	r3, [r7, #32]
   return(result);
 80079b8:	6a3b      	ldr	r3, [r7, #32]
 80079ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80079be:	663b      	str	r3, [r7, #96]	; 0x60
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	461a      	mov	r2, r3
 80079c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80079c8:	633b      	str	r3, [r7, #48]	; 0x30
 80079ca:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079d0:	e841 2300 	strex	r3, r2, [r1]
 80079d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d1e6      	bne.n	80079aa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d12e      	bne.n	8007a42 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	e853 3f00 	ldrex	r3, [r3]
 80079f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f023 0310 	bic.w	r3, r3, #16
 80079fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	461a      	mov	r2, r3
 8007a06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a08:	61fb      	str	r3, [r7, #28]
 8007a0a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0c:	69b9      	ldr	r1, [r7, #24]
 8007a0e:	69fa      	ldr	r2, [r7, #28]
 8007a10:	e841 2300 	strex	r3, r2, [r1]
 8007a14:	617b      	str	r3, [r7, #20]
   return(result);
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d1e6      	bne.n	80079ea <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	69db      	ldr	r3, [r3, #28]
 8007a22:	f003 0310 	and.w	r3, r3, #16
 8007a26:	2b10      	cmp	r3, #16
 8007a28:	d103      	bne.n	8007a32 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	2210      	movs	r2, #16
 8007a30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007a38:	4619      	mov	r1, r3
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f7ff f8ac 	bl	8006b98 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007a40:	e00d      	b.n	8007a5e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f7f9 fc88 	bl	8001358 <HAL_UART_RxCpltCallback>
}
 8007a48:	e009      	b.n	8007a5e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	8b1b      	ldrh	r3, [r3, #24]
 8007a50:	b29a      	uxth	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f042 0208 	orr.w	r2, r2, #8
 8007a5a:	b292      	uxth	r2, r2
 8007a5c:	831a      	strh	r2, [r3, #24]
}
 8007a5e:	bf00      	nop
 8007a60:	3770      	adds	r7, #112	; 0x70
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}
 8007a66:	bf00      	nop
 8007a68:	40008000 	.word	0x40008000

08007a6c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b09c      	sub	sp, #112	; 0x70
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007a7a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a84:	2b22      	cmp	r3, #34	; 0x22
 8007a86:	f040 80be 	bne.w	8007c06 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007a90:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a98:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007a9a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8007a9e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8007aa2:	4013      	ands	r3, r2
 8007aa4:	b29a      	uxth	r2, r3
 8007aa6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007aa8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007aae:	1c9a      	adds	r2, r3, #2
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	3b01      	subs	r3, #1
 8007abe:	b29a      	uxth	r2, r3
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f040 80a3 	bne.w	8007c1a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ada:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007adc:	e853 3f00 	ldrex	r3, [r3]
 8007ae0:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007ae2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ae4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ae8:	667b      	str	r3, [r7, #100]	; 0x64
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	461a      	mov	r2, r3
 8007af0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007af2:	657b      	str	r3, [r7, #84]	; 0x54
 8007af4:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007af8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007afa:	e841 2300 	strex	r3, r2, [r1]
 8007afe:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007b00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1e6      	bne.n	8007ad4 <UART_RxISR_16BIT+0x68>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	3308      	adds	r3, #8
 8007b0c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b10:	e853 3f00 	ldrex	r3, [r3]
 8007b14:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b18:	f023 0301 	bic.w	r3, r3, #1
 8007b1c:	663b      	str	r3, [r7, #96]	; 0x60
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	3308      	adds	r3, #8
 8007b24:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007b26:	643a      	str	r2, [r7, #64]	; 0x40
 8007b28:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007b2c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b2e:	e841 2300 	strex	r3, r2, [r1]
 8007b32:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d1e5      	bne.n	8007b06 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2220      	movs	r2, #32
 8007b3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2200      	movs	r2, #0
 8007b46:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a34      	ldr	r2, [pc, #208]	; (8007c24 <UART_RxISR_16BIT+0x1b8>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d01f      	beq.n	8007b98 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d018      	beq.n	8007b98 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6c:	6a3b      	ldr	r3, [r7, #32]
 8007b6e:	e853 3f00 	ldrex	r3, [r3]
 8007b72:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b74:	69fb      	ldr	r3, [r7, #28]
 8007b76:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007b7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	461a      	mov	r2, r3
 8007b82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b86:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b8c:	e841 2300 	strex	r3, r2, [r1]
 8007b90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d1e6      	bne.n	8007b66 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d12e      	bne.n	8007bfe <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	e853 3f00 	ldrex	r3, [r3]
 8007bb2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	f023 0310 	bic.w	r3, r3, #16
 8007bba:	65bb      	str	r3, [r7, #88]	; 0x58
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007bc4:	61bb      	str	r3, [r7, #24]
 8007bc6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc8:	6979      	ldr	r1, [r7, #20]
 8007bca:	69ba      	ldr	r2, [r7, #24]
 8007bcc:	e841 2300 	strex	r3, r2, [r1]
 8007bd0:	613b      	str	r3, [r7, #16]
   return(result);
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d1e6      	bne.n	8007ba6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	69db      	ldr	r3, [r3, #28]
 8007bde:	f003 0310 	and.w	r3, r3, #16
 8007be2:	2b10      	cmp	r3, #16
 8007be4:	d103      	bne.n	8007bee <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	2210      	movs	r2, #16
 8007bec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f7fe ffce 	bl	8006b98 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007bfc:	e00d      	b.n	8007c1a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f7f9 fbaa 	bl	8001358 <HAL_UART_RxCpltCallback>
}
 8007c04:	e009      	b.n	8007c1a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	8b1b      	ldrh	r3, [r3, #24]
 8007c0c:	b29a      	uxth	r2, r3
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f042 0208 	orr.w	r2, r2, #8
 8007c16:	b292      	uxth	r2, r2
 8007c18:	831a      	strh	r2, [r3, #24]
}
 8007c1a:	bf00      	nop
 8007c1c:	3770      	adds	r7, #112	; 0x70
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}
 8007c22:	bf00      	nop
 8007c24:	40008000 	.word	0x40008000

08007c28 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b0ac      	sub	sp, #176	; 0xb0
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007c36:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	69db      	ldr	r3, [r3, #28]
 8007c40:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c5e:	2b22      	cmp	r3, #34	; 0x22
 8007c60:	f040 8183 	bne.w	8007f6a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007c6a:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c6e:	e126      	b.n	8007ebe <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007c76:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007c7a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8007c7e:	b2d9      	uxtb	r1, r3
 8007c80:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007c84:	b2da      	uxtb	r2, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c8a:	400a      	ands	r2, r1
 8007c8c:	b2d2      	uxtb	r2, r2
 8007c8e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c94:	1c5a      	adds	r2, r3, #1
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	3b01      	subs	r3, #1
 8007ca4:	b29a      	uxth	r2, r3
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	69db      	ldr	r3, [r3, #28]
 8007cb2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007cb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007cba:	f003 0307 	and.w	r3, r3, #7
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d053      	beq.n	8007d6a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007cc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d011      	beq.n	8007cf2 <UART_RxISR_8BIT_FIFOEN+0xca>
 8007cce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00b      	beq.n	8007cf2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	2201      	movs	r2, #1
 8007ce0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ce8:	f043 0201 	orr.w	r2, r3, #1
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007cf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007cf6:	f003 0302 	and.w	r3, r3, #2
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d011      	beq.n	8007d22 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007cfe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007d02:	f003 0301 	and.w	r3, r3, #1
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00b      	beq.n	8007d22 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	2202      	movs	r2, #2
 8007d10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d18:	f043 0204 	orr.w	r2, r3, #4
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007d26:	f003 0304 	and.w	r3, r3, #4
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d011      	beq.n	8007d52 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007d2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007d32:	f003 0301 	and.w	r3, r3, #1
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d00b      	beq.n	8007d52 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2204      	movs	r2, #4
 8007d40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d48:	f043 0202 	orr.w	r2, r3, #2
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d006      	beq.n	8007d6a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f7fe ff11 	bl	8006b84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	f040 80a3 	bne.w	8007ebe <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d80:	e853 3f00 	ldrex	r3, [r3]
 8007d84:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 8007d86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d8c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	461a      	mov	r2, r3
 8007d96:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007d9a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007d9c:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8007da0:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007da2:	e841 2300 	strex	r3, r2, [r1]
 8007da6:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 8007da8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d1e4      	bne.n	8007d78 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	3308      	adds	r3, #8
 8007db4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007db8:	e853 3f00 	ldrex	r3, [r3]
 8007dbc:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8007dbe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007dc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007dc4:	f023 0301 	bic.w	r3, r3, #1
 8007dc8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	3308      	adds	r3, #8
 8007dd2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007dd6:	66ba      	str	r2, [r7, #104]	; 0x68
 8007dd8:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dda:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8007ddc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007dde:	e841 2300 	strex	r3, r2, [r1]
 8007de2:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8007de4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d1e1      	bne.n	8007dae <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2220      	movs	r2, #32
 8007dee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a61      	ldr	r2, [pc, #388]	; (8007f88 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d021      	beq.n	8007e4c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d01a      	beq.n	8007e4c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e1e:	e853 3f00 	ldrex	r3, [r3]
 8007e22:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007e24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007e2a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	461a      	mov	r2, r3
 8007e34:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007e38:	657b      	str	r3, [r7, #84]	; 0x54
 8007e3a:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e3c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007e3e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007e40:	e841 2300 	strex	r3, r2, [r1]
 8007e44:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007e46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d1e4      	bne.n	8007e16 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d130      	bne.n	8007eb6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e62:	e853 3f00 	ldrex	r3, [r3]
 8007e66:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e6a:	f023 0310 	bic.w	r3, r3, #16
 8007e6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	461a      	mov	r2, r3
 8007e78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007e7c:	643b      	str	r3, [r7, #64]	; 0x40
 8007e7e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007e82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007e84:	e841 2300 	strex	r3, r2, [r1]
 8007e88:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d1e4      	bne.n	8007e5a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	69db      	ldr	r3, [r3, #28]
 8007e96:	f003 0310 	and.w	r3, r3, #16
 8007e9a:	2b10      	cmp	r3, #16
 8007e9c:	d103      	bne.n	8007ea6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	2210      	movs	r2, #16
 8007ea4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007eac:	4619      	mov	r1, r3
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f7fe fe72 	bl	8006b98 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007eb4:	e00e      	b.n	8007ed4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f7f9 fa4e 	bl	8001358 <HAL_UART_RxCpltCallback>
        break;
 8007ebc:	e00a      	b.n	8007ed4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007ebe:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d006      	beq.n	8007ed4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8007ec6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007eca:	f003 0320 	and.w	r3, r3, #32
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	f47f aece 	bne.w	8007c70 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007eda:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007ede:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d04b      	beq.n	8007f7e <UART_RxISR_8BIT_FIFOEN+0x356>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007eec:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d244      	bcs.n	8007f7e <UART_RxISR_8BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	3308      	adds	r3, #8
 8007efa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007efc:	6a3b      	ldr	r3, [r7, #32]
 8007efe:	e853 3f00 	ldrex	r3, [r3]
 8007f02:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f0a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	3308      	adds	r3, #8
 8007f14:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8007f18:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f1a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f20:	e841 2300 	strex	r3, r2, [r1]
 8007f24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d1e3      	bne.n	8007ef4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	4a17      	ldr	r2, [pc, #92]	; (8007f8c <UART_RxISR_8BIT_FIFOEN+0x364>)
 8007f30:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	e853 3f00 	ldrex	r3, [r3]
 8007f3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	f043 0320 	orr.w	r3, r3, #32
 8007f46:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	461a      	mov	r2, r3
 8007f50:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007f54:	61bb      	str	r3, [r7, #24]
 8007f56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f58:	6979      	ldr	r1, [r7, #20]
 8007f5a:	69ba      	ldr	r2, [r7, #24]
 8007f5c:	e841 2300 	strex	r3, r2, [r1]
 8007f60:	613b      	str	r3, [r7, #16]
   return(result);
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d1e4      	bne.n	8007f32 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007f68:	e009      	b.n	8007f7e <UART_RxISR_8BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	8b1b      	ldrh	r3, [r3, #24]
 8007f70:	b29a      	uxth	r2, r3
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f042 0208 	orr.w	r2, r2, #8
 8007f7a:	b292      	uxth	r2, r2
 8007f7c:	831a      	strh	r2, [r3, #24]
}
 8007f7e:	bf00      	nop
 8007f80:	37b0      	adds	r7, #176	; 0xb0
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}
 8007f86:	bf00      	nop
 8007f88:	40008000 	.word	0x40008000
 8007f8c:	080078b1 	.word	0x080078b1

08007f90 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b0ae      	sub	sp, #184	; 0xb8
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007f9e:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	69db      	ldr	r3, [r3, #28]
 8007fa8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fc6:	2b22      	cmp	r3, #34	; 0x22
 8007fc8:	f040 8187 	bne.w	80082da <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007fd2:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007fd6:	e12a      	b.n	800822e <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007fde:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fe6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007fea:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8007fee:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8007ff2:	4013      	ands	r3, r2
 8007ff4:	b29a      	uxth	r2, r3
 8007ff6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007ffa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008000:	1c9a      	adds	r2, r3, #2
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800800c:	b29b      	uxth	r3, r3
 800800e:	3b01      	subs	r3, #1
 8008010:	b29a      	uxth	r2, r3
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	69db      	ldr	r3, [r3, #28]
 800801e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008022:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008026:	f003 0307 	and.w	r3, r3, #7
 800802a:	2b00      	cmp	r3, #0
 800802c:	d053      	beq.n	80080d6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800802e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008032:	f003 0301 	and.w	r3, r3, #1
 8008036:	2b00      	cmp	r3, #0
 8008038:	d011      	beq.n	800805e <UART_RxISR_16BIT_FIFOEN+0xce>
 800803a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800803e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008042:	2b00      	cmp	r3, #0
 8008044:	d00b      	beq.n	800805e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	2201      	movs	r2, #1
 800804c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008054:	f043 0201 	orr.w	r2, r3, #1
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800805e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008062:	f003 0302 	and.w	r3, r3, #2
 8008066:	2b00      	cmp	r3, #0
 8008068:	d011      	beq.n	800808e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800806a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800806e:	f003 0301 	and.w	r3, r3, #1
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00b      	beq.n	800808e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	2202      	movs	r2, #2
 800807c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008084:	f043 0204 	orr.w	r2, r3, #4
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800808e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008092:	f003 0304 	and.w	r3, r3, #4
 8008096:	2b00      	cmp	r3, #0
 8008098:	d011      	beq.n	80080be <UART_RxISR_16BIT_FIFOEN+0x12e>
 800809a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800809e:	f003 0301 	and.w	r3, r3, #1
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d00b      	beq.n	80080be <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	2204      	movs	r2, #4
 80080ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080b4:	f043 0202 	orr.w	r2, r3, #2
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d006      	beq.n	80080d6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f7fe fd5b 	bl	8006b84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80080dc:	b29b      	uxth	r3, r3
 80080de:	2b00      	cmp	r3, #0
 80080e0:	f040 80a5 	bne.w	800822e <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080ec:	e853 3f00 	ldrex	r3, [r3]
 80080f0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80080f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80080f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80080f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	461a      	mov	r2, r3
 8008102:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008106:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800810a:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800810e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008112:	e841 2300 	strex	r3, r2, [r1]
 8008116:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008118:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800811a:	2b00      	cmp	r3, #0
 800811c:	d1e2      	bne.n	80080e4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	3308      	adds	r3, #8
 8008124:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008126:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008128:	e853 3f00 	ldrex	r3, [r3]
 800812c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800812e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008130:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008134:	f023 0301 	bic.w	r3, r3, #1
 8008138:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	3308      	adds	r3, #8
 8008142:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8008146:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008148:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800814a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800814c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800814e:	e841 2300 	strex	r3, r2, [r1]
 8008152:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008154:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008156:	2b00      	cmp	r3, #0
 8008158:	d1e1      	bne.n	800811e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2220      	movs	r2, #32
 800815e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a61      	ldr	r2, [pc, #388]	; (80082f8 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d021      	beq.n	80081bc <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008182:	2b00      	cmp	r3, #0
 8008184:	d01a      	beq.n	80081bc <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800818e:	e853 3f00 	ldrex	r3, [r3]
 8008192:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008194:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008196:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800819a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	461a      	mov	r2, r3
 80081a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80081a8:	65bb      	str	r3, [r7, #88]	; 0x58
 80081aa:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80081ae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80081b0:	e841 2300 	strex	r3, r2, [r1]
 80081b4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80081b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d1e4      	bne.n	8008186 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d130      	bne.n	8008226 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2200      	movs	r2, #0
 80081c8:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081d2:	e853 3f00 	ldrex	r3, [r3]
 80081d6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80081d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081da:	f023 0310 	bic.w	r3, r3, #16
 80081de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	461a      	mov	r2, r3
 80081e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80081ec:	647b      	str	r3, [r7, #68]	; 0x44
 80081ee:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80081f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80081f4:	e841 2300 	strex	r3, r2, [r1]
 80081f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80081fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d1e4      	bne.n	80081ca <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	69db      	ldr	r3, [r3, #28]
 8008206:	f003 0310 	and.w	r3, r3, #16
 800820a:	2b10      	cmp	r3, #16
 800820c:	d103      	bne.n	8008216 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2210      	movs	r2, #16
 8008214:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800821c:	4619      	mov	r1, r3
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f7fe fcba 	bl	8006b98 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008224:	e00e      	b.n	8008244 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f7f9 f896 	bl	8001358 <HAL_UART_RxCpltCallback>
        break;
 800822c:	e00a      	b.n	8008244 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800822e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8008232:	2b00      	cmp	r3, #0
 8008234:	d006      	beq.n	8008244 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8008236:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800823a:	f003 0320 	and.w	r3, r3, #32
 800823e:	2b00      	cmp	r3, #0
 8008240:	f47f aeca 	bne.w	8007fd8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800824a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800824e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008252:	2b00      	cmp	r3, #0
 8008254:	d04b      	beq.n	80082ee <UART_RxISR_16BIT_FIFOEN+0x35e>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800825c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8008260:	429a      	cmp	r2, r3
 8008262:	d244      	bcs.n	80082ee <UART_RxISR_16BIT_FIFOEN+0x35e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	3308      	adds	r3, #8
 800826a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800826c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800826e:	e853 3f00 	ldrex	r3, [r3]
 8008272:	623b      	str	r3, [r7, #32]
   return(result);
 8008274:	6a3b      	ldr	r3, [r7, #32]
 8008276:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800827a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	3308      	adds	r3, #8
 8008284:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8008288:	633a      	str	r2, [r7, #48]	; 0x30
 800828a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800828e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008290:	e841 2300 	strex	r3, r2, [r1]
 8008294:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008298:	2b00      	cmp	r3, #0
 800829a:	d1e3      	bne.n	8008264 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	4a17      	ldr	r2, [pc, #92]	; (80082fc <UART_RxISR_16BIT_FIFOEN+0x36c>)
 80082a0:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	e853 3f00 	ldrex	r3, [r3]
 80082ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f043 0320 	orr.w	r3, r3, #32
 80082b6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	461a      	mov	r2, r3
 80082c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80082c4:	61fb      	str	r3, [r7, #28]
 80082c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c8:	69b9      	ldr	r1, [r7, #24]
 80082ca:	69fa      	ldr	r2, [r7, #28]
 80082cc:	e841 2300 	strex	r3, r2, [r1]
 80082d0:	617b      	str	r3, [r7, #20]
   return(result);
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d1e4      	bne.n	80082a2 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80082d8:	e009      	b.n	80082ee <UART_RxISR_16BIT_FIFOEN+0x35e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	8b1b      	ldrh	r3, [r3, #24]
 80082e0:	b29a      	uxth	r2, r3
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f042 0208 	orr.w	r2, r2, #8
 80082ea:	b292      	uxth	r2, r2
 80082ec:	831a      	strh	r2, [r3, #24]
}
 80082ee:	bf00      	nop
 80082f0:	37b8      	adds	r7, #184	; 0xb8
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}
 80082f6:	bf00      	nop
 80082f8:	40008000 	.word	0x40008000
 80082fc:	08007a6d 	.word	0x08007a6d

08008300 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008308:	bf00      	nop
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800831c:	bf00      	nop
 800831e:	370c      	adds	r7, #12
 8008320:	46bd      	mov	sp, r7
 8008322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008326:	4770      	bx	lr

08008328 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008328:	b480      	push	{r7}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008330:	bf00      	nop
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800834a:	2b01      	cmp	r3, #1
 800834c:	d101      	bne.n	8008352 <HAL_UARTEx_DisableFifoMode+0x16>
 800834e:	2302      	movs	r3, #2
 8008350:	e027      	b.n	80083a2 <HAL_UARTEx_DisableFifoMode+0x66>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2201      	movs	r2, #1
 8008356:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2224      	movs	r2, #36	; 0x24
 800835e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f022 0201 	bic.w	r2, r2, #1
 8008378:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008380:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2200      	movs	r2, #0
 8008386:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68fa      	ldr	r2, [r7, #12]
 800838e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2220      	movs	r2, #32
 8008394:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80083a0:	2300      	movs	r3, #0
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3714      	adds	r7, #20
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr

080083ae <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80083ae:	b580      	push	{r7, lr}
 80083b0:	b084      	sub	sp, #16
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]
 80083b6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80083be:	2b01      	cmp	r3, #1
 80083c0:	d101      	bne.n	80083c6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80083c2:	2302      	movs	r3, #2
 80083c4:	e02d      	b.n	8008422 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2201      	movs	r2, #1
 80083ca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2224      	movs	r2, #36	; 0x24
 80083d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f022 0201 	bic.w	r2, r2, #1
 80083ec:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	683a      	ldr	r2, [r7, #0]
 80083fe:	430a      	orrs	r2, r1
 8008400:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 f850 	bl	80084a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	68fa      	ldr	r2, [r7, #12]
 800840e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2220      	movs	r2, #32
 8008414:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2200      	movs	r2, #0
 800841c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008420:	2300      	movs	r3, #0
}
 8008422:	4618      	mov	r0, r3
 8008424:	3710      	adds	r7, #16
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}

0800842a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800842a:	b580      	push	{r7, lr}
 800842c:	b084      	sub	sp, #16
 800842e:	af00      	add	r7, sp, #0
 8008430:	6078      	str	r0, [r7, #4]
 8008432:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800843a:	2b01      	cmp	r3, #1
 800843c:	d101      	bne.n	8008442 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800843e:	2302      	movs	r3, #2
 8008440:	e02d      	b.n	800849e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2201      	movs	r2, #1
 8008446:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2224      	movs	r2, #36	; 0x24
 800844e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	681a      	ldr	r2, [r3, #0]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f022 0201 	bic.w	r2, r2, #1
 8008468:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	683a      	ldr	r2, [r7, #0]
 800847a:	430a      	orrs	r2, r1
 800847c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f812 	bl	80084a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	68fa      	ldr	r2, [r7, #12]
 800848a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2220      	movs	r2, #32
 8008490:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2200      	movs	r2, #0
 8008498:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800849c:	2300      	movs	r3, #0
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3710      	adds	r7, #16
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
	...

080084a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b085      	sub	sp, #20
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d108      	bne.n	80084ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80084c8:	e031      	b.n	800852e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80084ca:	2308      	movs	r3, #8
 80084cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80084ce:	2308      	movs	r3, #8
 80084d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	689b      	ldr	r3, [r3, #8]
 80084d8:	0e5b      	lsrs	r3, r3, #25
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	f003 0307 	and.w	r3, r3, #7
 80084e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	0f5b      	lsrs	r3, r3, #29
 80084ea:	b2db      	uxtb	r3, r3
 80084ec:	f003 0307 	and.w	r3, r3, #7
 80084f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80084f2:	7bbb      	ldrb	r3, [r7, #14]
 80084f4:	7b3a      	ldrb	r2, [r7, #12]
 80084f6:	4911      	ldr	r1, [pc, #68]	; (800853c <UARTEx_SetNbDataToProcess+0x94>)
 80084f8:	5c8a      	ldrb	r2, [r1, r2]
 80084fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80084fe:	7b3a      	ldrb	r2, [r7, #12]
 8008500:	490f      	ldr	r1, [pc, #60]	; (8008540 <UARTEx_SetNbDataToProcess+0x98>)
 8008502:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008504:	fb93 f3f2 	sdiv	r3, r3, r2
 8008508:	b29a      	uxth	r2, r3
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008510:	7bfb      	ldrb	r3, [r7, #15]
 8008512:	7b7a      	ldrb	r2, [r7, #13]
 8008514:	4909      	ldr	r1, [pc, #36]	; (800853c <UARTEx_SetNbDataToProcess+0x94>)
 8008516:	5c8a      	ldrb	r2, [r1, r2]
 8008518:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800851c:	7b7a      	ldrb	r2, [r7, #13]
 800851e:	4908      	ldr	r1, [pc, #32]	; (8008540 <UARTEx_SetNbDataToProcess+0x98>)
 8008520:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008522:	fb93 f3f2 	sdiv	r3, r3, r2
 8008526:	b29a      	uxth	r2, r3
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800852e:	bf00      	nop
 8008530:	3714      	adds	r7, #20
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	0800c884 	.word	0x0800c884
 8008540:	0800c88c 	.word	0x0800c88c

08008544 <arm_rfft_32_fast_init_f32>:
 8008544:	b178      	cbz	r0, 8008566 <arm_rfft_32_fast_init_f32+0x22>
 8008546:	b430      	push	{r4, r5}
 8008548:	4908      	ldr	r1, [pc, #32]	; (800856c <arm_rfft_32_fast_init_f32+0x28>)
 800854a:	4a09      	ldr	r2, [pc, #36]	; (8008570 <arm_rfft_32_fast_init_f32+0x2c>)
 800854c:	2310      	movs	r3, #16
 800854e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8008552:	8003      	strh	r3, [r0, #0]
 8008554:	2520      	movs	r5, #32
 8008556:	2414      	movs	r4, #20
 8008558:	4b06      	ldr	r3, [pc, #24]	; (8008574 <arm_rfft_32_fast_init_f32+0x30>)
 800855a:	8205      	strh	r5, [r0, #16]
 800855c:	8184      	strh	r4, [r0, #12]
 800855e:	6143      	str	r3, [r0, #20]
 8008560:	bc30      	pop	{r4, r5}
 8008562:	2000      	movs	r0, #0
 8008564:	4770      	bx	lr
 8008566:	f04f 30ff 	mov.w	r0, #4294967295
 800856a:	4770      	bx	lr
 800856c:	0800d844 	.word	0x0800d844
 8008570:	08012980 	.word	0x08012980
 8008574:	0801b700 	.word	0x0801b700

08008578 <arm_rfft_64_fast_init_f32>:
 8008578:	b178      	cbz	r0, 800859a <arm_rfft_64_fast_init_f32+0x22>
 800857a:	b430      	push	{r4, r5}
 800857c:	4908      	ldr	r1, [pc, #32]	; (80085a0 <arm_rfft_64_fast_init_f32+0x28>)
 800857e:	4a09      	ldr	r2, [pc, #36]	; (80085a4 <arm_rfft_64_fast_init_f32+0x2c>)
 8008580:	2320      	movs	r3, #32
 8008582:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8008586:	8003      	strh	r3, [r0, #0]
 8008588:	2540      	movs	r5, #64	; 0x40
 800858a:	2430      	movs	r4, #48	; 0x30
 800858c:	4b06      	ldr	r3, [pc, #24]	; (80085a8 <arm_rfft_64_fast_init_f32+0x30>)
 800858e:	8205      	strh	r5, [r0, #16]
 8008590:	8184      	strh	r4, [r0, #12]
 8008592:	6143      	str	r3, [r0, #20]
 8008594:	bc30      	pop	{r4, r5}
 8008596:	2000      	movs	r0, #0
 8008598:	4770      	bx	lr
 800859a:	f04f 30ff 	mov.w	r0, #4294967295
 800859e:	4770      	bx	lr
 80085a0:	0800f99c 	.word	0x0800f99c
 80085a4:	08017200 	.word	0x08017200
 80085a8:	0801ff80 	.word	0x0801ff80

080085ac <arm_rfft_256_fast_init_f32>:
 80085ac:	b180      	cbz	r0, 80085d0 <arm_rfft_256_fast_init_f32+0x24>
 80085ae:	b430      	push	{r4, r5}
 80085b0:	4909      	ldr	r1, [pc, #36]	; (80085d8 <arm_rfft_256_fast_init_f32+0x2c>)
 80085b2:	4a0a      	ldr	r2, [pc, #40]	; (80085dc <arm_rfft_256_fast_init_f32+0x30>)
 80085b4:	2380      	movs	r3, #128	; 0x80
 80085b6:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80085ba:	8003      	strh	r3, [r0, #0]
 80085bc:	f44f 7580 	mov.w	r5, #256	; 0x100
 80085c0:	24d0      	movs	r4, #208	; 0xd0
 80085c2:	4b07      	ldr	r3, [pc, #28]	; (80085e0 <arm_rfft_256_fast_init_f32+0x34>)
 80085c4:	8205      	strh	r5, [r0, #16]
 80085c6:	8184      	strh	r4, [r0, #12]
 80085c8:	6143      	str	r3, [r0, #20]
 80085ca:	bc30      	pop	{r4, r5}
 80085cc:	2000      	movs	r0, #0
 80085ce:	4770      	bx	lr
 80085d0:	f04f 30ff 	mov.w	r0, #4294967295
 80085d4:	4770      	bx	lr
 80085d6:	bf00      	nop
 80085d8:	0800d6a4 	.word	0x0800d6a4
 80085dc:	08012580 	.word	0x08012580
 80085e0:	0801b300 	.word	0x0801b300

080085e4 <arm_rfft_512_fast_init_f32>:
 80085e4:	b190      	cbz	r0, 800860c <arm_rfft_512_fast_init_f32+0x28>
 80085e6:	b430      	push	{r4, r5}
 80085e8:	490a      	ldr	r1, [pc, #40]	; (8008614 <arm_rfft_512_fast_init_f32+0x30>)
 80085ea:	4a0b      	ldr	r2, [pc, #44]	; (8008618 <arm_rfft_512_fast_init_f32+0x34>)
 80085ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80085f0:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80085f4:	8003      	strh	r3, [r0, #0]
 80085f6:	f44f 7500 	mov.w	r5, #512	; 0x200
 80085fa:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 80085fe:	4b07      	ldr	r3, [pc, #28]	; (800861c <arm_rfft_512_fast_init_f32+0x38>)
 8008600:	8205      	strh	r5, [r0, #16]
 8008602:	8184      	strh	r4, [r0, #12]
 8008604:	6143      	str	r3, [r0, #20]
 8008606:	bc30      	pop	{r4, r5}
 8008608:	2000      	movs	r0, #0
 800860a:	4770      	bx	lr
 800860c:	f04f 30ff 	mov.w	r0, #4294967295
 8008610:	4770      	bx	lr
 8008612:	bf00      	nop
 8008614:	0800f62c 	.word	0x0800f62c
 8008618:	08016a00 	.word	0x08016a00
 800861c:	0801f780 	.word	0x0801f780

08008620 <arm_rfft_1024_fast_init_f32>:
 8008620:	b190      	cbz	r0, 8008648 <arm_rfft_1024_fast_init_f32+0x28>
 8008622:	b430      	push	{r4, r5}
 8008624:	490a      	ldr	r1, [pc, #40]	; (8008650 <arm_rfft_1024_fast_init_f32+0x30>)
 8008626:	4a0b      	ldr	r2, [pc, #44]	; (8008654 <arm_rfft_1024_fast_init_f32+0x34>)
 8008628:	f44f 7300 	mov.w	r3, #512	; 0x200
 800862c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8008630:	8003      	strh	r3, [r0, #0]
 8008632:	f44f 6580 	mov.w	r5, #1024	; 0x400
 8008636:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800863a:	4b07      	ldr	r3, [pc, #28]	; (8008658 <arm_rfft_1024_fast_init_f32+0x38>)
 800863c:	8205      	strh	r5, [r0, #16]
 800863e:	8184      	strh	r4, [r0, #12]
 8008640:	6143      	str	r3, [r0, #20]
 8008642:	bc30      	pop	{r4, r5}
 8008644:	2000      	movs	r0, #0
 8008646:	4770      	bx	lr
 8008648:	f04f 30ff 	mov.w	r0, #4294967295
 800864c:	4770      	bx	lr
 800864e:	bf00      	nop
 8008650:	0800f9fc 	.word	0x0800f9fc
 8008654:	08017300 	.word	0x08017300
 8008658:	08018300 	.word	0x08018300

0800865c <arm_rfft_2048_fast_init_f32>:
 800865c:	b190      	cbz	r0, 8008684 <arm_rfft_2048_fast_init_f32+0x28>
 800865e:	b430      	push	{r4, r5}
 8008660:	490a      	ldr	r1, [pc, #40]	; (800868c <arm_rfft_2048_fast_init_f32+0x30>)
 8008662:	4a0b      	ldr	r2, [pc, #44]	; (8008690 <arm_rfft_2048_fast_init_f32+0x34>)
 8008664:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008668:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800866c:	8003      	strh	r3, [r0, #0]
 800866e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8008672:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8008676:	4b07      	ldr	r3, [pc, #28]	; (8008694 <arm_rfft_2048_fast_init_f32+0x38>)
 8008678:	8205      	strh	r5, [r0, #16]
 800867a:	8184      	strh	r4, [r0, #12]
 800867c:	6143      	str	r3, [r0, #20]
 800867e:	bc30      	pop	{r4, r5}
 8008680:	2000      	movs	r0, #0
 8008682:	4770      	bx	lr
 8008684:	f04f 30ff 	mov.w	r0, #4294967295
 8008688:	4770      	bx	lr
 800868a:	bf00      	nop
 800868c:	0800c894 	.word	0x0800c894
 8008690:	08010580 	.word	0x08010580
 8008694:	08019300 	.word	0x08019300

08008698 <arm_rfft_4096_fast_init_f32>:
 8008698:	b190      	cbz	r0, 80086c0 <arm_rfft_4096_fast_init_f32+0x28>
 800869a:	b430      	push	{r4, r5}
 800869c:	490a      	ldr	r1, [pc, #40]	; (80086c8 <arm_rfft_4096_fast_init_f32+0x30>)
 800869e:	4a0b      	ldr	r2, [pc, #44]	; (80086cc <arm_rfft_4096_fast_init_f32+0x34>)
 80086a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80086a4:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80086a8:	8003      	strh	r3, [r0, #0]
 80086aa:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80086ae:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 80086b2:	4b07      	ldr	r3, [pc, #28]	; (80086d0 <arm_rfft_4096_fast_init_f32+0x38>)
 80086b4:	8205      	strh	r5, [r0, #16]
 80086b6:	8184      	strh	r4, [r0, #12]
 80086b8:	6143      	str	r3, [r0, #20]
 80086ba:	bc30      	pop	{r4, r5}
 80086bc:	2000      	movs	r0, #0
 80086be:	4770      	bx	lr
 80086c0:	f04f 30ff 	mov.w	r0, #4294967295
 80086c4:	4770      	bx	lr
 80086c6:	bf00      	nop
 80086c8:	0800d86c 	.word	0x0800d86c
 80086cc:	08012a00 	.word	0x08012a00
 80086d0:	0801b780 	.word	0x0801b780

080086d4 <arm_rfft_fast_init_f32>:
 80086d4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80086d8:	d01f      	beq.n	800871a <arm_rfft_fast_init_f32+0x46>
 80086da:	d90b      	bls.n	80086f4 <arm_rfft_fast_init_f32+0x20>
 80086dc:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 80086e0:	d019      	beq.n	8008716 <arm_rfft_fast_init_f32+0x42>
 80086e2:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80086e6:	d012      	beq.n	800870e <arm_rfft_fast_init_f32+0x3a>
 80086e8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80086ec:	d00d      	beq.n	800870a <arm_rfft_fast_init_f32+0x36>
 80086ee:	f04f 30ff 	mov.w	r0, #4294967295
 80086f2:	4770      	bx	lr
 80086f4:	2940      	cmp	r1, #64	; 0x40
 80086f6:	d00c      	beq.n	8008712 <arm_rfft_fast_init_f32+0x3e>
 80086f8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80086fc:	d003      	beq.n	8008706 <arm_rfft_fast_init_f32+0x32>
 80086fe:	2920      	cmp	r1, #32
 8008700:	d1f5      	bne.n	80086ee <arm_rfft_fast_init_f32+0x1a>
 8008702:	4b07      	ldr	r3, [pc, #28]	; (8008720 <arm_rfft_fast_init_f32+0x4c>)
 8008704:	4718      	bx	r3
 8008706:	4b07      	ldr	r3, [pc, #28]	; (8008724 <arm_rfft_fast_init_f32+0x50>)
 8008708:	4718      	bx	r3
 800870a:	4b07      	ldr	r3, [pc, #28]	; (8008728 <arm_rfft_fast_init_f32+0x54>)
 800870c:	4718      	bx	r3
 800870e:	4b07      	ldr	r3, [pc, #28]	; (800872c <arm_rfft_fast_init_f32+0x58>)
 8008710:	4718      	bx	r3
 8008712:	4b07      	ldr	r3, [pc, #28]	; (8008730 <arm_rfft_fast_init_f32+0x5c>)
 8008714:	e7f6      	b.n	8008704 <arm_rfft_fast_init_f32+0x30>
 8008716:	4b07      	ldr	r3, [pc, #28]	; (8008734 <arm_rfft_fast_init_f32+0x60>)
 8008718:	e7f4      	b.n	8008704 <arm_rfft_fast_init_f32+0x30>
 800871a:	4b07      	ldr	r3, [pc, #28]	; (8008738 <arm_rfft_fast_init_f32+0x64>)
 800871c:	e7f2      	b.n	8008704 <arm_rfft_fast_init_f32+0x30>
 800871e:	bf00      	nop
 8008720:	08008545 	.word	0x08008545
 8008724:	080085ad 	.word	0x080085ad
 8008728:	08008621 	.word	0x08008621
 800872c:	08008699 	.word	0x08008699
 8008730:	08008579 	.word	0x08008579
 8008734:	0800865d 	.word	0x0800865d
 8008738:	080085e5 	.word	0x080085e5

0800873c <stage_rfft_f32>:
 800873c:	b410      	push	{r4}
 800873e:	edd1 7a00 	vldr	s15, [r1]
 8008742:	ed91 7a01 	vldr	s14, [r1, #4]
 8008746:	8804      	ldrh	r4, [r0, #0]
 8008748:	6940      	ldr	r0, [r0, #20]
 800874a:	ee37 7a07 	vadd.f32	s14, s14, s14
 800874e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008752:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8008756:	ee77 6a87 	vadd.f32	s13, s15, s14
 800875a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800875e:	3c01      	subs	r4, #1
 8008760:	ee26 7a84 	vmul.f32	s14, s13, s8
 8008764:	ee67 7a84 	vmul.f32	s15, s15, s8
 8008768:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800876c:	ed82 7a00 	vstr	s14, [r2]
 8008770:	edc2 7a01 	vstr	s15, [r2, #4]
 8008774:	3010      	adds	r0, #16
 8008776:	3210      	adds	r2, #16
 8008778:	3b08      	subs	r3, #8
 800877a:	3110      	adds	r1, #16
 800877c:	ed11 5a02 	vldr	s10, [r1, #-8]
 8008780:	ed93 7a02 	vldr	s14, [r3, #8]
 8008784:	ed50 6a02 	vldr	s13, [r0, #-8]
 8008788:	edd3 4a03 	vldr	s9, [r3, #12]
 800878c:	ed51 7a01 	vldr	s15, [r1, #-4]
 8008790:	ed10 6a01 	vldr	s12, [r0, #-4]
 8008794:	ee77 5a45 	vsub.f32	s11, s14, s10
 8008798:	ee37 7a05 	vadd.f32	s14, s14, s10
 800879c:	ee66 3aa5 	vmul.f32	s7, s13, s11
 80087a0:	ee34 5aa7 	vadd.f32	s10, s9, s15
 80087a4:	ee66 5a25 	vmul.f32	s11, s12, s11
 80087a8:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80087ac:	ee37 7a23 	vadd.f32	s14, s14, s7
 80087b0:	ee66 6a85 	vmul.f32	s13, s13, s10
 80087b4:	ee26 6a05 	vmul.f32	s12, s12, s10
 80087b8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80087bc:	ee37 7a06 	vadd.f32	s14, s14, s12
 80087c0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80087c4:	ee27 7a04 	vmul.f32	s14, s14, s8
 80087c8:	ee67 7a84 	vmul.f32	s15, s15, s8
 80087cc:	3c01      	subs	r4, #1
 80087ce:	ed02 7a02 	vstr	s14, [r2, #-8]
 80087d2:	ed42 7a01 	vstr	s15, [r2, #-4]
 80087d6:	f1a3 0308 	sub.w	r3, r3, #8
 80087da:	f101 0108 	add.w	r1, r1, #8
 80087de:	f100 0008 	add.w	r0, r0, #8
 80087e2:	f102 0208 	add.w	r2, r2, #8
 80087e6:	d1c9      	bne.n	800877c <stage_rfft_f32+0x40>
 80087e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087ec:	4770      	bx	lr
 80087ee:	bf00      	nop

080087f0 <merge_rfft_f32>:
 80087f0:	b410      	push	{r4}
 80087f2:	edd1 7a00 	vldr	s15, [r1]
 80087f6:	edd1 6a01 	vldr	s13, [r1, #4]
 80087fa:	8804      	ldrh	r4, [r0, #0]
 80087fc:	6940      	ldr	r0, [r0, #20]
 80087fe:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008802:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008806:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 800880a:	ee27 7a04 	vmul.f32	s14, s14, s8
 800880e:	ee67 7a84 	vmul.f32	s15, s15, s8
 8008812:	3c01      	subs	r4, #1
 8008814:	ed82 7a00 	vstr	s14, [r2]
 8008818:	edc2 7a01 	vstr	s15, [r2, #4]
 800881c:	b3dc      	cbz	r4, 8008896 <merge_rfft_f32+0xa6>
 800881e:	00e3      	lsls	r3, r4, #3
 8008820:	3b08      	subs	r3, #8
 8008822:	440b      	add	r3, r1
 8008824:	3010      	adds	r0, #16
 8008826:	3210      	adds	r2, #16
 8008828:	3110      	adds	r1, #16
 800882a:	ed11 5a02 	vldr	s10, [r1, #-8]
 800882e:	ed93 7a02 	vldr	s14, [r3, #8]
 8008832:	ed50 6a02 	vldr	s13, [r0, #-8]
 8008836:	edd3 4a03 	vldr	s9, [r3, #12]
 800883a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800883e:	ed10 6a01 	vldr	s12, [r0, #-4]
 8008842:	ee75 5a47 	vsub.f32	s11, s10, s14
 8008846:	ee37 7a05 	vadd.f32	s14, s14, s10
 800884a:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800884e:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8008852:	ee66 5a25 	vmul.f32	s11, s12, s11
 8008856:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800885a:	ee37 7a63 	vsub.f32	s14, s14, s7
 800885e:	ee66 6a85 	vmul.f32	s13, s13, s10
 8008862:	ee26 6a05 	vmul.f32	s12, s12, s10
 8008866:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800886a:	ee37 7a46 	vsub.f32	s14, s14, s12
 800886e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008872:	ee27 7a04 	vmul.f32	s14, s14, s8
 8008876:	ee67 7a84 	vmul.f32	s15, s15, s8
 800887a:	3c01      	subs	r4, #1
 800887c:	ed02 7a02 	vstr	s14, [r2, #-8]
 8008880:	ed42 7a01 	vstr	s15, [r2, #-4]
 8008884:	f1a3 0308 	sub.w	r3, r3, #8
 8008888:	f101 0108 	add.w	r1, r1, #8
 800888c:	f100 0008 	add.w	r0, r0, #8
 8008890:	f102 0208 	add.w	r2, r2, #8
 8008894:	d1c9      	bne.n	800882a <merge_rfft_f32+0x3a>
 8008896:	f85d 4b04 	ldr.w	r4, [sp], #4
 800889a:	4770      	bx	lr

0800889c <arm_rfft_fast_f32>:
 800889c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a0:	8a05      	ldrh	r5, [r0, #16]
 80088a2:	086d      	lsrs	r5, r5, #1
 80088a4:	8005      	strh	r5, [r0, #0]
 80088a6:	4604      	mov	r4, r0
 80088a8:	4616      	mov	r6, r2
 80088aa:	461d      	mov	r5, r3
 80088ac:	b14b      	cbz	r3, 80088c2 <arm_rfft_fast_f32+0x26>
 80088ae:	f7ff ff9f 	bl	80087f0 <merge_rfft_f32>
 80088b2:	462a      	mov	r2, r5
 80088b4:	4631      	mov	r1, r6
 80088b6:	4620      	mov	r0, r4
 80088b8:	2301      	movs	r3, #1
 80088ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088be:	f000 bb33 	b.w	8008f28 <arm_cfft_f32>
 80088c2:	460f      	mov	r7, r1
 80088c4:	461a      	mov	r2, r3
 80088c6:	2301      	movs	r3, #1
 80088c8:	f000 fb2e 	bl	8008f28 <arm_cfft_f32>
 80088cc:	4632      	mov	r2, r6
 80088ce:	4639      	mov	r1, r7
 80088d0:	4620      	mov	r0, r4
 80088d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088d6:	f7ff bf31 	b.w	800873c <stage_rfft_f32>
 80088da:	bf00      	nop

080088dc <arm_cfft_radix8by2_f32>:
 80088dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088e0:	ed2d 8b08 	vpush	{d8-d11}
 80088e4:	4607      	mov	r7, r0
 80088e6:	4608      	mov	r0, r1
 80088e8:	f8b7 c000 	ldrh.w	ip, [r7]
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	ea4f 015c 	mov.w	r1, ip, lsr #1
 80088f2:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 80088f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80088fa:	f000 80b0 	beq.w	8008a5e <arm_cfft_radix8by2_f32+0x182>
 80088fe:	008c      	lsls	r4, r1, #2
 8008900:	3410      	adds	r4, #16
 8008902:	f100 0310 	add.w	r3, r0, #16
 8008906:	1906      	adds	r6, r0, r4
 8008908:	3210      	adds	r2, #16
 800890a:	4444      	add	r4, r8
 800890c:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8008910:	f108 0510 	add.w	r5, r8, #16
 8008914:	ed15 2a04 	vldr	s4, [r5, #-16]
 8008918:	ed55 2a03 	vldr	s5, [r5, #-12]
 800891c:	ed54 4a04 	vldr	s9, [r4, #-16]
 8008920:	ed14 4a03 	vldr	s8, [r4, #-12]
 8008924:	ed14 6a02 	vldr	s12, [r4, #-8]
 8008928:	ed54 5a01 	vldr	s11, [r4, #-4]
 800892c:	ed53 3a04 	vldr	s7, [r3, #-16]
 8008930:	ed15 0a02 	vldr	s0, [r5, #-8]
 8008934:	ed55 0a01 	vldr	s1, [r5, #-4]
 8008938:	ed56 6a04 	vldr	s13, [r6, #-16]
 800893c:	ed16 3a03 	vldr	s6, [r6, #-12]
 8008940:	ed13 7a03 	vldr	s14, [r3, #-12]
 8008944:	ed13 5a02 	vldr	s10, [r3, #-8]
 8008948:	ed53 7a01 	vldr	s15, [r3, #-4]
 800894c:	ed16 1a02 	vldr	s2, [r6, #-8]
 8008950:	ed56 1a01 	vldr	s3, [r6, #-4]
 8008954:	ee73 ba82 	vadd.f32	s23, s7, s4
 8008958:	ee37 ba22 	vadd.f32	s22, s14, s5
 800895c:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8008960:	ee33 9a04 	vadd.f32	s18, s6, s8
 8008964:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8008968:	ee75 aa00 	vadd.f32	s21, s10, s0
 800896c:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8008970:	ee71 8a06 	vadd.f32	s17, s2, s12
 8008974:	ed43 ba04 	vstr	s23, [r3, #-16]
 8008978:	ed03 ba03 	vstr	s22, [r3, #-12]
 800897c:	ed43 aa02 	vstr	s21, [r3, #-8]
 8008980:	ed03 aa01 	vstr	s20, [r3, #-4]
 8008984:	ed06 8a01 	vstr	s16, [r6, #-4]
 8008988:	ed46 9a04 	vstr	s19, [r6, #-16]
 800898c:	ed06 9a03 	vstr	s18, [r6, #-12]
 8008990:	ed46 8a02 	vstr	s17, [r6, #-8]
 8008994:	ee37 7a62 	vsub.f32	s14, s14, s5
 8008998:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800899c:	ee34 4a43 	vsub.f32	s8, s8, s6
 80089a0:	ed52 6a03 	vldr	s13, [r2, #-12]
 80089a4:	ed12 3a04 	vldr	s6, [r2, #-16]
 80089a8:	ee73 3ac2 	vsub.f32	s7, s7, s4
 80089ac:	ee27 8a26 	vmul.f32	s16, s14, s13
 80089b0:	ee64 2aa6 	vmul.f32	s5, s9, s13
 80089b4:	ee23 2a83 	vmul.f32	s4, s7, s6
 80089b8:	ee64 4a83 	vmul.f32	s9, s9, s6
 80089bc:	ee63 3aa6 	vmul.f32	s7, s7, s13
 80089c0:	ee27 7a03 	vmul.f32	s14, s14, s6
 80089c4:	ee64 6a26 	vmul.f32	s13, s8, s13
 80089c8:	ee24 4a03 	vmul.f32	s8, s8, s6
 80089cc:	ee37 7a63 	vsub.f32	s14, s14, s7
 80089d0:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80089d4:	ee32 4ac4 	vsub.f32	s8, s5, s8
 80089d8:	ee32 3a08 	vadd.f32	s6, s4, s16
 80089dc:	ed05 7a03 	vstr	s14, [r5, #-12]
 80089e0:	ed05 3a04 	vstr	s6, [r5, #-16]
 80089e4:	ed04 4a04 	vstr	s8, [r4, #-16]
 80089e8:	ed44 6a03 	vstr	s13, [r4, #-12]
 80089ec:	ed12 7a01 	vldr	s14, [r2, #-4]
 80089f0:	ee76 6a41 	vsub.f32	s13, s12, s2
 80089f4:	ee35 5a40 	vsub.f32	s10, s10, s0
 80089f8:	ee35 6ae1 	vsub.f32	s12, s11, s3
 80089fc:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8008a00:	ed52 5a02 	vldr	s11, [r2, #-8]
 8008a04:	ee67 3a87 	vmul.f32	s7, s15, s14
 8008a08:	ee66 4a87 	vmul.f32	s9, s13, s14
 8008a0c:	ee25 4a25 	vmul.f32	s8, s10, s11
 8008a10:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008a14:	ee25 5a07 	vmul.f32	s10, s10, s14
 8008a18:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8008a1c:	ee26 7a07 	vmul.f32	s14, s12, s14
 8008a20:	ee26 6a25 	vmul.f32	s12, s12, s11
 8008a24:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8008a28:	ee74 5a23 	vadd.f32	s11, s8, s7
 8008a2c:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8008a30:	ee37 7a26 	vadd.f32	s14, s14, s13
 8008a34:	3310      	adds	r3, #16
 8008a36:	4563      	cmp	r3, ip
 8008a38:	ed45 5a02 	vstr	s11, [r5, #-8]
 8008a3c:	f106 0610 	add.w	r6, r6, #16
 8008a40:	ed45 7a01 	vstr	s15, [r5, #-4]
 8008a44:	f102 0210 	add.w	r2, r2, #16
 8008a48:	ed04 6a02 	vstr	s12, [r4, #-8]
 8008a4c:	ed04 7a01 	vstr	s14, [r4, #-4]
 8008a50:	f105 0510 	add.w	r5, r5, #16
 8008a54:	f104 0410 	add.w	r4, r4, #16
 8008a58:	f47f af5c 	bne.w	8008914 <arm_cfft_radix8by2_f32+0x38>
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	b28c      	uxth	r4, r1
 8008a60:	4621      	mov	r1, r4
 8008a62:	2302      	movs	r3, #2
 8008a64:	f000 fb88 	bl	8009178 <arm_radix8_butterfly_f32>
 8008a68:	ecbd 8b08 	vpop	{d8-d11}
 8008a6c:	4621      	mov	r1, r4
 8008a6e:	687a      	ldr	r2, [r7, #4]
 8008a70:	4640      	mov	r0, r8
 8008a72:	2302      	movs	r3, #2
 8008a74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a78:	f000 bb7e 	b.w	8009178 <arm_radix8_butterfly_f32>

08008a7c <arm_cfft_radix8by4_f32>:
 8008a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a80:	ed2d 8b0a 	vpush	{d8-d12}
 8008a84:	b08d      	sub	sp, #52	; 0x34
 8008a86:	460d      	mov	r5, r1
 8008a88:	910b      	str	r1, [sp, #44]	; 0x2c
 8008a8a:	8801      	ldrh	r1, [r0, #0]
 8008a8c:	6842      	ldr	r2, [r0, #4]
 8008a8e:	900a      	str	r0, [sp, #40]	; 0x28
 8008a90:	0849      	lsrs	r1, r1, #1
 8008a92:	008b      	lsls	r3, r1, #2
 8008a94:	18ee      	adds	r6, r5, r3
 8008a96:	18f0      	adds	r0, r6, r3
 8008a98:	edd0 5a00 	vldr	s11, [r0]
 8008a9c:	edd5 7a00 	vldr	s15, [r5]
 8008aa0:	ed96 7a00 	vldr	s14, [r6]
 8008aa4:	edd0 3a01 	vldr	s7, [r0, #4]
 8008aa8:	ed96 4a01 	vldr	s8, [r6, #4]
 8008aac:	ed95 5a01 	vldr	s10, [r5, #4]
 8008ab0:	9008      	str	r0, [sp, #32]
 8008ab2:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8008ab6:	18c7      	adds	r7, r0, r3
 8008ab8:	edd7 4a00 	vldr	s9, [r7]
 8008abc:	ed97 3a01 	vldr	s6, [r7, #4]
 8008ac0:	9701      	str	r7, [sp, #4]
 8008ac2:	ee77 6a06 	vadd.f32	s13, s14, s12
 8008ac6:	462c      	mov	r4, r5
 8008ac8:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8008acc:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8008ad0:	ee16 ca90 	vmov	ip, s13
 8008ad4:	f844 cb08 	str.w	ip, [r4], #8
 8008ad8:	ee75 6a23 	vadd.f32	s13, s10, s7
 8008adc:	edd6 5a01 	vldr	s11, [r6, #4]
 8008ae0:	edd7 2a01 	vldr	s5, [r7, #4]
 8008ae4:	9404      	str	r4, [sp, #16]
 8008ae6:	ee35 5a63 	vsub.f32	s10, s10, s7
 8008aea:	ee74 3a27 	vadd.f32	s7, s8, s15
 8008aee:	ee36 6a47 	vsub.f32	s12, s12, s14
 8008af2:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8008af6:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8008afa:	0849      	lsrs	r1, r1, #1
 8008afc:	f102 0e08 	add.w	lr, r2, #8
 8008b00:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8008b04:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8008b08:	9109      	str	r1, [sp, #36]	; 0x24
 8008b0a:	ee35 4a47 	vsub.f32	s8, s10, s14
 8008b0e:	f1a1 0902 	sub.w	r9, r1, #2
 8008b12:	f8cd e00c 	str.w	lr, [sp, #12]
 8008b16:	4631      	mov	r1, r6
 8008b18:	ee13 ea90 	vmov	lr, s7
 8008b1c:	ee36 6a64 	vsub.f32	s12, s12, s9
 8008b20:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8008b24:	4604      	mov	r4, r0
 8008b26:	edc5 5a01 	vstr	s11, [r5, #4]
 8008b2a:	ee37 7a05 	vadd.f32	s14, s14, s10
 8008b2e:	f841 eb08 	str.w	lr, [r1], #8
 8008b32:	ee34 5a24 	vadd.f32	s10, s8, s9
 8008b36:	ee16 ea10 	vmov	lr, s12
 8008b3a:	ed86 5a01 	vstr	s10, [r6, #4]
 8008b3e:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8008b42:	f844 eb08 	str.w	lr, [r4], #8
 8008b46:	ee77 7a83 	vadd.f32	s15, s15, s6
 8008b4a:	edc0 6a01 	vstr	s13, [r0, #4]
 8008b4e:	9405      	str	r4, [sp, #20]
 8008b50:	4604      	mov	r4, r0
 8008b52:	ee17 0a90 	vmov	r0, s15
 8008b56:	9106      	str	r1, [sp, #24]
 8008b58:	ee37 7a64 	vsub.f32	s14, s14, s9
 8008b5c:	f102 0110 	add.w	r1, r2, #16
 8008b60:	46bc      	mov	ip, r7
 8008b62:	9100      	str	r1, [sp, #0]
 8008b64:	f847 0b08 	str.w	r0, [r7], #8
 8008b68:	f102 0118 	add.w	r1, r2, #24
 8008b6c:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8008b70:	9102      	str	r1, [sp, #8]
 8008b72:	ed8c 7a01 	vstr	s14, [ip, #4]
 8008b76:	9007      	str	r0, [sp, #28]
 8008b78:	f000 8134 	beq.w	8008de4 <arm_cfft_radix8by4_f32+0x368>
 8008b7c:	f102 0920 	add.w	r9, r2, #32
 8008b80:	f102 0830 	add.w	r8, r2, #48	; 0x30
 8008b84:	9a01      	ldr	r2, [sp, #4]
 8008b86:	f8dd a000 	ldr.w	sl, [sp]
 8008b8a:	3b0c      	subs	r3, #12
 8008b8c:	4683      	mov	fp, r0
 8008b8e:	4463      	add	r3, ip
 8008b90:	f105 0e10 	add.w	lr, r5, #16
 8008b94:	f1a4 010c 	sub.w	r1, r4, #12
 8008b98:	f104 0510 	add.w	r5, r4, #16
 8008b9c:	f1a6 0c0c 	sub.w	ip, r6, #12
 8008ba0:	f1a2 040c 	sub.w	r4, r2, #12
 8008ba4:	f106 0010 	add.w	r0, r6, #16
 8008ba8:	3210      	adds	r2, #16
 8008baa:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8008bae:	ed55 5a02 	vldr	s11, [r5, #-8]
 8008bb2:	ed50 7a02 	vldr	s15, [r0, #-8]
 8008bb6:	ed52 1a02 	vldr	s3, [r2, #-8]
 8008bba:	ed55 6a01 	vldr	s13, [r5, #-4]
 8008bbe:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8008bc2:	ed12 1a01 	vldr	s2, [r2, #-4]
 8008bc6:	ed10 8a01 	vldr	s16, [r0, #-4]
 8008bca:	ee35 4a25 	vadd.f32	s8, s10, s11
 8008bce:	ee30 6a26 	vadd.f32	s12, s0, s13
 8008bd2:	ee37 7a84 	vadd.f32	s14, s15, s8
 8008bd6:	ee30 0a66 	vsub.f32	s0, s0, s13
 8008bda:	ee37 7a21 	vadd.f32	s14, s14, s3
 8008bde:	ee75 5a65 	vsub.f32	s11, s10, s11
 8008be2:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8008be6:	ed10 7a01 	vldr	s14, [r0, #-4]
 8008bea:	ed52 6a01 	vldr	s13, [r2, #-4]
 8008bee:	ee36 7a07 	vadd.f32	s14, s12, s14
 8008bf2:	ee78 aa25 	vadd.f32	s21, s16, s11
 8008bf6:	ee37 7a26 	vadd.f32	s14, s14, s13
 8008bfa:	ee70 3a67 	vsub.f32	s7, s0, s15
 8008bfe:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8008c02:	ed94 7a02 	vldr	s14, [r4, #8]
 8008c06:	ed9c 2a02 	vldr	s4, [ip, #8]
 8008c0a:	ed91 ba02 	vldr	s22, [r1, #8]
 8008c0e:	edd3 9a02 	vldr	s19, [r3, #8]
 8008c12:	edd4 2a01 	vldr	s5, [r4, #4]
 8008c16:	ed9c 9a01 	vldr	s18, [ip, #4]
 8008c1a:	ed93 5a01 	vldr	s10, [r3, #4]
 8008c1e:	edd1 0a01 	vldr	s1, [r1, #4]
 8008c22:	ee72 6a07 	vadd.f32	s13, s4, s14
 8008c26:	ee32 2a47 	vsub.f32	s4, s4, s14
 8008c2a:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8008c2e:	ee79 4a22 	vadd.f32	s9, s18, s5
 8008c32:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8008c36:	ee79 2a62 	vsub.f32	s5, s18, s5
 8008c3a:	ed8c 7a02 	vstr	s14, [ip, #8]
 8008c3e:	ed91 7a01 	vldr	s14, [r1, #4]
 8008c42:	edd3 8a01 	vldr	s17, [r3, #4]
 8008c46:	ee34 7a87 	vadd.f32	s14, s9, s14
 8008c4a:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8008c4e:	ee37 7a28 	vadd.f32	s14, s14, s17
 8008c52:	ee32 9a60 	vsub.f32	s18, s4, s1
 8008c56:	ed8c 7a01 	vstr	s14, [ip, #4]
 8008c5a:	ed1a 7a01 	vldr	s14, [sl, #-4]
 8008c5e:	ed1a aa02 	vldr	s20, [sl, #-8]
 8008c62:	ee73 8a22 	vadd.f32	s17, s6, s5
 8008c66:	ee39 9a05 	vadd.f32	s18, s18, s10
 8008c6a:	ee7a aac1 	vsub.f32	s21, s21, s2
 8008c6e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8008c72:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8008c76:	ee69 ba07 	vmul.f32	s23, s18, s14
 8008c7a:	ee6a aa87 	vmul.f32	s21, s21, s14
 8008c7e:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8008c82:	ee63 ca87 	vmul.f32	s25, s7, s14
 8008c86:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8008c8a:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8008c8e:	ee68 8a87 	vmul.f32	s17, s17, s14
 8008c92:	ee73 3aea 	vsub.f32	s7, s7, s21
 8008c96:	ee78 8a89 	vadd.f32	s17, s17, s18
 8008c9a:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8008c9e:	ee3b aaca 	vsub.f32	s20, s23, s20
 8008ca2:	ee34 4a67 	vsub.f32	s8, s8, s15
 8008ca6:	ee76 6acb 	vsub.f32	s13, s13, s22
 8008caa:	ee36 6a48 	vsub.f32	s12, s12, s16
 8008cae:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8008cb2:	ed00 7a02 	vstr	s14, [r0, #-8]
 8008cb6:	ed40 3a01 	vstr	s7, [r0, #-4]
 8008cba:	edc1 8a01 	vstr	s17, [r1, #4]
 8008cbe:	ed81 aa02 	vstr	s20, [r1, #8]
 8008cc2:	ed59 3a04 	vldr	s7, [r9, #-16]
 8008cc6:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8008cca:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8008cce:	ed59 6a03 	vldr	s13, [r9, #-12]
 8008cd2:	ee34 4a61 	vsub.f32	s8, s8, s3
 8008cd6:	ee36 6a41 	vsub.f32	s12, s12, s2
 8008cda:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8008cde:	ee66 9a26 	vmul.f32	s19, s12, s13
 8008ce2:	ee24 9a23 	vmul.f32	s18, s8, s7
 8008ce6:	ee26 6a23 	vmul.f32	s12, s12, s7
 8008cea:	ee24 4a26 	vmul.f32	s8, s8, s13
 8008cee:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008cf2:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8008cf6:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8008cfa:	ee36 6a44 	vsub.f32	s12, s12, s8
 8008cfe:	ee37 7a64 	vsub.f32	s14, s14, s9
 8008d02:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8008d06:	ee79 3a29 	vadd.f32	s7, s18, s19
 8008d0a:	ee75 6a60 	vsub.f32	s13, s10, s1
 8008d0e:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8008d12:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008d16:	ed45 3a02 	vstr	s7, [r5, #-8]
 8008d1a:	ed05 6a01 	vstr	s12, [r5, #-4]
 8008d1e:	ed84 7a01 	vstr	s14, [r4, #4]
 8008d22:	ed84 4a02 	vstr	s8, [r4, #8]
 8008d26:	ee35 6a81 	vadd.f32	s12, s11, s2
 8008d2a:	ee36 7ac2 	vsub.f32	s14, s13, s4
 8008d2e:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 8008d32:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 8008d36:	ee33 3a62 	vsub.f32	s6, s6, s5
 8008d3a:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8008d3e:	ee67 2a26 	vmul.f32	s5, s14, s13
 8008d42:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8008d46:	ee26 5a25 	vmul.f32	s10, s12, s11
 8008d4a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008d4e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8008d52:	ee27 7a25 	vmul.f32	s14, s14, s11
 8008d56:	ee63 6a26 	vmul.f32	s13, s6, s13
 8008d5a:	ee23 3a25 	vmul.f32	s6, s6, s11
 8008d5e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8008d62:	ee75 5a24 	vadd.f32	s11, s10, s9
 8008d66:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8008d6a:	ee36 7a87 	vadd.f32	s14, s13, s14
 8008d6e:	f1bb 0b01 	subs.w	fp, fp, #1
 8008d72:	ed42 5a02 	vstr	s11, [r2, #-8]
 8008d76:	ed42 7a01 	vstr	s15, [r2, #-4]
 8008d7a:	f10e 0e08 	add.w	lr, lr, #8
 8008d7e:	ed83 3a02 	vstr	s6, [r3, #8]
 8008d82:	ed83 7a01 	vstr	s14, [r3, #4]
 8008d86:	f1ac 0c08 	sub.w	ip, ip, #8
 8008d8a:	f10a 0a08 	add.w	sl, sl, #8
 8008d8e:	f100 0008 	add.w	r0, r0, #8
 8008d92:	f1a1 0108 	sub.w	r1, r1, #8
 8008d96:	f109 0910 	add.w	r9, r9, #16
 8008d9a:	f105 0508 	add.w	r5, r5, #8
 8008d9e:	f1a4 0408 	sub.w	r4, r4, #8
 8008da2:	f108 0818 	add.w	r8, r8, #24
 8008da6:	f102 0208 	add.w	r2, r2, #8
 8008daa:	f1a3 0308 	sub.w	r3, r3, #8
 8008dae:	f47f aefc 	bne.w	8008baa <arm_cfft_radix8by4_f32+0x12e>
 8008db2:	9907      	ldr	r1, [sp, #28]
 8008db4:	9800      	ldr	r0, [sp, #0]
 8008db6:	00cb      	lsls	r3, r1, #3
 8008db8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8008dbc:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8008dc0:	9100      	str	r1, [sp, #0]
 8008dc2:	9904      	ldr	r1, [sp, #16]
 8008dc4:	4419      	add	r1, r3
 8008dc6:	9104      	str	r1, [sp, #16]
 8008dc8:	9903      	ldr	r1, [sp, #12]
 8008dca:	4419      	add	r1, r3
 8008dcc:	9103      	str	r1, [sp, #12]
 8008dce:	9906      	ldr	r1, [sp, #24]
 8008dd0:	4419      	add	r1, r3
 8008dd2:	9106      	str	r1, [sp, #24]
 8008dd4:	9905      	ldr	r1, [sp, #20]
 8008dd6:	441f      	add	r7, r3
 8008dd8:	4419      	add	r1, r3
 8008dda:	9b02      	ldr	r3, [sp, #8]
 8008ddc:	9105      	str	r1, [sp, #20]
 8008dde:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008de2:	9302      	str	r3, [sp, #8]
 8008de4:	9904      	ldr	r1, [sp, #16]
 8008de6:	9805      	ldr	r0, [sp, #20]
 8008de8:	ed91 4a00 	vldr	s8, [r1]
 8008dec:	edd0 6a00 	vldr	s13, [r0]
 8008df0:	9b06      	ldr	r3, [sp, #24]
 8008df2:	ed97 3a00 	vldr	s6, [r7]
 8008df6:	edd3 7a00 	vldr	s15, [r3]
 8008dfa:	edd0 4a01 	vldr	s9, [r0, #4]
 8008dfe:	edd1 3a01 	vldr	s7, [r1, #4]
 8008e02:	ed97 2a01 	vldr	s4, [r7, #4]
 8008e06:	ed93 7a01 	vldr	s14, [r3, #4]
 8008e0a:	9a03      	ldr	r2, [sp, #12]
 8008e0c:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 8008e10:	ee34 6a26 	vadd.f32	s12, s8, s13
 8008e14:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8008e18:	ee37 5a86 	vadd.f32	s10, s15, s12
 8008e1c:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8008e20:	ee35 5a03 	vadd.f32	s10, s10, s6
 8008e24:	ee74 6a66 	vsub.f32	s13, s8, s13
 8008e28:	ed81 5a00 	vstr	s10, [r1]
 8008e2c:	ed93 5a01 	vldr	s10, [r3, #4]
 8008e30:	edd7 4a01 	vldr	s9, [r7, #4]
 8008e34:	ee35 5a85 	vadd.f32	s10, s11, s10
 8008e38:	ee37 4a26 	vadd.f32	s8, s14, s13
 8008e3c:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008e40:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8008e44:	ed81 5a01 	vstr	s10, [r1, #4]
 8008e48:	edd2 1a00 	vldr	s3, [r2]
 8008e4c:	edd2 2a01 	vldr	s5, [r2, #4]
 8008e50:	ee34 5a83 	vadd.f32	s10, s9, s6
 8008e54:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008e58:	ee36 6a67 	vsub.f32	s12, s12, s15
 8008e5c:	ee64 4a21 	vmul.f32	s9, s8, s3
 8008e60:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008e64:	ee65 2a22 	vmul.f32	s5, s10, s5
 8008e68:	ee25 5a21 	vmul.f32	s10, s10, s3
 8008e6c:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8008e70:	ee35 5a44 	vsub.f32	s10, s10, s8
 8008e74:	edc3 2a00 	vstr	s5, [r3]
 8008e78:	ed83 5a01 	vstr	s10, [r3, #4]
 8008e7c:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8008e80:	9b00      	ldr	r3, [sp, #0]
 8008e82:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008e86:	ed93 4a01 	vldr	s8, [r3, #4]
 8008e8a:	ed93 5a00 	vldr	s10, [r3]
 8008e8e:	9b02      	ldr	r3, [sp, #8]
 8008e90:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8008e94:	ee66 4a05 	vmul.f32	s9, s12, s10
 8008e98:	ee25 5a85 	vmul.f32	s10, s11, s10
 8008e9c:	ee26 6a04 	vmul.f32	s12, s12, s8
 8008ea0:	ee65 5a84 	vmul.f32	s11, s11, s8
 8008ea4:	ee35 6a46 	vsub.f32	s12, s10, s12
 8008ea8:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8008eac:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8008eb0:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008eb4:	ed80 6a01 	vstr	s12, [r0, #4]
 8008eb8:	edc0 5a00 	vstr	s11, [r0]
 8008ebc:	edd3 5a01 	vldr	s11, [r3, #4]
 8008ec0:	edd3 6a00 	vldr	s13, [r3]
 8008ec4:	ee37 7a02 	vadd.f32	s14, s14, s4
 8008ec8:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8008ecc:	ee27 6a26 	vmul.f32	s12, s14, s13
 8008ed0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8008ed4:	ee27 7a25 	vmul.f32	s14, s14, s11
 8008ed8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008edc:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008ee0:	ee76 7a27 	vadd.f32	s15, s12, s15
 8008ee4:	ed87 7a01 	vstr	s14, [r7, #4]
 8008ee8:	edc7 7a00 	vstr	s15, [r7]
 8008eec:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 8008ef0:	4621      	mov	r1, r4
 8008ef2:	686a      	ldr	r2, [r5, #4]
 8008ef4:	2304      	movs	r3, #4
 8008ef6:	f000 f93f 	bl	8009178 <arm_radix8_butterfly_f32>
 8008efa:	4630      	mov	r0, r6
 8008efc:	4621      	mov	r1, r4
 8008efe:	686a      	ldr	r2, [r5, #4]
 8008f00:	2304      	movs	r3, #4
 8008f02:	f000 f939 	bl	8009178 <arm_radix8_butterfly_f32>
 8008f06:	9808      	ldr	r0, [sp, #32]
 8008f08:	686a      	ldr	r2, [r5, #4]
 8008f0a:	4621      	mov	r1, r4
 8008f0c:	2304      	movs	r3, #4
 8008f0e:	f000 f933 	bl	8009178 <arm_radix8_butterfly_f32>
 8008f12:	686a      	ldr	r2, [r5, #4]
 8008f14:	9801      	ldr	r0, [sp, #4]
 8008f16:	4621      	mov	r1, r4
 8008f18:	2304      	movs	r3, #4
 8008f1a:	b00d      	add	sp, #52	; 0x34
 8008f1c:	ecbd 8b0a 	vpop	{d8-d12}
 8008f20:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f24:	f000 b928 	b.w	8009178 <arm_radix8_butterfly_f32>

08008f28 <arm_cfft_f32>:
 8008f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f2c:	2a01      	cmp	r2, #1
 8008f2e:	4606      	mov	r6, r0
 8008f30:	4617      	mov	r7, r2
 8008f32:	460c      	mov	r4, r1
 8008f34:	4698      	mov	r8, r3
 8008f36:	8805      	ldrh	r5, [r0, #0]
 8008f38:	d056      	beq.n	8008fe8 <arm_cfft_f32+0xc0>
 8008f3a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008f3e:	d063      	beq.n	8009008 <arm_cfft_f32+0xe0>
 8008f40:	d916      	bls.n	8008f70 <arm_cfft_f32+0x48>
 8008f42:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8008f46:	d01a      	beq.n	8008f7e <arm_cfft_f32+0x56>
 8008f48:	d947      	bls.n	8008fda <arm_cfft_f32+0xb2>
 8008f4a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8008f4e:	d05b      	beq.n	8009008 <arm_cfft_f32+0xe0>
 8008f50:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8008f54:	d105      	bne.n	8008f62 <arm_cfft_f32+0x3a>
 8008f56:	2301      	movs	r3, #1
 8008f58:	6872      	ldr	r2, [r6, #4]
 8008f5a:	4629      	mov	r1, r5
 8008f5c:	4620      	mov	r0, r4
 8008f5e:	f000 f90b 	bl	8009178 <arm_radix8_butterfly_f32>
 8008f62:	f1b8 0f00 	cmp.w	r8, #0
 8008f66:	d111      	bne.n	8008f8c <arm_cfft_f32+0x64>
 8008f68:	2f01      	cmp	r7, #1
 8008f6a:	d016      	beq.n	8008f9a <arm_cfft_f32+0x72>
 8008f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f70:	2d20      	cmp	r5, #32
 8008f72:	d049      	beq.n	8009008 <arm_cfft_f32+0xe0>
 8008f74:	d935      	bls.n	8008fe2 <arm_cfft_f32+0xba>
 8008f76:	2d40      	cmp	r5, #64	; 0x40
 8008f78:	d0ed      	beq.n	8008f56 <arm_cfft_f32+0x2e>
 8008f7a:	2d80      	cmp	r5, #128	; 0x80
 8008f7c:	d1f1      	bne.n	8008f62 <arm_cfft_f32+0x3a>
 8008f7e:	4621      	mov	r1, r4
 8008f80:	4630      	mov	r0, r6
 8008f82:	f7ff fcab 	bl	80088dc <arm_cfft_radix8by2_f32>
 8008f86:	f1b8 0f00 	cmp.w	r8, #0
 8008f8a:	d0ed      	beq.n	8008f68 <arm_cfft_f32+0x40>
 8008f8c:	68b2      	ldr	r2, [r6, #8]
 8008f8e:	89b1      	ldrh	r1, [r6, #12]
 8008f90:	4620      	mov	r0, r4
 8008f92:	f000 f841 	bl	8009018 <arm_bitreversal_32>
 8008f96:	2f01      	cmp	r7, #1
 8008f98:	d1e8      	bne.n	8008f6c <arm_cfft_f32+0x44>
 8008f9a:	ee07 5a90 	vmov	s15, r5
 8008f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fa2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008fa6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008faa:	2d00      	cmp	r5, #0
 8008fac:	d0de      	beq.n	8008f6c <arm_cfft_f32+0x44>
 8008fae:	f104 0108 	add.w	r1, r4, #8
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	3301      	adds	r3, #1
 8008fb6:	429d      	cmp	r5, r3
 8008fb8:	f101 0108 	add.w	r1, r1, #8
 8008fbc:	ed11 7a04 	vldr	s14, [r1, #-16]
 8008fc0:	ed51 7a03 	vldr	s15, [r1, #-12]
 8008fc4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008fc8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008fcc:	ed01 7a04 	vstr	s14, [r1, #-16]
 8008fd0:	ed41 7a03 	vstr	s15, [r1, #-12]
 8008fd4:	d1ee      	bne.n	8008fb4 <arm_cfft_f32+0x8c>
 8008fd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fda:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8008fde:	d0ba      	beq.n	8008f56 <arm_cfft_f32+0x2e>
 8008fe0:	e7bf      	b.n	8008f62 <arm_cfft_f32+0x3a>
 8008fe2:	2d10      	cmp	r5, #16
 8008fe4:	d0cb      	beq.n	8008f7e <arm_cfft_f32+0x56>
 8008fe6:	e7bc      	b.n	8008f62 <arm_cfft_f32+0x3a>
 8008fe8:	b19d      	cbz	r5, 8009012 <arm_cfft_f32+0xea>
 8008fea:	f101 030c 	add.w	r3, r1, #12
 8008fee:	2200      	movs	r2, #0
 8008ff0:	ed53 7a02 	vldr	s15, [r3, #-8]
 8008ff4:	3201      	adds	r2, #1
 8008ff6:	eef1 7a67 	vneg.f32	s15, s15
 8008ffa:	4295      	cmp	r5, r2
 8008ffc:	ed43 7a02 	vstr	s15, [r3, #-8]
 8009000:	f103 0308 	add.w	r3, r3, #8
 8009004:	d1f4      	bne.n	8008ff0 <arm_cfft_f32+0xc8>
 8009006:	e798      	b.n	8008f3a <arm_cfft_f32+0x12>
 8009008:	4621      	mov	r1, r4
 800900a:	4630      	mov	r0, r6
 800900c:	f7ff fd36 	bl	8008a7c <arm_cfft_radix8by4_f32>
 8009010:	e7a7      	b.n	8008f62 <arm_cfft_f32+0x3a>
 8009012:	2b00      	cmp	r3, #0
 8009014:	d0aa      	beq.n	8008f6c <arm_cfft_f32+0x44>
 8009016:	e7b9      	b.n	8008f8c <arm_cfft_f32+0x64>

08009018 <arm_bitreversal_32>:
 8009018:	b1e9      	cbz	r1, 8009056 <arm_bitreversal_32+0x3e>
 800901a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800901c:	2500      	movs	r5, #0
 800901e:	f102 0e02 	add.w	lr, r2, #2
 8009022:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8009026:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800902a:	08a4      	lsrs	r4, r4, #2
 800902c:	089b      	lsrs	r3, r3, #2
 800902e:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8009032:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8009036:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800903a:	00a6      	lsls	r6, r4, #2
 800903c:	009b      	lsls	r3, r3, #2
 800903e:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8009042:	3304      	adds	r3, #4
 8009044:	1d34      	adds	r4, r6, #4
 8009046:	3502      	adds	r5, #2
 8009048:	58c6      	ldr	r6, [r0, r3]
 800904a:	5907      	ldr	r7, [r0, r4]
 800904c:	50c7      	str	r7, [r0, r3]
 800904e:	428d      	cmp	r5, r1
 8009050:	5106      	str	r6, [r0, r4]
 8009052:	d3e6      	bcc.n	8009022 <arm_bitreversal_32+0xa>
 8009054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009056:	4770      	bx	lr

08009058 <arm_sin_f32>:
 8009058:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80090d8 <arm_sin_f32+0x80>
 800905c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009060:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009068:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800906c:	d504      	bpl.n	8009078 <arm_sin_f32+0x20>
 800906e:	ee17 3a90 	vmov	r3, s15
 8009072:	3b01      	subs	r3, #1
 8009074:	ee07 3a90 	vmov	s15, r3
 8009078:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800907c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80090dc <arm_sin_f32+0x84>
 8009080:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009084:	ee20 0a07 	vmul.f32	s0, s0, s14
 8009088:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800908c:	ee17 3a90 	vmov	r3, s15
 8009090:	b29b      	uxth	r3, r3
 8009092:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009096:	d21a      	bcs.n	80090ce <arm_sin_f32+0x76>
 8009098:	ee07 3a90 	vmov	s15, r3
 800909c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090a0:	1c59      	adds	r1, r3, #1
 80090a2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80090a6:	4a0e      	ldr	r2, [pc, #56]	; (80090e0 <arm_sin_f32+0x88>)
 80090a8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80090ac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80090b0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80090b4:	ed93 7a00 	vldr	s14, [r3]
 80090b8:	edd2 6a00 	vldr	s13, [r2]
 80090bc:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80090c0:	ee20 0a26 	vmul.f32	s0, s0, s13
 80090c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80090c8:	ee37 0a80 	vadd.f32	s0, s15, s0
 80090cc:	4770      	bx	lr
 80090ce:	ee30 0a47 	vsub.f32	s0, s0, s14
 80090d2:	2101      	movs	r1, #1
 80090d4:	2300      	movs	r3, #0
 80090d6:	e7e6      	b.n	80090a6 <arm_sin_f32+0x4e>
 80090d8:	3e22f983 	.word	0x3e22f983
 80090dc:	44000000 	.word	0x44000000
 80090e0:	0800fd7c 	.word	0x0800fd7c

080090e4 <arm_cos_f32>:
 80090e4:	eddf 7a21 	vldr	s15, [pc, #132]	; 800916c <arm_cos_f32+0x88>
 80090e8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80090ec:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80090f0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80090f4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80090f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090fc:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009100:	d504      	bpl.n	800910c <arm_cos_f32+0x28>
 8009102:	ee17 3a90 	vmov	r3, s15
 8009106:	3b01      	subs	r3, #1
 8009108:	ee07 3a90 	vmov	s15, r3
 800910c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009110:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8009170 <arm_cos_f32+0x8c>
 8009114:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009118:	ee20 0a07 	vmul.f32	s0, s0, s14
 800911c:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8009120:	ee17 3a90 	vmov	r3, s15
 8009124:	b29b      	uxth	r3, r3
 8009126:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800912a:	d21a      	bcs.n	8009162 <arm_cos_f32+0x7e>
 800912c:	ee07 3a90 	vmov	s15, r3
 8009130:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009134:	1c59      	adds	r1, r3, #1
 8009136:	ee30 0a67 	vsub.f32	s0, s0, s15
 800913a:	4a0e      	ldr	r2, [pc, #56]	; (8009174 <arm_cos_f32+0x90>)
 800913c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009140:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009144:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8009148:	ed93 7a00 	vldr	s14, [r3]
 800914c:	edd2 6a00 	vldr	s13, [r2]
 8009150:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009154:	ee20 0a26 	vmul.f32	s0, s0, s13
 8009158:	ee67 7a87 	vmul.f32	s15, s15, s14
 800915c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009160:	4770      	bx	lr
 8009162:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009166:	2101      	movs	r1, #1
 8009168:	2300      	movs	r3, #0
 800916a:	e7e6      	b.n	800913a <arm_cos_f32+0x56>
 800916c:	3e22f983 	.word	0x3e22f983
 8009170:	44000000 	.word	0x44000000
 8009174:	0800fd7c 	.word	0x0800fd7c

08009178 <arm_radix8_butterfly_f32>:
 8009178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800917c:	ed2d 8b10 	vpush	{d8-d15}
 8009180:	b095      	sub	sp, #84	; 0x54
 8009182:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8009186:	4603      	mov	r3, r0
 8009188:	3304      	adds	r3, #4
 800918a:	ed9f bab9 	vldr	s22, [pc, #740]	; 8009470 <arm_radix8_butterfly_f32+0x2f8>
 800918e:	9012      	str	r0, [sp, #72]	; 0x48
 8009190:	468b      	mov	fp, r1
 8009192:	9313      	str	r3, [sp, #76]	; 0x4c
 8009194:	4689      	mov	r9, r1
 8009196:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800919a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800919c:	960f      	str	r6, [sp, #60]	; 0x3c
 800919e:	ea4f 1846 	mov.w	r8, r6, lsl #5
 80091a2:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 80091a6:	eb03 0508 	add.w	r5, r3, r8
 80091aa:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 80091ae:	eb05 040e 	add.w	r4, r5, lr
 80091b2:	0137      	lsls	r7, r6, #4
 80091b4:	eba6 030a 	sub.w	r3, r6, sl
 80091b8:	eb04 000e 	add.w	r0, r4, lr
 80091bc:	44b2      	add	sl, r6
 80091be:	1d3a      	adds	r2, r7, #4
 80091c0:	9702      	str	r7, [sp, #8]
 80091c2:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 80091c6:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 80091ca:	ebae 0c06 	sub.w	ip, lr, r6
 80091ce:	9703      	str	r7, [sp, #12]
 80091d0:	eb03 0708 	add.w	r7, r3, r8
 80091d4:	9701      	str	r7, [sp, #4]
 80091d6:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 80091da:	9706      	str	r7, [sp, #24]
 80091dc:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80091de:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 80091e2:	f10e 0104 	add.w	r1, lr, #4
 80091e6:	4439      	add	r1, r7
 80091e8:	443a      	add	r2, r7
 80091ea:	0137      	lsls	r7, r6, #4
 80091ec:	00f6      	lsls	r6, r6, #3
 80091ee:	9704      	str	r7, [sp, #16]
 80091f0:	9605      	str	r6, [sp, #20]
 80091f2:	9f01      	ldr	r7, [sp, #4]
 80091f4:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80091f6:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 80091fa:	f04f 0c00 	mov.w	ip, #0
 80091fe:	edd4 6a00 	vldr	s13, [r4]
 8009202:	edd7 1a00 	vldr	s3, [r7]
 8009206:	ed16 aa01 	vldr	s20, [r6, #-4]
 800920a:	edd5 5a00 	vldr	s11, [r5]
 800920e:	ed52 9a01 	vldr	s19, [r2, #-4]
 8009212:	ed90 6a00 	vldr	s12, [r0]
 8009216:	ed51 7a01 	vldr	s15, [r1, #-4]
 800921a:	ed93 3a00 	vldr	s6, [r3]
 800921e:	ee39 0a86 	vadd.f32	s0, s19, s12
 8009222:	ee33 2a21 	vadd.f32	s4, s6, s3
 8009226:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800922a:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800922e:	ee35 7a02 	vadd.f32	s14, s10, s4
 8009232:	ee34 4a80 	vadd.f32	s8, s9, s0
 8009236:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800923a:	ee74 6a07 	vadd.f32	s13, s8, s14
 800923e:	ee34 4a47 	vsub.f32	s8, s8, s14
 8009242:	ed46 6a01 	vstr	s13, [r6, #-4]
 8009246:	ed85 4a00 	vstr	s8, [r5]
 800924a:	edd1 6a00 	vldr	s13, [r1]
 800924e:	ed94 9a01 	vldr	s18, [r4, #4]
 8009252:	edd3 2a01 	vldr	s5, [r3, #4]
 8009256:	edd7 8a01 	vldr	s17, [r7, #4]
 800925a:	edd6 0a00 	vldr	s1, [r6]
 800925e:	edd5 3a01 	vldr	s7, [r5, #4]
 8009262:	ed90 8a01 	vldr	s16, [r0, #4]
 8009266:	ed92 7a00 	vldr	s14, [r2]
 800926a:	ee33 3a61 	vsub.f32	s6, s6, s3
 800926e:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8009272:	ee72 aae8 	vsub.f32	s21, s5, s17
 8009276:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800927a:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800927e:	ee77 7a83 	vadd.f32	s15, s15, s6
 8009282:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8009286:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800928a:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800928e:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8009292:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8009296:	ee77 0a08 	vadd.f32	s1, s14, s16
 800929a:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800929e:	ee37 7a48 	vsub.f32	s14, s14, s16
 80092a2:	ee61 1a8b 	vmul.f32	s3, s3, s22
 80092a6:	ee7a 5a65 	vsub.f32	s11, s20, s11
 80092aa:	ee76 6a89 	vadd.f32	s13, s13, s18
 80092ae:	ee24 4a0b 	vmul.f32	s8, s8, s22
 80092b2:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80092b6:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80092ba:	ee35 5a42 	vsub.f32	s10, s10, s4
 80092be:	ee36 0aa2 	vadd.f32	s0, s13, s5
 80092c2:	ee33 2a20 	vadd.f32	s4, s6, s1
 80092c6:	ee76 6ae2 	vsub.f32	s13, s13, s5
 80092ca:	ee33 3a60 	vsub.f32	s6, s6, s1
 80092ce:	ee75 2aa1 	vadd.f32	s5, s11, s3
 80092d2:	ee77 0a01 	vadd.f32	s1, s14, s2
 80092d6:	ee75 5ae1 	vsub.f32	s11, s11, s3
 80092da:	ee37 7a41 	vsub.f32	s14, s14, s2
 80092de:	ee73 1a84 	vadd.f32	s3, s7, s8
 80092e2:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80092e6:	ee76 3a27 	vadd.f32	s7, s12, s15
 80092ea:	ee76 7a67 	vsub.f32	s15, s12, s15
 80092ee:	ee32 8a00 	vadd.f32	s16, s4, s0
 80092f2:	ee33 1a45 	vsub.f32	s2, s6, s10
 80092f6:	ee32 2a40 	vsub.f32	s4, s4, s0
 80092fa:	ee35 5a03 	vadd.f32	s10, s10, s6
 80092fe:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8009302:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8009306:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800930a:	ee34 6a67 	vsub.f32	s12, s8, s15
 800930e:	ee75 4a87 	vadd.f32	s9, s11, s14
 8009312:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8009316:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800931a:	ee77 7a84 	vadd.f32	s15, s15, s8
 800931e:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8009322:	44dc      	add	ip, fp
 8009324:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8009328:	45e1      	cmp	r9, ip
 800932a:	ed86 8a00 	vstr	s16, [r6]
 800932e:	ed85 2a01 	vstr	s4, [r5, #4]
 8009332:	4456      	add	r6, sl
 8009334:	ed02 0a01 	vstr	s0, [r2, #-4]
 8009338:	4455      	add	r5, sl
 800933a:	edc0 6a00 	vstr	s13, [r0]
 800933e:	ed82 1a00 	vstr	s2, [r2]
 8009342:	ed80 5a01 	vstr	s10, [r0, #4]
 8009346:	4452      	add	r2, sl
 8009348:	ed01 3a01 	vstr	s6, [r1, #-4]
 800934c:	4450      	add	r0, sl
 800934e:	edc7 2a00 	vstr	s5, [r7]
 8009352:	edc4 4a00 	vstr	s9, [r4]
 8009356:	ed83 7a00 	vstr	s14, [r3]
 800935a:	edc1 5a00 	vstr	s11, [r1]
 800935e:	edc7 3a01 	vstr	s7, [r7, #4]
 8009362:	4451      	add	r1, sl
 8009364:	ed84 6a01 	vstr	s12, [r4, #4]
 8009368:	4457      	add	r7, sl
 800936a:	edc3 7a01 	vstr	s15, [r3, #4]
 800936e:	4454      	add	r4, sl
 8009370:	4453      	add	r3, sl
 8009372:	f63f af44 	bhi.w	80091fe <arm_radix8_butterfly_f32+0x86>
 8009376:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009378:	2b07      	cmp	r3, #7
 800937a:	f240 81b7 	bls.w	80096ec <arm_radix8_butterfly_f32+0x574>
 800937e:	9b06      	ldr	r3, [sp, #24]
 8009380:	9903      	ldr	r1, [sp, #12]
 8009382:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009384:	9e05      	ldr	r6, [sp, #20]
 8009386:	9a04      	ldr	r2, [sp, #16]
 8009388:	f103 0c08 	add.w	ip, r3, #8
 800938c:	9b02      	ldr	r3, [sp, #8]
 800938e:	3108      	adds	r1, #8
 8009390:	f108 0808 	add.w	r8, r8, #8
 8009394:	1841      	adds	r1, r0, r1
 8009396:	3608      	adds	r6, #8
 8009398:	330c      	adds	r3, #12
 800939a:	4604      	mov	r4, r0
 800939c:	4444      	add	r4, r8
 800939e:	18c3      	adds	r3, r0, r3
 80093a0:	9109      	str	r1, [sp, #36]	; 0x24
 80093a2:	1981      	adds	r1, r0, r6
 80093a4:	f10e 0e08 	add.w	lr, lr, #8
 80093a8:	3208      	adds	r2, #8
 80093aa:	940b      	str	r4, [sp, #44]	; 0x2c
 80093ac:	9107      	str	r1, [sp, #28]
 80093ae:	4604      	mov	r4, r0
 80093b0:	4601      	mov	r1, r0
 80093b2:	9304      	str	r3, [sp, #16]
 80093b4:	f100 030c 	add.w	r3, r0, #12
 80093b8:	4474      	add	r4, lr
 80093ba:	f04f 0801 	mov.w	r8, #1
 80093be:	1882      	adds	r2, r0, r2
 80093c0:	4461      	add	r1, ip
 80093c2:	9305      	str	r3, [sp, #20]
 80093c4:	464b      	mov	r3, r9
 80093c6:	940a      	str	r4, [sp, #40]	; 0x28
 80093c8:	46c1      	mov	r9, r8
 80093ca:	9208      	str	r2, [sp, #32]
 80093cc:	46d8      	mov	r8, fp
 80093ce:	9106      	str	r1, [sp, #24]
 80093d0:	f04f 0e00 	mov.w	lr, #0
 80093d4:	469b      	mov	fp, r3
 80093d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80093d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80093da:	449e      	add	lr, r3
 80093dc:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 80093e0:	441a      	add	r2, r3
 80093e2:	920e      	str	r2, [sp, #56]	; 0x38
 80093e4:	441a      	add	r2, r3
 80093e6:	18d4      	adds	r4, r2, r3
 80093e8:	18e5      	adds	r5, r4, r3
 80093ea:	18ee      	adds	r6, r5, r3
 80093ec:	18f7      	adds	r7, r6, r3
 80093ee:	eb07 0c03 	add.w	ip, r7, r3
 80093f2:	920d      	str	r2, [sp, #52]	; 0x34
 80093f4:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 80093f8:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 80093fc:	910c      	str	r1, [sp, #48]	; 0x30
 80093fe:	4419      	add	r1, r3
 8009400:	9103      	str	r1, [sp, #12]
 8009402:	4419      	add	r1, r3
 8009404:	18ca      	adds	r2, r1, r3
 8009406:	9202      	str	r2, [sp, #8]
 8009408:	441a      	add	r2, r3
 800940a:	18d0      	adds	r0, r2, r3
 800940c:	ed92 ea01 	vldr	s28, [r2, #4]
 8009410:	9a02      	ldr	r2, [sp, #8]
 8009412:	edd4 7a00 	vldr	s15, [r4]
 8009416:	edd2 da01 	vldr	s27, [r2, #4]
 800941a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800941c:	ed91 da01 	vldr	s26, [r1, #4]
 8009420:	ed92 ca01 	vldr	s24, [r2, #4]
 8009424:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009426:	9903      	ldr	r1, [sp, #12]
 8009428:	edcd 7a03 	vstr	s15, [sp, #12]
 800942c:	edd2 7a00 	vldr	s15, [r2]
 8009430:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009432:	edcd 7a02 	vstr	s15, [sp, #8]
 8009436:	edd2 7a00 	vldr	s15, [r2]
 800943a:	edd0 ea01 	vldr	s29, [r0, #4]
 800943e:	edd1 ca01 	vldr	s25, [r1, #4]
 8009442:	eddc ba00 	vldr	s23, [ip]
 8009446:	edd7 aa00 	vldr	s21, [r7]
 800944a:	ed96 aa00 	vldr	s20, [r6]
 800944e:	edd5 9a00 	vldr	s19, [r5]
 8009452:	edcd 7a01 	vstr	s15, [sp, #4]
 8009456:	4403      	add	r3, r0
 8009458:	ed93 fa01 	vldr	s30, [r3, #4]
 800945c:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 8009460:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8009464:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009468:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800946c:	46cc      	mov	ip, r9
 800946e:	e001      	b.n	8009474 <arm_radix8_butterfly_f32+0x2fc>
 8009470:	3f3504f3 	.word	0x3f3504f3
 8009474:	ed91 6a00 	vldr	s12, [r1]
 8009478:	ed93 5a00 	vldr	s10, [r3]
 800947c:	edd0 fa00 	vldr	s31, [r0]
 8009480:	edd4 7a00 	vldr	s15, [r4]
 8009484:	ed95 7a00 	vldr	s14, [r5]
 8009488:	ed56 3a01 	vldr	s7, [r6, #-4]
 800948c:	ed17 3a01 	vldr	s6, [r7, #-4]
 8009490:	ed92 2a00 	vldr	s4, [r2]
 8009494:	ed96 0a00 	vldr	s0, [r6]
 8009498:	ee33 8a85 	vadd.f32	s16, s7, s10
 800949c:	ee32 1a06 	vadd.f32	s2, s4, s12
 80094a0:	ee33 4a2f 	vadd.f32	s8, s6, s31
 80094a4:	ee77 4a87 	vadd.f32	s9, s15, s14
 80094a8:	ee78 1a04 	vadd.f32	s3, s16, s8
 80094ac:	ee71 6a24 	vadd.f32	s13, s2, s9
 80094b0:	ee32 2a46 	vsub.f32	s4, s4, s12
 80094b4:	ee31 6aa6 	vadd.f32	s12, s3, s13
 80094b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80094bc:	ed06 6a01 	vstr	s12, [r6, #-4]
 80094c0:	edd4 8a01 	vldr	s17, [r4, #4]
 80094c4:	ed92 9a01 	vldr	s18, [r2, #4]
 80094c8:	edd7 0a00 	vldr	s1, [r7]
 80094cc:	edd1 2a01 	vldr	s5, [r1, #4]
 80094d0:	ed95 7a01 	vldr	s14, [r5, #4]
 80094d4:	ed93 6a01 	vldr	s12, [r3, #4]
 80094d8:	edd0 5a01 	vldr	s11, [r0, #4]
 80094dc:	ee73 3ac5 	vsub.f32	s7, s7, s10
 80094e0:	ee33 3a6f 	vsub.f32	s6, s6, s31
 80094e4:	ee39 5a62 	vsub.f32	s10, s18, s5
 80094e8:	ee78 fac7 	vsub.f32	s31, s17, s14
 80094ec:	ee38 4a44 	vsub.f32	s8, s16, s8
 80094f0:	ee38 7a87 	vadd.f32	s14, s17, s14
 80094f4:	ee30 8aa5 	vadd.f32	s16, s1, s11
 80094f8:	ee79 2a22 	vadd.f32	s5, s18, s5
 80094fc:	ee32 9a27 	vadd.f32	s18, s4, s15
 8009500:	ee72 7a67 	vsub.f32	s15, s4, s15
 8009504:	ee30 2a06 	vadd.f32	s4, s0, s12
 8009508:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800950c:	ee71 4a64 	vsub.f32	s9, s2, s9
 8009510:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8009514:	ee32 1a08 	vadd.f32	s2, s4, s16
 8009518:	ee72 fa87 	vadd.f32	s31, s5, s14
 800951c:	ee32 2a48 	vsub.f32	s4, s4, s16
 8009520:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8009524:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8009528:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800952c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8009530:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8009534:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8009538:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800953c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8009540:	ee30 6a46 	vsub.f32	s12, s0, s12
 8009544:	ee74 0a22 	vadd.f32	s1, s8, s5
 8009548:	ee36 0a28 	vadd.f32	s0, s12, s17
 800954c:	ee74 2a62 	vsub.f32	s5, s8, s5
 8009550:	ee36 6a68 	vsub.f32	s12, s12, s17
 8009554:	ee32 4a64 	vsub.f32	s8, s4, s9
 8009558:	ee73 8a09 	vadd.f32	s17, s6, s18
 800955c:	ee74 4a82 	vadd.f32	s9, s9, s4
 8009560:	ee33 9a49 	vsub.f32	s18, s6, s18
 8009564:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8009568:	ee35 3a85 	vadd.f32	s6, s11, s10
 800956c:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8009570:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8009574:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8009578:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800957c:	ee30 7a68 	vsub.f32	s14, s0, s17
 8009580:	ee35 8a03 	vadd.f32	s16, s10, s6
 8009584:	ee38 0a80 	vadd.f32	s0, s17, s0
 8009588:	ee73 3a82 	vadd.f32	s7, s7, s4
 800958c:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8009590:	ed9d 2a01 	vldr	s4, [sp, #4]
 8009594:	eddd 1a02 	vldr	s3, [sp, #8]
 8009598:	ee35 5a43 	vsub.f32	s10, s10, s6
 800959c:	ee71 fa2f 	vadd.f32	s31, s2, s31
 80095a0:	ee37 3aa5 	vadd.f32	s6, s15, s11
 80095a4:	ee21 1aa0 	vmul.f32	s2, s3, s1
 80095a8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80095ac:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 80095b0:	ee76 5a49 	vsub.f32	s11, s12, s18
 80095b4:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 80095b8:	ee39 6a06 	vadd.f32	s12, s18, s12
 80095bc:	ee2c 9a84 	vmul.f32	s18, s25, s8
 80095c0:	ee21 4a84 	vmul.f32	s8, s3, s8
 80095c4:	ee6c 1a07 	vmul.f32	s3, s24, s14
 80095c8:	ee22 7a07 	vmul.f32	s14, s4, s14
 80095cc:	ee22 2a08 	vmul.f32	s4, s4, s16
 80095d0:	ee2c 8a08 	vmul.f32	s16, s24, s16
 80095d4:	ee78 6ae6 	vsub.f32	s13, s17, s13
 80095d8:	ee31 1a09 	vadd.f32	s2, s2, s18
 80095dc:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 80095e0:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 80095e4:	ee74 0a60 	vsub.f32	s1, s8, s1
 80095e8:	ee37 7a48 	vsub.f32	s14, s14, s16
 80095ec:	ee2f 4a00 	vmul.f32	s8, s30, s0
 80095f0:	ee2b 8a85 	vmul.f32	s16, s23, s10
 80095f4:	ee72 1a21 	vadd.f32	s3, s4, s3
 80095f8:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 80095fc:	ee38 2a89 	vadd.f32	s4, s17, s18
 8009600:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8009604:	ee38 8a04 	vadd.f32	s16, s16, s8
 8009608:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800960c:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8009610:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8009614:	eddd 5a03 	vldr	s11, [sp, #12]
 8009618:	edc6 fa00 	vstr	s31, [r6]
 800961c:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8009620:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8009624:	ee30 0a45 	vsub.f32	s0, s0, s10
 8009628:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800962c:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8009630:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8009634:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8009638:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800963c:	ee25 6a86 	vmul.f32	s12, s11, s12
 8009640:	ee74 4a89 	vadd.f32	s9, s9, s18
 8009644:	ee34 3a43 	vsub.f32	s6, s8, s6
 8009648:	ee78 8a85 	vadd.f32	s17, s17, s10
 800964c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009650:	44c4      	add	ip, r8
 8009652:	45e3      	cmp	fp, ip
 8009654:	edc3 3a00 	vstr	s7, [r3]
 8009658:	edc3 6a01 	vstr	s13, [r3, #4]
 800965c:	4456      	add	r6, sl
 800965e:	ed07 1a01 	vstr	s2, [r7, #-4]
 8009662:	edc7 0a00 	vstr	s1, [r7]
 8009666:	4453      	add	r3, sl
 8009668:	ed80 2a00 	vstr	s4, [r0]
 800966c:	edc0 2a01 	vstr	s5, [r0, #4]
 8009670:	4457      	add	r7, sl
 8009672:	edc2 1a00 	vstr	s3, [r2]
 8009676:	ed82 7a01 	vstr	s14, [r2, #4]
 800967a:	4450      	add	r0, sl
 800967c:	ed85 8a00 	vstr	s16, [r5]
 8009680:	ed85 0a01 	vstr	s0, [r5, #4]
 8009684:	4452      	add	r2, sl
 8009686:	edc1 4a00 	vstr	s9, [r1]
 800968a:	4455      	add	r5, sl
 800968c:	ed81 3a01 	vstr	s6, [r1, #4]
 8009690:	edc4 8a00 	vstr	s17, [r4]
 8009694:	ed84 6a01 	vstr	s12, [r4, #4]
 8009698:	4451      	add	r1, sl
 800969a:	4454      	add	r4, sl
 800969c:	f63f aeea 	bhi.w	8009474 <arm_radix8_butterfly_f32+0x2fc>
 80096a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096a2:	3308      	adds	r3, #8
 80096a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80096a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096a8:	3308      	adds	r3, #8
 80096aa:	930a      	str	r3, [sp, #40]	; 0x28
 80096ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096ae:	3308      	adds	r3, #8
 80096b0:	9309      	str	r3, [sp, #36]	; 0x24
 80096b2:	9b08      	ldr	r3, [sp, #32]
 80096b4:	3308      	adds	r3, #8
 80096b6:	9308      	str	r3, [sp, #32]
 80096b8:	9b07      	ldr	r3, [sp, #28]
 80096ba:	3308      	adds	r3, #8
 80096bc:	9307      	str	r3, [sp, #28]
 80096be:	9b06      	ldr	r3, [sp, #24]
 80096c0:	3308      	adds	r3, #8
 80096c2:	9306      	str	r3, [sp, #24]
 80096c4:	9b05      	ldr	r3, [sp, #20]
 80096c6:	3308      	adds	r3, #8
 80096c8:	9305      	str	r3, [sp, #20]
 80096ca:	9b04      	ldr	r3, [sp, #16]
 80096cc:	3308      	adds	r3, #8
 80096ce:	9304      	str	r3, [sp, #16]
 80096d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80096d2:	f109 0901 	add.w	r9, r9, #1
 80096d6:	454b      	cmp	r3, r9
 80096d8:	f47f ae7d 	bne.w	80093d6 <arm_radix8_butterfly_f32+0x25e>
 80096dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80096de:	00db      	lsls	r3, r3, #3
 80096e0:	b29b      	uxth	r3, r3
 80096e2:	46d9      	mov	r9, fp
 80096e4:	9310      	str	r3, [sp, #64]	; 0x40
 80096e6:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 80096ea:	e554      	b.n	8009196 <arm_radix8_butterfly_f32+0x1e>
 80096ec:	b015      	add	sp, #84	; 0x54
 80096ee:	ecbd 8b10 	vpop	{d8-d15}
 80096f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f6:	bf00      	nop

080096f8 <srand>:
 80096f8:	b538      	push	{r3, r4, r5, lr}
 80096fa:	4b10      	ldr	r3, [pc, #64]	; (800973c <srand+0x44>)
 80096fc:	681d      	ldr	r5, [r3, #0]
 80096fe:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8009700:	4604      	mov	r4, r0
 8009702:	b9b3      	cbnz	r3, 8009732 <srand+0x3a>
 8009704:	2018      	movs	r0, #24
 8009706:	f001 fd41 	bl	800b18c <malloc>
 800970a:	4602      	mov	r2, r0
 800970c:	6328      	str	r0, [r5, #48]	; 0x30
 800970e:	b920      	cbnz	r0, 800971a <srand+0x22>
 8009710:	4b0b      	ldr	r3, [pc, #44]	; (8009740 <srand+0x48>)
 8009712:	480c      	ldr	r0, [pc, #48]	; (8009744 <srand+0x4c>)
 8009714:	2146      	movs	r1, #70	; 0x46
 8009716:	f000 fe53 	bl	800a3c0 <__assert_func>
 800971a:	490b      	ldr	r1, [pc, #44]	; (8009748 <srand+0x50>)
 800971c:	4b0b      	ldr	r3, [pc, #44]	; (800974c <srand+0x54>)
 800971e:	e9c0 1300 	strd	r1, r3, [r0]
 8009722:	4b0b      	ldr	r3, [pc, #44]	; (8009750 <srand+0x58>)
 8009724:	6083      	str	r3, [r0, #8]
 8009726:	230b      	movs	r3, #11
 8009728:	8183      	strh	r3, [r0, #12]
 800972a:	2100      	movs	r1, #0
 800972c:	2001      	movs	r0, #1
 800972e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8009732:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8009734:	2200      	movs	r2, #0
 8009736:	611c      	str	r4, [r3, #16]
 8009738:	615a      	str	r2, [r3, #20]
 800973a:	bd38      	pop	{r3, r4, r5, pc}
 800973c:	20000068 	.word	0x20000068
 8009740:	08020080 	.word	0x08020080
 8009744:	08020097 	.word	0x08020097
 8009748:	abcd330e 	.word	0xabcd330e
 800974c:	e66d1234 	.word	0xe66d1234
 8009750:	0005deec 	.word	0x0005deec

08009754 <rand>:
 8009754:	4b16      	ldr	r3, [pc, #88]	; (80097b0 <rand+0x5c>)
 8009756:	b510      	push	{r4, lr}
 8009758:	681c      	ldr	r4, [r3, #0]
 800975a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800975c:	b9b3      	cbnz	r3, 800978c <rand+0x38>
 800975e:	2018      	movs	r0, #24
 8009760:	f001 fd14 	bl	800b18c <malloc>
 8009764:	4602      	mov	r2, r0
 8009766:	6320      	str	r0, [r4, #48]	; 0x30
 8009768:	b920      	cbnz	r0, 8009774 <rand+0x20>
 800976a:	4b12      	ldr	r3, [pc, #72]	; (80097b4 <rand+0x60>)
 800976c:	4812      	ldr	r0, [pc, #72]	; (80097b8 <rand+0x64>)
 800976e:	2152      	movs	r1, #82	; 0x52
 8009770:	f000 fe26 	bl	800a3c0 <__assert_func>
 8009774:	4911      	ldr	r1, [pc, #68]	; (80097bc <rand+0x68>)
 8009776:	4b12      	ldr	r3, [pc, #72]	; (80097c0 <rand+0x6c>)
 8009778:	e9c0 1300 	strd	r1, r3, [r0]
 800977c:	4b11      	ldr	r3, [pc, #68]	; (80097c4 <rand+0x70>)
 800977e:	6083      	str	r3, [r0, #8]
 8009780:	230b      	movs	r3, #11
 8009782:	8183      	strh	r3, [r0, #12]
 8009784:	2100      	movs	r1, #0
 8009786:	2001      	movs	r0, #1
 8009788:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800978c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800978e:	480e      	ldr	r0, [pc, #56]	; (80097c8 <rand+0x74>)
 8009790:	690b      	ldr	r3, [r1, #16]
 8009792:	694c      	ldr	r4, [r1, #20]
 8009794:	4a0d      	ldr	r2, [pc, #52]	; (80097cc <rand+0x78>)
 8009796:	4358      	muls	r0, r3
 8009798:	fb02 0004 	mla	r0, r2, r4, r0
 800979c:	fba3 3202 	umull	r3, r2, r3, r2
 80097a0:	3301      	adds	r3, #1
 80097a2:	eb40 0002 	adc.w	r0, r0, r2
 80097a6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80097aa:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80097ae:	bd10      	pop	{r4, pc}
 80097b0:	20000068 	.word	0x20000068
 80097b4:	08020080 	.word	0x08020080
 80097b8:	08020097 	.word	0x08020097
 80097bc:	abcd330e 	.word	0xabcd330e
 80097c0:	e66d1234 	.word	0xe66d1234
 80097c4:	0005deec 	.word	0x0005deec
 80097c8:	5851f42d 	.word	0x5851f42d
 80097cc:	4c957f2d 	.word	0x4c957f2d

080097d0 <__cvt>:
 80097d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097d4:	ec55 4b10 	vmov	r4, r5, d0
 80097d8:	2d00      	cmp	r5, #0
 80097da:	460e      	mov	r6, r1
 80097dc:	4619      	mov	r1, r3
 80097de:	462b      	mov	r3, r5
 80097e0:	bfbb      	ittet	lt
 80097e2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80097e6:	461d      	movlt	r5, r3
 80097e8:	2300      	movge	r3, #0
 80097ea:	232d      	movlt	r3, #45	; 0x2d
 80097ec:	700b      	strb	r3, [r1, #0]
 80097ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80097f4:	4691      	mov	r9, r2
 80097f6:	f023 0820 	bic.w	r8, r3, #32
 80097fa:	bfbc      	itt	lt
 80097fc:	4622      	movlt	r2, r4
 80097fe:	4614      	movlt	r4, r2
 8009800:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009804:	d005      	beq.n	8009812 <__cvt+0x42>
 8009806:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800980a:	d100      	bne.n	800980e <__cvt+0x3e>
 800980c:	3601      	adds	r6, #1
 800980e:	2102      	movs	r1, #2
 8009810:	e000      	b.n	8009814 <__cvt+0x44>
 8009812:	2103      	movs	r1, #3
 8009814:	ab03      	add	r3, sp, #12
 8009816:	9301      	str	r3, [sp, #4]
 8009818:	ab02      	add	r3, sp, #8
 800981a:	9300      	str	r3, [sp, #0]
 800981c:	ec45 4b10 	vmov	d0, r4, r5
 8009820:	4653      	mov	r3, sl
 8009822:	4632      	mov	r2, r6
 8009824:	f000 fe74 	bl	800a510 <_dtoa_r>
 8009828:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800982c:	4607      	mov	r7, r0
 800982e:	d102      	bne.n	8009836 <__cvt+0x66>
 8009830:	f019 0f01 	tst.w	r9, #1
 8009834:	d022      	beq.n	800987c <__cvt+0xac>
 8009836:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800983a:	eb07 0906 	add.w	r9, r7, r6
 800983e:	d110      	bne.n	8009862 <__cvt+0x92>
 8009840:	783b      	ldrb	r3, [r7, #0]
 8009842:	2b30      	cmp	r3, #48	; 0x30
 8009844:	d10a      	bne.n	800985c <__cvt+0x8c>
 8009846:	2200      	movs	r2, #0
 8009848:	2300      	movs	r3, #0
 800984a:	4620      	mov	r0, r4
 800984c:	4629      	mov	r1, r5
 800984e:	f7f7 f963 	bl	8000b18 <__aeabi_dcmpeq>
 8009852:	b918      	cbnz	r0, 800985c <__cvt+0x8c>
 8009854:	f1c6 0601 	rsb	r6, r6, #1
 8009858:	f8ca 6000 	str.w	r6, [sl]
 800985c:	f8da 3000 	ldr.w	r3, [sl]
 8009860:	4499      	add	r9, r3
 8009862:	2200      	movs	r2, #0
 8009864:	2300      	movs	r3, #0
 8009866:	4620      	mov	r0, r4
 8009868:	4629      	mov	r1, r5
 800986a:	f7f7 f955 	bl	8000b18 <__aeabi_dcmpeq>
 800986e:	b108      	cbz	r0, 8009874 <__cvt+0xa4>
 8009870:	f8cd 900c 	str.w	r9, [sp, #12]
 8009874:	2230      	movs	r2, #48	; 0x30
 8009876:	9b03      	ldr	r3, [sp, #12]
 8009878:	454b      	cmp	r3, r9
 800987a:	d307      	bcc.n	800988c <__cvt+0xbc>
 800987c:	9b03      	ldr	r3, [sp, #12]
 800987e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009880:	1bdb      	subs	r3, r3, r7
 8009882:	4638      	mov	r0, r7
 8009884:	6013      	str	r3, [r2, #0]
 8009886:	b004      	add	sp, #16
 8009888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800988c:	1c59      	adds	r1, r3, #1
 800988e:	9103      	str	r1, [sp, #12]
 8009890:	701a      	strb	r2, [r3, #0]
 8009892:	e7f0      	b.n	8009876 <__cvt+0xa6>

08009894 <__exponent>:
 8009894:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009896:	4603      	mov	r3, r0
 8009898:	2900      	cmp	r1, #0
 800989a:	bfb8      	it	lt
 800989c:	4249      	neglt	r1, r1
 800989e:	f803 2b02 	strb.w	r2, [r3], #2
 80098a2:	bfb4      	ite	lt
 80098a4:	222d      	movlt	r2, #45	; 0x2d
 80098a6:	222b      	movge	r2, #43	; 0x2b
 80098a8:	2909      	cmp	r1, #9
 80098aa:	7042      	strb	r2, [r0, #1]
 80098ac:	dd2a      	ble.n	8009904 <__exponent+0x70>
 80098ae:	f10d 0207 	add.w	r2, sp, #7
 80098b2:	4617      	mov	r7, r2
 80098b4:	260a      	movs	r6, #10
 80098b6:	4694      	mov	ip, r2
 80098b8:	fb91 f5f6 	sdiv	r5, r1, r6
 80098bc:	fb06 1415 	mls	r4, r6, r5, r1
 80098c0:	3430      	adds	r4, #48	; 0x30
 80098c2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80098c6:	460c      	mov	r4, r1
 80098c8:	2c63      	cmp	r4, #99	; 0x63
 80098ca:	f102 32ff 	add.w	r2, r2, #4294967295
 80098ce:	4629      	mov	r1, r5
 80098d0:	dcf1      	bgt.n	80098b6 <__exponent+0x22>
 80098d2:	3130      	adds	r1, #48	; 0x30
 80098d4:	f1ac 0402 	sub.w	r4, ip, #2
 80098d8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80098dc:	1c41      	adds	r1, r0, #1
 80098de:	4622      	mov	r2, r4
 80098e0:	42ba      	cmp	r2, r7
 80098e2:	d30a      	bcc.n	80098fa <__exponent+0x66>
 80098e4:	f10d 0209 	add.w	r2, sp, #9
 80098e8:	eba2 020c 	sub.w	r2, r2, ip
 80098ec:	42bc      	cmp	r4, r7
 80098ee:	bf88      	it	hi
 80098f0:	2200      	movhi	r2, #0
 80098f2:	4413      	add	r3, r2
 80098f4:	1a18      	subs	r0, r3, r0
 80098f6:	b003      	add	sp, #12
 80098f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098fa:	f812 5b01 	ldrb.w	r5, [r2], #1
 80098fe:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009902:	e7ed      	b.n	80098e0 <__exponent+0x4c>
 8009904:	2330      	movs	r3, #48	; 0x30
 8009906:	3130      	adds	r1, #48	; 0x30
 8009908:	7083      	strb	r3, [r0, #2]
 800990a:	70c1      	strb	r1, [r0, #3]
 800990c:	1d03      	adds	r3, r0, #4
 800990e:	e7f1      	b.n	80098f4 <__exponent+0x60>

08009910 <_printf_float>:
 8009910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009914:	ed2d 8b02 	vpush	{d8}
 8009918:	b08d      	sub	sp, #52	; 0x34
 800991a:	460c      	mov	r4, r1
 800991c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009920:	4616      	mov	r6, r2
 8009922:	461f      	mov	r7, r3
 8009924:	4605      	mov	r5, r0
 8009926:	f000 fcd5 	bl	800a2d4 <_localeconv_r>
 800992a:	f8d0 a000 	ldr.w	sl, [r0]
 800992e:	4650      	mov	r0, sl
 8009930:	f7f6 fcc6 	bl	80002c0 <strlen>
 8009934:	2300      	movs	r3, #0
 8009936:	930a      	str	r3, [sp, #40]	; 0x28
 8009938:	6823      	ldr	r3, [r4, #0]
 800993a:	9305      	str	r3, [sp, #20]
 800993c:	f8d8 3000 	ldr.w	r3, [r8]
 8009940:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009944:	3307      	adds	r3, #7
 8009946:	f023 0307 	bic.w	r3, r3, #7
 800994a:	f103 0208 	add.w	r2, r3, #8
 800994e:	f8c8 2000 	str.w	r2, [r8]
 8009952:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009956:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800995a:	9307      	str	r3, [sp, #28]
 800995c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009960:	ee08 0a10 	vmov	s16, r0
 8009964:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009968:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800996c:	4b9e      	ldr	r3, [pc, #632]	; (8009be8 <_printf_float+0x2d8>)
 800996e:	f04f 32ff 	mov.w	r2, #4294967295
 8009972:	f7f7 f903 	bl	8000b7c <__aeabi_dcmpun>
 8009976:	bb88      	cbnz	r0, 80099dc <_printf_float+0xcc>
 8009978:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800997c:	4b9a      	ldr	r3, [pc, #616]	; (8009be8 <_printf_float+0x2d8>)
 800997e:	f04f 32ff 	mov.w	r2, #4294967295
 8009982:	f7f7 f8dd 	bl	8000b40 <__aeabi_dcmple>
 8009986:	bb48      	cbnz	r0, 80099dc <_printf_float+0xcc>
 8009988:	2200      	movs	r2, #0
 800998a:	2300      	movs	r3, #0
 800998c:	4640      	mov	r0, r8
 800998e:	4649      	mov	r1, r9
 8009990:	f7f7 f8cc 	bl	8000b2c <__aeabi_dcmplt>
 8009994:	b110      	cbz	r0, 800999c <_printf_float+0x8c>
 8009996:	232d      	movs	r3, #45	; 0x2d
 8009998:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800999c:	4a93      	ldr	r2, [pc, #588]	; (8009bec <_printf_float+0x2dc>)
 800999e:	4b94      	ldr	r3, [pc, #592]	; (8009bf0 <_printf_float+0x2e0>)
 80099a0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80099a4:	bf94      	ite	ls
 80099a6:	4690      	movls	r8, r2
 80099a8:	4698      	movhi	r8, r3
 80099aa:	2303      	movs	r3, #3
 80099ac:	6123      	str	r3, [r4, #16]
 80099ae:	9b05      	ldr	r3, [sp, #20]
 80099b0:	f023 0304 	bic.w	r3, r3, #4
 80099b4:	6023      	str	r3, [r4, #0]
 80099b6:	f04f 0900 	mov.w	r9, #0
 80099ba:	9700      	str	r7, [sp, #0]
 80099bc:	4633      	mov	r3, r6
 80099be:	aa0b      	add	r2, sp, #44	; 0x2c
 80099c0:	4621      	mov	r1, r4
 80099c2:	4628      	mov	r0, r5
 80099c4:	f000 f9da 	bl	8009d7c <_printf_common>
 80099c8:	3001      	adds	r0, #1
 80099ca:	f040 8090 	bne.w	8009aee <_printf_float+0x1de>
 80099ce:	f04f 30ff 	mov.w	r0, #4294967295
 80099d2:	b00d      	add	sp, #52	; 0x34
 80099d4:	ecbd 8b02 	vpop	{d8}
 80099d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099dc:	4642      	mov	r2, r8
 80099de:	464b      	mov	r3, r9
 80099e0:	4640      	mov	r0, r8
 80099e2:	4649      	mov	r1, r9
 80099e4:	f7f7 f8ca 	bl	8000b7c <__aeabi_dcmpun>
 80099e8:	b140      	cbz	r0, 80099fc <_printf_float+0xec>
 80099ea:	464b      	mov	r3, r9
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	bfbc      	itt	lt
 80099f0:	232d      	movlt	r3, #45	; 0x2d
 80099f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80099f6:	4a7f      	ldr	r2, [pc, #508]	; (8009bf4 <_printf_float+0x2e4>)
 80099f8:	4b7f      	ldr	r3, [pc, #508]	; (8009bf8 <_printf_float+0x2e8>)
 80099fa:	e7d1      	b.n	80099a0 <_printf_float+0x90>
 80099fc:	6863      	ldr	r3, [r4, #4]
 80099fe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009a02:	9206      	str	r2, [sp, #24]
 8009a04:	1c5a      	adds	r2, r3, #1
 8009a06:	d13f      	bne.n	8009a88 <_printf_float+0x178>
 8009a08:	2306      	movs	r3, #6
 8009a0a:	6063      	str	r3, [r4, #4]
 8009a0c:	9b05      	ldr	r3, [sp, #20]
 8009a0e:	6861      	ldr	r1, [r4, #4]
 8009a10:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009a14:	2300      	movs	r3, #0
 8009a16:	9303      	str	r3, [sp, #12]
 8009a18:	ab0a      	add	r3, sp, #40	; 0x28
 8009a1a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009a1e:	ab09      	add	r3, sp, #36	; 0x24
 8009a20:	ec49 8b10 	vmov	d0, r8, r9
 8009a24:	9300      	str	r3, [sp, #0]
 8009a26:	6022      	str	r2, [r4, #0]
 8009a28:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009a2c:	4628      	mov	r0, r5
 8009a2e:	f7ff fecf 	bl	80097d0 <__cvt>
 8009a32:	9b06      	ldr	r3, [sp, #24]
 8009a34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a36:	2b47      	cmp	r3, #71	; 0x47
 8009a38:	4680      	mov	r8, r0
 8009a3a:	d108      	bne.n	8009a4e <_printf_float+0x13e>
 8009a3c:	1cc8      	adds	r0, r1, #3
 8009a3e:	db02      	blt.n	8009a46 <_printf_float+0x136>
 8009a40:	6863      	ldr	r3, [r4, #4]
 8009a42:	4299      	cmp	r1, r3
 8009a44:	dd41      	ble.n	8009aca <_printf_float+0x1ba>
 8009a46:	f1ab 0302 	sub.w	r3, fp, #2
 8009a4a:	fa5f fb83 	uxtb.w	fp, r3
 8009a4e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009a52:	d820      	bhi.n	8009a96 <_printf_float+0x186>
 8009a54:	3901      	subs	r1, #1
 8009a56:	465a      	mov	r2, fp
 8009a58:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009a5c:	9109      	str	r1, [sp, #36]	; 0x24
 8009a5e:	f7ff ff19 	bl	8009894 <__exponent>
 8009a62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a64:	1813      	adds	r3, r2, r0
 8009a66:	2a01      	cmp	r2, #1
 8009a68:	4681      	mov	r9, r0
 8009a6a:	6123      	str	r3, [r4, #16]
 8009a6c:	dc02      	bgt.n	8009a74 <_printf_float+0x164>
 8009a6e:	6822      	ldr	r2, [r4, #0]
 8009a70:	07d2      	lsls	r2, r2, #31
 8009a72:	d501      	bpl.n	8009a78 <_printf_float+0x168>
 8009a74:	3301      	adds	r3, #1
 8009a76:	6123      	str	r3, [r4, #16]
 8009a78:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d09c      	beq.n	80099ba <_printf_float+0xaa>
 8009a80:	232d      	movs	r3, #45	; 0x2d
 8009a82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a86:	e798      	b.n	80099ba <_printf_float+0xaa>
 8009a88:	9a06      	ldr	r2, [sp, #24]
 8009a8a:	2a47      	cmp	r2, #71	; 0x47
 8009a8c:	d1be      	bne.n	8009a0c <_printf_float+0xfc>
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1bc      	bne.n	8009a0c <_printf_float+0xfc>
 8009a92:	2301      	movs	r3, #1
 8009a94:	e7b9      	b.n	8009a0a <_printf_float+0xfa>
 8009a96:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009a9a:	d118      	bne.n	8009ace <_printf_float+0x1be>
 8009a9c:	2900      	cmp	r1, #0
 8009a9e:	6863      	ldr	r3, [r4, #4]
 8009aa0:	dd0b      	ble.n	8009aba <_printf_float+0x1aa>
 8009aa2:	6121      	str	r1, [r4, #16]
 8009aa4:	b913      	cbnz	r3, 8009aac <_printf_float+0x19c>
 8009aa6:	6822      	ldr	r2, [r4, #0]
 8009aa8:	07d0      	lsls	r0, r2, #31
 8009aaa:	d502      	bpl.n	8009ab2 <_printf_float+0x1a2>
 8009aac:	3301      	adds	r3, #1
 8009aae:	440b      	add	r3, r1
 8009ab0:	6123      	str	r3, [r4, #16]
 8009ab2:	65a1      	str	r1, [r4, #88]	; 0x58
 8009ab4:	f04f 0900 	mov.w	r9, #0
 8009ab8:	e7de      	b.n	8009a78 <_printf_float+0x168>
 8009aba:	b913      	cbnz	r3, 8009ac2 <_printf_float+0x1b2>
 8009abc:	6822      	ldr	r2, [r4, #0]
 8009abe:	07d2      	lsls	r2, r2, #31
 8009ac0:	d501      	bpl.n	8009ac6 <_printf_float+0x1b6>
 8009ac2:	3302      	adds	r3, #2
 8009ac4:	e7f4      	b.n	8009ab0 <_printf_float+0x1a0>
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	e7f2      	b.n	8009ab0 <_printf_float+0x1a0>
 8009aca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009ace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ad0:	4299      	cmp	r1, r3
 8009ad2:	db05      	blt.n	8009ae0 <_printf_float+0x1d0>
 8009ad4:	6823      	ldr	r3, [r4, #0]
 8009ad6:	6121      	str	r1, [r4, #16]
 8009ad8:	07d8      	lsls	r0, r3, #31
 8009ada:	d5ea      	bpl.n	8009ab2 <_printf_float+0x1a2>
 8009adc:	1c4b      	adds	r3, r1, #1
 8009ade:	e7e7      	b.n	8009ab0 <_printf_float+0x1a0>
 8009ae0:	2900      	cmp	r1, #0
 8009ae2:	bfd4      	ite	le
 8009ae4:	f1c1 0202 	rsble	r2, r1, #2
 8009ae8:	2201      	movgt	r2, #1
 8009aea:	4413      	add	r3, r2
 8009aec:	e7e0      	b.n	8009ab0 <_printf_float+0x1a0>
 8009aee:	6823      	ldr	r3, [r4, #0]
 8009af0:	055a      	lsls	r2, r3, #21
 8009af2:	d407      	bmi.n	8009b04 <_printf_float+0x1f4>
 8009af4:	6923      	ldr	r3, [r4, #16]
 8009af6:	4642      	mov	r2, r8
 8009af8:	4631      	mov	r1, r6
 8009afa:	4628      	mov	r0, r5
 8009afc:	47b8      	blx	r7
 8009afe:	3001      	adds	r0, #1
 8009b00:	d12c      	bne.n	8009b5c <_printf_float+0x24c>
 8009b02:	e764      	b.n	80099ce <_printf_float+0xbe>
 8009b04:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b08:	f240 80e0 	bls.w	8009ccc <_printf_float+0x3bc>
 8009b0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009b10:	2200      	movs	r2, #0
 8009b12:	2300      	movs	r3, #0
 8009b14:	f7f7 f800 	bl	8000b18 <__aeabi_dcmpeq>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	d034      	beq.n	8009b86 <_printf_float+0x276>
 8009b1c:	4a37      	ldr	r2, [pc, #220]	; (8009bfc <_printf_float+0x2ec>)
 8009b1e:	2301      	movs	r3, #1
 8009b20:	4631      	mov	r1, r6
 8009b22:	4628      	mov	r0, r5
 8009b24:	47b8      	blx	r7
 8009b26:	3001      	adds	r0, #1
 8009b28:	f43f af51 	beq.w	80099ce <_printf_float+0xbe>
 8009b2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009b30:	429a      	cmp	r2, r3
 8009b32:	db02      	blt.n	8009b3a <_printf_float+0x22a>
 8009b34:	6823      	ldr	r3, [r4, #0]
 8009b36:	07d8      	lsls	r0, r3, #31
 8009b38:	d510      	bpl.n	8009b5c <_printf_float+0x24c>
 8009b3a:	ee18 3a10 	vmov	r3, s16
 8009b3e:	4652      	mov	r2, sl
 8009b40:	4631      	mov	r1, r6
 8009b42:	4628      	mov	r0, r5
 8009b44:	47b8      	blx	r7
 8009b46:	3001      	adds	r0, #1
 8009b48:	f43f af41 	beq.w	80099ce <_printf_float+0xbe>
 8009b4c:	f04f 0800 	mov.w	r8, #0
 8009b50:	f104 091a 	add.w	r9, r4, #26
 8009b54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b56:	3b01      	subs	r3, #1
 8009b58:	4543      	cmp	r3, r8
 8009b5a:	dc09      	bgt.n	8009b70 <_printf_float+0x260>
 8009b5c:	6823      	ldr	r3, [r4, #0]
 8009b5e:	079b      	lsls	r3, r3, #30
 8009b60:	f100 8107 	bmi.w	8009d72 <_printf_float+0x462>
 8009b64:	68e0      	ldr	r0, [r4, #12]
 8009b66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b68:	4298      	cmp	r0, r3
 8009b6a:	bfb8      	it	lt
 8009b6c:	4618      	movlt	r0, r3
 8009b6e:	e730      	b.n	80099d2 <_printf_float+0xc2>
 8009b70:	2301      	movs	r3, #1
 8009b72:	464a      	mov	r2, r9
 8009b74:	4631      	mov	r1, r6
 8009b76:	4628      	mov	r0, r5
 8009b78:	47b8      	blx	r7
 8009b7a:	3001      	adds	r0, #1
 8009b7c:	f43f af27 	beq.w	80099ce <_printf_float+0xbe>
 8009b80:	f108 0801 	add.w	r8, r8, #1
 8009b84:	e7e6      	b.n	8009b54 <_printf_float+0x244>
 8009b86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	dc39      	bgt.n	8009c00 <_printf_float+0x2f0>
 8009b8c:	4a1b      	ldr	r2, [pc, #108]	; (8009bfc <_printf_float+0x2ec>)
 8009b8e:	2301      	movs	r3, #1
 8009b90:	4631      	mov	r1, r6
 8009b92:	4628      	mov	r0, r5
 8009b94:	47b8      	blx	r7
 8009b96:	3001      	adds	r0, #1
 8009b98:	f43f af19 	beq.w	80099ce <_printf_float+0xbe>
 8009b9c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	d102      	bne.n	8009baa <_printf_float+0x29a>
 8009ba4:	6823      	ldr	r3, [r4, #0]
 8009ba6:	07d9      	lsls	r1, r3, #31
 8009ba8:	d5d8      	bpl.n	8009b5c <_printf_float+0x24c>
 8009baa:	ee18 3a10 	vmov	r3, s16
 8009bae:	4652      	mov	r2, sl
 8009bb0:	4631      	mov	r1, r6
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	47b8      	blx	r7
 8009bb6:	3001      	adds	r0, #1
 8009bb8:	f43f af09 	beq.w	80099ce <_printf_float+0xbe>
 8009bbc:	f04f 0900 	mov.w	r9, #0
 8009bc0:	f104 0a1a 	add.w	sl, r4, #26
 8009bc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bc6:	425b      	negs	r3, r3
 8009bc8:	454b      	cmp	r3, r9
 8009bca:	dc01      	bgt.n	8009bd0 <_printf_float+0x2c0>
 8009bcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bce:	e792      	b.n	8009af6 <_printf_float+0x1e6>
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	4652      	mov	r2, sl
 8009bd4:	4631      	mov	r1, r6
 8009bd6:	4628      	mov	r0, r5
 8009bd8:	47b8      	blx	r7
 8009bda:	3001      	adds	r0, #1
 8009bdc:	f43f aef7 	beq.w	80099ce <_printf_float+0xbe>
 8009be0:	f109 0901 	add.w	r9, r9, #1
 8009be4:	e7ee      	b.n	8009bc4 <_printf_float+0x2b4>
 8009be6:	bf00      	nop
 8009be8:	7fefffff 	.word	0x7fefffff
 8009bec:	080200ef 	.word	0x080200ef
 8009bf0:	080200f3 	.word	0x080200f3
 8009bf4:	080200f7 	.word	0x080200f7
 8009bf8:	080200fb 	.word	0x080200fb
 8009bfc:	080200ff 	.word	0x080200ff
 8009c00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009c04:	429a      	cmp	r2, r3
 8009c06:	bfa8      	it	ge
 8009c08:	461a      	movge	r2, r3
 8009c0a:	2a00      	cmp	r2, #0
 8009c0c:	4691      	mov	r9, r2
 8009c0e:	dc37      	bgt.n	8009c80 <_printf_float+0x370>
 8009c10:	f04f 0b00 	mov.w	fp, #0
 8009c14:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c18:	f104 021a 	add.w	r2, r4, #26
 8009c1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009c1e:	9305      	str	r3, [sp, #20]
 8009c20:	eba3 0309 	sub.w	r3, r3, r9
 8009c24:	455b      	cmp	r3, fp
 8009c26:	dc33      	bgt.n	8009c90 <_printf_float+0x380>
 8009c28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	db3b      	blt.n	8009ca8 <_printf_float+0x398>
 8009c30:	6823      	ldr	r3, [r4, #0]
 8009c32:	07da      	lsls	r2, r3, #31
 8009c34:	d438      	bmi.n	8009ca8 <_printf_float+0x398>
 8009c36:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009c3a:	eba2 0903 	sub.w	r9, r2, r3
 8009c3e:	9b05      	ldr	r3, [sp, #20]
 8009c40:	1ad2      	subs	r2, r2, r3
 8009c42:	4591      	cmp	r9, r2
 8009c44:	bfa8      	it	ge
 8009c46:	4691      	movge	r9, r2
 8009c48:	f1b9 0f00 	cmp.w	r9, #0
 8009c4c:	dc35      	bgt.n	8009cba <_printf_float+0x3aa>
 8009c4e:	f04f 0800 	mov.w	r8, #0
 8009c52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c56:	f104 0a1a 	add.w	sl, r4, #26
 8009c5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c5e:	1a9b      	subs	r3, r3, r2
 8009c60:	eba3 0309 	sub.w	r3, r3, r9
 8009c64:	4543      	cmp	r3, r8
 8009c66:	f77f af79 	ble.w	8009b5c <_printf_float+0x24c>
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	4652      	mov	r2, sl
 8009c6e:	4631      	mov	r1, r6
 8009c70:	4628      	mov	r0, r5
 8009c72:	47b8      	blx	r7
 8009c74:	3001      	adds	r0, #1
 8009c76:	f43f aeaa 	beq.w	80099ce <_printf_float+0xbe>
 8009c7a:	f108 0801 	add.w	r8, r8, #1
 8009c7e:	e7ec      	b.n	8009c5a <_printf_float+0x34a>
 8009c80:	4613      	mov	r3, r2
 8009c82:	4631      	mov	r1, r6
 8009c84:	4642      	mov	r2, r8
 8009c86:	4628      	mov	r0, r5
 8009c88:	47b8      	blx	r7
 8009c8a:	3001      	adds	r0, #1
 8009c8c:	d1c0      	bne.n	8009c10 <_printf_float+0x300>
 8009c8e:	e69e      	b.n	80099ce <_printf_float+0xbe>
 8009c90:	2301      	movs	r3, #1
 8009c92:	4631      	mov	r1, r6
 8009c94:	4628      	mov	r0, r5
 8009c96:	9205      	str	r2, [sp, #20]
 8009c98:	47b8      	blx	r7
 8009c9a:	3001      	adds	r0, #1
 8009c9c:	f43f ae97 	beq.w	80099ce <_printf_float+0xbe>
 8009ca0:	9a05      	ldr	r2, [sp, #20]
 8009ca2:	f10b 0b01 	add.w	fp, fp, #1
 8009ca6:	e7b9      	b.n	8009c1c <_printf_float+0x30c>
 8009ca8:	ee18 3a10 	vmov	r3, s16
 8009cac:	4652      	mov	r2, sl
 8009cae:	4631      	mov	r1, r6
 8009cb0:	4628      	mov	r0, r5
 8009cb2:	47b8      	blx	r7
 8009cb4:	3001      	adds	r0, #1
 8009cb6:	d1be      	bne.n	8009c36 <_printf_float+0x326>
 8009cb8:	e689      	b.n	80099ce <_printf_float+0xbe>
 8009cba:	9a05      	ldr	r2, [sp, #20]
 8009cbc:	464b      	mov	r3, r9
 8009cbe:	4442      	add	r2, r8
 8009cc0:	4631      	mov	r1, r6
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	47b8      	blx	r7
 8009cc6:	3001      	adds	r0, #1
 8009cc8:	d1c1      	bne.n	8009c4e <_printf_float+0x33e>
 8009cca:	e680      	b.n	80099ce <_printf_float+0xbe>
 8009ccc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009cce:	2a01      	cmp	r2, #1
 8009cd0:	dc01      	bgt.n	8009cd6 <_printf_float+0x3c6>
 8009cd2:	07db      	lsls	r3, r3, #31
 8009cd4:	d53a      	bpl.n	8009d4c <_printf_float+0x43c>
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	4642      	mov	r2, r8
 8009cda:	4631      	mov	r1, r6
 8009cdc:	4628      	mov	r0, r5
 8009cde:	47b8      	blx	r7
 8009ce0:	3001      	adds	r0, #1
 8009ce2:	f43f ae74 	beq.w	80099ce <_printf_float+0xbe>
 8009ce6:	ee18 3a10 	vmov	r3, s16
 8009cea:	4652      	mov	r2, sl
 8009cec:	4631      	mov	r1, r6
 8009cee:	4628      	mov	r0, r5
 8009cf0:	47b8      	blx	r7
 8009cf2:	3001      	adds	r0, #1
 8009cf4:	f43f ae6b 	beq.w	80099ce <_printf_float+0xbe>
 8009cf8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	2300      	movs	r3, #0
 8009d00:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009d04:	f7f6 ff08 	bl	8000b18 <__aeabi_dcmpeq>
 8009d08:	b9d8      	cbnz	r0, 8009d42 <_printf_float+0x432>
 8009d0a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009d0e:	f108 0201 	add.w	r2, r8, #1
 8009d12:	4631      	mov	r1, r6
 8009d14:	4628      	mov	r0, r5
 8009d16:	47b8      	blx	r7
 8009d18:	3001      	adds	r0, #1
 8009d1a:	d10e      	bne.n	8009d3a <_printf_float+0x42a>
 8009d1c:	e657      	b.n	80099ce <_printf_float+0xbe>
 8009d1e:	2301      	movs	r3, #1
 8009d20:	4652      	mov	r2, sl
 8009d22:	4631      	mov	r1, r6
 8009d24:	4628      	mov	r0, r5
 8009d26:	47b8      	blx	r7
 8009d28:	3001      	adds	r0, #1
 8009d2a:	f43f ae50 	beq.w	80099ce <_printf_float+0xbe>
 8009d2e:	f108 0801 	add.w	r8, r8, #1
 8009d32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d34:	3b01      	subs	r3, #1
 8009d36:	4543      	cmp	r3, r8
 8009d38:	dcf1      	bgt.n	8009d1e <_printf_float+0x40e>
 8009d3a:	464b      	mov	r3, r9
 8009d3c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009d40:	e6da      	b.n	8009af8 <_printf_float+0x1e8>
 8009d42:	f04f 0800 	mov.w	r8, #0
 8009d46:	f104 0a1a 	add.w	sl, r4, #26
 8009d4a:	e7f2      	b.n	8009d32 <_printf_float+0x422>
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	4642      	mov	r2, r8
 8009d50:	e7df      	b.n	8009d12 <_printf_float+0x402>
 8009d52:	2301      	movs	r3, #1
 8009d54:	464a      	mov	r2, r9
 8009d56:	4631      	mov	r1, r6
 8009d58:	4628      	mov	r0, r5
 8009d5a:	47b8      	blx	r7
 8009d5c:	3001      	adds	r0, #1
 8009d5e:	f43f ae36 	beq.w	80099ce <_printf_float+0xbe>
 8009d62:	f108 0801 	add.w	r8, r8, #1
 8009d66:	68e3      	ldr	r3, [r4, #12]
 8009d68:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009d6a:	1a5b      	subs	r3, r3, r1
 8009d6c:	4543      	cmp	r3, r8
 8009d6e:	dcf0      	bgt.n	8009d52 <_printf_float+0x442>
 8009d70:	e6f8      	b.n	8009b64 <_printf_float+0x254>
 8009d72:	f04f 0800 	mov.w	r8, #0
 8009d76:	f104 0919 	add.w	r9, r4, #25
 8009d7a:	e7f4      	b.n	8009d66 <_printf_float+0x456>

08009d7c <_printf_common>:
 8009d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d80:	4616      	mov	r6, r2
 8009d82:	4699      	mov	r9, r3
 8009d84:	688a      	ldr	r2, [r1, #8]
 8009d86:	690b      	ldr	r3, [r1, #16]
 8009d88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	bfb8      	it	lt
 8009d90:	4613      	movlt	r3, r2
 8009d92:	6033      	str	r3, [r6, #0]
 8009d94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009d98:	4607      	mov	r7, r0
 8009d9a:	460c      	mov	r4, r1
 8009d9c:	b10a      	cbz	r2, 8009da2 <_printf_common+0x26>
 8009d9e:	3301      	adds	r3, #1
 8009da0:	6033      	str	r3, [r6, #0]
 8009da2:	6823      	ldr	r3, [r4, #0]
 8009da4:	0699      	lsls	r1, r3, #26
 8009da6:	bf42      	ittt	mi
 8009da8:	6833      	ldrmi	r3, [r6, #0]
 8009daa:	3302      	addmi	r3, #2
 8009dac:	6033      	strmi	r3, [r6, #0]
 8009dae:	6825      	ldr	r5, [r4, #0]
 8009db0:	f015 0506 	ands.w	r5, r5, #6
 8009db4:	d106      	bne.n	8009dc4 <_printf_common+0x48>
 8009db6:	f104 0a19 	add.w	sl, r4, #25
 8009dba:	68e3      	ldr	r3, [r4, #12]
 8009dbc:	6832      	ldr	r2, [r6, #0]
 8009dbe:	1a9b      	subs	r3, r3, r2
 8009dc0:	42ab      	cmp	r3, r5
 8009dc2:	dc26      	bgt.n	8009e12 <_printf_common+0x96>
 8009dc4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009dc8:	1e13      	subs	r3, r2, #0
 8009dca:	6822      	ldr	r2, [r4, #0]
 8009dcc:	bf18      	it	ne
 8009dce:	2301      	movne	r3, #1
 8009dd0:	0692      	lsls	r2, r2, #26
 8009dd2:	d42b      	bmi.n	8009e2c <_printf_common+0xb0>
 8009dd4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009dd8:	4649      	mov	r1, r9
 8009dda:	4638      	mov	r0, r7
 8009ddc:	47c0      	blx	r8
 8009dde:	3001      	adds	r0, #1
 8009de0:	d01e      	beq.n	8009e20 <_printf_common+0xa4>
 8009de2:	6823      	ldr	r3, [r4, #0]
 8009de4:	6922      	ldr	r2, [r4, #16]
 8009de6:	f003 0306 	and.w	r3, r3, #6
 8009dea:	2b04      	cmp	r3, #4
 8009dec:	bf02      	ittt	eq
 8009dee:	68e5      	ldreq	r5, [r4, #12]
 8009df0:	6833      	ldreq	r3, [r6, #0]
 8009df2:	1aed      	subeq	r5, r5, r3
 8009df4:	68a3      	ldr	r3, [r4, #8]
 8009df6:	bf0c      	ite	eq
 8009df8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009dfc:	2500      	movne	r5, #0
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	bfc4      	itt	gt
 8009e02:	1a9b      	subgt	r3, r3, r2
 8009e04:	18ed      	addgt	r5, r5, r3
 8009e06:	2600      	movs	r6, #0
 8009e08:	341a      	adds	r4, #26
 8009e0a:	42b5      	cmp	r5, r6
 8009e0c:	d11a      	bne.n	8009e44 <_printf_common+0xc8>
 8009e0e:	2000      	movs	r0, #0
 8009e10:	e008      	b.n	8009e24 <_printf_common+0xa8>
 8009e12:	2301      	movs	r3, #1
 8009e14:	4652      	mov	r2, sl
 8009e16:	4649      	mov	r1, r9
 8009e18:	4638      	mov	r0, r7
 8009e1a:	47c0      	blx	r8
 8009e1c:	3001      	adds	r0, #1
 8009e1e:	d103      	bne.n	8009e28 <_printf_common+0xac>
 8009e20:	f04f 30ff 	mov.w	r0, #4294967295
 8009e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e28:	3501      	adds	r5, #1
 8009e2a:	e7c6      	b.n	8009dba <_printf_common+0x3e>
 8009e2c:	18e1      	adds	r1, r4, r3
 8009e2e:	1c5a      	adds	r2, r3, #1
 8009e30:	2030      	movs	r0, #48	; 0x30
 8009e32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e36:	4422      	add	r2, r4
 8009e38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009e3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009e40:	3302      	adds	r3, #2
 8009e42:	e7c7      	b.n	8009dd4 <_printf_common+0x58>
 8009e44:	2301      	movs	r3, #1
 8009e46:	4622      	mov	r2, r4
 8009e48:	4649      	mov	r1, r9
 8009e4a:	4638      	mov	r0, r7
 8009e4c:	47c0      	blx	r8
 8009e4e:	3001      	adds	r0, #1
 8009e50:	d0e6      	beq.n	8009e20 <_printf_common+0xa4>
 8009e52:	3601      	adds	r6, #1
 8009e54:	e7d9      	b.n	8009e0a <_printf_common+0x8e>
	...

08009e58 <_printf_i>:
 8009e58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e5c:	7e0f      	ldrb	r7, [r1, #24]
 8009e5e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009e60:	2f78      	cmp	r7, #120	; 0x78
 8009e62:	4691      	mov	r9, r2
 8009e64:	4680      	mov	r8, r0
 8009e66:	460c      	mov	r4, r1
 8009e68:	469a      	mov	sl, r3
 8009e6a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009e6e:	d807      	bhi.n	8009e80 <_printf_i+0x28>
 8009e70:	2f62      	cmp	r7, #98	; 0x62
 8009e72:	d80a      	bhi.n	8009e8a <_printf_i+0x32>
 8009e74:	2f00      	cmp	r7, #0
 8009e76:	f000 80d4 	beq.w	800a022 <_printf_i+0x1ca>
 8009e7a:	2f58      	cmp	r7, #88	; 0x58
 8009e7c:	f000 80c0 	beq.w	800a000 <_printf_i+0x1a8>
 8009e80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e84:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009e88:	e03a      	b.n	8009f00 <_printf_i+0xa8>
 8009e8a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009e8e:	2b15      	cmp	r3, #21
 8009e90:	d8f6      	bhi.n	8009e80 <_printf_i+0x28>
 8009e92:	a101      	add	r1, pc, #4	; (adr r1, 8009e98 <_printf_i+0x40>)
 8009e94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e98:	08009ef1 	.word	0x08009ef1
 8009e9c:	08009f05 	.word	0x08009f05
 8009ea0:	08009e81 	.word	0x08009e81
 8009ea4:	08009e81 	.word	0x08009e81
 8009ea8:	08009e81 	.word	0x08009e81
 8009eac:	08009e81 	.word	0x08009e81
 8009eb0:	08009f05 	.word	0x08009f05
 8009eb4:	08009e81 	.word	0x08009e81
 8009eb8:	08009e81 	.word	0x08009e81
 8009ebc:	08009e81 	.word	0x08009e81
 8009ec0:	08009e81 	.word	0x08009e81
 8009ec4:	0800a009 	.word	0x0800a009
 8009ec8:	08009f31 	.word	0x08009f31
 8009ecc:	08009fc3 	.word	0x08009fc3
 8009ed0:	08009e81 	.word	0x08009e81
 8009ed4:	08009e81 	.word	0x08009e81
 8009ed8:	0800a02b 	.word	0x0800a02b
 8009edc:	08009e81 	.word	0x08009e81
 8009ee0:	08009f31 	.word	0x08009f31
 8009ee4:	08009e81 	.word	0x08009e81
 8009ee8:	08009e81 	.word	0x08009e81
 8009eec:	08009fcb 	.word	0x08009fcb
 8009ef0:	682b      	ldr	r3, [r5, #0]
 8009ef2:	1d1a      	adds	r2, r3, #4
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	602a      	str	r2, [r5, #0]
 8009ef8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009efc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f00:	2301      	movs	r3, #1
 8009f02:	e09f      	b.n	800a044 <_printf_i+0x1ec>
 8009f04:	6820      	ldr	r0, [r4, #0]
 8009f06:	682b      	ldr	r3, [r5, #0]
 8009f08:	0607      	lsls	r7, r0, #24
 8009f0a:	f103 0104 	add.w	r1, r3, #4
 8009f0e:	6029      	str	r1, [r5, #0]
 8009f10:	d501      	bpl.n	8009f16 <_printf_i+0xbe>
 8009f12:	681e      	ldr	r6, [r3, #0]
 8009f14:	e003      	b.n	8009f1e <_printf_i+0xc6>
 8009f16:	0646      	lsls	r6, r0, #25
 8009f18:	d5fb      	bpl.n	8009f12 <_printf_i+0xba>
 8009f1a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009f1e:	2e00      	cmp	r6, #0
 8009f20:	da03      	bge.n	8009f2a <_printf_i+0xd2>
 8009f22:	232d      	movs	r3, #45	; 0x2d
 8009f24:	4276      	negs	r6, r6
 8009f26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f2a:	485a      	ldr	r0, [pc, #360]	; (800a094 <_printf_i+0x23c>)
 8009f2c:	230a      	movs	r3, #10
 8009f2e:	e012      	b.n	8009f56 <_printf_i+0xfe>
 8009f30:	682b      	ldr	r3, [r5, #0]
 8009f32:	6820      	ldr	r0, [r4, #0]
 8009f34:	1d19      	adds	r1, r3, #4
 8009f36:	6029      	str	r1, [r5, #0]
 8009f38:	0605      	lsls	r5, r0, #24
 8009f3a:	d501      	bpl.n	8009f40 <_printf_i+0xe8>
 8009f3c:	681e      	ldr	r6, [r3, #0]
 8009f3e:	e002      	b.n	8009f46 <_printf_i+0xee>
 8009f40:	0641      	lsls	r1, r0, #25
 8009f42:	d5fb      	bpl.n	8009f3c <_printf_i+0xe4>
 8009f44:	881e      	ldrh	r6, [r3, #0]
 8009f46:	4853      	ldr	r0, [pc, #332]	; (800a094 <_printf_i+0x23c>)
 8009f48:	2f6f      	cmp	r7, #111	; 0x6f
 8009f4a:	bf0c      	ite	eq
 8009f4c:	2308      	moveq	r3, #8
 8009f4e:	230a      	movne	r3, #10
 8009f50:	2100      	movs	r1, #0
 8009f52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009f56:	6865      	ldr	r5, [r4, #4]
 8009f58:	60a5      	str	r5, [r4, #8]
 8009f5a:	2d00      	cmp	r5, #0
 8009f5c:	bfa2      	ittt	ge
 8009f5e:	6821      	ldrge	r1, [r4, #0]
 8009f60:	f021 0104 	bicge.w	r1, r1, #4
 8009f64:	6021      	strge	r1, [r4, #0]
 8009f66:	b90e      	cbnz	r6, 8009f6c <_printf_i+0x114>
 8009f68:	2d00      	cmp	r5, #0
 8009f6a:	d04b      	beq.n	800a004 <_printf_i+0x1ac>
 8009f6c:	4615      	mov	r5, r2
 8009f6e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009f72:	fb03 6711 	mls	r7, r3, r1, r6
 8009f76:	5dc7      	ldrb	r7, [r0, r7]
 8009f78:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009f7c:	4637      	mov	r7, r6
 8009f7e:	42bb      	cmp	r3, r7
 8009f80:	460e      	mov	r6, r1
 8009f82:	d9f4      	bls.n	8009f6e <_printf_i+0x116>
 8009f84:	2b08      	cmp	r3, #8
 8009f86:	d10b      	bne.n	8009fa0 <_printf_i+0x148>
 8009f88:	6823      	ldr	r3, [r4, #0]
 8009f8a:	07de      	lsls	r6, r3, #31
 8009f8c:	d508      	bpl.n	8009fa0 <_printf_i+0x148>
 8009f8e:	6923      	ldr	r3, [r4, #16]
 8009f90:	6861      	ldr	r1, [r4, #4]
 8009f92:	4299      	cmp	r1, r3
 8009f94:	bfde      	ittt	le
 8009f96:	2330      	movle	r3, #48	; 0x30
 8009f98:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009f9c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009fa0:	1b52      	subs	r2, r2, r5
 8009fa2:	6122      	str	r2, [r4, #16]
 8009fa4:	f8cd a000 	str.w	sl, [sp]
 8009fa8:	464b      	mov	r3, r9
 8009faa:	aa03      	add	r2, sp, #12
 8009fac:	4621      	mov	r1, r4
 8009fae:	4640      	mov	r0, r8
 8009fb0:	f7ff fee4 	bl	8009d7c <_printf_common>
 8009fb4:	3001      	adds	r0, #1
 8009fb6:	d14a      	bne.n	800a04e <_printf_i+0x1f6>
 8009fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8009fbc:	b004      	add	sp, #16
 8009fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fc2:	6823      	ldr	r3, [r4, #0]
 8009fc4:	f043 0320 	orr.w	r3, r3, #32
 8009fc8:	6023      	str	r3, [r4, #0]
 8009fca:	4833      	ldr	r0, [pc, #204]	; (800a098 <_printf_i+0x240>)
 8009fcc:	2778      	movs	r7, #120	; 0x78
 8009fce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009fd2:	6823      	ldr	r3, [r4, #0]
 8009fd4:	6829      	ldr	r1, [r5, #0]
 8009fd6:	061f      	lsls	r7, r3, #24
 8009fd8:	f851 6b04 	ldr.w	r6, [r1], #4
 8009fdc:	d402      	bmi.n	8009fe4 <_printf_i+0x18c>
 8009fde:	065f      	lsls	r7, r3, #25
 8009fe0:	bf48      	it	mi
 8009fe2:	b2b6      	uxthmi	r6, r6
 8009fe4:	07df      	lsls	r7, r3, #31
 8009fe6:	bf48      	it	mi
 8009fe8:	f043 0320 	orrmi.w	r3, r3, #32
 8009fec:	6029      	str	r1, [r5, #0]
 8009fee:	bf48      	it	mi
 8009ff0:	6023      	strmi	r3, [r4, #0]
 8009ff2:	b91e      	cbnz	r6, 8009ffc <_printf_i+0x1a4>
 8009ff4:	6823      	ldr	r3, [r4, #0]
 8009ff6:	f023 0320 	bic.w	r3, r3, #32
 8009ffa:	6023      	str	r3, [r4, #0]
 8009ffc:	2310      	movs	r3, #16
 8009ffe:	e7a7      	b.n	8009f50 <_printf_i+0xf8>
 800a000:	4824      	ldr	r0, [pc, #144]	; (800a094 <_printf_i+0x23c>)
 800a002:	e7e4      	b.n	8009fce <_printf_i+0x176>
 800a004:	4615      	mov	r5, r2
 800a006:	e7bd      	b.n	8009f84 <_printf_i+0x12c>
 800a008:	682b      	ldr	r3, [r5, #0]
 800a00a:	6826      	ldr	r6, [r4, #0]
 800a00c:	6961      	ldr	r1, [r4, #20]
 800a00e:	1d18      	adds	r0, r3, #4
 800a010:	6028      	str	r0, [r5, #0]
 800a012:	0635      	lsls	r5, r6, #24
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	d501      	bpl.n	800a01c <_printf_i+0x1c4>
 800a018:	6019      	str	r1, [r3, #0]
 800a01a:	e002      	b.n	800a022 <_printf_i+0x1ca>
 800a01c:	0670      	lsls	r0, r6, #25
 800a01e:	d5fb      	bpl.n	800a018 <_printf_i+0x1c0>
 800a020:	8019      	strh	r1, [r3, #0]
 800a022:	2300      	movs	r3, #0
 800a024:	6123      	str	r3, [r4, #16]
 800a026:	4615      	mov	r5, r2
 800a028:	e7bc      	b.n	8009fa4 <_printf_i+0x14c>
 800a02a:	682b      	ldr	r3, [r5, #0]
 800a02c:	1d1a      	adds	r2, r3, #4
 800a02e:	602a      	str	r2, [r5, #0]
 800a030:	681d      	ldr	r5, [r3, #0]
 800a032:	6862      	ldr	r2, [r4, #4]
 800a034:	2100      	movs	r1, #0
 800a036:	4628      	mov	r0, r5
 800a038:	f7f6 f8f2 	bl	8000220 <memchr>
 800a03c:	b108      	cbz	r0, 800a042 <_printf_i+0x1ea>
 800a03e:	1b40      	subs	r0, r0, r5
 800a040:	6060      	str	r0, [r4, #4]
 800a042:	6863      	ldr	r3, [r4, #4]
 800a044:	6123      	str	r3, [r4, #16]
 800a046:	2300      	movs	r3, #0
 800a048:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a04c:	e7aa      	b.n	8009fa4 <_printf_i+0x14c>
 800a04e:	6923      	ldr	r3, [r4, #16]
 800a050:	462a      	mov	r2, r5
 800a052:	4649      	mov	r1, r9
 800a054:	4640      	mov	r0, r8
 800a056:	47d0      	blx	sl
 800a058:	3001      	adds	r0, #1
 800a05a:	d0ad      	beq.n	8009fb8 <_printf_i+0x160>
 800a05c:	6823      	ldr	r3, [r4, #0]
 800a05e:	079b      	lsls	r3, r3, #30
 800a060:	d413      	bmi.n	800a08a <_printf_i+0x232>
 800a062:	68e0      	ldr	r0, [r4, #12]
 800a064:	9b03      	ldr	r3, [sp, #12]
 800a066:	4298      	cmp	r0, r3
 800a068:	bfb8      	it	lt
 800a06a:	4618      	movlt	r0, r3
 800a06c:	e7a6      	b.n	8009fbc <_printf_i+0x164>
 800a06e:	2301      	movs	r3, #1
 800a070:	4632      	mov	r2, r6
 800a072:	4649      	mov	r1, r9
 800a074:	4640      	mov	r0, r8
 800a076:	47d0      	blx	sl
 800a078:	3001      	adds	r0, #1
 800a07a:	d09d      	beq.n	8009fb8 <_printf_i+0x160>
 800a07c:	3501      	adds	r5, #1
 800a07e:	68e3      	ldr	r3, [r4, #12]
 800a080:	9903      	ldr	r1, [sp, #12]
 800a082:	1a5b      	subs	r3, r3, r1
 800a084:	42ab      	cmp	r3, r5
 800a086:	dcf2      	bgt.n	800a06e <_printf_i+0x216>
 800a088:	e7eb      	b.n	800a062 <_printf_i+0x20a>
 800a08a:	2500      	movs	r5, #0
 800a08c:	f104 0619 	add.w	r6, r4, #25
 800a090:	e7f5      	b.n	800a07e <_printf_i+0x226>
 800a092:	bf00      	nop
 800a094:	08020101 	.word	0x08020101
 800a098:	08020112 	.word	0x08020112

0800a09c <std>:
 800a09c:	2300      	movs	r3, #0
 800a09e:	b510      	push	{r4, lr}
 800a0a0:	4604      	mov	r4, r0
 800a0a2:	e9c0 3300 	strd	r3, r3, [r0]
 800a0a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a0aa:	6083      	str	r3, [r0, #8]
 800a0ac:	8181      	strh	r1, [r0, #12]
 800a0ae:	6643      	str	r3, [r0, #100]	; 0x64
 800a0b0:	81c2      	strh	r2, [r0, #14]
 800a0b2:	6183      	str	r3, [r0, #24]
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	2208      	movs	r2, #8
 800a0b8:	305c      	adds	r0, #92	; 0x5c
 800a0ba:	f000 f902 	bl	800a2c2 <memset>
 800a0be:	4b05      	ldr	r3, [pc, #20]	; (800a0d4 <std+0x38>)
 800a0c0:	6263      	str	r3, [r4, #36]	; 0x24
 800a0c2:	4b05      	ldr	r3, [pc, #20]	; (800a0d8 <std+0x3c>)
 800a0c4:	62a3      	str	r3, [r4, #40]	; 0x28
 800a0c6:	4b05      	ldr	r3, [pc, #20]	; (800a0dc <std+0x40>)
 800a0c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a0ca:	4b05      	ldr	r3, [pc, #20]	; (800a0e0 <std+0x44>)
 800a0cc:	6224      	str	r4, [r4, #32]
 800a0ce:	6323      	str	r3, [r4, #48]	; 0x30
 800a0d0:	bd10      	pop	{r4, pc}
 800a0d2:	bf00      	nop
 800a0d4:	0800a23d 	.word	0x0800a23d
 800a0d8:	0800a25f 	.word	0x0800a25f
 800a0dc:	0800a297 	.word	0x0800a297
 800a0e0:	0800a2bb 	.word	0x0800a2bb

0800a0e4 <stdio_exit_handler>:
 800a0e4:	4a02      	ldr	r2, [pc, #8]	; (800a0f0 <stdio_exit_handler+0xc>)
 800a0e6:	4903      	ldr	r1, [pc, #12]	; (800a0f4 <stdio_exit_handler+0x10>)
 800a0e8:	4803      	ldr	r0, [pc, #12]	; (800a0f8 <stdio_exit_handler+0x14>)
 800a0ea:	f000 b869 	b.w	800a1c0 <_fwalk_sglue>
 800a0ee:	bf00      	nop
 800a0f0:	20000010 	.word	0x20000010
 800a0f4:	0800bda9 	.word	0x0800bda9
 800a0f8:	2000001c 	.word	0x2000001c

0800a0fc <cleanup_stdio>:
 800a0fc:	6841      	ldr	r1, [r0, #4]
 800a0fe:	4b0c      	ldr	r3, [pc, #48]	; (800a130 <cleanup_stdio+0x34>)
 800a100:	4299      	cmp	r1, r3
 800a102:	b510      	push	{r4, lr}
 800a104:	4604      	mov	r4, r0
 800a106:	d001      	beq.n	800a10c <cleanup_stdio+0x10>
 800a108:	f001 fe4e 	bl	800bda8 <_fflush_r>
 800a10c:	68a1      	ldr	r1, [r4, #8]
 800a10e:	4b09      	ldr	r3, [pc, #36]	; (800a134 <cleanup_stdio+0x38>)
 800a110:	4299      	cmp	r1, r3
 800a112:	d002      	beq.n	800a11a <cleanup_stdio+0x1e>
 800a114:	4620      	mov	r0, r4
 800a116:	f001 fe47 	bl	800bda8 <_fflush_r>
 800a11a:	68e1      	ldr	r1, [r4, #12]
 800a11c:	4b06      	ldr	r3, [pc, #24]	; (800a138 <cleanup_stdio+0x3c>)
 800a11e:	4299      	cmp	r1, r3
 800a120:	d004      	beq.n	800a12c <cleanup_stdio+0x30>
 800a122:	4620      	mov	r0, r4
 800a124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a128:	f001 be3e 	b.w	800bda8 <_fflush_r>
 800a12c:	bd10      	pop	{r4, pc}
 800a12e:	bf00      	nop
 800a130:	2006208c 	.word	0x2006208c
 800a134:	200620f4 	.word	0x200620f4
 800a138:	2006215c 	.word	0x2006215c

0800a13c <global_stdio_init.part.0>:
 800a13c:	b510      	push	{r4, lr}
 800a13e:	4b0b      	ldr	r3, [pc, #44]	; (800a16c <global_stdio_init.part.0+0x30>)
 800a140:	4c0b      	ldr	r4, [pc, #44]	; (800a170 <global_stdio_init.part.0+0x34>)
 800a142:	4a0c      	ldr	r2, [pc, #48]	; (800a174 <global_stdio_init.part.0+0x38>)
 800a144:	601a      	str	r2, [r3, #0]
 800a146:	4620      	mov	r0, r4
 800a148:	2200      	movs	r2, #0
 800a14a:	2104      	movs	r1, #4
 800a14c:	f7ff ffa6 	bl	800a09c <std>
 800a150:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a154:	2201      	movs	r2, #1
 800a156:	2109      	movs	r1, #9
 800a158:	f7ff ffa0 	bl	800a09c <std>
 800a15c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a160:	2202      	movs	r2, #2
 800a162:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a166:	2112      	movs	r1, #18
 800a168:	f7ff bf98 	b.w	800a09c <std>
 800a16c:	200621c4 	.word	0x200621c4
 800a170:	2006208c 	.word	0x2006208c
 800a174:	0800a0e5 	.word	0x0800a0e5

0800a178 <__sfp_lock_acquire>:
 800a178:	4801      	ldr	r0, [pc, #4]	; (800a180 <__sfp_lock_acquire+0x8>)
 800a17a:	f000 b91f 	b.w	800a3bc <__retarget_lock_acquire_recursive>
 800a17e:	bf00      	nop
 800a180:	200621cd 	.word	0x200621cd

0800a184 <__sfp_lock_release>:
 800a184:	4801      	ldr	r0, [pc, #4]	; (800a18c <__sfp_lock_release+0x8>)
 800a186:	f000 b91a 	b.w	800a3be <__retarget_lock_release_recursive>
 800a18a:	bf00      	nop
 800a18c:	200621cd 	.word	0x200621cd

0800a190 <__sinit>:
 800a190:	b510      	push	{r4, lr}
 800a192:	4604      	mov	r4, r0
 800a194:	f7ff fff0 	bl	800a178 <__sfp_lock_acquire>
 800a198:	6a23      	ldr	r3, [r4, #32]
 800a19a:	b11b      	cbz	r3, 800a1a4 <__sinit+0x14>
 800a19c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1a0:	f7ff bff0 	b.w	800a184 <__sfp_lock_release>
 800a1a4:	4b04      	ldr	r3, [pc, #16]	; (800a1b8 <__sinit+0x28>)
 800a1a6:	6223      	str	r3, [r4, #32]
 800a1a8:	4b04      	ldr	r3, [pc, #16]	; (800a1bc <__sinit+0x2c>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d1f5      	bne.n	800a19c <__sinit+0xc>
 800a1b0:	f7ff ffc4 	bl	800a13c <global_stdio_init.part.0>
 800a1b4:	e7f2      	b.n	800a19c <__sinit+0xc>
 800a1b6:	bf00      	nop
 800a1b8:	0800a0fd 	.word	0x0800a0fd
 800a1bc:	200621c4 	.word	0x200621c4

0800a1c0 <_fwalk_sglue>:
 800a1c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1c4:	4607      	mov	r7, r0
 800a1c6:	4688      	mov	r8, r1
 800a1c8:	4614      	mov	r4, r2
 800a1ca:	2600      	movs	r6, #0
 800a1cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a1d0:	f1b9 0901 	subs.w	r9, r9, #1
 800a1d4:	d505      	bpl.n	800a1e2 <_fwalk_sglue+0x22>
 800a1d6:	6824      	ldr	r4, [r4, #0]
 800a1d8:	2c00      	cmp	r4, #0
 800a1da:	d1f7      	bne.n	800a1cc <_fwalk_sglue+0xc>
 800a1dc:	4630      	mov	r0, r6
 800a1de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1e2:	89ab      	ldrh	r3, [r5, #12]
 800a1e4:	2b01      	cmp	r3, #1
 800a1e6:	d907      	bls.n	800a1f8 <_fwalk_sglue+0x38>
 800a1e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a1ec:	3301      	adds	r3, #1
 800a1ee:	d003      	beq.n	800a1f8 <_fwalk_sglue+0x38>
 800a1f0:	4629      	mov	r1, r5
 800a1f2:	4638      	mov	r0, r7
 800a1f4:	47c0      	blx	r8
 800a1f6:	4306      	orrs	r6, r0
 800a1f8:	3568      	adds	r5, #104	; 0x68
 800a1fa:	e7e9      	b.n	800a1d0 <_fwalk_sglue+0x10>

0800a1fc <siprintf>:
 800a1fc:	b40e      	push	{r1, r2, r3}
 800a1fe:	b500      	push	{lr}
 800a200:	b09c      	sub	sp, #112	; 0x70
 800a202:	ab1d      	add	r3, sp, #116	; 0x74
 800a204:	9002      	str	r0, [sp, #8]
 800a206:	9006      	str	r0, [sp, #24]
 800a208:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a20c:	4809      	ldr	r0, [pc, #36]	; (800a234 <siprintf+0x38>)
 800a20e:	9107      	str	r1, [sp, #28]
 800a210:	9104      	str	r1, [sp, #16]
 800a212:	4909      	ldr	r1, [pc, #36]	; (800a238 <siprintf+0x3c>)
 800a214:	f853 2b04 	ldr.w	r2, [r3], #4
 800a218:	9105      	str	r1, [sp, #20]
 800a21a:	6800      	ldr	r0, [r0, #0]
 800a21c:	9301      	str	r3, [sp, #4]
 800a21e:	a902      	add	r1, sp, #8
 800a220:	f001 fc3e 	bl	800baa0 <_svfiprintf_r>
 800a224:	9b02      	ldr	r3, [sp, #8]
 800a226:	2200      	movs	r2, #0
 800a228:	701a      	strb	r2, [r3, #0]
 800a22a:	b01c      	add	sp, #112	; 0x70
 800a22c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a230:	b003      	add	sp, #12
 800a232:	4770      	bx	lr
 800a234:	20000068 	.word	0x20000068
 800a238:	ffff0208 	.word	0xffff0208

0800a23c <__sread>:
 800a23c:	b510      	push	{r4, lr}
 800a23e:	460c      	mov	r4, r1
 800a240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a244:	f000 f86c 	bl	800a320 <_read_r>
 800a248:	2800      	cmp	r0, #0
 800a24a:	bfab      	itete	ge
 800a24c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a24e:	89a3      	ldrhlt	r3, [r4, #12]
 800a250:	181b      	addge	r3, r3, r0
 800a252:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a256:	bfac      	ite	ge
 800a258:	6563      	strge	r3, [r4, #84]	; 0x54
 800a25a:	81a3      	strhlt	r3, [r4, #12]
 800a25c:	bd10      	pop	{r4, pc}

0800a25e <__swrite>:
 800a25e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a262:	461f      	mov	r7, r3
 800a264:	898b      	ldrh	r3, [r1, #12]
 800a266:	05db      	lsls	r3, r3, #23
 800a268:	4605      	mov	r5, r0
 800a26a:	460c      	mov	r4, r1
 800a26c:	4616      	mov	r6, r2
 800a26e:	d505      	bpl.n	800a27c <__swrite+0x1e>
 800a270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a274:	2302      	movs	r3, #2
 800a276:	2200      	movs	r2, #0
 800a278:	f000 f840 	bl	800a2fc <_lseek_r>
 800a27c:	89a3      	ldrh	r3, [r4, #12]
 800a27e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a282:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a286:	81a3      	strh	r3, [r4, #12]
 800a288:	4632      	mov	r2, r6
 800a28a:	463b      	mov	r3, r7
 800a28c:	4628      	mov	r0, r5
 800a28e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a292:	f000 b857 	b.w	800a344 <_write_r>

0800a296 <__sseek>:
 800a296:	b510      	push	{r4, lr}
 800a298:	460c      	mov	r4, r1
 800a29a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a29e:	f000 f82d 	bl	800a2fc <_lseek_r>
 800a2a2:	1c43      	adds	r3, r0, #1
 800a2a4:	89a3      	ldrh	r3, [r4, #12]
 800a2a6:	bf15      	itete	ne
 800a2a8:	6560      	strne	r0, [r4, #84]	; 0x54
 800a2aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a2ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a2b2:	81a3      	strheq	r3, [r4, #12]
 800a2b4:	bf18      	it	ne
 800a2b6:	81a3      	strhne	r3, [r4, #12]
 800a2b8:	bd10      	pop	{r4, pc}

0800a2ba <__sclose>:
 800a2ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2be:	f000 b80d 	b.w	800a2dc <_close_r>

0800a2c2 <memset>:
 800a2c2:	4402      	add	r2, r0
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d100      	bne.n	800a2cc <memset+0xa>
 800a2ca:	4770      	bx	lr
 800a2cc:	f803 1b01 	strb.w	r1, [r3], #1
 800a2d0:	e7f9      	b.n	800a2c6 <memset+0x4>
	...

0800a2d4 <_localeconv_r>:
 800a2d4:	4800      	ldr	r0, [pc, #0]	; (800a2d8 <_localeconv_r+0x4>)
 800a2d6:	4770      	bx	lr
 800a2d8:	2000015c 	.word	0x2000015c

0800a2dc <_close_r>:
 800a2dc:	b538      	push	{r3, r4, r5, lr}
 800a2de:	4d06      	ldr	r5, [pc, #24]	; (800a2f8 <_close_r+0x1c>)
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	4604      	mov	r4, r0
 800a2e4:	4608      	mov	r0, r1
 800a2e6:	602b      	str	r3, [r5, #0]
 800a2e8:	f7f8 f85b 	bl	80023a2 <_close>
 800a2ec:	1c43      	adds	r3, r0, #1
 800a2ee:	d102      	bne.n	800a2f6 <_close_r+0x1a>
 800a2f0:	682b      	ldr	r3, [r5, #0]
 800a2f2:	b103      	cbz	r3, 800a2f6 <_close_r+0x1a>
 800a2f4:	6023      	str	r3, [r4, #0]
 800a2f6:	bd38      	pop	{r3, r4, r5, pc}
 800a2f8:	200621c8 	.word	0x200621c8

0800a2fc <_lseek_r>:
 800a2fc:	b538      	push	{r3, r4, r5, lr}
 800a2fe:	4d07      	ldr	r5, [pc, #28]	; (800a31c <_lseek_r+0x20>)
 800a300:	4604      	mov	r4, r0
 800a302:	4608      	mov	r0, r1
 800a304:	4611      	mov	r1, r2
 800a306:	2200      	movs	r2, #0
 800a308:	602a      	str	r2, [r5, #0]
 800a30a:	461a      	mov	r2, r3
 800a30c:	f7f8 f870 	bl	80023f0 <_lseek>
 800a310:	1c43      	adds	r3, r0, #1
 800a312:	d102      	bne.n	800a31a <_lseek_r+0x1e>
 800a314:	682b      	ldr	r3, [r5, #0]
 800a316:	b103      	cbz	r3, 800a31a <_lseek_r+0x1e>
 800a318:	6023      	str	r3, [r4, #0]
 800a31a:	bd38      	pop	{r3, r4, r5, pc}
 800a31c:	200621c8 	.word	0x200621c8

0800a320 <_read_r>:
 800a320:	b538      	push	{r3, r4, r5, lr}
 800a322:	4d07      	ldr	r5, [pc, #28]	; (800a340 <_read_r+0x20>)
 800a324:	4604      	mov	r4, r0
 800a326:	4608      	mov	r0, r1
 800a328:	4611      	mov	r1, r2
 800a32a:	2200      	movs	r2, #0
 800a32c:	602a      	str	r2, [r5, #0]
 800a32e:	461a      	mov	r2, r3
 800a330:	f7f7 fffe 	bl	8002330 <_read>
 800a334:	1c43      	adds	r3, r0, #1
 800a336:	d102      	bne.n	800a33e <_read_r+0x1e>
 800a338:	682b      	ldr	r3, [r5, #0]
 800a33a:	b103      	cbz	r3, 800a33e <_read_r+0x1e>
 800a33c:	6023      	str	r3, [r4, #0]
 800a33e:	bd38      	pop	{r3, r4, r5, pc}
 800a340:	200621c8 	.word	0x200621c8

0800a344 <_write_r>:
 800a344:	b538      	push	{r3, r4, r5, lr}
 800a346:	4d07      	ldr	r5, [pc, #28]	; (800a364 <_write_r+0x20>)
 800a348:	4604      	mov	r4, r0
 800a34a:	4608      	mov	r0, r1
 800a34c:	4611      	mov	r1, r2
 800a34e:	2200      	movs	r2, #0
 800a350:	602a      	str	r2, [r5, #0]
 800a352:	461a      	mov	r2, r3
 800a354:	f7f8 f809 	bl	800236a <_write>
 800a358:	1c43      	adds	r3, r0, #1
 800a35a:	d102      	bne.n	800a362 <_write_r+0x1e>
 800a35c:	682b      	ldr	r3, [r5, #0]
 800a35e:	b103      	cbz	r3, 800a362 <_write_r+0x1e>
 800a360:	6023      	str	r3, [r4, #0]
 800a362:	bd38      	pop	{r3, r4, r5, pc}
 800a364:	200621c8 	.word	0x200621c8

0800a368 <__errno>:
 800a368:	4b01      	ldr	r3, [pc, #4]	; (800a370 <__errno+0x8>)
 800a36a:	6818      	ldr	r0, [r3, #0]
 800a36c:	4770      	bx	lr
 800a36e:	bf00      	nop
 800a370:	20000068 	.word	0x20000068

0800a374 <__libc_init_array>:
 800a374:	b570      	push	{r4, r5, r6, lr}
 800a376:	4d0d      	ldr	r5, [pc, #52]	; (800a3ac <__libc_init_array+0x38>)
 800a378:	4c0d      	ldr	r4, [pc, #52]	; (800a3b0 <__libc_init_array+0x3c>)
 800a37a:	1b64      	subs	r4, r4, r5
 800a37c:	10a4      	asrs	r4, r4, #2
 800a37e:	2600      	movs	r6, #0
 800a380:	42a6      	cmp	r6, r4
 800a382:	d109      	bne.n	800a398 <__libc_init_array+0x24>
 800a384:	4d0b      	ldr	r5, [pc, #44]	; (800a3b4 <__libc_init_array+0x40>)
 800a386:	4c0c      	ldr	r4, [pc, #48]	; (800a3b8 <__libc_init_array+0x44>)
 800a388:	f002 f8b6 	bl	800c4f8 <_init>
 800a38c:	1b64      	subs	r4, r4, r5
 800a38e:	10a4      	asrs	r4, r4, #2
 800a390:	2600      	movs	r6, #0
 800a392:	42a6      	cmp	r6, r4
 800a394:	d105      	bne.n	800a3a2 <__libc_init_array+0x2e>
 800a396:	bd70      	pop	{r4, r5, r6, pc}
 800a398:	f855 3b04 	ldr.w	r3, [r5], #4
 800a39c:	4798      	blx	r3
 800a39e:	3601      	adds	r6, #1
 800a3a0:	e7ee      	b.n	800a380 <__libc_init_array+0xc>
 800a3a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3a6:	4798      	blx	r3
 800a3a8:	3601      	adds	r6, #1
 800a3aa:	e7f2      	b.n	800a392 <__libc_init_array+0x1e>
 800a3ac:	08020450 	.word	0x08020450
 800a3b0:	08020450 	.word	0x08020450
 800a3b4:	08020450 	.word	0x08020450
 800a3b8:	08020454 	.word	0x08020454

0800a3bc <__retarget_lock_acquire_recursive>:
 800a3bc:	4770      	bx	lr

0800a3be <__retarget_lock_release_recursive>:
 800a3be:	4770      	bx	lr

0800a3c0 <__assert_func>:
 800a3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3c2:	4614      	mov	r4, r2
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	4b09      	ldr	r3, [pc, #36]	; (800a3ec <__assert_func+0x2c>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	4605      	mov	r5, r0
 800a3cc:	68d8      	ldr	r0, [r3, #12]
 800a3ce:	b14c      	cbz	r4, 800a3e4 <__assert_func+0x24>
 800a3d0:	4b07      	ldr	r3, [pc, #28]	; (800a3f0 <__assert_func+0x30>)
 800a3d2:	9100      	str	r1, [sp, #0]
 800a3d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3d8:	4906      	ldr	r1, [pc, #24]	; (800a3f4 <__assert_func+0x34>)
 800a3da:	462b      	mov	r3, r5
 800a3dc:	f001 fd0c 	bl	800bdf8 <fiprintf>
 800a3e0:	f001 fd54 	bl	800be8c <abort>
 800a3e4:	4b04      	ldr	r3, [pc, #16]	; (800a3f8 <__assert_func+0x38>)
 800a3e6:	461c      	mov	r4, r3
 800a3e8:	e7f3      	b.n	800a3d2 <__assert_func+0x12>
 800a3ea:	bf00      	nop
 800a3ec:	20000068 	.word	0x20000068
 800a3f0:	08020123 	.word	0x08020123
 800a3f4:	08020130 	.word	0x08020130
 800a3f8:	0802015e 	.word	0x0802015e

0800a3fc <quorem>:
 800a3fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a400:	6903      	ldr	r3, [r0, #16]
 800a402:	690c      	ldr	r4, [r1, #16]
 800a404:	42a3      	cmp	r3, r4
 800a406:	4607      	mov	r7, r0
 800a408:	db7e      	blt.n	800a508 <quorem+0x10c>
 800a40a:	3c01      	subs	r4, #1
 800a40c:	f101 0814 	add.w	r8, r1, #20
 800a410:	f100 0514 	add.w	r5, r0, #20
 800a414:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a418:	9301      	str	r3, [sp, #4]
 800a41a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a41e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a422:	3301      	adds	r3, #1
 800a424:	429a      	cmp	r2, r3
 800a426:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a42a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a42e:	fbb2 f6f3 	udiv	r6, r2, r3
 800a432:	d331      	bcc.n	800a498 <quorem+0x9c>
 800a434:	f04f 0e00 	mov.w	lr, #0
 800a438:	4640      	mov	r0, r8
 800a43a:	46ac      	mov	ip, r5
 800a43c:	46f2      	mov	sl, lr
 800a43e:	f850 2b04 	ldr.w	r2, [r0], #4
 800a442:	b293      	uxth	r3, r2
 800a444:	fb06 e303 	mla	r3, r6, r3, lr
 800a448:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a44c:	0c1a      	lsrs	r2, r3, #16
 800a44e:	b29b      	uxth	r3, r3
 800a450:	ebaa 0303 	sub.w	r3, sl, r3
 800a454:	f8dc a000 	ldr.w	sl, [ip]
 800a458:	fa13 f38a 	uxtah	r3, r3, sl
 800a45c:	fb06 220e 	mla	r2, r6, lr, r2
 800a460:	9300      	str	r3, [sp, #0]
 800a462:	9b00      	ldr	r3, [sp, #0]
 800a464:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a468:	b292      	uxth	r2, r2
 800a46a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a46e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a472:	f8bd 3000 	ldrh.w	r3, [sp]
 800a476:	4581      	cmp	r9, r0
 800a478:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a47c:	f84c 3b04 	str.w	r3, [ip], #4
 800a480:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a484:	d2db      	bcs.n	800a43e <quorem+0x42>
 800a486:	f855 300b 	ldr.w	r3, [r5, fp]
 800a48a:	b92b      	cbnz	r3, 800a498 <quorem+0x9c>
 800a48c:	9b01      	ldr	r3, [sp, #4]
 800a48e:	3b04      	subs	r3, #4
 800a490:	429d      	cmp	r5, r3
 800a492:	461a      	mov	r2, r3
 800a494:	d32c      	bcc.n	800a4f0 <quorem+0xf4>
 800a496:	613c      	str	r4, [r7, #16]
 800a498:	4638      	mov	r0, r7
 800a49a:	f001 f9a7 	bl	800b7ec <__mcmp>
 800a49e:	2800      	cmp	r0, #0
 800a4a0:	db22      	blt.n	800a4e8 <quorem+0xec>
 800a4a2:	3601      	adds	r6, #1
 800a4a4:	4629      	mov	r1, r5
 800a4a6:	2000      	movs	r0, #0
 800a4a8:	f858 2b04 	ldr.w	r2, [r8], #4
 800a4ac:	f8d1 c000 	ldr.w	ip, [r1]
 800a4b0:	b293      	uxth	r3, r2
 800a4b2:	1ac3      	subs	r3, r0, r3
 800a4b4:	0c12      	lsrs	r2, r2, #16
 800a4b6:	fa13 f38c 	uxtah	r3, r3, ip
 800a4ba:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a4be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a4c2:	b29b      	uxth	r3, r3
 800a4c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4c8:	45c1      	cmp	r9, r8
 800a4ca:	f841 3b04 	str.w	r3, [r1], #4
 800a4ce:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a4d2:	d2e9      	bcs.n	800a4a8 <quorem+0xac>
 800a4d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a4d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a4dc:	b922      	cbnz	r2, 800a4e8 <quorem+0xec>
 800a4de:	3b04      	subs	r3, #4
 800a4e0:	429d      	cmp	r5, r3
 800a4e2:	461a      	mov	r2, r3
 800a4e4:	d30a      	bcc.n	800a4fc <quorem+0x100>
 800a4e6:	613c      	str	r4, [r7, #16]
 800a4e8:	4630      	mov	r0, r6
 800a4ea:	b003      	add	sp, #12
 800a4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f0:	6812      	ldr	r2, [r2, #0]
 800a4f2:	3b04      	subs	r3, #4
 800a4f4:	2a00      	cmp	r2, #0
 800a4f6:	d1ce      	bne.n	800a496 <quorem+0x9a>
 800a4f8:	3c01      	subs	r4, #1
 800a4fa:	e7c9      	b.n	800a490 <quorem+0x94>
 800a4fc:	6812      	ldr	r2, [r2, #0]
 800a4fe:	3b04      	subs	r3, #4
 800a500:	2a00      	cmp	r2, #0
 800a502:	d1f0      	bne.n	800a4e6 <quorem+0xea>
 800a504:	3c01      	subs	r4, #1
 800a506:	e7eb      	b.n	800a4e0 <quorem+0xe4>
 800a508:	2000      	movs	r0, #0
 800a50a:	e7ee      	b.n	800a4ea <quorem+0xee>
 800a50c:	0000      	movs	r0, r0
	...

0800a510 <_dtoa_r>:
 800a510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a514:	ed2d 8b04 	vpush	{d8-d9}
 800a518:	69c5      	ldr	r5, [r0, #28]
 800a51a:	b093      	sub	sp, #76	; 0x4c
 800a51c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a520:	ec57 6b10 	vmov	r6, r7, d0
 800a524:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a528:	9107      	str	r1, [sp, #28]
 800a52a:	4604      	mov	r4, r0
 800a52c:	920a      	str	r2, [sp, #40]	; 0x28
 800a52e:	930d      	str	r3, [sp, #52]	; 0x34
 800a530:	b975      	cbnz	r5, 800a550 <_dtoa_r+0x40>
 800a532:	2010      	movs	r0, #16
 800a534:	f000 fe2a 	bl	800b18c <malloc>
 800a538:	4602      	mov	r2, r0
 800a53a:	61e0      	str	r0, [r4, #28]
 800a53c:	b920      	cbnz	r0, 800a548 <_dtoa_r+0x38>
 800a53e:	4bae      	ldr	r3, [pc, #696]	; (800a7f8 <_dtoa_r+0x2e8>)
 800a540:	21ef      	movs	r1, #239	; 0xef
 800a542:	48ae      	ldr	r0, [pc, #696]	; (800a7fc <_dtoa_r+0x2ec>)
 800a544:	f7ff ff3c 	bl	800a3c0 <__assert_func>
 800a548:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a54c:	6005      	str	r5, [r0, #0]
 800a54e:	60c5      	str	r5, [r0, #12]
 800a550:	69e3      	ldr	r3, [r4, #28]
 800a552:	6819      	ldr	r1, [r3, #0]
 800a554:	b151      	cbz	r1, 800a56c <_dtoa_r+0x5c>
 800a556:	685a      	ldr	r2, [r3, #4]
 800a558:	604a      	str	r2, [r1, #4]
 800a55a:	2301      	movs	r3, #1
 800a55c:	4093      	lsls	r3, r2
 800a55e:	608b      	str	r3, [r1, #8]
 800a560:	4620      	mov	r0, r4
 800a562:	f000 ff07 	bl	800b374 <_Bfree>
 800a566:	69e3      	ldr	r3, [r4, #28]
 800a568:	2200      	movs	r2, #0
 800a56a:	601a      	str	r2, [r3, #0]
 800a56c:	1e3b      	subs	r3, r7, #0
 800a56e:	bfbb      	ittet	lt
 800a570:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a574:	9303      	strlt	r3, [sp, #12]
 800a576:	2300      	movge	r3, #0
 800a578:	2201      	movlt	r2, #1
 800a57a:	bfac      	ite	ge
 800a57c:	f8c8 3000 	strge.w	r3, [r8]
 800a580:	f8c8 2000 	strlt.w	r2, [r8]
 800a584:	4b9e      	ldr	r3, [pc, #632]	; (800a800 <_dtoa_r+0x2f0>)
 800a586:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a58a:	ea33 0308 	bics.w	r3, r3, r8
 800a58e:	d11b      	bne.n	800a5c8 <_dtoa_r+0xb8>
 800a590:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a592:	f242 730f 	movw	r3, #9999	; 0x270f
 800a596:	6013      	str	r3, [r2, #0]
 800a598:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a59c:	4333      	orrs	r3, r6
 800a59e:	f000 8593 	beq.w	800b0c8 <_dtoa_r+0xbb8>
 800a5a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5a4:	b963      	cbnz	r3, 800a5c0 <_dtoa_r+0xb0>
 800a5a6:	4b97      	ldr	r3, [pc, #604]	; (800a804 <_dtoa_r+0x2f4>)
 800a5a8:	e027      	b.n	800a5fa <_dtoa_r+0xea>
 800a5aa:	4b97      	ldr	r3, [pc, #604]	; (800a808 <_dtoa_r+0x2f8>)
 800a5ac:	9300      	str	r3, [sp, #0]
 800a5ae:	3308      	adds	r3, #8
 800a5b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a5b2:	6013      	str	r3, [r2, #0]
 800a5b4:	9800      	ldr	r0, [sp, #0]
 800a5b6:	b013      	add	sp, #76	; 0x4c
 800a5b8:	ecbd 8b04 	vpop	{d8-d9}
 800a5bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5c0:	4b90      	ldr	r3, [pc, #576]	; (800a804 <_dtoa_r+0x2f4>)
 800a5c2:	9300      	str	r3, [sp, #0]
 800a5c4:	3303      	adds	r3, #3
 800a5c6:	e7f3      	b.n	800a5b0 <_dtoa_r+0xa0>
 800a5c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	ec51 0b17 	vmov	r0, r1, d7
 800a5d2:	eeb0 8a47 	vmov.f32	s16, s14
 800a5d6:	eef0 8a67 	vmov.f32	s17, s15
 800a5da:	2300      	movs	r3, #0
 800a5dc:	f7f6 fa9c 	bl	8000b18 <__aeabi_dcmpeq>
 800a5e0:	4681      	mov	r9, r0
 800a5e2:	b160      	cbz	r0, 800a5fe <_dtoa_r+0xee>
 800a5e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	6013      	str	r3, [r2, #0]
 800a5ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	f000 8568 	beq.w	800b0c2 <_dtoa_r+0xbb2>
 800a5f2:	4b86      	ldr	r3, [pc, #536]	; (800a80c <_dtoa_r+0x2fc>)
 800a5f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a5f6:	6013      	str	r3, [r2, #0]
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	9300      	str	r3, [sp, #0]
 800a5fc:	e7da      	b.n	800a5b4 <_dtoa_r+0xa4>
 800a5fe:	aa10      	add	r2, sp, #64	; 0x40
 800a600:	a911      	add	r1, sp, #68	; 0x44
 800a602:	4620      	mov	r0, r4
 800a604:	eeb0 0a48 	vmov.f32	s0, s16
 800a608:	eef0 0a68 	vmov.f32	s1, s17
 800a60c:	f001 f994 	bl	800b938 <__d2b>
 800a610:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a614:	4682      	mov	sl, r0
 800a616:	2d00      	cmp	r5, #0
 800a618:	d07f      	beq.n	800a71a <_dtoa_r+0x20a>
 800a61a:	ee18 3a90 	vmov	r3, s17
 800a61e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a622:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a626:	ec51 0b18 	vmov	r0, r1, d8
 800a62a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a62e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a632:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a636:	4619      	mov	r1, r3
 800a638:	2200      	movs	r2, #0
 800a63a:	4b75      	ldr	r3, [pc, #468]	; (800a810 <_dtoa_r+0x300>)
 800a63c:	f7f5 fe4c 	bl	80002d8 <__aeabi_dsub>
 800a640:	a367      	add	r3, pc, #412	; (adr r3, 800a7e0 <_dtoa_r+0x2d0>)
 800a642:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a646:	f7f5 ffff 	bl	8000648 <__aeabi_dmul>
 800a64a:	a367      	add	r3, pc, #412	; (adr r3, 800a7e8 <_dtoa_r+0x2d8>)
 800a64c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a650:	f7f5 fe44 	bl	80002dc <__adddf3>
 800a654:	4606      	mov	r6, r0
 800a656:	4628      	mov	r0, r5
 800a658:	460f      	mov	r7, r1
 800a65a:	f7f5 ff8b 	bl	8000574 <__aeabi_i2d>
 800a65e:	a364      	add	r3, pc, #400	; (adr r3, 800a7f0 <_dtoa_r+0x2e0>)
 800a660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a664:	f7f5 fff0 	bl	8000648 <__aeabi_dmul>
 800a668:	4602      	mov	r2, r0
 800a66a:	460b      	mov	r3, r1
 800a66c:	4630      	mov	r0, r6
 800a66e:	4639      	mov	r1, r7
 800a670:	f7f5 fe34 	bl	80002dc <__adddf3>
 800a674:	4606      	mov	r6, r0
 800a676:	460f      	mov	r7, r1
 800a678:	f7f6 fa96 	bl	8000ba8 <__aeabi_d2iz>
 800a67c:	2200      	movs	r2, #0
 800a67e:	4683      	mov	fp, r0
 800a680:	2300      	movs	r3, #0
 800a682:	4630      	mov	r0, r6
 800a684:	4639      	mov	r1, r7
 800a686:	f7f6 fa51 	bl	8000b2c <__aeabi_dcmplt>
 800a68a:	b148      	cbz	r0, 800a6a0 <_dtoa_r+0x190>
 800a68c:	4658      	mov	r0, fp
 800a68e:	f7f5 ff71 	bl	8000574 <__aeabi_i2d>
 800a692:	4632      	mov	r2, r6
 800a694:	463b      	mov	r3, r7
 800a696:	f7f6 fa3f 	bl	8000b18 <__aeabi_dcmpeq>
 800a69a:	b908      	cbnz	r0, 800a6a0 <_dtoa_r+0x190>
 800a69c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a6a0:	f1bb 0f16 	cmp.w	fp, #22
 800a6a4:	d857      	bhi.n	800a756 <_dtoa_r+0x246>
 800a6a6:	4b5b      	ldr	r3, [pc, #364]	; (800a814 <_dtoa_r+0x304>)
 800a6a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b0:	ec51 0b18 	vmov	r0, r1, d8
 800a6b4:	f7f6 fa3a 	bl	8000b2c <__aeabi_dcmplt>
 800a6b8:	2800      	cmp	r0, #0
 800a6ba:	d04e      	beq.n	800a75a <_dtoa_r+0x24a>
 800a6bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	930c      	str	r3, [sp, #48]	; 0x30
 800a6c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6c6:	1b5b      	subs	r3, r3, r5
 800a6c8:	1e5a      	subs	r2, r3, #1
 800a6ca:	bf45      	ittet	mi
 800a6cc:	f1c3 0301 	rsbmi	r3, r3, #1
 800a6d0:	9305      	strmi	r3, [sp, #20]
 800a6d2:	2300      	movpl	r3, #0
 800a6d4:	2300      	movmi	r3, #0
 800a6d6:	9206      	str	r2, [sp, #24]
 800a6d8:	bf54      	ite	pl
 800a6da:	9305      	strpl	r3, [sp, #20]
 800a6dc:	9306      	strmi	r3, [sp, #24]
 800a6de:	f1bb 0f00 	cmp.w	fp, #0
 800a6e2:	db3c      	blt.n	800a75e <_dtoa_r+0x24e>
 800a6e4:	9b06      	ldr	r3, [sp, #24]
 800a6e6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a6ea:	445b      	add	r3, fp
 800a6ec:	9306      	str	r3, [sp, #24]
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	9308      	str	r3, [sp, #32]
 800a6f2:	9b07      	ldr	r3, [sp, #28]
 800a6f4:	2b09      	cmp	r3, #9
 800a6f6:	d868      	bhi.n	800a7ca <_dtoa_r+0x2ba>
 800a6f8:	2b05      	cmp	r3, #5
 800a6fa:	bfc4      	itt	gt
 800a6fc:	3b04      	subgt	r3, #4
 800a6fe:	9307      	strgt	r3, [sp, #28]
 800a700:	9b07      	ldr	r3, [sp, #28]
 800a702:	f1a3 0302 	sub.w	r3, r3, #2
 800a706:	bfcc      	ite	gt
 800a708:	2500      	movgt	r5, #0
 800a70a:	2501      	movle	r5, #1
 800a70c:	2b03      	cmp	r3, #3
 800a70e:	f200 8085 	bhi.w	800a81c <_dtoa_r+0x30c>
 800a712:	e8df f003 	tbb	[pc, r3]
 800a716:	3b2e      	.short	0x3b2e
 800a718:	5839      	.short	0x5839
 800a71a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a71e:	441d      	add	r5, r3
 800a720:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a724:	2b20      	cmp	r3, #32
 800a726:	bfc1      	itttt	gt
 800a728:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a72c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a730:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a734:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a738:	bfd6      	itet	le
 800a73a:	f1c3 0320 	rsble	r3, r3, #32
 800a73e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a742:	fa06 f003 	lslle.w	r0, r6, r3
 800a746:	f7f5 ff05 	bl	8000554 <__aeabi_ui2d>
 800a74a:	2201      	movs	r2, #1
 800a74c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a750:	3d01      	subs	r5, #1
 800a752:	920e      	str	r2, [sp, #56]	; 0x38
 800a754:	e76f      	b.n	800a636 <_dtoa_r+0x126>
 800a756:	2301      	movs	r3, #1
 800a758:	e7b3      	b.n	800a6c2 <_dtoa_r+0x1b2>
 800a75a:	900c      	str	r0, [sp, #48]	; 0x30
 800a75c:	e7b2      	b.n	800a6c4 <_dtoa_r+0x1b4>
 800a75e:	9b05      	ldr	r3, [sp, #20]
 800a760:	eba3 030b 	sub.w	r3, r3, fp
 800a764:	9305      	str	r3, [sp, #20]
 800a766:	f1cb 0300 	rsb	r3, fp, #0
 800a76a:	9308      	str	r3, [sp, #32]
 800a76c:	2300      	movs	r3, #0
 800a76e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a770:	e7bf      	b.n	800a6f2 <_dtoa_r+0x1e2>
 800a772:	2300      	movs	r3, #0
 800a774:	9309      	str	r3, [sp, #36]	; 0x24
 800a776:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a778:	2b00      	cmp	r3, #0
 800a77a:	dc52      	bgt.n	800a822 <_dtoa_r+0x312>
 800a77c:	2301      	movs	r3, #1
 800a77e:	9301      	str	r3, [sp, #4]
 800a780:	9304      	str	r3, [sp, #16]
 800a782:	461a      	mov	r2, r3
 800a784:	920a      	str	r2, [sp, #40]	; 0x28
 800a786:	e00b      	b.n	800a7a0 <_dtoa_r+0x290>
 800a788:	2301      	movs	r3, #1
 800a78a:	e7f3      	b.n	800a774 <_dtoa_r+0x264>
 800a78c:	2300      	movs	r3, #0
 800a78e:	9309      	str	r3, [sp, #36]	; 0x24
 800a790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a792:	445b      	add	r3, fp
 800a794:	9301      	str	r3, [sp, #4]
 800a796:	3301      	adds	r3, #1
 800a798:	2b01      	cmp	r3, #1
 800a79a:	9304      	str	r3, [sp, #16]
 800a79c:	bfb8      	it	lt
 800a79e:	2301      	movlt	r3, #1
 800a7a0:	69e0      	ldr	r0, [r4, #28]
 800a7a2:	2100      	movs	r1, #0
 800a7a4:	2204      	movs	r2, #4
 800a7a6:	f102 0614 	add.w	r6, r2, #20
 800a7aa:	429e      	cmp	r6, r3
 800a7ac:	d93d      	bls.n	800a82a <_dtoa_r+0x31a>
 800a7ae:	6041      	str	r1, [r0, #4]
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	f000 fd9f 	bl	800b2f4 <_Balloc>
 800a7b6:	9000      	str	r0, [sp, #0]
 800a7b8:	2800      	cmp	r0, #0
 800a7ba:	d139      	bne.n	800a830 <_dtoa_r+0x320>
 800a7bc:	4b16      	ldr	r3, [pc, #88]	; (800a818 <_dtoa_r+0x308>)
 800a7be:	4602      	mov	r2, r0
 800a7c0:	f240 11af 	movw	r1, #431	; 0x1af
 800a7c4:	e6bd      	b.n	800a542 <_dtoa_r+0x32>
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	e7e1      	b.n	800a78e <_dtoa_r+0x27e>
 800a7ca:	2501      	movs	r5, #1
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	9307      	str	r3, [sp, #28]
 800a7d0:	9509      	str	r5, [sp, #36]	; 0x24
 800a7d2:	f04f 33ff 	mov.w	r3, #4294967295
 800a7d6:	9301      	str	r3, [sp, #4]
 800a7d8:	9304      	str	r3, [sp, #16]
 800a7da:	2200      	movs	r2, #0
 800a7dc:	2312      	movs	r3, #18
 800a7de:	e7d1      	b.n	800a784 <_dtoa_r+0x274>
 800a7e0:	636f4361 	.word	0x636f4361
 800a7e4:	3fd287a7 	.word	0x3fd287a7
 800a7e8:	8b60c8b3 	.word	0x8b60c8b3
 800a7ec:	3fc68a28 	.word	0x3fc68a28
 800a7f0:	509f79fb 	.word	0x509f79fb
 800a7f4:	3fd34413 	.word	0x3fd34413
 800a7f8:	08020080 	.word	0x08020080
 800a7fc:	0802016c 	.word	0x0802016c
 800a800:	7ff00000 	.word	0x7ff00000
 800a804:	08020168 	.word	0x08020168
 800a808:	0802015f 	.word	0x0802015f
 800a80c:	08020100 	.word	0x08020100
 800a810:	3ff80000 	.word	0x3ff80000
 800a814:	08020258 	.word	0x08020258
 800a818:	080201c4 	.word	0x080201c4
 800a81c:	2301      	movs	r3, #1
 800a81e:	9309      	str	r3, [sp, #36]	; 0x24
 800a820:	e7d7      	b.n	800a7d2 <_dtoa_r+0x2c2>
 800a822:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a824:	9301      	str	r3, [sp, #4]
 800a826:	9304      	str	r3, [sp, #16]
 800a828:	e7ba      	b.n	800a7a0 <_dtoa_r+0x290>
 800a82a:	3101      	adds	r1, #1
 800a82c:	0052      	lsls	r2, r2, #1
 800a82e:	e7ba      	b.n	800a7a6 <_dtoa_r+0x296>
 800a830:	69e3      	ldr	r3, [r4, #28]
 800a832:	9a00      	ldr	r2, [sp, #0]
 800a834:	601a      	str	r2, [r3, #0]
 800a836:	9b04      	ldr	r3, [sp, #16]
 800a838:	2b0e      	cmp	r3, #14
 800a83a:	f200 80a8 	bhi.w	800a98e <_dtoa_r+0x47e>
 800a83e:	2d00      	cmp	r5, #0
 800a840:	f000 80a5 	beq.w	800a98e <_dtoa_r+0x47e>
 800a844:	f1bb 0f00 	cmp.w	fp, #0
 800a848:	dd38      	ble.n	800a8bc <_dtoa_r+0x3ac>
 800a84a:	4bc0      	ldr	r3, [pc, #768]	; (800ab4c <_dtoa_r+0x63c>)
 800a84c:	f00b 020f 	and.w	r2, fp, #15
 800a850:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a854:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a858:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a85c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a860:	d019      	beq.n	800a896 <_dtoa_r+0x386>
 800a862:	4bbb      	ldr	r3, [pc, #748]	; (800ab50 <_dtoa_r+0x640>)
 800a864:	ec51 0b18 	vmov	r0, r1, d8
 800a868:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a86c:	f7f6 f816 	bl	800089c <__aeabi_ddiv>
 800a870:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a874:	f008 080f 	and.w	r8, r8, #15
 800a878:	2503      	movs	r5, #3
 800a87a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ab50 <_dtoa_r+0x640>
 800a87e:	f1b8 0f00 	cmp.w	r8, #0
 800a882:	d10a      	bne.n	800a89a <_dtoa_r+0x38a>
 800a884:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a888:	4632      	mov	r2, r6
 800a88a:	463b      	mov	r3, r7
 800a88c:	f7f6 f806 	bl	800089c <__aeabi_ddiv>
 800a890:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a894:	e02b      	b.n	800a8ee <_dtoa_r+0x3de>
 800a896:	2502      	movs	r5, #2
 800a898:	e7ef      	b.n	800a87a <_dtoa_r+0x36a>
 800a89a:	f018 0f01 	tst.w	r8, #1
 800a89e:	d008      	beq.n	800a8b2 <_dtoa_r+0x3a2>
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	4639      	mov	r1, r7
 800a8a4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a8a8:	f7f5 fece 	bl	8000648 <__aeabi_dmul>
 800a8ac:	3501      	adds	r5, #1
 800a8ae:	4606      	mov	r6, r0
 800a8b0:	460f      	mov	r7, r1
 800a8b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a8b6:	f109 0908 	add.w	r9, r9, #8
 800a8ba:	e7e0      	b.n	800a87e <_dtoa_r+0x36e>
 800a8bc:	f000 809f 	beq.w	800a9fe <_dtoa_r+0x4ee>
 800a8c0:	f1cb 0600 	rsb	r6, fp, #0
 800a8c4:	4ba1      	ldr	r3, [pc, #644]	; (800ab4c <_dtoa_r+0x63c>)
 800a8c6:	4fa2      	ldr	r7, [pc, #648]	; (800ab50 <_dtoa_r+0x640>)
 800a8c8:	f006 020f 	and.w	r2, r6, #15
 800a8cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d4:	ec51 0b18 	vmov	r0, r1, d8
 800a8d8:	f7f5 feb6 	bl	8000648 <__aeabi_dmul>
 800a8dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8e0:	1136      	asrs	r6, r6, #4
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	2502      	movs	r5, #2
 800a8e6:	2e00      	cmp	r6, #0
 800a8e8:	d17e      	bne.n	800a9e8 <_dtoa_r+0x4d8>
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d1d0      	bne.n	800a890 <_dtoa_r+0x380>
 800a8ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8f0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	f000 8084 	beq.w	800aa02 <_dtoa_r+0x4f2>
 800a8fa:	4b96      	ldr	r3, [pc, #600]	; (800ab54 <_dtoa_r+0x644>)
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	4640      	mov	r0, r8
 800a900:	4649      	mov	r1, r9
 800a902:	f7f6 f913 	bl	8000b2c <__aeabi_dcmplt>
 800a906:	2800      	cmp	r0, #0
 800a908:	d07b      	beq.n	800aa02 <_dtoa_r+0x4f2>
 800a90a:	9b04      	ldr	r3, [sp, #16]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d078      	beq.n	800aa02 <_dtoa_r+0x4f2>
 800a910:	9b01      	ldr	r3, [sp, #4]
 800a912:	2b00      	cmp	r3, #0
 800a914:	dd39      	ble.n	800a98a <_dtoa_r+0x47a>
 800a916:	4b90      	ldr	r3, [pc, #576]	; (800ab58 <_dtoa_r+0x648>)
 800a918:	2200      	movs	r2, #0
 800a91a:	4640      	mov	r0, r8
 800a91c:	4649      	mov	r1, r9
 800a91e:	f7f5 fe93 	bl	8000648 <__aeabi_dmul>
 800a922:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a926:	9e01      	ldr	r6, [sp, #4]
 800a928:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a92c:	3501      	adds	r5, #1
 800a92e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a932:	4628      	mov	r0, r5
 800a934:	f7f5 fe1e 	bl	8000574 <__aeabi_i2d>
 800a938:	4642      	mov	r2, r8
 800a93a:	464b      	mov	r3, r9
 800a93c:	f7f5 fe84 	bl	8000648 <__aeabi_dmul>
 800a940:	4b86      	ldr	r3, [pc, #536]	; (800ab5c <_dtoa_r+0x64c>)
 800a942:	2200      	movs	r2, #0
 800a944:	f7f5 fcca 	bl	80002dc <__adddf3>
 800a948:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a94c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a950:	9303      	str	r3, [sp, #12]
 800a952:	2e00      	cmp	r6, #0
 800a954:	d158      	bne.n	800aa08 <_dtoa_r+0x4f8>
 800a956:	4b82      	ldr	r3, [pc, #520]	; (800ab60 <_dtoa_r+0x650>)
 800a958:	2200      	movs	r2, #0
 800a95a:	4640      	mov	r0, r8
 800a95c:	4649      	mov	r1, r9
 800a95e:	f7f5 fcbb 	bl	80002d8 <__aeabi_dsub>
 800a962:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a966:	4680      	mov	r8, r0
 800a968:	4689      	mov	r9, r1
 800a96a:	f7f6 f8fd 	bl	8000b68 <__aeabi_dcmpgt>
 800a96e:	2800      	cmp	r0, #0
 800a970:	f040 8296 	bne.w	800aea0 <_dtoa_r+0x990>
 800a974:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a978:	4640      	mov	r0, r8
 800a97a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a97e:	4649      	mov	r1, r9
 800a980:	f7f6 f8d4 	bl	8000b2c <__aeabi_dcmplt>
 800a984:	2800      	cmp	r0, #0
 800a986:	f040 8289 	bne.w	800ae9c <_dtoa_r+0x98c>
 800a98a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a98e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a990:	2b00      	cmp	r3, #0
 800a992:	f2c0 814e 	blt.w	800ac32 <_dtoa_r+0x722>
 800a996:	f1bb 0f0e 	cmp.w	fp, #14
 800a99a:	f300 814a 	bgt.w	800ac32 <_dtoa_r+0x722>
 800a99e:	4b6b      	ldr	r3, [pc, #428]	; (800ab4c <_dtoa_r+0x63c>)
 800a9a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a9a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a9a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	f280 80dc 	bge.w	800ab68 <_dtoa_r+0x658>
 800a9b0:	9b04      	ldr	r3, [sp, #16]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	f300 80d8 	bgt.w	800ab68 <_dtoa_r+0x658>
 800a9b8:	f040 826f 	bne.w	800ae9a <_dtoa_r+0x98a>
 800a9bc:	4b68      	ldr	r3, [pc, #416]	; (800ab60 <_dtoa_r+0x650>)
 800a9be:	2200      	movs	r2, #0
 800a9c0:	4640      	mov	r0, r8
 800a9c2:	4649      	mov	r1, r9
 800a9c4:	f7f5 fe40 	bl	8000648 <__aeabi_dmul>
 800a9c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9cc:	f7f6 f8c2 	bl	8000b54 <__aeabi_dcmpge>
 800a9d0:	9e04      	ldr	r6, [sp, #16]
 800a9d2:	4637      	mov	r7, r6
 800a9d4:	2800      	cmp	r0, #0
 800a9d6:	f040 8245 	bne.w	800ae64 <_dtoa_r+0x954>
 800a9da:	9d00      	ldr	r5, [sp, #0]
 800a9dc:	2331      	movs	r3, #49	; 0x31
 800a9de:	f805 3b01 	strb.w	r3, [r5], #1
 800a9e2:	f10b 0b01 	add.w	fp, fp, #1
 800a9e6:	e241      	b.n	800ae6c <_dtoa_r+0x95c>
 800a9e8:	07f2      	lsls	r2, r6, #31
 800a9ea:	d505      	bpl.n	800a9f8 <_dtoa_r+0x4e8>
 800a9ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9f0:	f7f5 fe2a 	bl	8000648 <__aeabi_dmul>
 800a9f4:	3501      	adds	r5, #1
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	1076      	asrs	r6, r6, #1
 800a9fa:	3708      	adds	r7, #8
 800a9fc:	e773      	b.n	800a8e6 <_dtoa_r+0x3d6>
 800a9fe:	2502      	movs	r5, #2
 800aa00:	e775      	b.n	800a8ee <_dtoa_r+0x3de>
 800aa02:	9e04      	ldr	r6, [sp, #16]
 800aa04:	465f      	mov	r7, fp
 800aa06:	e792      	b.n	800a92e <_dtoa_r+0x41e>
 800aa08:	9900      	ldr	r1, [sp, #0]
 800aa0a:	4b50      	ldr	r3, [pc, #320]	; (800ab4c <_dtoa_r+0x63c>)
 800aa0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aa10:	4431      	add	r1, r6
 800aa12:	9102      	str	r1, [sp, #8]
 800aa14:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa16:	eeb0 9a47 	vmov.f32	s18, s14
 800aa1a:	eef0 9a67 	vmov.f32	s19, s15
 800aa1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800aa22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aa26:	2900      	cmp	r1, #0
 800aa28:	d044      	beq.n	800aab4 <_dtoa_r+0x5a4>
 800aa2a:	494e      	ldr	r1, [pc, #312]	; (800ab64 <_dtoa_r+0x654>)
 800aa2c:	2000      	movs	r0, #0
 800aa2e:	f7f5 ff35 	bl	800089c <__aeabi_ddiv>
 800aa32:	ec53 2b19 	vmov	r2, r3, d9
 800aa36:	f7f5 fc4f 	bl	80002d8 <__aeabi_dsub>
 800aa3a:	9d00      	ldr	r5, [sp, #0]
 800aa3c:	ec41 0b19 	vmov	d9, r0, r1
 800aa40:	4649      	mov	r1, r9
 800aa42:	4640      	mov	r0, r8
 800aa44:	f7f6 f8b0 	bl	8000ba8 <__aeabi_d2iz>
 800aa48:	4606      	mov	r6, r0
 800aa4a:	f7f5 fd93 	bl	8000574 <__aeabi_i2d>
 800aa4e:	4602      	mov	r2, r0
 800aa50:	460b      	mov	r3, r1
 800aa52:	4640      	mov	r0, r8
 800aa54:	4649      	mov	r1, r9
 800aa56:	f7f5 fc3f 	bl	80002d8 <__aeabi_dsub>
 800aa5a:	3630      	adds	r6, #48	; 0x30
 800aa5c:	f805 6b01 	strb.w	r6, [r5], #1
 800aa60:	ec53 2b19 	vmov	r2, r3, d9
 800aa64:	4680      	mov	r8, r0
 800aa66:	4689      	mov	r9, r1
 800aa68:	f7f6 f860 	bl	8000b2c <__aeabi_dcmplt>
 800aa6c:	2800      	cmp	r0, #0
 800aa6e:	d164      	bne.n	800ab3a <_dtoa_r+0x62a>
 800aa70:	4642      	mov	r2, r8
 800aa72:	464b      	mov	r3, r9
 800aa74:	4937      	ldr	r1, [pc, #220]	; (800ab54 <_dtoa_r+0x644>)
 800aa76:	2000      	movs	r0, #0
 800aa78:	f7f5 fc2e 	bl	80002d8 <__aeabi_dsub>
 800aa7c:	ec53 2b19 	vmov	r2, r3, d9
 800aa80:	f7f6 f854 	bl	8000b2c <__aeabi_dcmplt>
 800aa84:	2800      	cmp	r0, #0
 800aa86:	f040 80b6 	bne.w	800abf6 <_dtoa_r+0x6e6>
 800aa8a:	9b02      	ldr	r3, [sp, #8]
 800aa8c:	429d      	cmp	r5, r3
 800aa8e:	f43f af7c 	beq.w	800a98a <_dtoa_r+0x47a>
 800aa92:	4b31      	ldr	r3, [pc, #196]	; (800ab58 <_dtoa_r+0x648>)
 800aa94:	ec51 0b19 	vmov	r0, r1, d9
 800aa98:	2200      	movs	r2, #0
 800aa9a:	f7f5 fdd5 	bl	8000648 <__aeabi_dmul>
 800aa9e:	4b2e      	ldr	r3, [pc, #184]	; (800ab58 <_dtoa_r+0x648>)
 800aaa0:	ec41 0b19 	vmov	d9, r0, r1
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	4640      	mov	r0, r8
 800aaa8:	4649      	mov	r1, r9
 800aaaa:	f7f5 fdcd 	bl	8000648 <__aeabi_dmul>
 800aaae:	4680      	mov	r8, r0
 800aab0:	4689      	mov	r9, r1
 800aab2:	e7c5      	b.n	800aa40 <_dtoa_r+0x530>
 800aab4:	ec51 0b17 	vmov	r0, r1, d7
 800aab8:	f7f5 fdc6 	bl	8000648 <__aeabi_dmul>
 800aabc:	9b02      	ldr	r3, [sp, #8]
 800aabe:	9d00      	ldr	r5, [sp, #0]
 800aac0:	930f      	str	r3, [sp, #60]	; 0x3c
 800aac2:	ec41 0b19 	vmov	d9, r0, r1
 800aac6:	4649      	mov	r1, r9
 800aac8:	4640      	mov	r0, r8
 800aaca:	f7f6 f86d 	bl	8000ba8 <__aeabi_d2iz>
 800aace:	4606      	mov	r6, r0
 800aad0:	f7f5 fd50 	bl	8000574 <__aeabi_i2d>
 800aad4:	3630      	adds	r6, #48	; 0x30
 800aad6:	4602      	mov	r2, r0
 800aad8:	460b      	mov	r3, r1
 800aada:	4640      	mov	r0, r8
 800aadc:	4649      	mov	r1, r9
 800aade:	f7f5 fbfb 	bl	80002d8 <__aeabi_dsub>
 800aae2:	f805 6b01 	strb.w	r6, [r5], #1
 800aae6:	9b02      	ldr	r3, [sp, #8]
 800aae8:	429d      	cmp	r5, r3
 800aaea:	4680      	mov	r8, r0
 800aaec:	4689      	mov	r9, r1
 800aaee:	f04f 0200 	mov.w	r2, #0
 800aaf2:	d124      	bne.n	800ab3e <_dtoa_r+0x62e>
 800aaf4:	4b1b      	ldr	r3, [pc, #108]	; (800ab64 <_dtoa_r+0x654>)
 800aaf6:	ec51 0b19 	vmov	r0, r1, d9
 800aafa:	f7f5 fbef 	bl	80002dc <__adddf3>
 800aafe:	4602      	mov	r2, r0
 800ab00:	460b      	mov	r3, r1
 800ab02:	4640      	mov	r0, r8
 800ab04:	4649      	mov	r1, r9
 800ab06:	f7f6 f82f 	bl	8000b68 <__aeabi_dcmpgt>
 800ab0a:	2800      	cmp	r0, #0
 800ab0c:	d173      	bne.n	800abf6 <_dtoa_r+0x6e6>
 800ab0e:	ec53 2b19 	vmov	r2, r3, d9
 800ab12:	4914      	ldr	r1, [pc, #80]	; (800ab64 <_dtoa_r+0x654>)
 800ab14:	2000      	movs	r0, #0
 800ab16:	f7f5 fbdf 	bl	80002d8 <__aeabi_dsub>
 800ab1a:	4602      	mov	r2, r0
 800ab1c:	460b      	mov	r3, r1
 800ab1e:	4640      	mov	r0, r8
 800ab20:	4649      	mov	r1, r9
 800ab22:	f7f6 f803 	bl	8000b2c <__aeabi_dcmplt>
 800ab26:	2800      	cmp	r0, #0
 800ab28:	f43f af2f 	beq.w	800a98a <_dtoa_r+0x47a>
 800ab2c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ab2e:	1e6b      	subs	r3, r5, #1
 800ab30:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ab36:	2b30      	cmp	r3, #48	; 0x30
 800ab38:	d0f8      	beq.n	800ab2c <_dtoa_r+0x61c>
 800ab3a:	46bb      	mov	fp, r7
 800ab3c:	e04a      	b.n	800abd4 <_dtoa_r+0x6c4>
 800ab3e:	4b06      	ldr	r3, [pc, #24]	; (800ab58 <_dtoa_r+0x648>)
 800ab40:	f7f5 fd82 	bl	8000648 <__aeabi_dmul>
 800ab44:	4680      	mov	r8, r0
 800ab46:	4689      	mov	r9, r1
 800ab48:	e7bd      	b.n	800aac6 <_dtoa_r+0x5b6>
 800ab4a:	bf00      	nop
 800ab4c:	08020258 	.word	0x08020258
 800ab50:	08020230 	.word	0x08020230
 800ab54:	3ff00000 	.word	0x3ff00000
 800ab58:	40240000 	.word	0x40240000
 800ab5c:	401c0000 	.word	0x401c0000
 800ab60:	40140000 	.word	0x40140000
 800ab64:	3fe00000 	.word	0x3fe00000
 800ab68:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ab6c:	9d00      	ldr	r5, [sp, #0]
 800ab6e:	4642      	mov	r2, r8
 800ab70:	464b      	mov	r3, r9
 800ab72:	4630      	mov	r0, r6
 800ab74:	4639      	mov	r1, r7
 800ab76:	f7f5 fe91 	bl	800089c <__aeabi_ddiv>
 800ab7a:	f7f6 f815 	bl	8000ba8 <__aeabi_d2iz>
 800ab7e:	9001      	str	r0, [sp, #4]
 800ab80:	f7f5 fcf8 	bl	8000574 <__aeabi_i2d>
 800ab84:	4642      	mov	r2, r8
 800ab86:	464b      	mov	r3, r9
 800ab88:	f7f5 fd5e 	bl	8000648 <__aeabi_dmul>
 800ab8c:	4602      	mov	r2, r0
 800ab8e:	460b      	mov	r3, r1
 800ab90:	4630      	mov	r0, r6
 800ab92:	4639      	mov	r1, r7
 800ab94:	f7f5 fba0 	bl	80002d8 <__aeabi_dsub>
 800ab98:	9e01      	ldr	r6, [sp, #4]
 800ab9a:	9f04      	ldr	r7, [sp, #16]
 800ab9c:	3630      	adds	r6, #48	; 0x30
 800ab9e:	f805 6b01 	strb.w	r6, [r5], #1
 800aba2:	9e00      	ldr	r6, [sp, #0]
 800aba4:	1bae      	subs	r6, r5, r6
 800aba6:	42b7      	cmp	r7, r6
 800aba8:	4602      	mov	r2, r0
 800abaa:	460b      	mov	r3, r1
 800abac:	d134      	bne.n	800ac18 <_dtoa_r+0x708>
 800abae:	f7f5 fb95 	bl	80002dc <__adddf3>
 800abb2:	4642      	mov	r2, r8
 800abb4:	464b      	mov	r3, r9
 800abb6:	4606      	mov	r6, r0
 800abb8:	460f      	mov	r7, r1
 800abba:	f7f5 ffd5 	bl	8000b68 <__aeabi_dcmpgt>
 800abbe:	b9c8      	cbnz	r0, 800abf4 <_dtoa_r+0x6e4>
 800abc0:	4642      	mov	r2, r8
 800abc2:	464b      	mov	r3, r9
 800abc4:	4630      	mov	r0, r6
 800abc6:	4639      	mov	r1, r7
 800abc8:	f7f5 ffa6 	bl	8000b18 <__aeabi_dcmpeq>
 800abcc:	b110      	cbz	r0, 800abd4 <_dtoa_r+0x6c4>
 800abce:	9b01      	ldr	r3, [sp, #4]
 800abd0:	07db      	lsls	r3, r3, #31
 800abd2:	d40f      	bmi.n	800abf4 <_dtoa_r+0x6e4>
 800abd4:	4651      	mov	r1, sl
 800abd6:	4620      	mov	r0, r4
 800abd8:	f000 fbcc 	bl	800b374 <_Bfree>
 800abdc:	2300      	movs	r3, #0
 800abde:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800abe0:	702b      	strb	r3, [r5, #0]
 800abe2:	f10b 0301 	add.w	r3, fp, #1
 800abe6:	6013      	str	r3, [r2, #0]
 800abe8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800abea:	2b00      	cmp	r3, #0
 800abec:	f43f ace2 	beq.w	800a5b4 <_dtoa_r+0xa4>
 800abf0:	601d      	str	r5, [r3, #0]
 800abf2:	e4df      	b.n	800a5b4 <_dtoa_r+0xa4>
 800abf4:	465f      	mov	r7, fp
 800abf6:	462b      	mov	r3, r5
 800abf8:	461d      	mov	r5, r3
 800abfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abfe:	2a39      	cmp	r2, #57	; 0x39
 800ac00:	d106      	bne.n	800ac10 <_dtoa_r+0x700>
 800ac02:	9a00      	ldr	r2, [sp, #0]
 800ac04:	429a      	cmp	r2, r3
 800ac06:	d1f7      	bne.n	800abf8 <_dtoa_r+0x6e8>
 800ac08:	9900      	ldr	r1, [sp, #0]
 800ac0a:	2230      	movs	r2, #48	; 0x30
 800ac0c:	3701      	adds	r7, #1
 800ac0e:	700a      	strb	r2, [r1, #0]
 800ac10:	781a      	ldrb	r2, [r3, #0]
 800ac12:	3201      	adds	r2, #1
 800ac14:	701a      	strb	r2, [r3, #0]
 800ac16:	e790      	b.n	800ab3a <_dtoa_r+0x62a>
 800ac18:	4ba3      	ldr	r3, [pc, #652]	; (800aea8 <_dtoa_r+0x998>)
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	f7f5 fd14 	bl	8000648 <__aeabi_dmul>
 800ac20:	2200      	movs	r2, #0
 800ac22:	2300      	movs	r3, #0
 800ac24:	4606      	mov	r6, r0
 800ac26:	460f      	mov	r7, r1
 800ac28:	f7f5 ff76 	bl	8000b18 <__aeabi_dcmpeq>
 800ac2c:	2800      	cmp	r0, #0
 800ac2e:	d09e      	beq.n	800ab6e <_dtoa_r+0x65e>
 800ac30:	e7d0      	b.n	800abd4 <_dtoa_r+0x6c4>
 800ac32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac34:	2a00      	cmp	r2, #0
 800ac36:	f000 80ca 	beq.w	800adce <_dtoa_r+0x8be>
 800ac3a:	9a07      	ldr	r2, [sp, #28]
 800ac3c:	2a01      	cmp	r2, #1
 800ac3e:	f300 80ad 	bgt.w	800ad9c <_dtoa_r+0x88c>
 800ac42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac44:	2a00      	cmp	r2, #0
 800ac46:	f000 80a5 	beq.w	800ad94 <_dtoa_r+0x884>
 800ac4a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ac4e:	9e08      	ldr	r6, [sp, #32]
 800ac50:	9d05      	ldr	r5, [sp, #20]
 800ac52:	9a05      	ldr	r2, [sp, #20]
 800ac54:	441a      	add	r2, r3
 800ac56:	9205      	str	r2, [sp, #20]
 800ac58:	9a06      	ldr	r2, [sp, #24]
 800ac5a:	2101      	movs	r1, #1
 800ac5c:	441a      	add	r2, r3
 800ac5e:	4620      	mov	r0, r4
 800ac60:	9206      	str	r2, [sp, #24]
 800ac62:	f000 fc3d 	bl	800b4e0 <__i2b>
 800ac66:	4607      	mov	r7, r0
 800ac68:	b165      	cbz	r5, 800ac84 <_dtoa_r+0x774>
 800ac6a:	9b06      	ldr	r3, [sp, #24]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	dd09      	ble.n	800ac84 <_dtoa_r+0x774>
 800ac70:	42ab      	cmp	r3, r5
 800ac72:	9a05      	ldr	r2, [sp, #20]
 800ac74:	bfa8      	it	ge
 800ac76:	462b      	movge	r3, r5
 800ac78:	1ad2      	subs	r2, r2, r3
 800ac7a:	9205      	str	r2, [sp, #20]
 800ac7c:	9a06      	ldr	r2, [sp, #24]
 800ac7e:	1aed      	subs	r5, r5, r3
 800ac80:	1ad3      	subs	r3, r2, r3
 800ac82:	9306      	str	r3, [sp, #24]
 800ac84:	9b08      	ldr	r3, [sp, #32]
 800ac86:	b1f3      	cbz	r3, 800acc6 <_dtoa_r+0x7b6>
 800ac88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	f000 80a3 	beq.w	800add6 <_dtoa_r+0x8c6>
 800ac90:	2e00      	cmp	r6, #0
 800ac92:	dd10      	ble.n	800acb6 <_dtoa_r+0x7a6>
 800ac94:	4639      	mov	r1, r7
 800ac96:	4632      	mov	r2, r6
 800ac98:	4620      	mov	r0, r4
 800ac9a:	f000 fce1 	bl	800b660 <__pow5mult>
 800ac9e:	4652      	mov	r2, sl
 800aca0:	4601      	mov	r1, r0
 800aca2:	4607      	mov	r7, r0
 800aca4:	4620      	mov	r0, r4
 800aca6:	f000 fc31 	bl	800b50c <__multiply>
 800acaa:	4651      	mov	r1, sl
 800acac:	4680      	mov	r8, r0
 800acae:	4620      	mov	r0, r4
 800acb0:	f000 fb60 	bl	800b374 <_Bfree>
 800acb4:	46c2      	mov	sl, r8
 800acb6:	9b08      	ldr	r3, [sp, #32]
 800acb8:	1b9a      	subs	r2, r3, r6
 800acba:	d004      	beq.n	800acc6 <_dtoa_r+0x7b6>
 800acbc:	4651      	mov	r1, sl
 800acbe:	4620      	mov	r0, r4
 800acc0:	f000 fcce 	bl	800b660 <__pow5mult>
 800acc4:	4682      	mov	sl, r0
 800acc6:	2101      	movs	r1, #1
 800acc8:	4620      	mov	r0, r4
 800acca:	f000 fc09 	bl	800b4e0 <__i2b>
 800acce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	4606      	mov	r6, r0
 800acd4:	f340 8081 	ble.w	800adda <_dtoa_r+0x8ca>
 800acd8:	461a      	mov	r2, r3
 800acda:	4601      	mov	r1, r0
 800acdc:	4620      	mov	r0, r4
 800acde:	f000 fcbf 	bl	800b660 <__pow5mult>
 800ace2:	9b07      	ldr	r3, [sp, #28]
 800ace4:	2b01      	cmp	r3, #1
 800ace6:	4606      	mov	r6, r0
 800ace8:	dd7a      	ble.n	800ade0 <_dtoa_r+0x8d0>
 800acea:	f04f 0800 	mov.w	r8, #0
 800acee:	6933      	ldr	r3, [r6, #16]
 800acf0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800acf4:	6918      	ldr	r0, [r3, #16]
 800acf6:	f000 fba5 	bl	800b444 <__hi0bits>
 800acfa:	f1c0 0020 	rsb	r0, r0, #32
 800acfe:	9b06      	ldr	r3, [sp, #24]
 800ad00:	4418      	add	r0, r3
 800ad02:	f010 001f 	ands.w	r0, r0, #31
 800ad06:	f000 8094 	beq.w	800ae32 <_dtoa_r+0x922>
 800ad0a:	f1c0 0320 	rsb	r3, r0, #32
 800ad0e:	2b04      	cmp	r3, #4
 800ad10:	f340 8085 	ble.w	800ae1e <_dtoa_r+0x90e>
 800ad14:	9b05      	ldr	r3, [sp, #20]
 800ad16:	f1c0 001c 	rsb	r0, r0, #28
 800ad1a:	4403      	add	r3, r0
 800ad1c:	9305      	str	r3, [sp, #20]
 800ad1e:	9b06      	ldr	r3, [sp, #24]
 800ad20:	4403      	add	r3, r0
 800ad22:	4405      	add	r5, r0
 800ad24:	9306      	str	r3, [sp, #24]
 800ad26:	9b05      	ldr	r3, [sp, #20]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	dd05      	ble.n	800ad38 <_dtoa_r+0x828>
 800ad2c:	4651      	mov	r1, sl
 800ad2e:	461a      	mov	r2, r3
 800ad30:	4620      	mov	r0, r4
 800ad32:	f000 fcef 	bl	800b714 <__lshift>
 800ad36:	4682      	mov	sl, r0
 800ad38:	9b06      	ldr	r3, [sp, #24]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	dd05      	ble.n	800ad4a <_dtoa_r+0x83a>
 800ad3e:	4631      	mov	r1, r6
 800ad40:	461a      	mov	r2, r3
 800ad42:	4620      	mov	r0, r4
 800ad44:	f000 fce6 	bl	800b714 <__lshift>
 800ad48:	4606      	mov	r6, r0
 800ad4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d072      	beq.n	800ae36 <_dtoa_r+0x926>
 800ad50:	4631      	mov	r1, r6
 800ad52:	4650      	mov	r0, sl
 800ad54:	f000 fd4a 	bl	800b7ec <__mcmp>
 800ad58:	2800      	cmp	r0, #0
 800ad5a:	da6c      	bge.n	800ae36 <_dtoa_r+0x926>
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	4651      	mov	r1, sl
 800ad60:	220a      	movs	r2, #10
 800ad62:	4620      	mov	r0, r4
 800ad64:	f000 fb28 	bl	800b3b8 <__multadd>
 800ad68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad6a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ad6e:	4682      	mov	sl, r0
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	f000 81b0 	beq.w	800b0d6 <_dtoa_r+0xbc6>
 800ad76:	2300      	movs	r3, #0
 800ad78:	4639      	mov	r1, r7
 800ad7a:	220a      	movs	r2, #10
 800ad7c:	4620      	mov	r0, r4
 800ad7e:	f000 fb1b 	bl	800b3b8 <__multadd>
 800ad82:	9b01      	ldr	r3, [sp, #4]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	4607      	mov	r7, r0
 800ad88:	f300 8096 	bgt.w	800aeb8 <_dtoa_r+0x9a8>
 800ad8c:	9b07      	ldr	r3, [sp, #28]
 800ad8e:	2b02      	cmp	r3, #2
 800ad90:	dc59      	bgt.n	800ae46 <_dtoa_r+0x936>
 800ad92:	e091      	b.n	800aeb8 <_dtoa_r+0x9a8>
 800ad94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad96:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ad9a:	e758      	b.n	800ac4e <_dtoa_r+0x73e>
 800ad9c:	9b04      	ldr	r3, [sp, #16]
 800ad9e:	1e5e      	subs	r6, r3, #1
 800ada0:	9b08      	ldr	r3, [sp, #32]
 800ada2:	42b3      	cmp	r3, r6
 800ada4:	bfbf      	itttt	lt
 800ada6:	9b08      	ldrlt	r3, [sp, #32]
 800ada8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800adaa:	9608      	strlt	r6, [sp, #32]
 800adac:	1af3      	sublt	r3, r6, r3
 800adae:	bfb4      	ite	lt
 800adb0:	18d2      	addlt	r2, r2, r3
 800adb2:	1b9e      	subge	r6, r3, r6
 800adb4:	9b04      	ldr	r3, [sp, #16]
 800adb6:	bfbc      	itt	lt
 800adb8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800adba:	2600      	movlt	r6, #0
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	bfb7      	itett	lt
 800adc0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800adc4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800adc8:	1a9d      	sublt	r5, r3, r2
 800adca:	2300      	movlt	r3, #0
 800adcc:	e741      	b.n	800ac52 <_dtoa_r+0x742>
 800adce:	9e08      	ldr	r6, [sp, #32]
 800add0:	9d05      	ldr	r5, [sp, #20]
 800add2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800add4:	e748      	b.n	800ac68 <_dtoa_r+0x758>
 800add6:	9a08      	ldr	r2, [sp, #32]
 800add8:	e770      	b.n	800acbc <_dtoa_r+0x7ac>
 800adda:	9b07      	ldr	r3, [sp, #28]
 800addc:	2b01      	cmp	r3, #1
 800adde:	dc19      	bgt.n	800ae14 <_dtoa_r+0x904>
 800ade0:	9b02      	ldr	r3, [sp, #8]
 800ade2:	b9bb      	cbnz	r3, 800ae14 <_dtoa_r+0x904>
 800ade4:	9b03      	ldr	r3, [sp, #12]
 800ade6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800adea:	b99b      	cbnz	r3, 800ae14 <_dtoa_r+0x904>
 800adec:	9b03      	ldr	r3, [sp, #12]
 800adee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800adf2:	0d1b      	lsrs	r3, r3, #20
 800adf4:	051b      	lsls	r3, r3, #20
 800adf6:	b183      	cbz	r3, 800ae1a <_dtoa_r+0x90a>
 800adf8:	9b05      	ldr	r3, [sp, #20]
 800adfa:	3301      	adds	r3, #1
 800adfc:	9305      	str	r3, [sp, #20]
 800adfe:	9b06      	ldr	r3, [sp, #24]
 800ae00:	3301      	adds	r3, #1
 800ae02:	9306      	str	r3, [sp, #24]
 800ae04:	f04f 0801 	mov.w	r8, #1
 800ae08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	f47f af6f 	bne.w	800acee <_dtoa_r+0x7de>
 800ae10:	2001      	movs	r0, #1
 800ae12:	e774      	b.n	800acfe <_dtoa_r+0x7ee>
 800ae14:	f04f 0800 	mov.w	r8, #0
 800ae18:	e7f6      	b.n	800ae08 <_dtoa_r+0x8f8>
 800ae1a:	4698      	mov	r8, r3
 800ae1c:	e7f4      	b.n	800ae08 <_dtoa_r+0x8f8>
 800ae1e:	d082      	beq.n	800ad26 <_dtoa_r+0x816>
 800ae20:	9a05      	ldr	r2, [sp, #20]
 800ae22:	331c      	adds	r3, #28
 800ae24:	441a      	add	r2, r3
 800ae26:	9205      	str	r2, [sp, #20]
 800ae28:	9a06      	ldr	r2, [sp, #24]
 800ae2a:	441a      	add	r2, r3
 800ae2c:	441d      	add	r5, r3
 800ae2e:	9206      	str	r2, [sp, #24]
 800ae30:	e779      	b.n	800ad26 <_dtoa_r+0x816>
 800ae32:	4603      	mov	r3, r0
 800ae34:	e7f4      	b.n	800ae20 <_dtoa_r+0x910>
 800ae36:	9b04      	ldr	r3, [sp, #16]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	dc37      	bgt.n	800aeac <_dtoa_r+0x99c>
 800ae3c:	9b07      	ldr	r3, [sp, #28]
 800ae3e:	2b02      	cmp	r3, #2
 800ae40:	dd34      	ble.n	800aeac <_dtoa_r+0x99c>
 800ae42:	9b04      	ldr	r3, [sp, #16]
 800ae44:	9301      	str	r3, [sp, #4]
 800ae46:	9b01      	ldr	r3, [sp, #4]
 800ae48:	b963      	cbnz	r3, 800ae64 <_dtoa_r+0x954>
 800ae4a:	4631      	mov	r1, r6
 800ae4c:	2205      	movs	r2, #5
 800ae4e:	4620      	mov	r0, r4
 800ae50:	f000 fab2 	bl	800b3b8 <__multadd>
 800ae54:	4601      	mov	r1, r0
 800ae56:	4606      	mov	r6, r0
 800ae58:	4650      	mov	r0, sl
 800ae5a:	f000 fcc7 	bl	800b7ec <__mcmp>
 800ae5e:	2800      	cmp	r0, #0
 800ae60:	f73f adbb 	bgt.w	800a9da <_dtoa_r+0x4ca>
 800ae64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae66:	9d00      	ldr	r5, [sp, #0]
 800ae68:	ea6f 0b03 	mvn.w	fp, r3
 800ae6c:	f04f 0800 	mov.w	r8, #0
 800ae70:	4631      	mov	r1, r6
 800ae72:	4620      	mov	r0, r4
 800ae74:	f000 fa7e 	bl	800b374 <_Bfree>
 800ae78:	2f00      	cmp	r7, #0
 800ae7a:	f43f aeab 	beq.w	800abd4 <_dtoa_r+0x6c4>
 800ae7e:	f1b8 0f00 	cmp.w	r8, #0
 800ae82:	d005      	beq.n	800ae90 <_dtoa_r+0x980>
 800ae84:	45b8      	cmp	r8, r7
 800ae86:	d003      	beq.n	800ae90 <_dtoa_r+0x980>
 800ae88:	4641      	mov	r1, r8
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	f000 fa72 	bl	800b374 <_Bfree>
 800ae90:	4639      	mov	r1, r7
 800ae92:	4620      	mov	r0, r4
 800ae94:	f000 fa6e 	bl	800b374 <_Bfree>
 800ae98:	e69c      	b.n	800abd4 <_dtoa_r+0x6c4>
 800ae9a:	2600      	movs	r6, #0
 800ae9c:	4637      	mov	r7, r6
 800ae9e:	e7e1      	b.n	800ae64 <_dtoa_r+0x954>
 800aea0:	46bb      	mov	fp, r7
 800aea2:	4637      	mov	r7, r6
 800aea4:	e599      	b.n	800a9da <_dtoa_r+0x4ca>
 800aea6:	bf00      	nop
 800aea8:	40240000 	.word	0x40240000
 800aeac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	f000 80c8 	beq.w	800b044 <_dtoa_r+0xb34>
 800aeb4:	9b04      	ldr	r3, [sp, #16]
 800aeb6:	9301      	str	r3, [sp, #4]
 800aeb8:	2d00      	cmp	r5, #0
 800aeba:	dd05      	ble.n	800aec8 <_dtoa_r+0x9b8>
 800aebc:	4639      	mov	r1, r7
 800aebe:	462a      	mov	r2, r5
 800aec0:	4620      	mov	r0, r4
 800aec2:	f000 fc27 	bl	800b714 <__lshift>
 800aec6:	4607      	mov	r7, r0
 800aec8:	f1b8 0f00 	cmp.w	r8, #0
 800aecc:	d05b      	beq.n	800af86 <_dtoa_r+0xa76>
 800aece:	6879      	ldr	r1, [r7, #4]
 800aed0:	4620      	mov	r0, r4
 800aed2:	f000 fa0f 	bl	800b2f4 <_Balloc>
 800aed6:	4605      	mov	r5, r0
 800aed8:	b928      	cbnz	r0, 800aee6 <_dtoa_r+0x9d6>
 800aeda:	4b83      	ldr	r3, [pc, #524]	; (800b0e8 <_dtoa_r+0xbd8>)
 800aedc:	4602      	mov	r2, r0
 800aede:	f240 21ef 	movw	r1, #751	; 0x2ef
 800aee2:	f7ff bb2e 	b.w	800a542 <_dtoa_r+0x32>
 800aee6:	693a      	ldr	r2, [r7, #16]
 800aee8:	3202      	adds	r2, #2
 800aeea:	0092      	lsls	r2, r2, #2
 800aeec:	f107 010c 	add.w	r1, r7, #12
 800aef0:	300c      	adds	r0, #12
 800aef2:	f000 ffbd 	bl	800be70 <memcpy>
 800aef6:	2201      	movs	r2, #1
 800aef8:	4629      	mov	r1, r5
 800aefa:	4620      	mov	r0, r4
 800aefc:	f000 fc0a 	bl	800b714 <__lshift>
 800af00:	9b00      	ldr	r3, [sp, #0]
 800af02:	3301      	adds	r3, #1
 800af04:	9304      	str	r3, [sp, #16]
 800af06:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af0a:	4413      	add	r3, r2
 800af0c:	9308      	str	r3, [sp, #32]
 800af0e:	9b02      	ldr	r3, [sp, #8]
 800af10:	f003 0301 	and.w	r3, r3, #1
 800af14:	46b8      	mov	r8, r7
 800af16:	9306      	str	r3, [sp, #24]
 800af18:	4607      	mov	r7, r0
 800af1a:	9b04      	ldr	r3, [sp, #16]
 800af1c:	4631      	mov	r1, r6
 800af1e:	3b01      	subs	r3, #1
 800af20:	4650      	mov	r0, sl
 800af22:	9301      	str	r3, [sp, #4]
 800af24:	f7ff fa6a 	bl	800a3fc <quorem>
 800af28:	4641      	mov	r1, r8
 800af2a:	9002      	str	r0, [sp, #8]
 800af2c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800af30:	4650      	mov	r0, sl
 800af32:	f000 fc5b 	bl	800b7ec <__mcmp>
 800af36:	463a      	mov	r2, r7
 800af38:	9005      	str	r0, [sp, #20]
 800af3a:	4631      	mov	r1, r6
 800af3c:	4620      	mov	r0, r4
 800af3e:	f000 fc71 	bl	800b824 <__mdiff>
 800af42:	68c2      	ldr	r2, [r0, #12]
 800af44:	4605      	mov	r5, r0
 800af46:	bb02      	cbnz	r2, 800af8a <_dtoa_r+0xa7a>
 800af48:	4601      	mov	r1, r0
 800af4a:	4650      	mov	r0, sl
 800af4c:	f000 fc4e 	bl	800b7ec <__mcmp>
 800af50:	4602      	mov	r2, r0
 800af52:	4629      	mov	r1, r5
 800af54:	4620      	mov	r0, r4
 800af56:	9209      	str	r2, [sp, #36]	; 0x24
 800af58:	f000 fa0c 	bl	800b374 <_Bfree>
 800af5c:	9b07      	ldr	r3, [sp, #28]
 800af5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af60:	9d04      	ldr	r5, [sp, #16]
 800af62:	ea43 0102 	orr.w	r1, r3, r2
 800af66:	9b06      	ldr	r3, [sp, #24]
 800af68:	4319      	orrs	r1, r3
 800af6a:	d110      	bne.n	800af8e <_dtoa_r+0xa7e>
 800af6c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800af70:	d029      	beq.n	800afc6 <_dtoa_r+0xab6>
 800af72:	9b05      	ldr	r3, [sp, #20]
 800af74:	2b00      	cmp	r3, #0
 800af76:	dd02      	ble.n	800af7e <_dtoa_r+0xa6e>
 800af78:	9b02      	ldr	r3, [sp, #8]
 800af7a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800af7e:	9b01      	ldr	r3, [sp, #4]
 800af80:	f883 9000 	strb.w	r9, [r3]
 800af84:	e774      	b.n	800ae70 <_dtoa_r+0x960>
 800af86:	4638      	mov	r0, r7
 800af88:	e7ba      	b.n	800af00 <_dtoa_r+0x9f0>
 800af8a:	2201      	movs	r2, #1
 800af8c:	e7e1      	b.n	800af52 <_dtoa_r+0xa42>
 800af8e:	9b05      	ldr	r3, [sp, #20]
 800af90:	2b00      	cmp	r3, #0
 800af92:	db04      	blt.n	800af9e <_dtoa_r+0xa8e>
 800af94:	9907      	ldr	r1, [sp, #28]
 800af96:	430b      	orrs	r3, r1
 800af98:	9906      	ldr	r1, [sp, #24]
 800af9a:	430b      	orrs	r3, r1
 800af9c:	d120      	bne.n	800afe0 <_dtoa_r+0xad0>
 800af9e:	2a00      	cmp	r2, #0
 800afa0:	dded      	ble.n	800af7e <_dtoa_r+0xa6e>
 800afa2:	4651      	mov	r1, sl
 800afa4:	2201      	movs	r2, #1
 800afa6:	4620      	mov	r0, r4
 800afa8:	f000 fbb4 	bl	800b714 <__lshift>
 800afac:	4631      	mov	r1, r6
 800afae:	4682      	mov	sl, r0
 800afb0:	f000 fc1c 	bl	800b7ec <__mcmp>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	dc03      	bgt.n	800afc0 <_dtoa_r+0xab0>
 800afb8:	d1e1      	bne.n	800af7e <_dtoa_r+0xa6e>
 800afba:	f019 0f01 	tst.w	r9, #1
 800afbe:	d0de      	beq.n	800af7e <_dtoa_r+0xa6e>
 800afc0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800afc4:	d1d8      	bne.n	800af78 <_dtoa_r+0xa68>
 800afc6:	9a01      	ldr	r2, [sp, #4]
 800afc8:	2339      	movs	r3, #57	; 0x39
 800afca:	7013      	strb	r3, [r2, #0]
 800afcc:	462b      	mov	r3, r5
 800afce:	461d      	mov	r5, r3
 800afd0:	3b01      	subs	r3, #1
 800afd2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800afd6:	2a39      	cmp	r2, #57	; 0x39
 800afd8:	d06c      	beq.n	800b0b4 <_dtoa_r+0xba4>
 800afda:	3201      	adds	r2, #1
 800afdc:	701a      	strb	r2, [r3, #0]
 800afde:	e747      	b.n	800ae70 <_dtoa_r+0x960>
 800afe0:	2a00      	cmp	r2, #0
 800afe2:	dd07      	ble.n	800aff4 <_dtoa_r+0xae4>
 800afe4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800afe8:	d0ed      	beq.n	800afc6 <_dtoa_r+0xab6>
 800afea:	9a01      	ldr	r2, [sp, #4]
 800afec:	f109 0301 	add.w	r3, r9, #1
 800aff0:	7013      	strb	r3, [r2, #0]
 800aff2:	e73d      	b.n	800ae70 <_dtoa_r+0x960>
 800aff4:	9b04      	ldr	r3, [sp, #16]
 800aff6:	9a08      	ldr	r2, [sp, #32]
 800aff8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800affc:	4293      	cmp	r3, r2
 800affe:	d043      	beq.n	800b088 <_dtoa_r+0xb78>
 800b000:	4651      	mov	r1, sl
 800b002:	2300      	movs	r3, #0
 800b004:	220a      	movs	r2, #10
 800b006:	4620      	mov	r0, r4
 800b008:	f000 f9d6 	bl	800b3b8 <__multadd>
 800b00c:	45b8      	cmp	r8, r7
 800b00e:	4682      	mov	sl, r0
 800b010:	f04f 0300 	mov.w	r3, #0
 800b014:	f04f 020a 	mov.w	r2, #10
 800b018:	4641      	mov	r1, r8
 800b01a:	4620      	mov	r0, r4
 800b01c:	d107      	bne.n	800b02e <_dtoa_r+0xb1e>
 800b01e:	f000 f9cb 	bl	800b3b8 <__multadd>
 800b022:	4680      	mov	r8, r0
 800b024:	4607      	mov	r7, r0
 800b026:	9b04      	ldr	r3, [sp, #16]
 800b028:	3301      	adds	r3, #1
 800b02a:	9304      	str	r3, [sp, #16]
 800b02c:	e775      	b.n	800af1a <_dtoa_r+0xa0a>
 800b02e:	f000 f9c3 	bl	800b3b8 <__multadd>
 800b032:	4639      	mov	r1, r7
 800b034:	4680      	mov	r8, r0
 800b036:	2300      	movs	r3, #0
 800b038:	220a      	movs	r2, #10
 800b03a:	4620      	mov	r0, r4
 800b03c:	f000 f9bc 	bl	800b3b8 <__multadd>
 800b040:	4607      	mov	r7, r0
 800b042:	e7f0      	b.n	800b026 <_dtoa_r+0xb16>
 800b044:	9b04      	ldr	r3, [sp, #16]
 800b046:	9301      	str	r3, [sp, #4]
 800b048:	9d00      	ldr	r5, [sp, #0]
 800b04a:	4631      	mov	r1, r6
 800b04c:	4650      	mov	r0, sl
 800b04e:	f7ff f9d5 	bl	800a3fc <quorem>
 800b052:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b056:	9b00      	ldr	r3, [sp, #0]
 800b058:	f805 9b01 	strb.w	r9, [r5], #1
 800b05c:	1aea      	subs	r2, r5, r3
 800b05e:	9b01      	ldr	r3, [sp, #4]
 800b060:	4293      	cmp	r3, r2
 800b062:	dd07      	ble.n	800b074 <_dtoa_r+0xb64>
 800b064:	4651      	mov	r1, sl
 800b066:	2300      	movs	r3, #0
 800b068:	220a      	movs	r2, #10
 800b06a:	4620      	mov	r0, r4
 800b06c:	f000 f9a4 	bl	800b3b8 <__multadd>
 800b070:	4682      	mov	sl, r0
 800b072:	e7ea      	b.n	800b04a <_dtoa_r+0xb3a>
 800b074:	9b01      	ldr	r3, [sp, #4]
 800b076:	2b00      	cmp	r3, #0
 800b078:	bfc8      	it	gt
 800b07a:	461d      	movgt	r5, r3
 800b07c:	9b00      	ldr	r3, [sp, #0]
 800b07e:	bfd8      	it	le
 800b080:	2501      	movle	r5, #1
 800b082:	441d      	add	r5, r3
 800b084:	f04f 0800 	mov.w	r8, #0
 800b088:	4651      	mov	r1, sl
 800b08a:	2201      	movs	r2, #1
 800b08c:	4620      	mov	r0, r4
 800b08e:	f000 fb41 	bl	800b714 <__lshift>
 800b092:	4631      	mov	r1, r6
 800b094:	4682      	mov	sl, r0
 800b096:	f000 fba9 	bl	800b7ec <__mcmp>
 800b09a:	2800      	cmp	r0, #0
 800b09c:	dc96      	bgt.n	800afcc <_dtoa_r+0xabc>
 800b09e:	d102      	bne.n	800b0a6 <_dtoa_r+0xb96>
 800b0a0:	f019 0f01 	tst.w	r9, #1
 800b0a4:	d192      	bne.n	800afcc <_dtoa_r+0xabc>
 800b0a6:	462b      	mov	r3, r5
 800b0a8:	461d      	mov	r5, r3
 800b0aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0ae:	2a30      	cmp	r2, #48	; 0x30
 800b0b0:	d0fa      	beq.n	800b0a8 <_dtoa_r+0xb98>
 800b0b2:	e6dd      	b.n	800ae70 <_dtoa_r+0x960>
 800b0b4:	9a00      	ldr	r2, [sp, #0]
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	d189      	bne.n	800afce <_dtoa_r+0xabe>
 800b0ba:	f10b 0b01 	add.w	fp, fp, #1
 800b0be:	2331      	movs	r3, #49	; 0x31
 800b0c0:	e796      	b.n	800aff0 <_dtoa_r+0xae0>
 800b0c2:	4b0a      	ldr	r3, [pc, #40]	; (800b0ec <_dtoa_r+0xbdc>)
 800b0c4:	f7ff ba99 	b.w	800a5fa <_dtoa_r+0xea>
 800b0c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	f47f aa6d 	bne.w	800a5aa <_dtoa_r+0x9a>
 800b0d0:	4b07      	ldr	r3, [pc, #28]	; (800b0f0 <_dtoa_r+0xbe0>)
 800b0d2:	f7ff ba92 	b.w	800a5fa <_dtoa_r+0xea>
 800b0d6:	9b01      	ldr	r3, [sp, #4]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	dcb5      	bgt.n	800b048 <_dtoa_r+0xb38>
 800b0dc:	9b07      	ldr	r3, [sp, #28]
 800b0de:	2b02      	cmp	r3, #2
 800b0e0:	f73f aeb1 	bgt.w	800ae46 <_dtoa_r+0x936>
 800b0e4:	e7b0      	b.n	800b048 <_dtoa_r+0xb38>
 800b0e6:	bf00      	nop
 800b0e8:	080201c4 	.word	0x080201c4
 800b0ec:	080200ff 	.word	0x080200ff
 800b0f0:	0802015f 	.word	0x0802015f

0800b0f4 <_free_r>:
 800b0f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b0f6:	2900      	cmp	r1, #0
 800b0f8:	d044      	beq.n	800b184 <_free_r+0x90>
 800b0fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0fe:	9001      	str	r0, [sp, #4]
 800b100:	2b00      	cmp	r3, #0
 800b102:	f1a1 0404 	sub.w	r4, r1, #4
 800b106:	bfb8      	it	lt
 800b108:	18e4      	addlt	r4, r4, r3
 800b10a:	f000 f8e7 	bl	800b2dc <__malloc_lock>
 800b10e:	4a1e      	ldr	r2, [pc, #120]	; (800b188 <_free_r+0x94>)
 800b110:	9801      	ldr	r0, [sp, #4]
 800b112:	6813      	ldr	r3, [r2, #0]
 800b114:	b933      	cbnz	r3, 800b124 <_free_r+0x30>
 800b116:	6063      	str	r3, [r4, #4]
 800b118:	6014      	str	r4, [r2, #0]
 800b11a:	b003      	add	sp, #12
 800b11c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b120:	f000 b8e2 	b.w	800b2e8 <__malloc_unlock>
 800b124:	42a3      	cmp	r3, r4
 800b126:	d908      	bls.n	800b13a <_free_r+0x46>
 800b128:	6825      	ldr	r5, [r4, #0]
 800b12a:	1961      	adds	r1, r4, r5
 800b12c:	428b      	cmp	r3, r1
 800b12e:	bf01      	itttt	eq
 800b130:	6819      	ldreq	r1, [r3, #0]
 800b132:	685b      	ldreq	r3, [r3, #4]
 800b134:	1949      	addeq	r1, r1, r5
 800b136:	6021      	streq	r1, [r4, #0]
 800b138:	e7ed      	b.n	800b116 <_free_r+0x22>
 800b13a:	461a      	mov	r2, r3
 800b13c:	685b      	ldr	r3, [r3, #4]
 800b13e:	b10b      	cbz	r3, 800b144 <_free_r+0x50>
 800b140:	42a3      	cmp	r3, r4
 800b142:	d9fa      	bls.n	800b13a <_free_r+0x46>
 800b144:	6811      	ldr	r1, [r2, #0]
 800b146:	1855      	adds	r5, r2, r1
 800b148:	42a5      	cmp	r5, r4
 800b14a:	d10b      	bne.n	800b164 <_free_r+0x70>
 800b14c:	6824      	ldr	r4, [r4, #0]
 800b14e:	4421      	add	r1, r4
 800b150:	1854      	adds	r4, r2, r1
 800b152:	42a3      	cmp	r3, r4
 800b154:	6011      	str	r1, [r2, #0]
 800b156:	d1e0      	bne.n	800b11a <_free_r+0x26>
 800b158:	681c      	ldr	r4, [r3, #0]
 800b15a:	685b      	ldr	r3, [r3, #4]
 800b15c:	6053      	str	r3, [r2, #4]
 800b15e:	440c      	add	r4, r1
 800b160:	6014      	str	r4, [r2, #0]
 800b162:	e7da      	b.n	800b11a <_free_r+0x26>
 800b164:	d902      	bls.n	800b16c <_free_r+0x78>
 800b166:	230c      	movs	r3, #12
 800b168:	6003      	str	r3, [r0, #0]
 800b16a:	e7d6      	b.n	800b11a <_free_r+0x26>
 800b16c:	6825      	ldr	r5, [r4, #0]
 800b16e:	1961      	adds	r1, r4, r5
 800b170:	428b      	cmp	r3, r1
 800b172:	bf04      	itt	eq
 800b174:	6819      	ldreq	r1, [r3, #0]
 800b176:	685b      	ldreq	r3, [r3, #4]
 800b178:	6063      	str	r3, [r4, #4]
 800b17a:	bf04      	itt	eq
 800b17c:	1949      	addeq	r1, r1, r5
 800b17e:	6021      	streq	r1, [r4, #0]
 800b180:	6054      	str	r4, [r2, #4]
 800b182:	e7ca      	b.n	800b11a <_free_r+0x26>
 800b184:	b003      	add	sp, #12
 800b186:	bd30      	pop	{r4, r5, pc}
 800b188:	200621d0 	.word	0x200621d0

0800b18c <malloc>:
 800b18c:	4b02      	ldr	r3, [pc, #8]	; (800b198 <malloc+0xc>)
 800b18e:	4601      	mov	r1, r0
 800b190:	6818      	ldr	r0, [r3, #0]
 800b192:	f000 b823 	b.w	800b1dc <_malloc_r>
 800b196:	bf00      	nop
 800b198:	20000068 	.word	0x20000068

0800b19c <sbrk_aligned>:
 800b19c:	b570      	push	{r4, r5, r6, lr}
 800b19e:	4e0e      	ldr	r6, [pc, #56]	; (800b1d8 <sbrk_aligned+0x3c>)
 800b1a0:	460c      	mov	r4, r1
 800b1a2:	6831      	ldr	r1, [r6, #0]
 800b1a4:	4605      	mov	r5, r0
 800b1a6:	b911      	cbnz	r1, 800b1ae <sbrk_aligned+0x12>
 800b1a8:	f000 fe52 	bl	800be50 <_sbrk_r>
 800b1ac:	6030      	str	r0, [r6, #0]
 800b1ae:	4621      	mov	r1, r4
 800b1b0:	4628      	mov	r0, r5
 800b1b2:	f000 fe4d 	bl	800be50 <_sbrk_r>
 800b1b6:	1c43      	adds	r3, r0, #1
 800b1b8:	d00a      	beq.n	800b1d0 <sbrk_aligned+0x34>
 800b1ba:	1cc4      	adds	r4, r0, #3
 800b1bc:	f024 0403 	bic.w	r4, r4, #3
 800b1c0:	42a0      	cmp	r0, r4
 800b1c2:	d007      	beq.n	800b1d4 <sbrk_aligned+0x38>
 800b1c4:	1a21      	subs	r1, r4, r0
 800b1c6:	4628      	mov	r0, r5
 800b1c8:	f000 fe42 	bl	800be50 <_sbrk_r>
 800b1cc:	3001      	adds	r0, #1
 800b1ce:	d101      	bne.n	800b1d4 <sbrk_aligned+0x38>
 800b1d0:	f04f 34ff 	mov.w	r4, #4294967295
 800b1d4:	4620      	mov	r0, r4
 800b1d6:	bd70      	pop	{r4, r5, r6, pc}
 800b1d8:	200621d4 	.word	0x200621d4

0800b1dc <_malloc_r>:
 800b1dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1e0:	1ccd      	adds	r5, r1, #3
 800b1e2:	f025 0503 	bic.w	r5, r5, #3
 800b1e6:	3508      	adds	r5, #8
 800b1e8:	2d0c      	cmp	r5, #12
 800b1ea:	bf38      	it	cc
 800b1ec:	250c      	movcc	r5, #12
 800b1ee:	2d00      	cmp	r5, #0
 800b1f0:	4607      	mov	r7, r0
 800b1f2:	db01      	blt.n	800b1f8 <_malloc_r+0x1c>
 800b1f4:	42a9      	cmp	r1, r5
 800b1f6:	d905      	bls.n	800b204 <_malloc_r+0x28>
 800b1f8:	230c      	movs	r3, #12
 800b1fa:	603b      	str	r3, [r7, #0]
 800b1fc:	2600      	movs	r6, #0
 800b1fe:	4630      	mov	r0, r6
 800b200:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b204:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b2d8 <_malloc_r+0xfc>
 800b208:	f000 f868 	bl	800b2dc <__malloc_lock>
 800b20c:	f8d8 3000 	ldr.w	r3, [r8]
 800b210:	461c      	mov	r4, r3
 800b212:	bb5c      	cbnz	r4, 800b26c <_malloc_r+0x90>
 800b214:	4629      	mov	r1, r5
 800b216:	4638      	mov	r0, r7
 800b218:	f7ff ffc0 	bl	800b19c <sbrk_aligned>
 800b21c:	1c43      	adds	r3, r0, #1
 800b21e:	4604      	mov	r4, r0
 800b220:	d155      	bne.n	800b2ce <_malloc_r+0xf2>
 800b222:	f8d8 4000 	ldr.w	r4, [r8]
 800b226:	4626      	mov	r6, r4
 800b228:	2e00      	cmp	r6, #0
 800b22a:	d145      	bne.n	800b2b8 <_malloc_r+0xdc>
 800b22c:	2c00      	cmp	r4, #0
 800b22e:	d048      	beq.n	800b2c2 <_malloc_r+0xe6>
 800b230:	6823      	ldr	r3, [r4, #0]
 800b232:	4631      	mov	r1, r6
 800b234:	4638      	mov	r0, r7
 800b236:	eb04 0903 	add.w	r9, r4, r3
 800b23a:	f000 fe09 	bl	800be50 <_sbrk_r>
 800b23e:	4581      	cmp	r9, r0
 800b240:	d13f      	bne.n	800b2c2 <_malloc_r+0xe6>
 800b242:	6821      	ldr	r1, [r4, #0]
 800b244:	1a6d      	subs	r5, r5, r1
 800b246:	4629      	mov	r1, r5
 800b248:	4638      	mov	r0, r7
 800b24a:	f7ff ffa7 	bl	800b19c <sbrk_aligned>
 800b24e:	3001      	adds	r0, #1
 800b250:	d037      	beq.n	800b2c2 <_malloc_r+0xe6>
 800b252:	6823      	ldr	r3, [r4, #0]
 800b254:	442b      	add	r3, r5
 800b256:	6023      	str	r3, [r4, #0]
 800b258:	f8d8 3000 	ldr.w	r3, [r8]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d038      	beq.n	800b2d2 <_malloc_r+0xf6>
 800b260:	685a      	ldr	r2, [r3, #4]
 800b262:	42a2      	cmp	r2, r4
 800b264:	d12b      	bne.n	800b2be <_malloc_r+0xe2>
 800b266:	2200      	movs	r2, #0
 800b268:	605a      	str	r2, [r3, #4]
 800b26a:	e00f      	b.n	800b28c <_malloc_r+0xb0>
 800b26c:	6822      	ldr	r2, [r4, #0]
 800b26e:	1b52      	subs	r2, r2, r5
 800b270:	d41f      	bmi.n	800b2b2 <_malloc_r+0xd6>
 800b272:	2a0b      	cmp	r2, #11
 800b274:	d917      	bls.n	800b2a6 <_malloc_r+0xca>
 800b276:	1961      	adds	r1, r4, r5
 800b278:	42a3      	cmp	r3, r4
 800b27a:	6025      	str	r5, [r4, #0]
 800b27c:	bf18      	it	ne
 800b27e:	6059      	strne	r1, [r3, #4]
 800b280:	6863      	ldr	r3, [r4, #4]
 800b282:	bf08      	it	eq
 800b284:	f8c8 1000 	streq.w	r1, [r8]
 800b288:	5162      	str	r2, [r4, r5]
 800b28a:	604b      	str	r3, [r1, #4]
 800b28c:	4638      	mov	r0, r7
 800b28e:	f104 060b 	add.w	r6, r4, #11
 800b292:	f000 f829 	bl	800b2e8 <__malloc_unlock>
 800b296:	f026 0607 	bic.w	r6, r6, #7
 800b29a:	1d23      	adds	r3, r4, #4
 800b29c:	1af2      	subs	r2, r6, r3
 800b29e:	d0ae      	beq.n	800b1fe <_malloc_r+0x22>
 800b2a0:	1b9b      	subs	r3, r3, r6
 800b2a2:	50a3      	str	r3, [r4, r2]
 800b2a4:	e7ab      	b.n	800b1fe <_malloc_r+0x22>
 800b2a6:	42a3      	cmp	r3, r4
 800b2a8:	6862      	ldr	r2, [r4, #4]
 800b2aa:	d1dd      	bne.n	800b268 <_malloc_r+0x8c>
 800b2ac:	f8c8 2000 	str.w	r2, [r8]
 800b2b0:	e7ec      	b.n	800b28c <_malloc_r+0xb0>
 800b2b2:	4623      	mov	r3, r4
 800b2b4:	6864      	ldr	r4, [r4, #4]
 800b2b6:	e7ac      	b.n	800b212 <_malloc_r+0x36>
 800b2b8:	4634      	mov	r4, r6
 800b2ba:	6876      	ldr	r6, [r6, #4]
 800b2bc:	e7b4      	b.n	800b228 <_malloc_r+0x4c>
 800b2be:	4613      	mov	r3, r2
 800b2c0:	e7cc      	b.n	800b25c <_malloc_r+0x80>
 800b2c2:	230c      	movs	r3, #12
 800b2c4:	603b      	str	r3, [r7, #0]
 800b2c6:	4638      	mov	r0, r7
 800b2c8:	f000 f80e 	bl	800b2e8 <__malloc_unlock>
 800b2cc:	e797      	b.n	800b1fe <_malloc_r+0x22>
 800b2ce:	6025      	str	r5, [r4, #0]
 800b2d0:	e7dc      	b.n	800b28c <_malloc_r+0xb0>
 800b2d2:	605b      	str	r3, [r3, #4]
 800b2d4:	deff      	udf	#255	; 0xff
 800b2d6:	bf00      	nop
 800b2d8:	200621d0 	.word	0x200621d0

0800b2dc <__malloc_lock>:
 800b2dc:	4801      	ldr	r0, [pc, #4]	; (800b2e4 <__malloc_lock+0x8>)
 800b2de:	f7ff b86d 	b.w	800a3bc <__retarget_lock_acquire_recursive>
 800b2e2:	bf00      	nop
 800b2e4:	200621cc 	.word	0x200621cc

0800b2e8 <__malloc_unlock>:
 800b2e8:	4801      	ldr	r0, [pc, #4]	; (800b2f0 <__malloc_unlock+0x8>)
 800b2ea:	f7ff b868 	b.w	800a3be <__retarget_lock_release_recursive>
 800b2ee:	bf00      	nop
 800b2f0:	200621cc 	.word	0x200621cc

0800b2f4 <_Balloc>:
 800b2f4:	b570      	push	{r4, r5, r6, lr}
 800b2f6:	69c6      	ldr	r6, [r0, #28]
 800b2f8:	4604      	mov	r4, r0
 800b2fa:	460d      	mov	r5, r1
 800b2fc:	b976      	cbnz	r6, 800b31c <_Balloc+0x28>
 800b2fe:	2010      	movs	r0, #16
 800b300:	f7ff ff44 	bl	800b18c <malloc>
 800b304:	4602      	mov	r2, r0
 800b306:	61e0      	str	r0, [r4, #28]
 800b308:	b920      	cbnz	r0, 800b314 <_Balloc+0x20>
 800b30a:	4b18      	ldr	r3, [pc, #96]	; (800b36c <_Balloc+0x78>)
 800b30c:	4818      	ldr	r0, [pc, #96]	; (800b370 <_Balloc+0x7c>)
 800b30e:	216b      	movs	r1, #107	; 0x6b
 800b310:	f7ff f856 	bl	800a3c0 <__assert_func>
 800b314:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b318:	6006      	str	r6, [r0, #0]
 800b31a:	60c6      	str	r6, [r0, #12]
 800b31c:	69e6      	ldr	r6, [r4, #28]
 800b31e:	68f3      	ldr	r3, [r6, #12]
 800b320:	b183      	cbz	r3, 800b344 <_Balloc+0x50>
 800b322:	69e3      	ldr	r3, [r4, #28]
 800b324:	68db      	ldr	r3, [r3, #12]
 800b326:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b32a:	b9b8      	cbnz	r0, 800b35c <_Balloc+0x68>
 800b32c:	2101      	movs	r1, #1
 800b32e:	fa01 f605 	lsl.w	r6, r1, r5
 800b332:	1d72      	adds	r2, r6, #5
 800b334:	0092      	lsls	r2, r2, #2
 800b336:	4620      	mov	r0, r4
 800b338:	f000 fdaf 	bl	800be9a <_calloc_r>
 800b33c:	b160      	cbz	r0, 800b358 <_Balloc+0x64>
 800b33e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b342:	e00e      	b.n	800b362 <_Balloc+0x6e>
 800b344:	2221      	movs	r2, #33	; 0x21
 800b346:	2104      	movs	r1, #4
 800b348:	4620      	mov	r0, r4
 800b34a:	f000 fda6 	bl	800be9a <_calloc_r>
 800b34e:	69e3      	ldr	r3, [r4, #28]
 800b350:	60f0      	str	r0, [r6, #12]
 800b352:	68db      	ldr	r3, [r3, #12]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d1e4      	bne.n	800b322 <_Balloc+0x2e>
 800b358:	2000      	movs	r0, #0
 800b35a:	bd70      	pop	{r4, r5, r6, pc}
 800b35c:	6802      	ldr	r2, [r0, #0]
 800b35e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b362:	2300      	movs	r3, #0
 800b364:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b368:	e7f7      	b.n	800b35a <_Balloc+0x66>
 800b36a:	bf00      	nop
 800b36c:	08020080 	.word	0x08020080
 800b370:	080201d5 	.word	0x080201d5

0800b374 <_Bfree>:
 800b374:	b570      	push	{r4, r5, r6, lr}
 800b376:	69c6      	ldr	r6, [r0, #28]
 800b378:	4605      	mov	r5, r0
 800b37a:	460c      	mov	r4, r1
 800b37c:	b976      	cbnz	r6, 800b39c <_Bfree+0x28>
 800b37e:	2010      	movs	r0, #16
 800b380:	f7ff ff04 	bl	800b18c <malloc>
 800b384:	4602      	mov	r2, r0
 800b386:	61e8      	str	r0, [r5, #28]
 800b388:	b920      	cbnz	r0, 800b394 <_Bfree+0x20>
 800b38a:	4b09      	ldr	r3, [pc, #36]	; (800b3b0 <_Bfree+0x3c>)
 800b38c:	4809      	ldr	r0, [pc, #36]	; (800b3b4 <_Bfree+0x40>)
 800b38e:	218f      	movs	r1, #143	; 0x8f
 800b390:	f7ff f816 	bl	800a3c0 <__assert_func>
 800b394:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b398:	6006      	str	r6, [r0, #0]
 800b39a:	60c6      	str	r6, [r0, #12]
 800b39c:	b13c      	cbz	r4, 800b3ae <_Bfree+0x3a>
 800b39e:	69eb      	ldr	r3, [r5, #28]
 800b3a0:	6862      	ldr	r2, [r4, #4]
 800b3a2:	68db      	ldr	r3, [r3, #12]
 800b3a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b3a8:	6021      	str	r1, [r4, #0]
 800b3aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b3ae:	bd70      	pop	{r4, r5, r6, pc}
 800b3b0:	08020080 	.word	0x08020080
 800b3b4:	080201d5 	.word	0x080201d5

0800b3b8 <__multadd>:
 800b3b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3bc:	690d      	ldr	r5, [r1, #16]
 800b3be:	4607      	mov	r7, r0
 800b3c0:	460c      	mov	r4, r1
 800b3c2:	461e      	mov	r6, r3
 800b3c4:	f101 0c14 	add.w	ip, r1, #20
 800b3c8:	2000      	movs	r0, #0
 800b3ca:	f8dc 3000 	ldr.w	r3, [ip]
 800b3ce:	b299      	uxth	r1, r3
 800b3d0:	fb02 6101 	mla	r1, r2, r1, r6
 800b3d4:	0c1e      	lsrs	r6, r3, #16
 800b3d6:	0c0b      	lsrs	r3, r1, #16
 800b3d8:	fb02 3306 	mla	r3, r2, r6, r3
 800b3dc:	b289      	uxth	r1, r1
 800b3de:	3001      	adds	r0, #1
 800b3e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b3e4:	4285      	cmp	r5, r0
 800b3e6:	f84c 1b04 	str.w	r1, [ip], #4
 800b3ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b3ee:	dcec      	bgt.n	800b3ca <__multadd+0x12>
 800b3f0:	b30e      	cbz	r6, 800b436 <__multadd+0x7e>
 800b3f2:	68a3      	ldr	r3, [r4, #8]
 800b3f4:	42ab      	cmp	r3, r5
 800b3f6:	dc19      	bgt.n	800b42c <__multadd+0x74>
 800b3f8:	6861      	ldr	r1, [r4, #4]
 800b3fa:	4638      	mov	r0, r7
 800b3fc:	3101      	adds	r1, #1
 800b3fe:	f7ff ff79 	bl	800b2f4 <_Balloc>
 800b402:	4680      	mov	r8, r0
 800b404:	b928      	cbnz	r0, 800b412 <__multadd+0x5a>
 800b406:	4602      	mov	r2, r0
 800b408:	4b0c      	ldr	r3, [pc, #48]	; (800b43c <__multadd+0x84>)
 800b40a:	480d      	ldr	r0, [pc, #52]	; (800b440 <__multadd+0x88>)
 800b40c:	21ba      	movs	r1, #186	; 0xba
 800b40e:	f7fe ffd7 	bl	800a3c0 <__assert_func>
 800b412:	6922      	ldr	r2, [r4, #16]
 800b414:	3202      	adds	r2, #2
 800b416:	f104 010c 	add.w	r1, r4, #12
 800b41a:	0092      	lsls	r2, r2, #2
 800b41c:	300c      	adds	r0, #12
 800b41e:	f000 fd27 	bl	800be70 <memcpy>
 800b422:	4621      	mov	r1, r4
 800b424:	4638      	mov	r0, r7
 800b426:	f7ff ffa5 	bl	800b374 <_Bfree>
 800b42a:	4644      	mov	r4, r8
 800b42c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b430:	3501      	adds	r5, #1
 800b432:	615e      	str	r6, [r3, #20]
 800b434:	6125      	str	r5, [r4, #16]
 800b436:	4620      	mov	r0, r4
 800b438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b43c:	080201c4 	.word	0x080201c4
 800b440:	080201d5 	.word	0x080201d5

0800b444 <__hi0bits>:
 800b444:	0c03      	lsrs	r3, r0, #16
 800b446:	041b      	lsls	r3, r3, #16
 800b448:	b9d3      	cbnz	r3, 800b480 <__hi0bits+0x3c>
 800b44a:	0400      	lsls	r0, r0, #16
 800b44c:	2310      	movs	r3, #16
 800b44e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b452:	bf04      	itt	eq
 800b454:	0200      	lsleq	r0, r0, #8
 800b456:	3308      	addeq	r3, #8
 800b458:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b45c:	bf04      	itt	eq
 800b45e:	0100      	lsleq	r0, r0, #4
 800b460:	3304      	addeq	r3, #4
 800b462:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b466:	bf04      	itt	eq
 800b468:	0080      	lsleq	r0, r0, #2
 800b46a:	3302      	addeq	r3, #2
 800b46c:	2800      	cmp	r0, #0
 800b46e:	db05      	blt.n	800b47c <__hi0bits+0x38>
 800b470:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b474:	f103 0301 	add.w	r3, r3, #1
 800b478:	bf08      	it	eq
 800b47a:	2320      	moveq	r3, #32
 800b47c:	4618      	mov	r0, r3
 800b47e:	4770      	bx	lr
 800b480:	2300      	movs	r3, #0
 800b482:	e7e4      	b.n	800b44e <__hi0bits+0xa>

0800b484 <__lo0bits>:
 800b484:	6803      	ldr	r3, [r0, #0]
 800b486:	f013 0207 	ands.w	r2, r3, #7
 800b48a:	d00c      	beq.n	800b4a6 <__lo0bits+0x22>
 800b48c:	07d9      	lsls	r1, r3, #31
 800b48e:	d422      	bmi.n	800b4d6 <__lo0bits+0x52>
 800b490:	079a      	lsls	r2, r3, #30
 800b492:	bf49      	itett	mi
 800b494:	085b      	lsrmi	r3, r3, #1
 800b496:	089b      	lsrpl	r3, r3, #2
 800b498:	6003      	strmi	r3, [r0, #0]
 800b49a:	2201      	movmi	r2, #1
 800b49c:	bf5c      	itt	pl
 800b49e:	6003      	strpl	r3, [r0, #0]
 800b4a0:	2202      	movpl	r2, #2
 800b4a2:	4610      	mov	r0, r2
 800b4a4:	4770      	bx	lr
 800b4a6:	b299      	uxth	r1, r3
 800b4a8:	b909      	cbnz	r1, 800b4ae <__lo0bits+0x2a>
 800b4aa:	0c1b      	lsrs	r3, r3, #16
 800b4ac:	2210      	movs	r2, #16
 800b4ae:	b2d9      	uxtb	r1, r3
 800b4b0:	b909      	cbnz	r1, 800b4b6 <__lo0bits+0x32>
 800b4b2:	3208      	adds	r2, #8
 800b4b4:	0a1b      	lsrs	r3, r3, #8
 800b4b6:	0719      	lsls	r1, r3, #28
 800b4b8:	bf04      	itt	eq
 800b4ba:	091b      	lsreq	r3, r3, #4
 800b4bc:	3204      	addeq	r2, #4
 800b4be:	0799      	lsls	r1, r3, #30
 800b4c0:	bf04      	itt	eq
 800b4c2:	089b      	lsreq	r3, r3, #2
 800b4c4:	3202      	addeq	r2, #2
 800b4c6:	07d9      	lsls	r1, r3, #31
 800b4c8:	d403      	bmi.n	800b4d2 <__lo0bits+0x4e>
 800b4ca:	085b      	lsrs	r3, r3, #1
 800b4cc:	f102 0201 	add.w	r2, r2, #1
 800b4d0:	d003      	beq.n	800b4da <__lo0bits+0x56>
 800b4d2:	6003      	str	r3, [r0, #0]
 800b4d4:	e7e5      	b.n	800b4a2 <__lo0bits+0x1e>
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	e7e3      	b.n	800b4a2 <__lo0bits+0x1e>
 800b4da:	2220      	movs	r2, #32
 800b4dc:	e7e1      	b.n	800b4a2 <__lo0bits+0x1e>
	...

0800b4e0 <__i2b>:
 800b4e0:	b510      	push	{r4, lr}
 800b4e2:	460c      	mov	r4, r1
 800b4e4:	2101      	movs	r1, #1
 800b4e6:	f7ff ff05 	bl	800b2f4 <_Balloc>
 800b4ea:	4602      	mov	r2, r0
 800b4ec:	b928      	cbnz	r0, 800b4fa <__i2b+0x1a>
 800b4ee:	4b05      	ldr	r3, [pc, #20]	; (800b504 <__i2b+0x24>)
 800b4f0:	4805      	ldr	r0, [pc, #20]	; (800b508 <__i2b+0x28>)
 800b4f2:	f240 1145 	movw	r1, #325	; 0x145
 800b4f6:	f7fe ff63 	bl	800a3c0 <__assert_func>
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	6144      	str	r4, [r0, #20]
 800b4fe:	6103      	str	r3, [r0, #16]
 800b500:	bd10      	pop	{r4, pc}
 800b502:	bf00      	nop
 800b504:	080201c4 	.word	0x080201c4
 800b508:	080201d5 	.word	0x080201d5

0800b50c <__multiply>:
 800b50c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b510:	4691      	mov	r9, r2
 800b512:	690a      	ldr	r2, [r1, #16]
 800b514:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b518:	429a      	cmp	r2, r3
 800b51a:	bfb8      	it	lt
 800b51c:	460b      	movlt	r3, r1
 800b51e:	460c      	mov	r4, r1
 800b520:	bfbc      	itt	lt
 800b522:	464c      	movlt	r4, r9
 800b524:	4699      	movlt	r9, r3
 800b526:	6927      	ldr	r7, [r4, #16]
 800b528:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b52c:	68a3      	ldr	r3, [r4, #8]
 800b52e:	6861      	ldr	r1, [r4, #4]
 800b530:	eb07 060a 	add.w	r6, r7, sl
 800b534:	42b3      	cmp	r3, r6
 800b536:	b085      	sub	sp, #20
 800b538:	bfb8      	it	lt
 800b53a:	3101      	addlt	r1, #1
 800b53c:	f7ff feda 	bl	800b2f4 <_Balloc>
 800b540:	b930      	cbnz	r0, 800b550 <__multiply+0x44>
 800b542:	4602      	mov	r2, r0
 800b544:	4b44      	ldr	r3, [pc, #272]	; (800b658 <__multiply+0x14c>)
 800b546:	4845      	ldr	r0, [pc, #276]	; (800b65c <__multiply+0x150>)
 800b548:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b54c:	f7fe ff38 	bl	800a3c0 <__assert_func>
 800b550:	f100 0514 	add.w	r5, r0, #20
 800b554:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b558:	462b      	mov	r3, r5
 800b55a:	2200      	movs	r2, #0
 800b55c:	4543      	cmp	r3, r8
 800b55e:	d321      	bcc.n	800b5a4 <__multiply+0x98>
 800b560:	f104 0314 	add.w	r3, r4, #20
 800b564:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b568:	f109 0314 	add.w	r3, r9, #20
 800b56c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b570:	9202      	str	r2, [sp, #8]
 800b572:	1b3a      	subs	r2, r7, r4
 800b574:	3a15      	subs	r2, #21
 800b576:	f022 0203 	bic.w	r2, r2, #3
 800b57a:	3204      	adds	r2, #4
 800b57c:	f104 0115 	add.w	r1, r4, #21
 800b580:	428f      	cmp	r7, r1
 800b582:	bf38      	it	cc
 800b584:	2204      	movcc	r2, #4
 800b586:	9201      	str	r2, [sp, #4]
 800b588:	9a02      	ldr	r2, [sp, #8]
 800b58a:	9303      	str	r3, [sp, #12]
 800b58c:	429a      	cmp	r2, r3
 800b58e:	d80c      	bhi.n	800b5aa <__multiply+0x9e>
 800b590:	2e00      	cmp	r6, #0
 800b592:	dd03      	ble.n	800b59c <__multiply+0x90>
 800b594:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d05b      	beq.n	800b654 <__multiply+0x148>
 800b59c:	6106      	str	r6, [r0, #16]
 800b59e:	b005      	add	sp, #20
 800b5a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5a4:	f843 2b04 	str.w	r2, [r3], #4
 800b5a8:	e7d8      	b.n	800b55c <__multiply+0x50>
 800b5aa:	f8b3 a000 	ldrh.w	sl, [r3]
 800b5ae:	f1ba 0f00 	cmp.w	sl, #0
 800b5b2:	d024      	beq.n	800b5fe <__multiply+0xf2>
 800b5b4:	f104 0e14 	add.w	lr, r4, #20
 800b5b8:	46a9      	mov	r9, r5
 800b5ba:	f04f 0c00 	mov.w	ip, #0
 800b5be:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b5c2:	f8d9 1000 	ldr.w	r1, [r9]
 800b5c6:	fa1f fb82 	uxth.w	fp, r2
 800b5ca:	b289      	uxth	r1, r1
 800b5cc:	fb0a 110b 	mla	r1, sl, fp, r1
 800b5d0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b5d4:	f8d9 2000 	ldr.w	r2, [r9]
 800b5d8:	4461      	add	r1, ip
 800b5da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b5de:	fb0a c20b 	mla	r2, sl, fp, ip
 800b5e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b5e6:	b289      	uxth	r1, r1
 800b5e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b5ec:	4577      	cmp	r7, lr
 800b5ee:	f849 1b04 	str.w	r1, [r9], #4
 800b5f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b5f6:	d8e2      	bhi.n	800b5be <__multiply+0xb2>
 800b5f8:	9a01      	ldr	r2, [sp, #4]
 800b5fa:	f845 c002 	str.w	ip, [r5, r2]
 800b5fe:	9a03      	ldr	r2, [sp, #12]
 800b600:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b604:	3304      	adds	r3, #4
 800b606:	f1b9 0f00 	cmp.w	r9, #0
 800b60a:	d021      	beq.n	800b650 <__multiply+0x144>
 800b60c:	6829      	ldr	r1, [r5, #0]
 800b60e:	f104 0c14 	add.w	ip, r4, #20
 800b612:	46ae      	mov	lr, r5
 800b614:	f04f 0a00 	mov.w	sl, #0
 800b618:	f8bc b000 	ldrh.w	fp, [ip]
 800b61c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b620:	fb09 220b 	mla	r2, r9, fp, r2
 800b624:	4452      	add	r2, sl
 800b626:	b289      	uxth	r1, r1
 800b628:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b62c:	f84e 1b04 	str.w	r1, [lr], #4
 800b630:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b634:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b638:	f8be 1000 	ldrh.w	r1, [lr]
 800b63c:	fb09 110a 	mla	r1, r9, sl, r1
 800b640:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b644:	4567      	cmp	r7, ip
 800b646:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b64a:	d8e5      	bhi.n	800b618 <__multiply+0x10c>
 800b64c:	9a01      	ldr	r2, [sp, #4]
 800b64e:	50a9      	str	r1, [r5, r2]
 800b650:	3504      	adds	r5, #4
 800b652:	e799      	b.n	800b588 <__multiply+0x7c>
 800b654:	3e01      	subs	r6, #1
 800b656:	e79b      	b.n	800b590 <__multiply+0x84>
 800b658:	080201c4 	.word	0x080201c4
 800b65c:	080201d5 	.word	0x080201d5

0800b660 <__pow5mult>:
 800b660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b664:	4615      	mov	r5, r2
 800b666:	f012 0203 	ands.w	r2, r2, #3
 800b66a:	4606      	mov	r6, r0
 800b66c:	460f      	mov	r7, r1
 800b66e:	d007      	beq.n	800b680 <__pow5mult+0x20>
 800b670:	4c25      	ldr	r4, [pc, #148]	; (800b708 <__pow5mult+0xa8>)
 800b672:	3a01      	subs	r2, #1
 800b674:	2300      	movs	r3, #0
 800b676:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b67a:	f7ff fe9d 	bl	800b3b8 <__multadd>
 800b67e:	4607      	mov	r7, r0
 800b680:	10ad      	asrs	r5, r5, #2
 800b682:	d03d      	beq.n	800b700 <__pow5mult+0xa0>
 800b684:	69f4      	ldr	r4, [r6, #28]
 800b686:	b97c      	cbnz	r4, 800b6a8 <__pow5mult+0x48>
 800b688:	2010      	movs	r0, #16
 800b68a:	f7ff fd7f 	bl	800b18c <malloc>
 800b68e:	4602      	mov	r2, r0
 800b690:	61f0      	str	r0, [r6, #28]
 800b692:	b928      	cbnz	r0, 800b6a0 <__pow5mult+0x40>
 800b694:	4b1d      	ldr	r3, [pc, #116]	; (800b70c <__pow5mult+0xac>)
 800b696:	481e      	ldr	r0, [pc, #120]	; (800b710 <__pow5mult+0xb0>)
 800b698:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b69c:	f7fe fe90 	bl	800a3c0 <__assert_func>
 800b6a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b6a4:	6004      	str	r4, [r0, #0]
 800b6a6:	60c4      	str	r4, [r0, #12]
 800b6a8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b6ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b6b0:	b94c      	cbnz	r4, 800b6c6 <__pow5mult+0x66>
 800b6b2:	f240 2171 	movw	r1, #625	; 0x271
 800b6b6:	4630      	mov	r0, r6
 800b6b8:	f7ff ff12 	bl	800b4e0 <__i2b>
 800b6bc:	2300      	movs	r3, #0
 800b6be:	f8c8 0008 	str.w	r0, [r8, #8]
 800b6c2:	4604      	mov	r4, r0
 800b6c4:	6003      	str	r3, [r0, #0]
 800b6c6:	f04f 0900 	mov.w	r9, #0
 800b6ca:	07eb      	lsls	r3, r5, #31
 800b6cc:	d50a      	bpl.n	800b6e4 <__pow5mult+0x84>
 800b6ce:	4639      	mov	r1, r7
 800b6d0:	4622      	mov	r2, r4
 800b6d2:	4630      	mov	r0, r6
 800b6d4:	f7ff ff1a 	bl	800b50c <__multiply>
 800b6d8:	4639      	mov	r1, r7
 800b6da:	4680      	mov	r8, r0
 800b6dc:	4630      	mov	r0, r6
 800b6de:	f7ff fe49 	bl	800b374 <_Bfree>
 800b6e2:	4647      	mov	r7, r8
 800b6e4:	106d      	asrs	r5, r5, #1
 800b6e6:	d00b      	beq.n	800b700 <__pow5mult+0xa0>
 800b6e8:	6820      	ldr	r0, [r4, #0]
 800b6ea:	b938      	cbnz	r0, 800b6fc <__pow5mult+0x9c>
 800b6ec:	4622      	mov	r2, r4
 800b6ee:	4621      	mov	r1, r4
 800b6f0:	4630      	mov	r0, r6
 800b6f2:	f7ff ff0b 	bl	800b50c <__multiply>
 800b6f6:	6020      	str	r0, [r4, #0]
 800b6f8:	f8c0 9000 	str.w	r9, [r0]
 800b6fc:	4604      	mov	r4, r0
 800b6fe:	e7e4      	b.n	800b6ca <__pow5mult+0x6a>
 800b700:	4638      	mov	r0, r7
 800b702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b706:	bf00      	nop
 800b708:	08020320 	.word	0x08020320
 800b70c:	08020080 	.word	0x08020080
 800b710:	080201d5 	.word	0x080201d5

0800b714 <__lshift>:
 800b714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b718:	460c      	mov	r4, r1
 800b71a:	6849      	ldr	r1, [r1, #4]
 800b71c:	6923      	ldr	r3, [r4, #16]
 800b71e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b722:	68a3      	ldr	r3, [r4, #8]
 800b724:	4607      	mov	r7, r0
 800b726:	4691      	mov	r9, r2
 800b728:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b72c:	f108 0601 	add.w	r6, r8, #1
 800b730:	42b3      	cmp	r3, r6
 800b732:	db0b      	blt.n	800b74c <__lshift+0x38>
 800b734:	4638      	mov	r0, r7
 800b736:	f7ff fddd 	bl	800b2f4 <_Balloc>
 800b73a:	4605      	mov	r5, r0
 800b73c:	b948      	cbnz	r0, 800b752 <__lshift+0x3e>
 800b73e:	4602      	mov	r2, r0
 800b740:	4b28      	ldr	r3, [pc, #160]	; (800b7e4 <__lshift+0xd0>)
 800b742:	4829      	ldr	r0, [pc, #164]	; (800b7e8 <__lshift+0xd4>)
 800b744:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b748:	f7fe fe3a 	bl	800a3c0 <__assert_func>
 800b74c:	3101      	adds	r1, #1
 800b74e:	005b      	lsls	r3, r3, #1
 800b750:	e7ee      	b.n	800b730 <__lshift+0x1c>
 800b752:	2300      	movs	r3, #0
 800b754:	f100 0114 	add.w	r1, r0, #20
 800b758:	f100 0210 	add.w	r2, r0, #16
 800b75c:	4618      	mov	r0, r3
 800b75e:	4553      	cmp	r3, sl
 800b760:	db33      	blt.n	800b7ca <__lshift+0xb6>
 800b762:	6920      	ldr	r0, [r4, #16]
 800b764:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b768:	f104 0314 	add.w	r3, r4, #20
 800b76c:	f019 091f 	ands.w	r9, r9, #31
 800b770:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b774:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b778:	d02b      	beq.n	800b7d2 <__lshift+0xbe>
 800b77a:	f1c9 0e20 	rsb	lr, r9, #32
 800b77e:	468a      	mov	sl, r1
 800b780:	2200      	movs	r2, #0
 800b782:	6818      	ldr	r0, [r3, #0]
 800b784:	fa00 f009 	lsl.w	r0, r0, r9
 800b788:	4310      	orrs	r0, r2
 800b78a:	f84a 0b04 	str.w	r0, [sl], #4
 800b78e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b792:	459c      	cmp	ip, r3
 800b794:	fa22 f20e 	lsr.w	r2, r2, lr
 800b798:	d8f3      	bhi.n	800b782 <__lshift+0x6e>
 800b79a:	ebac 0304 	sub.w	r3, ip, r4
 800b79e:	3b15      	subs	r3, #21
 800b7a0:	f023 0303 	bic.w	r3, r3, #3
 800b7a4:	3304      	adds	r3, #4
 800b7a6:	f104 0015 	add.w	r0, r4, #21
 800b7aa:	4584      	cmp	ip, r0
 800b7ac:	bf38      	it	cc
 800b7ae:	2304      	movcc	r3, #4
 800b7b0:	50ca      	str	r2, [r1, r3]
 800b7b2:	b10a      	cbz	r2, 800b7b8 <__lshift+0xa4>
 800b7b4:	f108 0602 	add.w	r6, r8, #2
 800b7b8:	3e01      	subs	r6, #1
 800b7ba:	4638      	mov	r0, r7
 800b7bc:	612e      	str	r6, [r5, #16]
 800b7be:	4621      	mov	r1, r4
 800b7c0:	f7ff fdd8 	bl	800b374 <_Bfree>
 800b7c4:	4628      	mov	r0, r5
 800b7c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800b7ce:	3301      	adds	r3, #1
 800b7d0:	e7c5      	b.n	800b75e <__lshift+0x4a>
 800b7d2:	3904      	subs	r1, #4
 800b7d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800b7dc:	459c      	cmp	ip, r3
 800b7de:	d8f9      	bhi.n	800b7d4 <__lshift+0xc0>
 800b7e0:	e7ea      	b.n	800b7b8 <__lshift+0xa4>
 800b7e2:	bf00      	nop
 800b7e4:	080201c4 	.word	0x080201c4
 800b7e8:	080201d5 	.word	0x080201d5

0800b7ec <__mcmp>:
 800b7ec:	b530      	push	{r4, r5, lr}
 800b7ee:	6902      	ldr	r2, [r0, #16]
 800b7f0:	690c      	ldr	r4, [r1, #16]
 800b7f2:	1b12      	subs	r2, r2, r4
 800b7f4:	d10e      	bne.n	800b814 <__mcmp+0x28>
 800b7f6:	f100 0314 	add.w	r3, r0, #20
 800b7fa:	3114      	adds	r1, #20
 800b7fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b800:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b804:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b808:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b80c:	42a5      	cmp	r5, r4
 800b80e:	d003      	beq.n	800b818 <__mcmp+0x2c>
 800b810:	d305      	bcc.n	800b81e <__mcmp+0x32>
 800b812:	2201      	movs	r2, #1
 800b814:	4610      	mov	r0, r2
 800b816:	bd30      	pop	{r4, r5, pc}
 800b818:	4283      	cmp	r3, r0
 800b81a:	d3f3      	bcc.n	800b804 <__mcmp+0x18>
 800b81c:	e7fa      	b.n	800b814 <__mcmp+0x28>
 800b81e:	f04f 32ff 	mov.w	r2, #4294967295
 800b822:	e7f7      	b.n	800b814 <__mcmp+0x28>

0800b824 <__mdiff>:
 800b824:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b828:	460c      	mov	r4, r1
 800b82a:	4606      	mov	r6, r0
 800b82c:	4611      	mov	r1, r2
 800b82e:	4620      	mov	r0, r4
 800b830:	4690      	mov	r8, r2
 800b832:	f7ff ffdb 	bl	800b7ec <__mcmp>
 800b836:	1e05      	subs	r5, r0, #0
 800b838:	d110      	bne.n	800b85c <__mdiff+0x38>
 800b83a:	4629      	mov	r1, r5
 800b83c:	4630      	mov	r0, r6
 800b83e:	f7ff fd59 	bl	800b2f4 <_Balloc>
 800b842:	b930      	cbnz	r0, 800b852 <__mdiff+0x2e>
 800b844:	4b3a      	ldr	r3, [pc, #232]	; (800b930 <__mdiff+0x10c>)
 800b846:	4602      	mov	r2, r0
 800b848:	f240 2137 	movw	r1, #567	; 0x237
 800b84c:	4839      	ldr	r0, [pc, #228]	; (800b934 <__mdiff+0x110>)
 800b84e:	f7fe fdb7 	bl	800a3c0 <__assert_func>
 800b852:	2301      	movs	r3, #1
 800b854:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b858:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b85c:	bfa4      	itt	ge
 800b85e:	4643      	movge	r3, r8
 800b860:	46a0      	movge	r8, r4
 800b862:	4630      	mov	r0, r6
 800b864:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b868:	bfa6      	itte	ge
 800b86a:	461c      	movge	r4, r3
 800b86c:	2500      	movge	r5, #0
 800b86e:	2501      	movlt	r5, #1
 800b870:	f7ff fd40 	bl	800b2f4 <_Balloc>
 800b874:	b920      	cbnz	r0, 800b880 <__mdiff+0x5c>
 800b876:	4b2e      	ldr	r3, [pc, #184]	; (800b930 <__mdiff+0x10c>)
 800b878:	4602      	mov	r2, r0
 800b87a:	f240 2145 	movw	r1, #581	; 0x245
 800b87e:	e7e5      	b.n	800b84c <__mdiff+0x28>
 800b880:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b884:	6926      	ldr	r6, [r4, #16]
 800b886:	60c5      	str	r5, [r0, #12]
 800b888:	f104 0914 	add.w	r9, r4, #20
 800b88c:	f108 0514 	add.w	r5, r8, #20
 800b890:	f100 0e14 	add.w	lr, r0, #20
 800b894:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b898:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b89c:	f108 0210 	add.w	r2, r8, #16
 800b8a0:	46f2      	mov	sl, lr
 800b8a2:	2100      	movs	r1, #0
 800b8a4:	f859 3b04 	ldr.w	r3, [r9], #4
 800b8a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b8ac:	fa11 f88b 	uxtah	r8, r1, fp
 800b8b0:	b299      	uxth	r1, r3
 800b8b2:	0c1b      	lsrs	r3, r3, #16
 800b8b4:	eba8 0801 	sub.w	r8, r8, r1
 800b8b8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b8bc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b8c0:	fa1f f888 	uxth.w	r8, r8
 800b8c4:	1419      	asrs	r1, r3, #16
 800b8c6:	454e      	cmp	r6, r9
 800b8c8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b8cc:	f84a 3b04 	str.w	r3, [sl], #4
 800b8d0:	d8e8      	bhi.n	800b8a4 <__mdiff+0x80>
 800b8d2:	1b33      	subs	r3, r6, r4
 800b8d4:	3b15      	subs	r3, #21
 800b8d6:	f023 0303 	bic.w	r3, r3, #3
 800b8da:	3304      	adds	r3, #4
 800b8dc:	3415      	adds	r4, #21
 800b8de:	42a6      	cmp	r6, r4
 800b8e0:	bf38      	it	cc
 800b8e2:	2304      	movcc	r3, #4
 800b8e4:	441d      	add	r5, r3
 800b8e6:	4473      	add	r3, lr
 800b8e8:	469e      	mov	lr, r3
 800b8ea:	462e      	mov	r6, r5
 800b8ec:	4566      	cmp	r6, ip
 800b8ee:	d30e      	bcc.n	800b90e <__mdiff+0xea>
 800b8f0:	f10c 0203 	add.w	r2, ip, #3
 800b8f4:	1b52      	subs	r2, r2, r5
 800b8f6:	f022 0203 	bic.w	r2, r2, #3
 800b8fa:	3d03      	subs	r5, #3
 800b8fc:	45ac      	cmp	ip, r5
 800b8fe:	bf38      	it	cc
 800b900:	2200      	movcc	r2, #0
 800b902:	4413      	add	r3, r2
 800b904:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b908:	b17a      	cbz	r2, 800b92a <__mdiff+0x106>
 800b90a:	6107      	str	r7, [r0, #16]
 800b90c:	e7a4      	b.n	800b858 <__mdiff+0x34>
 800b90e:	f856 8b04 	ldr.w	r8, [r6], #4
 800b912:	fa11 f288 	uxtah	r2, r1, r8
 800b916:	1414      	asrs	r4, r2, #16
 800b918:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b91c:	b292      	uxth	r2, r2
 800b91e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b922:	f84e 2b04 	str.w	r2, [lr], #4
 800b926:	1421      	asrs	r1, r4, #16
 800b928:	e7e0      	b.n	800b8ec <__mdiff+0xc8>
 800b92a:	3f01      	subs	r7, #1
 800b92c:	e7ea      	b.n	800b904 <__mdiff+0xe0>
 800b92e:	bf00      	nop
 800b930:	080201c4 	.word	0x080201c4
 800b934:	080201d5 	.word	0x080201d5

0800b938 <__d2b>:
 800b938:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b93c:	460f      	mov	r7, r1
 800b93e:	2101      	movs	r1, #1
 800b940:	ec59 8b10 	vmov	r8, r9, d0
 800b944:	4616      	mov	r6, r2
 800b946:	f7ff fcd5 	bl	800b2f4 <_Balloc>
 800b94a:	4604      	mov	r4, r0
 800b94c:	b930      	cbnz	r0, 800b95c <__d2b+0x24>
 800b94e:	4602      	mov	r2, r0
 800b950:	4b24      	ldr	r3, [pc, #144]	; (800b9e4 <__d2b+0xac>)
 800b952:	4825      	ldr	r0, [pc, #148]	; (800b9e8 <__d2b+0xb0>)
 800b954:	f240 310f 	movw	r1, #783	; 0x30f
 800b958:	f7fe fd32 	bl	800a3c0 <__assert_func>
 800b95c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b960:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b964:	bb2d      	cbnz	r5, 800b9b2 <__d2b+0x7a>
 800b966:	9301      	str	r3, [sp, #4]
 800b968:	f1b8 0300 	subs.w	r3, r8, #0
 800b96c:	d026      	beq.n	800b9bc <__d2b+0x84>
 800b96e:	4668      	mov	r0, sp
 800b970:	9300      	str	r3, [sp, #0]
 800b972:	f7ff fd87 	bl	800b484 <__lo0bits>
 800b976:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b97a:	b1e8      	cbz	r0, 800b9b8 <__d2b+0x80>
 800b97c:	f1c0 0320 	rsb	r3, r0, #32
 800b980:	fa02 f303 	lsl.w	r3, r2, r3
 800b984:	430b      	orrs	r3, r1
 800b986:	40c2      	lsrs	r2, r0
 800b988:	6163      	str	r3, [r4, #20]
 800b98a:	9201      	str	r2, [sp, #4]
 800b98c:	9b01      	ldr	r3, [sp, #4]
 800b98e:	61a3      	str	r3, [r4, #24]
 800b990:	2b00      	cmp	r3, #0
 800b992:	bf14      	ite	ne
 800b994:	2202      	movne	r2, #2
 800b996:	2201      	moveq	r2, #1
 800b998:	6122      	str	r2, [r4, #16]
 800b99a:	b1bd      	cbz	r5, 800b9cc <__d2b+0x94>
 800b99c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b9a0:	4405      	add	r5, r0
 800b9a2:	603d      	str	r5, [r7, #0]
 800b9a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b9a8:	6030      	str	r0, [r6, #0]
 800b9aa:	4620      	mov	r0, r4
 800b9ac:	b003      	add	sp, #12
 800b9ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b9b6:	e7d6      	b.n	800b966 <__d2b+0x2e>
 800b9b8:	6161      	str	r1, [r4, #20]
 800b9ba:	e7e7      	b.n	800b98c <__d2b+0x54>
 800b9bc:	a801      	add	r0, sp, #4
 800b9be:	f7ff fd61 	bl	800b484 <__lo0bits>
 800b9c2:	9b01      	ldr	r3, [sp, #4]
 800b9c4:	6163      	str	r3, [r4, #20]
 800b9c6:	3020      	adds	r0, #32
 800b9c8:	2201      	movs	r2, #1
 800b9ca:	e7e5      	b.n	800b998 <__d2b+0x60>
 800b9cc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b9d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b9d4:	6038      	str	r0, [r7, #0]
 800b9d6:	6918      	ldr	r0, [r3, #16]
 800b9d8:	f7ff fd34 	bl	800b444 <__hi0bits>
 800b9dc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b9e0:	e7e2      	b.n	800b9a8 <__d2b+0x70>
 800b9e2:	bf00      	nop
 800b9e4:	080201c4 	.word	0x080201c4
 800b9e8:	080201d5 	.word	0x080201d5

0800b9ec <__ssputs_r>:
 800b9ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9f0:	688e      	ldr	r6, [r1, #8]
 800b9f2:	461f      	mov	r7, r3
 800b9f4:	42be      	cmp	r6, r7
 800b9f6:	680b      	ldr	r3, [r1, #0]
 800b9f8:	4682      	mov	sl, r0
 800b9fa:	460c      	mov	r4, r1
 800b9fc:	4690      	mov	r8, r2
 800b9fe:	d82c      	bhi.n	800ba5a <__ssputs_r+0x6e>
 800ba00:	898a      	ldrh	r2, [r1, #12]
 800ba02:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ba06:	d026      	beq.n	800ba56 <__ssputs_r+0x6a>
 800ba08:	6965      	ldr	r5, [r4, #20]
 800ba0a:	6909      	ldr	r1, [r1, #16]
 800ba0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba10:	eba3 0901 	sub.w	r9, r3, r1
 800ba14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba18:	1c7b      	adds	r3, r7, #1
 800ba1a:	444b      	add	r3, r9
 800ba1c:	106d      	asrs	r5, r5, #1
 800ba1e:	429d      	cmp	r5, r3
 800ba20:	bf38      	it	cc
 800ba22:	461d      	movcc	r5, r3
 800ba24:	0553      	lsls	r3, r2, #21
 800ba26:	d527      	bpl.n	800ba78 <__ssputs_r+0x8c>
 800ba28:	4629      	mov	r1, r5
 800ba2a:	f7ff fbd7 	bl	800b1dc <_malloc_r>
 800ba2e:	4606      	mov	r6, r0
 800ba30:	b360      	cbz	r0, 800ba8c <__ssputs_r+0xa0>
 800ba32:	6921      	ldr	r1, [r4, #16]
 800ba34:	464a      	mov	r2, r9
 800ba36:	f000 fa1b 	bl	800be70 <memcpy>
 800ba3a:	89a3      	ldrh	r3, [r4, #12]
 800ba3c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba44:	81a3      	strh	r3, [r4, #12]
 800ba46:	6126      	str	r6, [r4, #16]
 800ba48:	6165      	str	r5, [r4, #20]
 800ba4a:	444e      	add	r6, r9
 800ba4c:	eba5 0509 	sub.w	r5, r5, r9
 800ba50:	6026      	str	r6, [r4, #0]
 800ba52:	60a5      	str	r5, [r4, #8]
 800ba54:	463e      	mov	r6, r7
 800ba56:	42be      	cmp	r6, r7
 800ba58:	d900      	bls.n	800ba5c <__ssputs_r+0x70>
 800ba5a:	463e      	mov	r6, r7
 800ba5c:	6820      	ldr	r0, [r4, #0]
 800ba5e:	4632      	mov	r2, r6
 800ba60:	4641      	mov	r1, r8
 800ba62:	f000 f9db 	bl	800be1c <memmove>
 800ba66:	68a3      	ldr	r3, [r4, #8]
 800ba68:	1b9b      	subs	r3, r3, r6
 800ba6a:	60a3      	str	r3, [r4, #8]
 800ba6c:	6823      	ldr	r3, [r4, #0]
 800ba6e:	4433      	add	r3, r6
 800ba70:	6023      	str	r3, [r4, #0]
 800ba72:	2000      	movs	r0, #0
 800ba74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba78:	462a      	mov	r2, r5
 800ba7a:	f000 fa36 	bl	800beea <_realloc_r>
 800ba7e:	4606      	mov	r6, r0
 800ba80:	2800      	cmp	r0, #0
 800ba82:	d1e0      	bne.n	800ba46 <__ssputs_r+0x5a>
 800ba84:	6921      	ldr	r1, [r4, #16]
 800ba86:	4650      	mov	r0, sl
 800ba88:	f7ff fb34 	bl	800b0f4 <_free_r>
 800ba8c:	230c      	movs	r3, #12
 800ba8e:	f8ca 3000 	str.w	r3, [sl]
 800ba92:	89a3      	ldrh	r3, [r4, #12]
 800ba94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba98:	81a3      	strh	r3, [r4, #12]
 800ba9a:	f04f 30ff 	mov.w	r0, #4294967295
 800ba9e:	e7e9      	b.n	800ba74 <__ssputs_r+0x88>

0800baa0 <_svfiprintf_r>:
 800baa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baa4:	4698      	mov	r8, r3
 800baa6:	898b      	ldrh	r3, [r1, #12]
 800baa8:	061b      	lsls	r3, r3, #24
 800baaa:	b09d      	sub	sp, #116	; 0x74
 800baac:	4607      	mov	r7, r0
 800baae:	460d      	mov	r5, r1
 800bab0:	4614      	mov	r4, r2
 800bab2:	d50e      	bpl.n	800bad2 <_svfiprintf_r+0x32>
 800bab4:	690b      	ldr	r3, [r1, #16]
 800bab6:	b963      	cbnz	r3, 800bad2 <_svfiprintf_r+0x32>
 800bab8:	2140      	movs	r1, #64	; 0x40
 800baba:	f7ff fb8f 	bl	800b1dc <_malloc_r>
 800babe:	6028      	str	r0, [r5, #0]
 800bac0:	6128      	str	r0, [r5, #16]
 800bac2:	b920      	cbnz	r0, 800bace <_svfiprintf_r+0x2e>
 800bac4:	230c      	movs	r3, #12
 800bac6:	603b      	str	r3, [r7, #0]
 800bac8:	f04f 30ff 	mov.w	r0, #4294967295
 800bacc:	e0d0      	b.n	800bc70 <_svfiprintf_r+0x1d0>
 800bace:	2340      	movs	r3, #64	; 0x40
 800bad0:	616b      	str	r3, [r5, #20]
 800bad2:	2300      	movs	r3, #0
 800bad4:	9309      	str	r3, [sp, #36]	; 0x24
 800bad6:	2320      	movs	r3, #32
 800bad8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800badc:	f8cd 800c 	str.w	r8, [sp, #12]
 800bae0:	2330      	movs	r3, #48	; 0x30
 800bae2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bc88 <_svfiprintf_r+0x1e8>
 800bae6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800baea:	f04f 0901 	mov.w	r9, #1
 800baee:	4623      	mov	r3, r4
 800baf0:	469a      	mov	sl, r3
 800baf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800baf6:	b10a      	cbz	r2, 800bafc <_svfiprintf_r+0x5c>
 800baf8:	2a25      	cmp	r2, #37	; 0x25
 800bafa:	d1f9      	bne.n	800baf0 <_svfiprintf_r+0x50>
 800bafc:	ebba 0b04 	subs.w	fp, sl, r4
 800bb00:	d00b      	beq.n	800bb1a <_svfiprintf_r+0x7a>
 800bb02:	465b      	mov	r3, fp
 800bb04:	4622      	mov	r2, r4
 800bb06:	4629      	mov	r1, r5
 800bb08:	4638      	mov	r0, r7
 800bb0a:	f7ff ff6f 	bl	800b9ec <__ssputs_r>
 800bb0e:	3001      	adds	r0, #1
 800bb10:	f000 80a9 	beq.w	800bc66 <_svfiprintf_r+0x1c6>
 800bb14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb16:	445a      	add	r2, fp
 800bb18:	9209      	str	r2, [sp, #36]	; 0x24
 800bb1a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	f000 80a1 	beq.w	800bc66 <_svfiprintf_r+0x1c6>
 800bb24:	2300      	movs	r3, #0
 800bb26:	f04f 32ff 	mov.w	r2, #4294967295
 800bb2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb2e:	f10a 0a01 	add.w	sl, sl, #1
 800bb32:	9304      	str	r3, [sp, #16]
 800bb34:	9307      	str	r3, [sp, #28]
 800bb36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb3a:	931a      	str	r3, [sp, #104]	; 0x68
 800bb3c:	4654      	mov	r4, sl
 800bb3e:	2205      	movs	r2, #5
 800bb40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb44:	4850      	ldr	r0, [pc, #320]	; (800bc88 <_svfiprintf_r+0x1e8>)
 800bb46:	f7f4 fb6b 	bl	8000220 <memchr>
 800bb4a:	9a04      	ldr	r2, [sp, #16]
 800bb4c:	b9d8      	cbnz	r0, 800bb86 <_svfiprintf_r+0xe6>
 800bb4e:	06d0      	lsls	r0, r2, #27
 800bb50:	bf44      	itt	mi
 800bb52:	2320      	movmi	r3, #32
 800bb54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb58:	0711      	lsls	r1, r2, #28
 800bb5a:	bf44      	itt	mi
 800bb5c:	232b      	movmi	r3, #43	; 0x2b
 800bb5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb62:	f89a 3000 	ldrb.w	r3, [sl]
 800bb66:	2b2a      	cmp	r3, #42	; 0x2a
 800bb68:	d015      	beq.n	800bb96 <_svfiprintf_r+0xf6>
 800bb6a:	9a07      	ldr	r2, [sp, #28]
 800bb6c:	4654      	mov	r4, sl
 800bb6e:	2000      	movs	r0, #0
 800bb70:	f04f 0c0a 	mov.w	ip, #10
 800bb74:	4621      	mov	r1, r4
 800bb76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb7a:	3b30      	subs	r3, #48	; 0x30
 800bb7c:	2b09      	cmp	r3, #9
 800bb7e:	d94d      	bls.n	800bc1c <_svfiprintf_r+0x17c>
 800bb80:	b1b0      	cbz	r0, 800bbb0 <_svfiprintf_r+0x110>
 800bb82:	9207      	str	r2, [sp, #28]
 800bb84:	e014      	b.n	800bbb0 <_svfiprintf_r+0x110>
 800bb86:	eba0 0308 	sub.w	r3, r0, r8
 800bb8a:	fa09 f303 	lsl.w	r3, r9, r3
 800bb8e:	4313      	orrs	r3, r2
 800bb90:	9304      	str	r3, [sp, #16]
 800bb92:	46a2      	mov	sl, r4
 800bb94:	e7d2      	b.n	800bb3c <_svfiprintf_r+0x9c>
 800bb96:	9b03      	ldr	r3, [sp, #12]
 800bb98:	1d19      	adds	r1, r3, #4
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	9103      	str	r1, [sp, #12]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	bfbb      	ittet	lt
 800bba2:	425b      	neglt	r3, r3
 800bba4:	f042 0202 	orrlt.w	r2, r2, #2
 800bba8:	9307      	strge	r3, [sp, #28]
 800bbaa:	9307      	strlt	r3, [sp, #28]
 800bbac:	bfb8      	it	lt
 800bbae:	9204      	strlt	r2, [sp, #16]
 800bbb0:	7823      	ldrb	r3, [r4, #0]
 800bbb2:	2b2e      	cmp	r3, #46	; 0x2e
 800bbb4:	d10c      	bne.n	800bbd0 <_svfiprintf_r+0x130>
 800bbb6:	7863      	ldrb	r3, [r4, #1]
 800bbb8:	2b2a      	cmp	r3, #42	; 0x2a
 800bbba:	d134      	bne.n	800bc26 <_svfiprintf_r+0x186>
 800bbbc:	9b03      	ldr	r3, [sp, #12]
 800bbbe:	1d1a      	adds	r2, r3, #4
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	9203      	str	r2, [sp, #12]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	bfb8      	it	lt
 800bbc8:	f04f 33ff 	movlt.w	r3, #4294967295
 800bbcc:	3402      	adds	r4, #2
 800bbce:	9305      	str	r3, [sp, #20]
 800bbd0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bc98 <_svfiprintf_r+0x1f8>
 800bbd4:	7821      	ldrb	r1, [r4, #0]
 800bbd6:	2203      	movs	r2, #3
 800bbd8:	4650      	mov	r0, sl
 800bbda:	f7f4 fb21 	bl	8000220 <memchr>
 800bbde:	b138      	cbz	r0, 800bbf0 <_svfiprintf_r+0x150>
 800bbe0:	9b04      	ldr	r3, [sp, #16]
 800bbe2:	eba0 000a 	sub.w	r0, r0, sl
 800bbe6:	2240      	movs	r2, #64	; 0x40
 800bbe8:	4082      	lsls	r2, r0
 800bbea:	4313      	orrs	r3, r2
 800bbec:	3401      	adds	r4, #1
 800bbee:	9304      	str	r3, [sp, #16]
 800bbf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbf4:	4825      	ldr	r0, [pc, #148]	; (800bc8c <_svfiprintf_r+0x1ec>)
 800bbf6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbfa:	2206      	movs	r2, #6
 800bbfc:	f7f4 fb10 	bl	8000220 <memchr>
 800bc00:	2800      	cmp	r0, #0
 800bc02:	d038      	beq.n	800bc76 <_svfiprintf_r+0x1d6>
 800bc04:	4b22      	ldr	r3, [pc, #136]	; (800bc90 <_svfiprintf_r+0x1f0>)
 800bc06:	bb1b      	cbnz	r3, 800bc50 <_svfiprintf_r+0x1b0>
 800bc08:	9b03      	ldr	r3, [sp, #12]
 800bc0a:	3307      	adds	r3, #7
 800bc0c:	f023 0307 	bic.w	r3, r3, #7
 800bc10:	3308      	adds	r3, #8
 800bc12:	9303      	str	r3, [sp, #12]
 800bc14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc16:	4433      	add	r3, r6
 800bc18:	9309      	str	r3, [sp, #36]	; 0x24
 800bc1a:	e768      	b.n	800baee <_svfiprintf_r+0x4e>
 800bc1c:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc20:	460c      	mov	r4, r1
 800bc22:	2001      	movs	r0, #1
 800bc24:	e7a6      	b.n	800bb74 <_svfiprintf_r+0xd4>
 800bc26:	2300      	movs	r3, #0
 800bc28:	3401      	adds	r4, #1
 800bc2a:	9305      	str	r3, [sp, #20]
 800bc2c:	4619      	mov	r1, r3
 800bc2e:	f04f 0c0a 	mov.w	ip, #10
 800bc32:	4620      	mov	r0, r4
 800bc34:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc38:	3a30      	subs	r2, #48	; 0x30
 800bc3a:	2a09      	cmp	r2, #9
 800bc3c:	d903      	bls.n	800bc46 <_svfiprintf_r+0x1a6>
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d0c6      	beq.n	800bbd0 <_svfiprintf_r+0x130>
 800bc42:	9105      	str	r1, [sp, #20]
 800bc44:	e7c4      	b.n	800bbd0 <_svfiprintf_r+0x130>
 800bc46:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc4a:	4604      	mov	r4, r0
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	e7f0      	b.n	800bc32 <_svfiprintf_r+0x192>
 800bc50:	ab03      	add	r3, sp, #12
 800bc52:	9300      	str	r3, [sp, #0]
 800bc54:	462a      	mov	r2, r5
 800bc56:	4b0f      	ldr	r3, [pc, #60]	; (800bc94 <_svfiprintf_r+0x1f4>)
 800bc58:	a904      	add	r1, sp, #16
 800bc5a:	4638      	mov	r0, r7
 800bc5c:	f7fd fe58 	bl	8009910 <_printf_float>
 800bc60:	1c42      	adds	r2, r0, #1
 800bc62:	4606      	mov	r6, r0
 800bc64:	d1d6      	bne.n	800bc14 <_svfiprintf_r+0x174>
 800bc66:	89ab      	ldrh	r3, [r5, #12]
 800bc68:	065b      	lsls	r3, r3, #25
 800bc6a:	f53f af2d 	bmi.w	800bac8 <_svfiprintf_r+0x28>
 800bc6e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc70:	b01d      	add	sp, #116	; 0x74
 800bc72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc76:	ab03      	add	r3, sp, #12
 800bc78:	9300      	str	r3, [sp, #0]
 800bc7a:	462a      	mov	r2, r5
 800bc7c:	4b05      	ldr	r3, [pc, #20]	; (800bc94 <_svfiprintf_r+0x1f4>)
 800bc7e:	a904      	add	r1, sp, #16
 800bc80:	4638      	mov	r0, r7
 800bc82:	f7fe f8e9 	bl	8009e58 <_printf_i>
 800bc86:	e7eb      	b.n	800bc60 <_svfiprintf_r+0x1c0>
 800bc88:	0802032c 	.word	0x0802032c
 800bc8c:	08020336 	.word	0x08020336
 800bc90:	08009911 	.word	0x08009911
 800bc94:	0800b9ed 	.word	0x0800b9ed
 800bc98:	08020332 	.word	0x08020332

0800bc9c <__sflush_r>:
 800bc9c:	898a      	ldrh	r2, [r1, #12]
 800bc9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bca2:	4605      	mov	r5, r0
 800bca4:	0710      	lsls	r0, r2, #28
 800bca6:	460c      	mov	r4, r1
 800bca8:	d458      	bmi.n	800bd5c <__sflush_r+0xc0>
 800bcaa:	684b      	ldr	r3, [r1, #4]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	dc05      	bgt.n	800bcbc <__sflush_r+0x20>
 800bcb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	dc02      	bgt.n	800bcbc <__sflush_r+0x20>
 800bcb6:	2000      	movs	r0, #0
 800bcb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bcbe:	2e00      	cmp	r6, #0
 800bcc0:	d0f9      	beq.n	800bcb6 <__sflush_r+0x1a>
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bcc8:	682f      	ldr	r7, [r5, #0]
 800bcca:	6a21      	ldr	r1, [r4, #32]
 800bccc:	602b      	str	r3, [r5, #0]
 800bcce:	d032      	beq.n	800bd36 <__sflush_r+0x9a>
 800bcd0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bcd2:	89a3      	ldrh	r3, [r4, #12]
 800bcd4:	075a      	lsls	r2, r3, #29
 800bcd6:	d505      	bpl.n	800bce4 <__sflush_r+0x48>
 800bcd8:	6863      	ldr	r3, [r4, #4]
 800bcda:	1ac0      	subs	r0, r0, r3
 800bcdc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bcde:	b10b      	cbz	r3, 800bce4 <__sflush_r+0x48>
 800bce0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bce2:	1ac0      	subs	r0, r0, r3
 800bce4:	2300      	movs	r3, #0
 800bce6:	4602      	mov	r2, r0
 800bce8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bcea:	6a21      	ldr	r1, [r4, #32]
 800bcec:	4628      	mov	r0, r5
 800bcee:	47b0      	blx	r6
 800bcf0:	1c43      	adds	r3, r0, #1
 800bcf2:	89a3      	ldrh	r3, [r4, #12]
 800bcf4:	d106      	bne.n	800bd04 <__sflush_r+0x68>
 800bcf6:	6829      	ldr	r1, [r5, #0]
 800bcf8:	291d      	cmp	r1, #29
 800bcfa:	d82b      	bhi.n	800bd54 <__sflush_r+0xb8>
 800bcfc:	4a29      	ldr	r2, [pc, #164]	; (800bda4 <__sflush_r+0x108>)
 800bcfe:	410a      	asrs	r2, r1
 800bd00:	07d6      	lsls	r6, r2, #31
 800bd02:	d427      	bmi.n	800bd54 <__sflush_r+0xb8>
 800bd04:	2200      	movs	r2, #0
 800bd06:	6062      	str	r2, [r4, #4]
 800bd08:	04d9      	lsls	r1, r3, #19
 800bd0a:	6922      	ldr	r2, [r4, #16]
 800bd0c:	6022      	str	r2, [r4, #0]
 800bd0e:	d504      	bpl.n	800bd1a <__sflush_r+0x7e>
 800bd10:	1c42      	adds	r2, r0, #1
 800bd12:	d101      	bne.n	800bd18 <__sflush_r+0x7c>
 800bd14:	682b      	ldr	r3, [r5, #0]
 800bd16:	b903      	cbnz	r3, 800bd1a <__sflush_r+0x7e>
 800bd18:	6560      	str	r0, [r4, #84]	; 0x54
 800bd1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd1c:	602f      	str	r7, [r5, #0]
 800bd1e:	2900      	cmp	r1, #0
 800bd20:	d0c9      	beq.n	800bcb6 <__sflush_r+0x1a>
 800bd22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd26:	4299      	cmp	r1, r3
 800bd28:	d002      	beq.n	800bd30 <__sflush_r+0x94>
 800bd2a:	4628      	mov	r0, r5
 800bd2c:	f7ff f9e2 	bl	800b0f4 <_free_r>
 800bd30:	2000      	movs	r0, #0
 800bd32:	6360      	str	r0, [r4, #52]	; 0x34
 800bd34:	e7c0      	b.n	800bcb8 <__sflush_r+0x1c>
 800bd36:	2301      	movs	r3, #1
 800bd38:	4628      	mov	r0, r5
 800bd3a:	47b0      	blx	r6
 800bd3c:	1c41      	adds	r1, r0, #1
 800bd3e:	d1c8      	bne.n	800bcd2 <__sflush_r+0x36>
 800bd40:	682b      	ldr	r3, [r5, #0]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d0c5      	beq.n	800bcd2 <__sflush_r+0x36>
 800bd46:	2b1d      	cmp	r3, #29
 800bd48:	d001      	beq.n	800bd4e <__sflush_r+0xb2>
 800bd4a:	2b16      	cmp	r3, #22
 800bd4c:	d101      	bne.n	800bd52 <__sflush_r+0xb6>
 800bd4e:	602f      	str	r7, [r5, #0]
 800bd50:	e7b1      	b.n	800bcb6 <__sflush_r+0x1a>
 800bd52:	89a3      	ldrh	r3, [r4, #12]
 800bd54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd58:	81a3      	strh	r3, [r4, #12]
 800bd5a:	e7ad      	b.n	800bcb8 <__sflush_r+0x1c>
 800bd5c:	690f      	ldr	r7, [r1, #16]
 800bd5e:	2f00      	cmp	r7, #0
 800bd60:	d0a9      	beq.n	800bcb6 <__sflush_r+0x1a>
 800bd62:	0793      	lsls	r3, r2, #30
 800bd64:	680e      	ldr	r6, [r1, #0]
 800bd66:	bf08      	it	eq
 800bd68:	694b      	ldreq	r3, [r1, #20]
 800bd6a:	600f      	str	r7, [r1, #0]
 800bd6c:	bf18      	it	ne
 800bd6e:	2300      	movne	r3, #0
 800bd70:	eba6 0807 	sub.w	r8, r6, r7
 800bd74:	608b      	str	r3, [r1, #8]
 800bd76:	f1b8 0f00 	cmp.w	r8, #0
 800bd7a:	dd9c      	ble.n	800bcb6 <__sflush_r+0x1a>
 800bd7c:	6a21      	ldr	r1, [r4, #32]
 800bd7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bd80:	4643      	mov	r3, r8
 800bd82:	463a      	mov	r2, r7
 800bd84:	4628      	mov	r0, r5
 800bd86:	47b0      	blx	r6
 800bd88:	2800      	cmp	r0, #0
 800bd8a:	dc06      	bgt.n	800bd9a <__sflush_r+0xfe>
 800bd8c:	89a3      	ldrh	r3, [r4, #12]
 800bd8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd92:	81a3      	strh	r3, [r4, #12]
 800bd94:	f04f 30ff 	mov.w	r0, #4294967295
 800bd98:	e78e      	b.n	800bcb8 <__sflush_r+0x1c>
 800bd9a:	4407      	add	r7, r0
 800bd9c:	eba8 0800 	sub.w	r8, r8, r0
 800bda0:	e7e9      	b.n	800bd76 <__sflush_r+0xda>
 800bda2:	bf00      	nop
 800bda4:	dfbffffe 	.word	0xdfbffffe

0800bda8 <_fflush_r>:
 800bda8:	b538      	push	{r3, r4, r5, lr}
 800bdaa:	690b      	ldr	r3, [r1, #16]
 800bdac:	4605      	mov	r5, r0
 800bdae:	460c      	mov	r4, r1
 800bdb0:	b913      	cbnz	r3, 800bdb8 <_fflush_r+0x10>
 800bdb2:	2500      	movs	r5, #0
 800bdb4:	4628      	mov	r0, r5
 800bdb6:	bd38      	pop	{r3, r4, r5, pc}
 800bdb8:	b118      	cbz	r0, 800bdc2 <_fflush_r+0x1a>
 800bdba:	6a03      	ldr	r3, [r0, #32]
 800bdbc:	b90b      	cbnz	r3, 800bdc2 <_fflush_r+0x1a>
 800bdbe:	f7fe f9e7 	bl	800a190 <__sinit>
 800bdc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d0f3      	beq.n	800bdb2 <_fflush_r+0xa>
 800bdca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bdcc:	07d0      	lsls	r0, r2, #31
 800bdce:	d404      	bmi.n	800bdda <_fflush_r+0x32>
 800bdd0:	0599      	lsls	r1, r3, #22
 800bdd2:	d402      	bmi.n	800bdda <_fflush_r+0x32>
 800bdd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdd6:	f7fe faf1 	bl	800a3bc <__retarget_lock_acquire_recursive>
 800bdda:	4628      	mov	r0, r5
 800bddc:	4621      	mov	r1, r4
 800bdde:	f7ff ff5d 	bl	800bc9c <__sflush_r>
 800bde2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bde4:	07da      	lsls	r2, r3, #31
 800bde6:	4605      	mov	r5, r0
 800bde8:	d4e4      	bmi.n	800bdb4 <_fflush_r+0xc>
 800bdea:	89a3      	ldrh	r3, [r4, #12]
 800bdec:	059b      	lsls	r3, r3, #22
 800bdee:	d4e1      	bmi.n	800bdb4 <_fflush_r+0xc>
 800bdf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdf2:	f7fe fae4 	bl	800a3be <__retarget_lock_release_recursive>
 800bdf6:	e7dd      	b.n	800bdb4 <_fflush_r+0xc>

0800bdf8 <fiprintf>:
 800bdf8:	b40e      	push	{r1, r2, r3}
 800bdfa:	b503      	push	{r0, r1, lr}
 800bdfc:	4601      	mov	r1, r0
 800bdfe:	ab03      	add	r3, sp, #12
 800be00:	4805      	ldr	r0, [pc, #20]	; (800be18 <fiprintf+0x20>)
 800be02:	f853 2b04 	ldr.w	r2, [r3], #4
 800be06:	6800      	ldr	r0, [r0, #0]
 800be08:	9301      	str	r3, [sp, #4]
 800be0a:	f000 f8d3 	bl	800bfb4 <_vfiprintf_r>
 800be0e:	b002      	add	sp, #8
 800be10:	f85d eb04 	ldr.w	lr, [sp], #4
 800be14:	b003      	add	sp, #12
 800be16:	4770      	bx	lr
 800be18:	20000068 	.word	0x20000068

0800be1c <memmove>:
 800be1c:	4288      	cmp	r0, r1
 800be1e:	b510      	push	{r4, lr}
 800be20:	eb01 0402 	add.w	r4, r1, r2
 800be24:	d902      	bls.n	800be2c <memmove+0x10>
 800be26:	4284      	cmp	r4, r0
 800be28:	4623      	mov	r3, r4
 800be2a:	d807      	bhi.n	800be3c <memmove+0x20>
 800be2c:	1e43      	subs	r3, r0, #1
 800be2e:	42a1      	cmp	r1, r4
 800be30:	d008      	beq.n	800be44 <memmove+0x28>
 800be32:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be36:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be3a:	e7f8      	b.n	800be2e <memmove+0x12>
 800be3c:	4402      	add	r2, r0
 800be3e:	4601      	mov	r1, r0
 800be40:	428a      	cmp	r2, r1
 800be42:	d100      	bne.n	800be46 <memmove+0x2a>
 800be44:	bd10      	pop	{r4, pc}
 800be46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be4e:	e7f7      	b.n	800be40 <memmove+0x24>

0800be50 <_sbrk_r>:
 800be50:	b538      	push	{r3, r4, r5, lr}
 800be52:	4d06      	ldr	r5, [pc, #24]	; (800be6c <_sbrk_r+0x1c>)
 800be54:	2300      	movs	r3, #0
 800be56:	4604      	mov	r4, r0
 800be58:	4608      	mov	r0, r1
 800be5a:	602b      	str	r3, [r5, #0]
 800be5c:	f7f6 fad6 	bl	800240c <_sbrk>
 800be60:	1c43      	adds	r3, r0, #1
 800be62:	d102      	bne.n	800be6a <_sbrk_r+0x1a>
 800be64:	682b      	ldr	r3, [r5, #0]
 800be66:	b103      	cbz	r3, 800be6a <_sbrk_r+0x1a>
 800be68:	6023      	str	r3, [r4, #0]
 800be6a:	bd38      	pop	{r3, r4, r5, pc}
 800be6c:	200621c8 	.word	0x200621c8

0800be70 <memcpy>:
 800be70:	440a      	add	r2, r1
 800be72:	4291      	cmp	r1, r2
 800be74:	f100 33ff 	add.w	r3, r0, #4294967295
 800be78:	d100      	bne.n	800be7c <memcpy+0xc>
 800be7a:	4770      	bx	lr
 800be7c:	b510      	push	{r4, lr}
 800be7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be82:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be86:	4291      	cmp	r1, r2
 800be88:	d1f9      	bne.n	800be7e <memcpy+0xe>
 800be8a:	bd10      	pop	{r4, pc}

0800be8c <abort>:
 800be8c:	b508      	push	{r3, lr}
 800be8e:	2006      	movs	r0, #6
 800be90:	f000 fa68 	bl	800c364 <raise>
 800be94:	2001      	movs	r0, #1
 800be96:	f7f6 fa41 	bl	800231c <_exit>

0800be9a <_calloc_r>:
 800be9a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800be9c:	fba1 2402 	umull	r2, r4, r1, r2
 800bea0:	b94c      	cbnz	r4, 800beb6 <_calloc_r+0x1c>
 800bea2:	4611      	mov	r1, r2
 800bea4:	9201      	str	r2, [sp, #4]
 800bea6:	f7ff f999 	bl	800b1dc <_malloc_r>
 800beaa:	9a01      	ldr	r2, [sp, #4]
 800beac:	4605      	mov	r5, r0
 800beae:	b930      	cbnz	r0, 800bebe <_calloc_r+0x24>
 800beb0:	4628      	mov	r0, r5
 800beb2:	b003      	add	sp, #12
 800beb4:	bd30      	pop	{r4, r5, pc}
 800beb6:	220c      	movs	r2, #12
 800beb8:	6002      	str	r2, [r0, #0]
 800beba:	2500      	movs	r5, #0
 800bebc:	e7f8      	b.n	800beb0 <_calloc_r+0x16>
 800bebe:	4621      	mov	r1, r4
 800bec0:	f7fe f9ff 	bl	800a2c2 <memset>
 800bec4:	e7f4      	b.n	800beb0 <_calloc_r+0x16>

0800bec6 <__ascii_mbtowc>:
 800bec6:	b082      	sub	sp, #8
 800bec8:	b901      	cbnz	r1, 800becc <__ascii_mbtowc+0x6>
 800beca:	a901      	add	r1, sp, #4
 800becc:	b142      	cbz	r2, 800bee0 <__ascii_mbtowc+0x1a>
 800bece:	b14b      	cbz	r3, 800bee4 <__ascii_mbtowc+0x1e>
 800bed0:	7813      	ldrb	r3, [r2, #0]
 800bed2:	600b      	str	r3, [r1, #0]
 800bed4:	7812      	ldrb	r2, [r2, #0]
 800bed6:	1e10      	subs	r0, r2, #0
 800bed8:	bf18      	it	ne
 800beda:	2001      	movne	r0, #1
 800bedc:	b002      	add	sp, #8
 800bede:	4770      	bx	lr
 800bee0:	4610      	mov	r0, r2
 800bee2:	e7fb      	b.n	800bedc <__ascii_mbtowc+0x16>
 800bee4:	f06f 0001 	mvn.w	r0, #1
 800bee8:	e7f8      	b.n	800bedc <__ascii_mbtowc+0x16>

0800beea <_realloc_r>:
 800beea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800beee:	4680      	mov	r8, r0
 800bef0:	4614      	mov	r4, r2
 800bef2:	460e      	mov	r6, r1
 800bef4:	b921      	cbnz	r1, 800bf00 <_realloc_r+0x16>
 800bef6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800befa:	4611      	mov	r1, r2
 800befc:	f7ff b96e 	b.w	800b1dc <_malloc_r>
 800bf00:	b92a      	cbnz	r2, 800bf0e <_realloc_r+0x24>
 800bf02:	f7ff f8f7 	bl	800b0f4 <_free_r>
 800bf06:	4625      	mov	r5, r4
 800bf08:	4628      	mov	r0, r5
 800bf0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf0e:	f000 fa45 	bl	800c39c <_malloc_usable_size_r>
 800bf12:	4284      	cmp	r4, r0
 800bf14:	4607      	mov	r7, r0
 800bf16:	d802      	bhi.n	800bf1e <_realloc_r+0x34>
 800bf18:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bf1c:	d812      	bhi.n	800bf44 <_realloc_r+0x5a>
 800bf1e:	4621      	mov	r1, r4
 800bf20:	4640      	mov	r0, r8
 800bf22:	f7ff f95b 	bl	800b1dc <_malloc_r>
 800bf26:	4605      	mov	r5, r0
 800bf28:	2800      	cmp	r0, #0
 800bf2a:	d0ed      	beq.n	800bf08 <_realloc_r+0x1e>
 800bf2c:	42bc      	cmp	r4, r7
 800bf2e:	4622      	mov	r2, r4
 800bf30:	4631      	mov	r1, r6
 800bf32:	bf28      	it	cs
 800bf34:	463a      	movcs	r2, r7
 800bf36:	f7ff ff9b 	bl	800be70 <memcpy>
 800bf3a:	4631      	mov	r1, r6
 800bf3c:	4640      	mov	r0, r8
 800bf3e:	f7ff f8d9 	bl	800b0f4 <_free_r>
 800bf42:	e7e1      	b.n	800bf08 <_realloc_r+0x1e>
 800bf44:	4635      	mov	r5, r6
 800bf46:	e7df      	b.n	800bf08 <_realloc_r+0x1e>

0800bf48 <__ascii_wctomb>:
 800bf48:	b149      	cbz	r1, 800bf5e <__ascii_wctomb+0x16>
 800bf4a:	2aff      	cmp	r2, #255	; 0xff
 800bf4c:	bf85      	ittet	hi
 800bf4e:	238a      	movhi	r3, #138	; 0x8a
 800bf50:	6003      	strhi	r3, [r0, #0]
 800bf52:	700a      	strbls	r2, [r1, #0]
 800bf54:	f04f 30ff 	movhi.w	r0, #4294967295
 800bf58:	bf98      	it	ls
 800bf5a:	2001      	movls	r0, #1
 800bf5c:	4770      	bx	lr
 800bf5e:	4608      	mov	r0, r1
 800bf60:	4770      	bx	lr

0800bf62 <__sfputc_r>:
 800bf62:	6893      	ldr	r3, [r2, #8]
 800bf64:	3b01      	subs	r3, #1
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	b410      	push	{r4}
 800bf6a:	6093      	str	r3, [r2, #8]
 800bf6c:	da08      	bge.n	800bf80 <__sfputc_r+0x1e>
 800bf6e:	6994      	ldr	r4, [r2, #24]
 800bf70:	42a3      	cmp	r3, r4
 800bf72:	db01      	blt.n	800bf78 <__sfputc_r+0x16>
 800bf74:	290a      	cmp	r1, #10
 800bf76:	d103      	bne.n	800bf80 <__sfputc_r+0x1e>
 800bf78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf7c:	f000 b934 	b.w	800c1e8 <__swbuf_r>
 800bf80:	6813      	ldr	r3, [r2, #0]
 800bf82:	1c58      	adds	r0, r3, #1
 800bf84:	6010      	str	r0, [r2, #0]
 800bf86:	7019      	strb	r1, [r3, #0]
 800bf88:	4608      	mov	r0, r1
 800bf8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf8e:	4770      	bx	lr

0800bf90 <__sfputs_r>:
 800bf90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf92:	4606      	mov	r6, r0
 800bf94:	460f      	mov	r7, r1
 800bf96:	4614      	mov	r4, r2
 800bf98:	18d5      	adds	r5, r2, r3
 800bf9a:	42ac      	cmp	r4, r5
 800bf9c:	d101      	bne.n	800bfa2 <__sfputs_r+0x12>
 800bf9e:	2000      	movs	r0, #0
 800bfa0:	e007      	b.n	800bfb2 <__sfputs_r+0x22>
 800bfa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfa6:	463a      	mov	r2, r7
 800bfa8:	4630      	mov	r0, r6
 800bfaa:	f7ff ffda 	bl	800bf62 <__sfputc_r>
 800bfae:	1c43      	adds	r3, r0, #1
 800bfb0:	d1f3      	bne.n	800bf9a <__sfputs_r+0xa>
 800bfb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bfb4 <_vfiprintf_r>:
 800bfb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfb8:	460d      	mov	r5, r1
 800bfba:	b09d      	sub	sp, #116	; 0x74
 800bfbc:	4614      	mov	r4, r2
 800bfbe:	4698      	mov	r8, r3
 800bfc0:	4606      	mov	r6, r0
 800bfc2:	b118      	cbz	r0, 800bfcc <_vfiprintf_r+0x18>
 800bfc4:	6a03      	ldr	r3, [r0, #32]
 800bfc6:	b90b      	cbnz	r3, 800bfcc <_vfiprintf_r+0x18>
 800bfc8:	f7fe f8e2 	bl	800a190 <__sinit>
 800bfcc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bfce:	07d9      	lsls	r1, r3, #31
 800bfd0:	d405      	bmi.n	800bfde <_vfiprintf_r+0x2a>
 800bfd2:	89ab      	ldrh	r3, [r5, #12]
 800bfd4:	059a      	lsls	r2, r3, #22
 800bfd6:	d402      	bmi.n	800bfde <_vfiprintf_r+0x2a>
 800bfd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bfda:	f7fe f9ef 	bl	800a3bc <__retarget_lock_acquire_recursive>
 800bfde:	89ab      	ldrh	r3, [r5, #12]
 800bfe0:	071b      	lsls	r3, r3, #28
 800bfe2:	d501      	bpl.n	800bfe8 <_vfiprintf_r+0x34>
 800bfe4:	692b      	ldr	r3, [r5, #16]
 800bfe6:	b99b      	cbnz	r3, 800c010 <_vfiprintf_r+0x5c>
 800bfe8:	4629      	mov	r1, r5
 800bfea:	4630      	mov	r0, r6
 800bfec:	f000 f93a 	bl	800c264 <__swsetup_r>
 800bff0:	b170      	cbz	r0, 800c010 <_vfiprintf_r+0x5c>
 800bff2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bff4:	07dc      	lsls	r4, r3, #31
 800bff6:	d504      	bpl.n	800c002 <_vfiprintf_r+0x4e>
 800bff8:	f04f 30ff 	mov.w	r0, #4294967295
 800bffc:	b01d      	add	sp, #116	; 0x74
 800bffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c002:	89ab      	ldrh	r3, [r5, #12]
 800c004:	0598      	lsls	r0, r3, #22
 800c006:	d4f7      	bmi.n	800bff8 <_vfiprintf_r+0x44>
 800c008:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c00a:	f7fe f9d8 	bl	800a3be <__retarget_lock_release_recursive>
 800c00e:	e7f3      	b.n	800bff8 <_vfiprintf_r+0x44>
 800c010:	2300      	movs	r3, #0
 800c012:	9309      	str	r3, [sp, #36]	; 0x24
 800c014:	2320      	movs	r3, #32
 800c016:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c01a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c01e:	2330      	movs	r3, #48	; 0x30
 800c020:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c1d4 <_vfiprintf_r+0x220>
 800c024:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c028:	f04f 0901 	mov.w	r9, #1
 800c02c:	4623      	mov	r3, r4
 800c02e:	469a      	mov	sl, r3
 800c030:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c034:	b10a      	cbz	r2, 800c03a <_vfiprintf_r+0x86>
 800c036:	2a25      	cmp	r2, #37	; 0x25
 800c038:	d1f9      	bne.n	800c02e <_vfiprintf_r+0x7a>
 800c03a:	ebba 0b04 	subs.w	fp, sl, r4
 800c03e:	d00b      	beq.n	800c058 <_vfiprintf_r+0xa4>
 800c040:	465b      	mov	r3, fp
 800c042:	4622      	mov	r2, r4
 800c044:	4629      	mov	r1, r5
 800c046:	4630      	mov	r0, r6
 800c048:	f7ff ffa2 	bl	800bf90 <__sfputs_r>
 800c04c:	3001      	adds	r0, #1
 800c04e:	f000 80a9 	beq.w	800c1a4 <_vfiprintf_r+0x1f0>
 800c052:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c054:	445a      	add	r2, fp
 800c056:	9209      	str	r2, [sp, #36]	; 0x24
 800c058:	f89a 3000 	ldrb.w	r3, [sl]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	f000 80a1 	beq.w	800c1a4 <_vfiprintf_r+0x1f0>
 800c062:	2300      	movs	r3, #0
 800c064:	f04f 32ff 	mov.w	r2, #4294967295
 800c068:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c06c:	f10a 0a01 	add.w	sl, sl, #1
 800c070:	9304      	str	r3, [sp, #16]
 800c072:	9307      	str	r3, [sp, #28]
 800c074:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c078:	931a      	str	r3, [sp, #104]	; 0x68
 800c07a:	4654      	mov	r4, sl
 800c07c:	2205      	movs	r2, #5
 800c07e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c082:	4854      	ldr	r0, [pc, #336]	; (800c1d4 <_vfiprintf_r+0x220>)
 800c084:	f7f4 f8cc 	bl	8000220 <memchr>
 800c088:	9a04      	ldr	r2, [sp, #16]
 800c08a:	b9d8      	cbnz	r0, 800c0c4 <_vfiprintf_r+0x110>
 800c08c:	06d1      	lsls	r1, r2, #27
 800c08e:	bf44      	itt	mi
 800c090:	2320      	movmi	r3, #32
 800c092:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c096:	0713      	lsls	r3, r2, #28
 800c098:	bf44      	itt	mi
 800c09a:	232b      	movmi	r3, #43	; 0x2b
 800c09c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c0a0:	f89a 3000 	ldrb.w	r3, [sl]
 800c0a4:	2b2a      	cmp	r3, #42	; 0x2a
 800c0a6:	d015      	beq.n	800c0d4 <_vfiprintf_r+0x120>
 800c0a8:	9a07      	ldr	r2, [sp, #28]
 800c0aa:	4654      	mov	r4, sl
 800c0ac:	2000      	movs	r0, #0
 800c0ae:	f04f 0c0a 	mov.w	ip, #10
 800c0b2:	4621      	mov	r1, r4
 800c0b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0b8:	3b30      	subs	r3, #48	; 0x30
 800c0ba:	2b09      	cmp	r3, #9
 800c0bc:	d94d      	bls.n	800c15a <_vfiprintf_r+0x1a6>
 800c0be:	b1b0      	cbz	r0, 800c0ee <_vfiprintf_r+0x13a>
 800c0c0:	9207      	str	r2, [sp, #28]
 800c0c2:	e014      	b.n	800c0ee <_vfiprintf_r+0x13a>
 800c0c4:	eba0 0308 	sub.w	r3, r0, r8
 800c0c8:	fa09 f303 	lsl.w	r3, r9, r3
 800c0cc:	4313      	orrs	r3, r2
 800c0ce:	9304      	str	r3, [sp, #16]
 800c0d0:	46a2      	mov	sl, r4
 800c0d2:	e7d2      	b.n	800c07a <_vfiprintf_r+0xc6>
 800c0d4:	9b03      	ldr	r3, [sp, #12]
 800c0d6:	1d19      	adds	r1, r3, #4
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	9103      	str	r1, [sp, #12]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	bfbb      	ittet	lt
 800c0e0:	425b      	neglt	r3, r3
 800c0e2:	f042 0202 	orrlt.w	r2, r2, #2
 800c0e6:	9307      	strge	r3, [sp, #28]
 800c0e8:	9307      	strlt	r3, [sp, #28]
 800c0ea:	bfb8      	it	lt
 800c0ec:	9204      	strlt	r2, [sp, #16]
 800c0ee:	7823      	ldrb	r3, [r4, #0]
 800c0f0:	2b2e      	cmp	r3, #46	; 0x2e
 800c0f2:	d10c      	bne.n	800c10e <_vfiprintf_r+0x15a>
 800c0f4:	7863      	ldrb	r3, [r4, #1]
 800c0f6:	2b2a      	cmp	r3, #42	; 0x2a
 800c0f8:	d134      	bne.n	800c164 <_vfiprintf_r+0x1b0>
 800c0fa:	9b03      	ldr	r3, [sp, #12]
 800c0fc:	1d1a      	adds	r2, r3, #4
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	9203      	str	r2, [sp, #12]
 800c102:	2b00      	cmp	r3, #0
 800c104:	bfb8      	it	lt
 800c106:	f04f 33ff 	movlt.w	r3, #4294967295
 800c10a:	3402      	adds	r4, #2
 800c10c:	9305      	str	r3, [sp, #20]
 800c10e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c1e4 <_vfiprintf_r+0x230>
 800c112:	7821      	ldrb	r1, [r4, #0]
 800c114:	2203      	movs	r2, #3
 800c116:	4650      	mov	r0, sl
 800c118:	f7f4 f882 	bl	8000220 <memchr>
 800c11c:	b138      	cbz	r0, 800c12e <_vfiprintf_r+0x17a>
 800c11e:	9b04      	ldr	r3, [sp, #16]
 800c120:	eba0 000a 	sub.w	r0, r0, sl
 800c124:	2240      	movs	r2, #64	; 0x40
 800c126:	4082      	lsls	r2, r0
 800c128:	4313      	orrs	r3, r2
 800c12a:	3401      	adds	r4, #1
 800c12c:	9304      	str	r3, [sp, #16]
 800c12e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c132:	4829      	ldr	r0, [pc, #164]	; (800c1d8 <_vfiprintf_r+0x224>)
 800c134:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c138:	2206      	movs	r2, #6
 800c13a:	f7f4 f871 	bl	8000220 <memchr>
 800c13e:	2800      	cmp	r0, #0
 800c140:	d03f      	beq.n	800c1c2 <_vfiprintf_r+0x20e>
 800c142:	4b26      	ldr	r3, [pc, #152]	; (800c1dc <_vfiprintf_r+0x228>)
 800c144:	bb1b      	cbnz	r3, 800c18e <_vfiprintf_r+0x1da>
 800c146:	9b03      	ldr	r3, [sp, #12]
 800c148:	3307      	adds	r3, #7
 800c14a:	f023 0307 	bic.w	r3, r3, #7
 800c14e:	3308      	adds	r3, #8
 800c150:	9303      	str	r3, [sp, #12]
 800c152:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c154:	443b      	add	r3, r7
 800c156:	9309      	str	r3, [sp, #36]	; 0x24
 800c158:	e768      	b.n	800c02c <_vfiprintf_r+0x78>
 800c15a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c15e:	460c      	mov	r4, r1
 800c160:	2001      	movs	r0, #1
 800c162:	e7a6      	b.n	800c0b2 <_vfiprintf_r+0xfe>
 800c164:	2300      	movs	r3, #0
 800c166:	3401      	adds	r4, #1
 800c168:	9305      	str	r3, [sp, #20]
 800c16a:	4619      	mov	r1, r3
 800c16c:	f04f 0c0a 	mov.w	ip, #10
 800c170:	4620      	mov	r0, r4
 800c172:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c176:	3a30      	subs	r2, #48	; 0x30
 800c178:	2a09      	cmp	r2, #9
 800c17a:	d903      	bls.n	800c184 <_vfiprintf_r+0x1d0>
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d0c6      	beq.n	800c10e <_vfiprintf_r+0x15a>
 800c180:	9105      	str	r1, [sp, #20]
 800c182:	e7c4      	b.n	800c10e <_vfiprintf_r+0x15a>
 800c184:	fb0c 2101 	mla	r1, ip, r1, r2
 800c188:	4604      	mov	r4, r0
 800c18a:	2301      	movs	r3, #1
 800c18c:	e7f0      	b.n	800c170 <_vfiprintf_r+0x1bc>
 800c18e:	ab03      	add	r3, sp, #12
 800c190:	9300      	str	r3, [sp, #0]
 800c192:	462a      	mov	r2, r5
 800c194:	4b12      	ldr	r3, [pc, #72]	; (800c1e0 <_vfiprintf_r+0x22c>)
 800c196:	a904      	add	r1, sp, #16
 800c198:	4630      	mov	r0, r6
 800c19a:	f7fd fbb9 	bl	8009910 <_printf_float>
 800c19e:	4607      	mov	r7, r0
 800c1a0:	1c78      	adds	r0, r7, #1
 800c1a2:	d1d6      	bne.n	800c152 <_vfiprintf_r+0x19e>
 800c1a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c1a6:	07d9      	lsls	r1, r3, #31
 800c1a8:	d405      	bmi.n	800c1b6 <_vfiprintf_r+0x202>
 800c1aa:	89ab      	ldrh	r3, [r5, #12]
 800c1ac:	059a      	lsls	r2, r3, #22
 800c1ae:	d402      	bmi.n	800c1b6 <_vfiprintf_r+0x202>
 800c1b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c1b2:	f7fe f904 	bl	800a3be <__retarget_lock_release_recursive>
 800c1b6:	89ab      	ldrh	r3, [r5, #12]
 800c1b8:	065b      	lsls	r3, r3, #25
 800c1ba:	f53f af1d 	bmi.w	800bff8 <_vfiprintf_r+0x44>
 800c1be:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c1c0:	e71c      	b.n	800bffc <_vfiprintf_r+0x48>
 800c1c2:	ab03      	add	r3, sp, #12
 800c1c4:	9300      	str	r3, [sp, #0]
 800c1c6:	462a      	mov	r2, r5
 800c1c8:	4b05      	ldr	r3, [pc, #20]	; (800c1e0 <_vfiprintf_r+0x22c>)
 800c1ca:	a904      	add	r1, sp, #16
 800c1cc:	4630      	mov	r0, r6
 800c1ce:	f7fd fe43 	bl	8009e58 <_printf_i>
 800c1d2:	e7e4      	b.n	800c19e <_vfiprintf_r+0x1ea>
 800c1d4:	0802032c 	.word	0x0802032c
 800c1d8:	08020336 	.word	0x08020336
 800c1dc:	08009911 	.word	0x08009911
 800c1e0:	0800bf91 	.word	0x0800bf91
 800c1e4:	08020332 	.word	0x08020332

0800c1e8 <__swbuf_r>:
 800c1e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1ea:	460e      	mov	r6, r1
 800c1ec:	4614      	mov	r4, r2
 800c1ee:	4605      	mov	r5, r0
 800c1f0:	b118      	cbz	r0, 800c1fa <__swbuf_r+0x12>
 800c1f2:	6a03      	ldr	r3, [r0, #32]
 800c1f4:	b90b      	cbnz	r3, 800c1fa <__swbuf_r+0x12>
 800c1f6:	f7fd ffcb 	bl	800a190 <__sinit>
 800c1fa:	69a3      	ldr	r3, [r4, #24]
 800c1fc:	60a3      	str	r3, [r4, #8]
 800c1fe:	89a3      	ldrh	r3, [r4, #12]
 800c200:	071a      	lsls	r2, r3, #28
 800c202:	d525      	bpl.n	800c250 <__swbuf_r+0x68>
 800c204:	6923      	ldr	r3, [r4, #16]
 800c206:	b31b      	cbz	r3, 800c250 <__swbuf_r+0x68>
 800c208:	6823      	ldr	r3, [r4, #0]
 800c20a:	6922      	ldr	r2, [r4, #16]
 800c20c:	1a98      	subs	r0, r3, r2
 800c20e:	6963      	ldr	r3, [r4, #20]
 800c210:	b2f6      	uxtb	r6, r6
 800c212:	4283      	cmp	r3, r0
 800c214:	4637      	mov	r7, r6
 800c216:	dc04      	bgt.n	800c222 <__swbuf_r+0x3a>
 800c218:	4621      	mov	r1, r4
 800c21a:	4628      	mov	r0, r5
 800c21c:	f7ff fdc4 	bl	800bda8 <_fflush_r>
 800c220:	b9e0      	cbnz	r0, 800c25c <__swbuf_r+0x74>
 800c222:	68a3      	ldr	r3, [r4, #8]
 800c224:	3b01      	subs	r3, #1
 800c226:	60a3      	str	r3, [r4, #8]
 800c228:	6823      	ldr	r3, [r4, #0]
 800c22a:	1c5a      	adds	r2, r3, #1
 800c22c:	6022      	str	r2, [r4, #0]
 800c22e:	701e      	strb	r6, [r3, #0]
 800c230:	6962      	ldr	r2, [r4, #20]
 800c232:	1c43      	adds	r3, r0, #1
 800c234:	429a      	cmp	r2, r3
 800c236:	d004      	beq.n	800c242 <__swbuf_r+0x5a>
 800c238:	89a3      	ldrh	r3, [r4, #12]
 800c23a:	07db      	lsls	r3, r3, #31
 800c23c:	d506      	bpl.n	800c24c <__swbuf_r+0x64>
 800c23e:	2e0a      	cmp	r6, #10
 800c240:	d104      	bne.n	800c24c <__swbuf_r+0x64>
 800c242:	4621      	mov	r1, r4
 800c244:	4628      	mov	r0, r5
 800c246:	f7ff fdaf 	bl	800bda8 <_fflush_r>
 800c24a:	b938      	cbnz	r0, 800c25c <__swbuf_r+0x74>
 800c24c:	4638      	mov	r0, r7
 800c24e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c250:	4621      	mov	r1, r4
 800c252:	4628      	mov	r0, r5
 800c254:	f000 f806 	bl	800c264 <__swsetup_r>
 800c258:	2800      	cmp	r0, #0
 800c25a:	d0d5      	beq.n	800c208 <__swbuf_r+0x20>
 800c25c:	f04f 37ff 	mov.w	r7, #4294967295
 800c260:	e7f4      	b.n	800c24c <__swbuf_r+0x64>
	...

0800c264 <__swsetup_r>:
 800c264:	b538      	push	{r3, r4, r5, lr}
 800c266:	4b2a      	ldr	r3, [pc, #168]	; (800c310 <__swsetup_r+0xac>)
 800c268:	4605      	mov	r5, r0
 800c26a:	6818      	ldr	r0, [r3, #0]
 800c26c:	460c      	mov	r4, r1
 800c26e:	b118      	cbz	r0, 800c278 <__swsetup_r+0x14>
 800c270:	6a03      	ldr	r3, [r0, #32]
 800c272:	b90b      	cbnz	r3, 800c278 <__swsetup_r+0x14>
 800c274:	f7fd ff8c 	bl	800a190 <__sinit>
 800c278:	89a3      	ldrh	r3, [r4, #12]
 800c27a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c27e:	0718      	lsls	r0, r3, #28
 800c280:	d422      	bmi.n	800c2c8 <__swsetup_r+0x64>
 800c282:	06d9      	lsls	r1, r3, #27
 800c284:	d407      	bmi.n	800c296 <__swsetup_r+0x32>
 800c286:	2309      	movs	r3, #9
 800c288:	602b      	str	r3, [r5, #0]
 800c28a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c28e:	81a3      	strh	r3, [r4, #12]
 800c290:	f04f 30ff 	mov.w	r0, #4294967295
 800c294:	e034      	b.n	800c300 <__swsetup_r+0x9c>
 800c296:	0758      	lsls	r0, r3, #29
 800c298:	d512      	bpl.n	800c2c0 <__swsetup_r+0x5c>
 800c29a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c29c:	b141      	cbz	r1, 800c2b0 <__swsetup_r+0x4c>
 800c29e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c2a2:	4299      	cmp	r1, r3
 800c2a4:	d002      	beq.n	800c2ac <__swsetup_r+0x48>
 800c2a6:	4628      	mov	r0, r5
 800c2a8:	f7fe ff24 	bl	800b0f4 <_free_r>
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	6363      	str	r3, [r4, #52]	; 0x34
 800c2b0:	89a3      	ldrh	r3, [r4, #12]
 800c2b2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c2b6:	81a3      	strh	r3, [r4, #12]
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	6063      	str	r3, [r4, #4]
 800c2bc:	6923      	ldr	r3, [r4, #16]
 800c2be:	6023      	str	r3, [r4, #0]
 800c2c0:	89a3      	ldrh	r3, [r4, #12]
 800c2c2:	f043 0308 	orr.w	r3, r3, #8
 800c2c6:	81a3      	strh	r3, [r4, #12]
 800c2c8:	6923      	ldr	r3, [r4, #16]
 800c2ca:	b94b      	cbnz	r3, 800c2e0 <__swsetup_r+0x7c>
 800c2cc:	89a3      	ldrh	r3, [r4, #12]
 800c2ce:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c2d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c2d6:	d003      	beq.n	800c2e0 <__swsetup_r+0x7c>
 800c2d8:	4621      	mov	r1, r4
 800c2da:	4628      	mov	r0, r5
 800c2dc:	f000 f88c 	bl	800c3f8 <__smakebuf_r>
 800c2e0:	89a0      	ldrh	r0, [r4, #12]
 800c2e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c2e6:	f010 0301 	ands.w	r3, r0, #1
 800c2ea:	d00a      	beq.n	800c302 <__swsetup_r+0x9e>
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	60a3      	str	r3, [r4, #8]
 800c2f0:	6963      	ldr	r3, [r4, #20]
 800c2f2:	425b      	negs	r3, r3
 800c2f4:	61a3      	str	r3, [r4, #24]
 800c2f6:	6923      	ldr	r3, [r4, #16]
 800c2f8:	b943      	cbnz	r3, 800c30c <__swsetup_r+0xa8>
 800c2fa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c2fe:	d1c4      	bne.n	800c28a <__swsetup_r+0x26>
 800c300:	bd38      	pop	{r3, r4, r5, pc}
 800c302:	0781      	lsls	r1, r0, #30
 800c304:	bf58      	it	pl
 800c306:	6963      	ldrpl	r3, [r4, #20]
 800c308:	60a3      	str	r3, [r4, #8]
 800c30a:	e7f4      	b.n	800c2f6 <__swsetup_r+0x92>
 800c30c:	2000      	movs	r0, #0
 800c30e:	e7f7      	b.n	800c300 <__swsetup_r+0x9c>
 800c310:	20000068 	.word	0x20000068

0800c314 <_raise_r>:
 800c314:	291f      	cmp	r1, #31
 800c316:	b538      	push	{r3, r4, r5, lr}
 800c318:	4604      	mov	r4, r0
 800c31a:	460d      	mov	r5, r1
 800c31c:	d904      	bls.n	800c328 <_raise_r+0x14>
 800c31e:	2316      	movs	r3, #22
 800c320:	6003      	str	r3, [r0, #0]
 800c322:	f04f 30ff 	mov.w	r0, #4294967295
 800c326:	bd38      	pop	{r3, r4, r5, pc}
 800c328:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c32a:	b112      	cbz	r2, 800c332 <_raise_r+0x1e>
 800c32c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c330:	b94b      	cbnz	r3, 800c346 <_raise_r+0x32>
 800c332:	4620      	mov	r0, r4
 800c334:	f000 f830 	bl	800c398 <_getpid_r>
 800c338:	462a      	mov	r2, r5
 800c33a:	4601      	mov	r1, r0
 800c33c:	4620      	mov	r0, r4
 800c33e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c342:	f000 b817 	b.w	800c374 <_kill_r>
 800c346:	2b01      	cmp	r3, #1
 800c348:	d00a      	beq.n	800c360 <_raise_r+0x4c>
 800c34a:	1c59      	adds	r1, r3, #1
 800c34c:	d103      	bne.n	800c356 <_raise_r+0x42>
 800c34e:	2316      	movs	r3, #22
 800c350:	6003      	str	r3, [r0, #0]
 800c352:	2001      	movs	r0, #1
 800c354:	e7e7      	b.n	800c326 <_raise_r+0x12>
 800c356:	2400      	movs	r4, #0
 800c358:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c35c:	4628      	mov	r0, r5
 800c35e:	4798      	blx	r3
 800c360:	2000      	movs	r0, #0
 800c362:	e7e0      	b.n	800c326 <_raise_r+0x12>

0800c364 <raise>:
 800c364:	4b02      	ldr	r3, [pc, #8]	; (800c370 <raise+0xc>)
 800c366:	4601      	mov	r1, r0
 800c368:	6818      	ldr	r0, [r3, #0]
 800c36a:	f7ff bfd3 	b.w	800c314 <_raise_r>
 800c36e:	bf00      	nop
 800c370:	20000068 	.word	0x20000068

0800c374 <_kill_r>:
 800c374:	b538      	push	{r3, r4, r5, lr}
 800c376:	4d07      	ldr	r5, [pc, #28]	; (800c394 <_kill_r+0x20>)
 800c378:	2300      	movs	r3, #0
 800c37a:	4604      	mov	r4, r0
 800c37c:	4608      	mov	r0, r1
 800c37e:	4611      	mov	r1, r2
 800c380:	602b      	str	r3, [r5, #0]
 800c382:	f7f5 ffbb 	bl	80022fc <_kill>
 800c386:	1c43      	adds	r3, r0, #1
 800c388:	d102      	bne.n	800c390 <_kill_r+0x1c>
 800c38a:	682b      	ldr	r3, [r5, #0]
 800c38c:	b103      	cbz	r3, 800c390 <_kill_r+0x1c>
 800c38e:	6023      	str	r3, [r4, #0]
 800c390:	bd38      	pop	{r3, r4, r5, pc}
 800c392:	bf00      	nop
 800c394:	200621c8 	.word	0x200621c8

0800c398 <_getpid_r>:
 800c398:	f7f5 bfa8 	b.w	80022ec <_getpid>

0800c39c <_malloc_usable_size_r>:
 800c39c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3a0:	1f18      	subs	r0, r3, #4
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	bfbc      	itt	lt
 800c3a6:	580b      	ldrlt	r3, [r1, r0]
 800c3a8:	18c0      	addlt	r0, r0, r3
 800c3aa:	4770      	bx	lr

0800c3ac <__swhatbuf_r>:
 800c3ac:	b570      	push	{r4, r5, r6, lr}
 800c3ae:	460c      	mov	r4, r1
 800c3b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3b4:	2900      	cmp	r1, #0
 800c3b6:	b096      	sub	sp, #88	; 0x58
 800c3b8:	4615      	mov	r5, r2
 800c3ba:	461e      	mov	r6, r3
 800c3bc:	da0d      	bge.n	800c3da <__swhatbuf_r+0x2e>
 800c3be:	89a3      	ldrh	r3, [r4, #12]
 800c3c0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c3c4:	f04f 0100 	mov.w	r1, #0
 800c3c8:	bf0c      	ite	eq
 800c3ca:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c3ce:	2340      	movne	r3, #64	; 0x40
 800c3d0:	2000      	movs	r0, #0
 800c3d2:	6031      	str	r1, [r6, #0]
 800c3d4:	602b      	str	r3, [r5, #0]
 800c3d6:	b016      	add	sp, #88	; 0x58
 800c3d8:	bd70      	pop	{r4, r5, r6, pc}
 800c3da:	466a      	mov	r2, sp
 800c3dc:	f000 f848 	bl	800c470 <_fstat_r>
 800c3e0:	2800      	cmp	r0, #0
 800c3e2:	dbec      	blt.n	800c3be <__swhatbuf_r+0x12>
 800c3e4:	9901      	ldr	r1, [sp, #4]
 800c3e6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c3ea:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c3ee:	4259      	negs	r1, r3
 800c3f0:	4159      	adcs	r1, r3
 800c3f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c3f6:	e7eb      	b.n	800c3d0 <__swhatbuf_r+0x24>

0800c3f8 <__smakebuf_r>:
 800c3f8:	898b      	ldrh	r3, [r1, #12]
 800c3fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c3fc:	079d      	lsls	r5, r3, #30
 800c3fe:	4606      	mov	r6, r0
 800c400:	460c      	mov	r4, r1
 800c402:	d507      	bpl.n	800c414 <__smakebuf_r+0x1c>
 800c404:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c408:	6023      	str	r3, [r4, #0]
 800c40a:	6123      	str	r3, [r4, #16]
 800c40c:	2301      	movs	r3, #1
 800c40e:	6163      	str	r3, [r4, #20]
 800c410:	b002      	add	sp, #8
 800c412:	bd70      	pop	{r4, r5, r6, pc}
 800c414:	ab01      	add	r3, sp, #4
 800c416:	466a      	mov	r2, sp
 800c418:	f7ff ffc8 	bl	800c3ac <__swhatbuf_r>
 800c41c:	9900      	ldr	r1, [sp, #0]
 800c41e:	4605      	mov	r5, r0
 800c420:	4630      	mov	r0, r6
 800c422:	f7fe fedb 	bl	800b1dc <_malloc_r>
 800c426:	b948      	cbnz	r0, 800c43c <__smakebuf_r+0x44>
 800c428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c42c:	059a      	lsls	r2, r3, #22
 800c42e:	d4ef      	bmi.n	800c410 <__smakebuf_r+0x18>
 800c430:	f023 0303 	bic.w	r3, r3, #3
 800c434:	f043 0302 	orr.w	r3, r3, #2
 800c438:	81a3      	strh	r3, [r4, #12]
 800c43a:	e7e3      	b.n	800c404 <__smakebuf_r+0xc>
 800c43c:	89a3      	ldrh	r3, [r4, #12]
 800c43e:	6020      	str	r0, [r4, #0]
 800c440:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c444:	81a3      	strh	r3, [r4, #12]
 800c446:	9b00      	ldr	r3, [sp, #0]
 800c448:	6163      	str	r3, [r4, #20]
 800c44a:	9b01      	ldr	r3, [sp, #4]
 800c44c:	6120      	str	r0, [r4, #16]
 800c44e:	b15b      	cbz	r3, 800c468 <__smakebuf_r+0x70>
 800c450:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c454:	4630      	mov	r0, r6
 800c456:	f000 f81d 	bl	800c494 <_isatty_r>
 800c45a:	b128      	cbz	r0, 800c468 <__smakebuf_r+0x70>
 800c45c:	89a3      	ldrh	r3, [r4, #12]
 800c45e:	f023 0303 	bic.w	r3, r3, #3
 800c462:	f043 0301 	orr.w	r3, r3, #1
 800c466:	81a3      	strh	r3, [r4, #12]
 800c468:	89a3      	ldrh	r3, [r4, #12]
 800c46a:	431d      	orrs	r5, r3
 800c46c:	81a5      	strh	r5, [r4, #12]
 800c46e:	e7cf      	b.n	800c410 <__smakebuf_r+0x18>

0800c470 <_fstat_r>:
 800c470:	b538      	push	{r3, r4, r5, lr}
 800c472:	4d07      	ldr	r5, [pc, #28]	; (800c490 <_fstat_r+0x20>)
 800c474:	2300      	movs	r3, #0
 800c476:	4604      	mov	r4, r0
 800c478:	4608      	mov	r0, r1
 800c47a:	4611      	mov	r1, r2
 800c47c:	602b      	str	r3, [r5, #0]
 800c47e:	f7f5 ff9c 	bl	80023ba <_fstat>
 800c482:	1c43      	adds	r3, r0, #1
 800c484:	d102      	bne.n	800c48c <_fstat_r+0x1c>
 800c486:	682b      	ldr	r3, [r5, #0]
 800c488:	b103      	cbz	r3, 800c48c <_fstat_r+0x1c>
 800c48a:	6023      	str	r3, [r4, #0]
 800c48c:	bd38      	pop	{r3, r4, r5, pc}
 800c48e:	bf00      	nop
 800c490:	200621c8 	.word	0x200621c8

0800c494 <_isatty_r>:
 800c494:	b538      	push	{r3, r4, r5, lr}
 800c496:	4d06      	ldr	r5, [pc, #24]	; (800c4b0 <_isatty_r+0x1c>)
 800c498:	2300      	movs	r3, #0
 800c49a:	4604      	mov	r4, r0
 800c49c:	4608      	mov	r0, r1
 800c49e:	602b      	str	r3, [r5, #0]
 800c4a0:	f7f5 ff9b 	bl	80023da <_isatty>
 800c4a4:	1c43      	adds	r3, r0, #1
 800c4a6:	d102      	bne.n	800c4ae <_isatty_r+0x1a>
 800c4a8:	682b      	ldr	r3, [r5, #0]
 800c4aa:	b103      	cbz	r3, 800c4ae <_isatty_r+0x1a>
 800c4ac:	6023      	str	r3, [r4, #0]
 800c4ae:	bd38      	pop	{r3, r4, r5, pc}
 800c4b0:	200621c8 	.word	0x200621c8

0800c4b4 <sqrtf>:
 800c4b4:	b508      	push	{r3, lr}
 800c4b6:	ed2d 8b02 	vpush	{d8}
 800c4ba:	eeb0 8a40 	vmov.f32	s16, s0
 800c4be:	f000 f817 	bl	800c4f0 <__ieee754_sqrtf>
 800c4c2:	eeb4 8a48 	vcmp.f32	s16, s16
 800c4c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4ca:	d60c      	bvs.n	800c4e6 <sqrtf+0x32>
 800c4cc:	eddf 8a07 	vldr	s17, [pc, #28]	; 800c4ec <sqrtf+0x38>
 800c4d0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c4d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4d8:	d505      	bpl.n	800c4e6 <sqrtf+0x32>
 800c4da:	f7fd ff45 	bl	800a368 <__errno>
 800c4de:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c4e2:	2321      	movs	r3, #33	; 0x21
 800c4e4:	6003      	str	r3, [r0, #0]
 800c4e6:	ecbd 8b02 	vpop	{d8}
 800c4ea:	bd08      	pop	{r3, pc}
 800c4ec:	00000000 	.word	0x00000000

0800c4f0 <__ieee754_sqrtf>:
 800c4f0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c4f4:	4770      	bx	lr
	...

0800c4f8 <_init>:
 800c4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4fa:	bf00      	nop
 800c4fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4fe:	bc08      	pop	{r3}
 800c500:	469e      	mov	lr, r3
 800c502:	4770      	bx	lr

0800c504 <_fini>:
 800c504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c506:	bf00      	nop
 800c508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c50a:	bc08      	pop	{r3}
 800c50c:	469e      	mov	lr, r3
 800c50e:	4770      	bx	lr
