// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtb_axi4_ram_tests.h for the primary calling header

#ifndef VERILATED_VTB_AXI4_RAM_TESTS___024ROOT_H_
#define VERILATED_VTB_AXI4_RAM_TESTS___024ROOT_H_  // guard

#include "verilated.h"
#include "verilated_timing.h"


class Vtb_axi4_ram_tests__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vtb_axi4_ram_tests___024root final : public VerilatedModule {
  public:

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clk,0,0);
        VL_IN8(reset,0,0);
        VL_OUT8(done,0,0);
        VL_OUT8(edge_pass,0,0);
        VL_OUT8(corner_pass,0,0);
        CData/*0:0*/ tb_axi4_ram_tests__DOT____Vxrand_h9c26aeca__2;
        CData/*1:0*/ tb_axi4_ram_tests__DOT____Vxrand_h9c26f49d__2;
        CData/*0:0*/ tb_axi4_ram_tests__DOT____Vxrand_h9c26aeca__1;
        CData/*1:0*/ tb_axi4_ram_tests__DOT____Vxrand_h9c26f49d__1;
        CData/*0:0*/ tb_axi4_ram_tests__DOT____Vxrand_h9c26aeca__0;
        CData/*7:0*/ tb_axi4_ram_tests__DOT____Vxrand_h9c2595cd__1;
        CData/*1:0*/ tb_axi4_ram_tests__DOT____Vxrand_h9c26f49d__0;
        CData/*7:0*/ tb_axi4_ram_tests__DOT____Vxrand_h9c2595cd__0;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__s_axi_awid;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__s_axi_awlen;
        CData/*2:0*/ tb_axi4_ram_tests__DOT__s_axi_awsize;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__s_axi_awburst;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__s_axi_awlock;
        CData/*3:0*/ tb_axi4_ram_tests__DOT__s_axi_awcache;
        CData/*2:0*/ tb_axi4_ram_tests__DOT__s_axi_awprot;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__s_axi_awvalid;
        CData/*3:0*/ tb_axi4_ram_tests__DOT__s_axi_wstrb;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__s_axi_wlast;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__s_axi_wvalid;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__s_axi_bready;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__s_axi_arid;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__s_axi_arlen;
        CData/*2:0*/ tb_axi4_ram_tests__DOT__s_axi_arsize;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__s_axi_arburst;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__s_axi_arlock;
        CData/*3:0*/ tb_axi4_ram_tests__DOT__s_axi_arcache;
        CData/*2:0*/ tb_axi4_ram_tests__DOT__s_axi_arprot;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__s_axi_arvalid;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__s_axi_rready;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__force_rst;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_rst;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__last_bid;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__last_rid;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__last_rlast;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__last_bresp;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__last_rresp;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__mon_en;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__stab_fail;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__mon_r_armed;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__mon_b_armed;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__mon_bid;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__corner1__DOT__cap_last;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__corner1__DOT__got;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__corner3__DOT__cap_resp;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__corner3__DOT__cap_last;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__corner3__DOT__got;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_state_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_state_next;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_state_reg;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_state_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__mem_wr_en;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__mem_rd_en;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_id_reg;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_id_next;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_count_reg;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_count_next;
        CData/*2:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_size_reg;
        CData/*2:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_size_next;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_burst_reg;
    };
    struct {
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_burst_next;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_id_reg;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_id_next;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_count_reg;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_count_next;
        CData/*2:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_size_reg;
        CData/*2:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_size_next;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_burst_reg;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_burst_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_awready_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_awready_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_wready_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_wready_next;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_bid_reg;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_bid_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_bvalid_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_bvalid_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_arready_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_arready_next;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rid_reg;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rid_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rlast_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rlast_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rvalid_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rvalid_next;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rid_pipe_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rlast_pipe_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rvalid_pipe_reg;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rresp_reg;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rresp_pipe_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_state_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_state_next;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_state_reg;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_state_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__mem_wr_en;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__mem_rd_en;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_id_reg;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_id_next;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_count_reg;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_count_next;
        CData/*2:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_size_reg;
        CData/*2:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_size_next;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_burst_reg;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_burst_next;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_id_reg;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_id_next;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_count_reg;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_count_next;
        CData/*2:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_size_reg;
        CData/*2:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_size_next;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_burst_reg;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_burst_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_awready_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_awready_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_wready_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_wready_next;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_bid_reg;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_bid_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_bvalid_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_bvalid_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_arready_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_arready_next;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rid_reg;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rid_next;
    };
    struct {
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rlast_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rlast_next;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rvalid_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rvalid_next;
        CData/*7:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rid_pipe_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rlast_pipe_reg;
        CData/*0:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rvalid_pipe_reg;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rresp_reg;
        CData/*1:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rresp_pipe_reg;
        CData/*2:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut__DOT__next_addr__70__size;
        CData/*1:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut__DOT__next_addr__70__burst;
        CData/*2:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut__DOT__next_addr__71__size;
        CData/*1:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut__DOT__next_addr__71__burst;
        CData/*2:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut_pipe__DOT__next_addr__72__size;
        CData/*1:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut_pipe__DOT__next_addr__72__burst;
        CData/*2:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut_pipe__DOT__next_addr__73__size;
        CData/*1:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut_pipe__DOT__next_addr__73__burst;
        CData/*0:0*/ __Vtrigprevexpr___TOP__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__reset__0;
        CData/*0:0*/ __VactContinue;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__s_axi_awaddr;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__s_axi_araddr;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__corner3__DOT__PA;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_addr_reg;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_addr_next;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_addr_reg;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_addr_next;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_wrap_mask_reg;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut__DOT__write_wrap_mask_next;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_wrap_mask_reg;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut__DOT__read_wrap_mask_next;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut__DOT__next_addr__Vstatic__incr;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_addr_reg;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_addr_next;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_addr_reg;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_addr_next;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_wrap_mask_reg;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__write_wrap_mask_next;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_wrap_mask_reg;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__read_wrap_mask_next;
        SData/*15:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__next_addr__Vstatic__incr;
        SData/*15:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut__DOT__next_addr__70__Vfuncout;
        SData/*15:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut__DOT__next_addr__70__addr;
        SData/*15:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut__DOT__next_addr__70__wrap_mask;
        SData/*15:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut__DOT__next_addr__71__Vfuncout;
        SData/*15:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut__DOT__next_addr__71__addr;
        SData/*15:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut__DOT__next_addr__71__wrap_mask;
        SData/*15:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut_pipe__DOT__next_addr__72__Vfuncout;
        SData/*15:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut_pipe__DOT__next_addr__72__addr;
        SData/*15:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut_pipe__DOT__next_addr__72__wrap_mask;
        SData/*15:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut_pipe__DOT__next_addr__73__Vfuncout;
        SData/*15:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut_pipe__DOT__next_addr__73__addr;
        SData/*15:0*/ __Vfunc_tb_axi4_ram_tests__DOT__dut_pipe__DOT__next_addr__73__wrap_mask;
        IData/*31:0*/ tb_axi4_ram_tests__DOT____Vxrand_h9c23eb16__2;
        IData/*31:0*/ tb_axi4_ram_tests__DOT____Vxrand_h9c23eb16__1;
        IData/*31:0*/ tb_axi4_ram_tests__DOT____Vxrand_h9c23eb16__0;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__s_axi_wdata;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__errors;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__edge_fail;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__corner_fail;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__last_rdata;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__mon_rdata;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__w;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__bcount;
    };
    struct {
        IData/*31:0*/ tb_axi4_ram_tests__DOT__k;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__corner1__DOT__DX;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__corner1__DOT__DY;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__corner1__DOT__cap_data;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__corner1__DOT__cw;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__corner1__DOT__drain;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__corner2__DOT__D1;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__corner2__DOT__D2;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__corner2__DOT__cbcount;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__corner2__DOT__cw;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__corner3__DOT__cap_data;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__corner3__DOT__cw;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rdata_reg;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rdata_next;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__dut__DOT__s_axi_rdata_pipe_reg;
        VlWide<512>/*16383:0*/ tb_axi4_ram_tests__DOT__dut__DOT__mem_written;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__dut__DOT__i;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__dut__DOT__j;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rdata_reg;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rdata_next;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__s_axi_rdata_pipe_reg;
        VlWide<512>/*16383:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__mem_written;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__i;
        IData/*31:0*/ tb_axi4_ram_tests__DOT__dut_pipe__DOT__j;
        IData/*31:0*/ __VstlIterCount;
        IData/*31:0*/ __VicoIterCount;
        IData/*31:0*/ __VactIterCount;
        VlUnpacked<IData/*31:0*/, 16384> tb_axi4_ram_tests__DOT__dut__DOT__mem;
        VlUnpacked<IData/*31:0*/, 16384> tb_axi4_ram_tests__DOT__dut_pipe__DOT__mem;
        VlUnpacked<CData/*0:0*/, 6> __Vm_traceActivity;
    };
    VlTriggerScheduler __VtrigSched_h9fca03cb__0;
    VlTriggerScheduler __VtrigSched_h44bcd263__0;
    VlTriggerScheduler __VtrigSched_h44bcd224__0;
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<3> __VactTriggered;
    VlTriggerVec<3> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vtb_axi4_ram_tests__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vtb_axi4_ram_tests___024root(Vtb_axi4_ram_tests__Syms* symsp, const char* v__name);
    ~Vtb_axi4_ram_tests___024root();
    VL_UNCOPYABLE(Vtb_axi4_ram_tests___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
