<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ContikiNG: arch/cpu/cc253x/cc253x.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doc-style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ContikiNG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_ea38d20b990ae68b37391eb35e115b9c.html">cpu</a></li><li class="navelem"><a class="el" href="dir_f7acb0156eee8d20b9f175907412ccbb.html">cc253x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cc253x.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a00572.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011, George Oikonomou - &lt;oikonomou@users.sourceforge.net&gt;</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 3. Neither the name of the Institute nor the names of its contributors</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    may be used to endorse or promote products derived from this software</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE INSTITUTE AND CONTRIBUTORS ``AS IS&#39;&#39; AND</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * ARE DISCLAIMED.  IN NO EVENT SHALL THE INSTITUTE OR CONTRIBUTORS BE LIABLE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * This file is part of the Contiki operating system.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * \file</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *   Definitions for TI/Chipcon cc2530, cc2531 and cc2533 SFR registers.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *   Based on information in:</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *   &quot;CC253x System-on-Chip Solution for 2.4-GHz IEEE 802.15.4 and ZigBee®</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *    Applications&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *   Literature Number: SWRU191B. April 2009–Revised September 2010</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * \author</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *         George Oikonomou - &lt;oikonomou@users.sourceforge.net&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#ifndef CC253X_H_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define CC253X_H_</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Compiler Abstraction */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &lt;compiler.h&gt;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/*---------------------------------------------------------------------------</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * Interrupt Vectors</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * (Table 2.5, page 40)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define RFERR_VECTOR     0  </span><span class="comment">/* RF TXFIFO underflow and RXFIFO overflow. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define ADC_VECTOR       1  </span><span class="comment">/* ADC end of conversion */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define URX0_VECTOR      2  </span><span class="comment">/* USART 0 RX complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define URX1_VECTOR      3  </span><span class="comment">/* USART 1 RX complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define ENC_VECTOR       4  </span><span class="comment">/* AES encryption/decryption complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define ST_VECTOR        5  </span><span class="comment">/* Sleep Timer compare */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define P2INT_VECTOR     6  </span><span class="comment">/* Port 2 inputs/USB/I2C */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define UTX0_VECTOR      7  </span><span class="comment">/* USART 0 TX complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define DMA_VECTOR       8  </span><span class="comment">/* DMA transfer complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define T1_VECTOR        9  </span><span class="comment">/* Timer 1 (16-bit) capture/compare/overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define T2_VECTOR       10  </span><span class="comment">/* Timer 2 (MAC Timer) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define T3_VECTOR       11  </span><span class="comment">/* Timer 3 (8-bit) compare/overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define T4_VECTOR       12  </span><span class="comment">/* Timer 4 (8-bit) compare/overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define P0INT_VECTOR    13  </span><span class="comment">/* Port 0 inputs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define UTX1_VECTOR     14  </span><span class="comment">/* USART1 TX complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define P1INT_VECTOR    15  </span><span class="comment">/* Port 1 inputs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define RF_VECTOR       16  </span><span class="comment">/* RF general interrupts */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define WDT_VECTOR      17  </span><span class="comment">/* Watchdog overflow in timer mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*---------------------------------------------------------------------------</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> * Special Function Registers and BITs</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * (Table 2.1, page 27)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> *---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* 8051 Internals */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;SFR(P0,        0x80); <span class="comment">/* Port 0 */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  SBIT(P0_7,     0x80, 7); <span class="comment">/* Port 0 bit 7 */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  SBIT(P0_6,     0x80, 6); <span class="comment">/* Port 0 bit 6 */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  SBIT(P0_5,     0x80, 5); <span class="comment">/* Port 0 bit 5 */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  SBIT(P0_4,     0x80, 4); <span class="comment">/* Port 0 bit 4 */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  SBIT(P0_3,     0x80, 3); <span class="comment">/* Port 0 bit 3 */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  SBIT(P0_2,     0x80, 2); <span class="comment">/* Port 0 bit 2 */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  SBIT(P0_1,     0x80, 1); <span class="comment">/* Port 0 bit 1 */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  SBIT(P0_0,     0x80, 0); <span class="comment">/* Port 0 bit 0 */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;SFR(SP,        0x81); <span class="comment">/* Stack pointer */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;SFR(DPL0,      0x82); <span class="comment">/* Data pointer 0 low byte */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;SFR(DPH0,      0x83); <span class="comment">/* Data pointer 0 high byte */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;SFR(DPL1,      0x84); <span class="comment">/* Data pointer 1 low byte */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;SFR(DPH1,      0x85); <span class="comment">/* Data pointer 1 high byte */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;SFR(PCON,      0x87); <span class="comment">/* Power mode control */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;SFR(TCON,      0x88); <span class="comment">/* Interrupt flags */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  SBIT(URX1IF,   0x88, 7); <span class="comment">/* USART1 RX interrupt flag */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  SBIT(ADCIF,    0x88, 5); <span class="comment">/* ADC interrupt flag */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  SBIT(URX0IF,   0x88, 3); <span class="comment">/* USART0 RX interrupt flag */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  SBIT(IT1,      0x88, 2); <span class="comment">/* Reserved. Must always be set to 1 */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  SBIT(RFERRIF,  0x88, 1); <span class="comment">/* RF TXFIFO/RXFIFO interrupt flag */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  SBIT(IT0,      0x88, 0); <span class="comment">/* Reserved. Must always be set to 1 */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;SFR(P1,        0x90); <span class="comment">/* Port 1 */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  SBIT(P1_7,     0x90, 7); <span class="comment">/* Port 1 bit 7 */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  SBIT(P1_6,     0x90, 6); <span class="comment">/* Port 1 bit 6 */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  SBIT(P1_5,     0x90, 5); <span class="comment">/* Port 1 bit 5 */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  SBIT(P1_4,     0x90, 4); <span class="comment">/* Port 1 bit 4 */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  SBIT(P1_3,     0x90, 3); <span class="comment">/* Port 1 bit 3 */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  SBIT(P1_2,     0x90, 2); <span class="comment">/* Port 1 bit 2 */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  SBIT(P1_1,     0x90, 1); <span class="comment">/* Port 1 bit 1 */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  SBIT(P1_0,     0x90, 0); <span class="comment">/* Port 1 bit 0 */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;SFR(DPS,       0x92); <span class="comment">/* Data pointer select */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;SFR(S0CON,     0x98); <span class="comment">/* Interrupt flags 2 */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  SBIT(ENCIF_1,  0x98, 1); <span class="comment">/* AES Interrupt flag 1 */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  SBIT(ENCIF_0,  0x98, 0); <span class="comment">/* AES Interrupt flag 0 */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;SFR(IEN2,      0x9A); <span class="comment">/* Interrupt enable 2 */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;SFR(S1CON,     0x9B); <span class="comment">/* Interrupt flags 3 */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;SFR(P2,        0xA0); <span class="comment">/* Port 2 */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  SBIT(P2_7,     0xA0, 7); <span class="comment">/* Port 2 bit 7 */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  SBIT(P2_6,     0xA0, 6); <span class="comment">/* Port 2 bit 6 */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  SBIT(P2_5,     0xA0, 5); <span class="comment">/* Port 2 bit 5 */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  SBIT(P2_4,     0xA0, 4); <span class="comment">/* Port 2 bit 4 */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  SBIT(P2_3,     0xA0, 3); <span class="comment">/* Port 2 bit 3 */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  SBIT(P2_2,     0xA0, 2); <span class="comment">/* Port 2 bit 2 */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  SBIT(P2_1,     0xA0, 1); <span class="comment">/* Port 2 bit 1 */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  SBIT(P2_0,     0xA0, 0); <span class="comment">/* Port 2 bit 0 */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;SFR(IEN0,      0xA8); <span class="comment">/* Interrupt enable 0 */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  SBIT(EA,       0xA8, 7); <span class="comment">/* All interrupts - enable/disable */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  SBIT(STIE,     0xA8, 5); <span class="comment">/* Sleep Timer interrupt enable */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  SBIT(ENCIE,    0xA8, 4); <span class="comment">/* AES encryption/decryption interrupt enable */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  SBIT(URX1IE,   0xA8, 3); <span class="comment">/* USART1 RX interrupt enable */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  SBIT(URX0IE,   0xA8, 2); <span class="comment">/* USART0 RX interrupt enable */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  SBIT(ADCIE,    0xA8, 1); <span class="comment">/* ADC interrupt enable */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  SBIT(RFERRIE,  0xA8, 0); <span class="comment">/* RF TXFIFO/RXFIFO interrupt enable */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;SFR(IP0,       0xA9); <span class="comment">/* Interrupt priority 0 */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;SFR(IEN1,      0xB8); <span class="comment">/* Interrupt enable 1 */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  SBIT(P0IE,     0xB8, 5); <span class="comment">/* Port 0 interrupt enable */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  SBIT(T4IE,     0xB8, 4); <span class="comment">/* Timer 4 interrupt enable */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  SBIT(T3IE,     0xB8, 3); <span class="comment">/* Timer 3 interrupt enable */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  SBIT(T2IE,     0xB8, 2); <span class="comment">/* Timer 2 interrupt enable */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  SBIT(T1IE,     0xB8, 1); <span class="comment">/* Timer 1 interrupt enable */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  SBIT(DMAIE,    0xB8, 0); <span class="comment">/* DMA Transfer interrupt enable */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;SFR(IP1,       0xB9); <span class="comment">/* Interrupt priority 1 */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;SFR(IRCON,     0xC0); <span class="comment">/* Interrupt flags 4 */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  SBIT(STIF,     0xC0, 7); <span class="comment">/* Sleep Timer interrupt flag */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  SBIT(P0IF,     0xC0, 5); <span class="comment">/* Port 0 interrupt flag */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  SBIT(T4IF,     0xC0, 4); <span class="comment">/* Timer 4 interrupt flag */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  SBIT(T3IF,     0xC0, 3); <span class="comment">/* Timer 3 interrupt flag */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  SBIT(T2IF,     0xC0, 2); <span class="comment">/* Timer 2 interrupt flag */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  SBIT(T1IF,     0xC0, 1); <span class="comment">/* Timer 1 interrupt flag */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  SBIT(DMAIF,    0xC0, 0); <span class="comment">/* DMA-complete interrupt flag */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;SFR(PSW,       0xD0); <span class="comment">/* Program status word */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  SBIT(CY,       0xD0, 7); <span class="comment">/* Carry flag */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  SBIT(AC,       0xD0, 6); <span class="comment">/* Auxiliary carry flag */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  SBIT(F0,       0xD0, 5); <span class="comment">/* User-defined flag 1, bit addressable */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  SBIT(RS1,      0xD0, 4); <span class="comment">/* Register bank select, bit 1 */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  SBIT(RS0,      0xD0, 3); <span class="comment">/* Register bank select, bit 0 */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  SBIT(OV,       0xD0, 2); <span class="comment">/* Overflow flag */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  SBIT(F1,       0xD0, 1); <span class="comment">/* User-defined flag 0, bit addressable */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  SBIT(P,        0xD0, 0); <span class="comment">/* Parity flag */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;SFR(ACC,       0xE0); <span class="comment">/* Accumulator */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  SBIT(ACC_7,    0xE0, 7); <span class="comment">/* Accumulator bit 7 */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  SBIT(ACC_6,    0xE0, 6); <span class="comment">/* Accumulator bit 6 */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  SBIT(ACC_5,    0xE0, 5); <span class="comment">/* Accumulator bit 5 */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  SBIT(ACC_4,    0xE0, 4); <span class="comment">/* Accumulator bit 4 */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  SBIT(ACC_3,    0xE0, 3); <span class="comment">/* Accumulator bit 3 */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  SBIT(ACC_2,    0xE0, 2); <span class="comment">/* Accumulator bit 2 */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  SBIT(ACC_1,    0xE0, 1); <span class="comment">/* Accumulator bit 1 */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  SBIT(ACC_0,    0xE0, 0); <span class="comment">/* Accumulator bit 0 */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;SFR(IRCON2,    0xE8); <span class="comment">/* Interrupt flags 5 */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  SBIT(WDTIF,    0xE8, 4); <span class="comment">/* Watchdog Timer interrupt flag */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  SBIT(P1IF,     0xE8, 3); <span class="comment">/* Port 1 Interrupt flag */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  SBIT(UTX1IF,   0xE8, 2); <span class="comment">/* USART1 TX interrupt flag */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  SBIT(UTX0IF,   0xE8, 1); <span class="comment">/* USART0 TX interrupt flag */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  SBIT(P2IF,     0xE8, 0); <span class="comment">/* Port 2 interrupt flag */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;SFR(B,         0xF0); <span class="comment">/* B Register */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  SBIT(B_7,      0xF0, 7); <span class="comment">/* Register B bit 7 */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  SBIT(B_6,      0xF0, 6); <span class="comment">/* Register B bit 6 */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  SBIT(B_5,      0xF0, 5); <span class="comment">/* Register B bit 5 */</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  SBIT(B_4,      0xF0, 4); <span class="comment">/* Register B bit 4 */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  SBIT(B_3,      0xF0, 3); <span class="comment">/* Register B bit 3 */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  SBIT(B_2,      0xF0, 2); <span class="comment">/* Register B bit 2 */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  SBIT(B_1,      0xF0, 1); <span class="comment">/* Register B bit 1 */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  SBIT(B_0,      0xF0, 0); <span class="comment">/* Register B bit 0 */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* ADC */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;SFR(ADCCON1,   0xB4); <span class="comment">/* ADC control 1 */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;SFR(ADCCON2,   0xB5); <span class="comment">/* ADC control 2 */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;SFR(ADCCON3,   0xB6); <span class="comment">/* ADC control 3 */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;SFR(ADCL,      0xBA); <span class="comment">/* ADC data low */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;SFR(ADCH,      0xBB); <span class="comment">/* ADC data high */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;SFR(RNDL,      0xBC); <span class="comment">/* Random number generator data low */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;SFR(RNDH,      0xBD); <span class="comment">/* Random number generator data high */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/* AES Coprocessor */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;SFR(ENCDI,     0xB1); <span class="comment">/* Encryption/decryption input data */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;SFR(ENCDO,     0xB2); <span class="comment">/* Encryption/decryption output data */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;SFR(ENCCS,     0xB3); <span class="comment">/* Encryption/decryption control and status */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* DMA Controller */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;SFR(DMAIRQ,    0xD1); <span class="comment">/* DMA interrupt flag */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;SFR(DMA1CFGL,  0xD2); <span class="comment">/* DMA channel 1–4 configuration address low */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;SFR(DMA1CFGH,  0xD3); <span class="comment">/* DMA channel 1–4 configuration address high */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;SFR(DMA0CFGL,  0xD4); <span class="comment">/* DMA channel 0 configuration address low */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;SFR(DMA0CFGH,  0xD5); <span class="comment">/* DMA channel 0 configuration address high */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;SFR(DMAARM,    0xD6); <span class="comment">/* DMA channel armed */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;SFR(DMAREQ,    0xD7); <span class="comment">/* DMA channel start request and status */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* I/O */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;SFR(P0IFG,     0x89); <span class="comment">/* Port 0 interrupt status flag */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;SFR(P1IFG,     0x8A); <span class="comment">/* Port 1 interrupt status flag */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;SFR(P2IFG,     0x8B); <span class="comment">/* Port 2 interrupt status flag */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;SFR(PICTL,     0x8C); <span class="comment">/* Port pins interrupt mask and edge */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;SFR(P0IEN,     0xAB); <span class="comment">/* Port 0 interrupt mask */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;SFR(P1IEN,     0x8D); <span class="comment">/* Port 1 interrupt mask */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;SFR(P2IEN,     0xAC); <span class="comment">/* Port 2 interrupt mask */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;SFR(P0INP,     0x8F); <span class="comment">/* Port 0 input Mode */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;SFR(PERCFG,    0xF1); <span class="comment">/* Peripheral I/O control */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;SFR(APCFG,     0xF2); <span class="comment">/* Analog peripheral I/O configuration */</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;SFR(P0SEL,     0xF3); <span class="comment">/* Port 0 function select */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;SFR(P1SEL,     0xF4); <span class="comment">/* Port 1 function select */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;SFR(P2SEL,     0xF5); <span class="comment">/* Port 2 function select */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;SFR(P1INP,     0xF6); <span class="comment">/* Port 1 input mode */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;SFR(P2INP,     0xF7); <span class="comment">/* Port 2 input mode */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;SFR(P0DIR,     0xFD); <span class="comment">/* Port 0 direction */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;SFR(P1DIR,     0xFE); <span class="comment">/* Port 1 direction */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;SFR(P2DIR,     0xFF); <span class="comment">/* Port 2 direction */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;SFR(PMUX,      0xAE); <span class="comment">/* Power-down signal mux */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* Memory */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;SFR(MPAGE,     0x93); <span class="comment">/* Memory page select */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;SFR(_XPAGE,    0x93); <span class="comment">/* Memory page select - SDCC name */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;SFR(MEMCTR,    0xC7); <span class="comment">/* Memory system control */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;SFR(FMAP,      0x9F); <span class="comment">/* Flash-memory bank mapping */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;SFR(PSBANK,    0x9F); <span class="comment">/* Flash-memory bank mapping - SDCC name */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* RF */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;SFR(RFIRQF1,   0x91); <span class="comment">/* RF interrupt flags MSB */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;SFR(RFD,       0xD9); <span class="comment">/* RF data */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;SFR(RFST,      0xE1); <span class="comment">/* RF command strobe */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;SFR(RFIRQF0,   0xE9); <span class="comment">/* RF interrupt flags LSB */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;SFR(RFERRF,    0xBF); <span class="comment">/* RF error interrupt flags */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* Sleep Timer */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;SFR(ST0,       0x95); <span class="comment">/* Sleep Timer 0 */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;SFR(ST1,       0x96); <span class="comment">/* Sleep Timer 1 */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;SFR(ST2,       0x97); <span class="comment">/* Sleep Timer 2 */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;SFR(STLOAD,    0xAD); <span class="comment">/* Sleep-timer load status */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;SFR(SLEEPCMD,  0xBE); <span class="comment">/* Sleep-mode control command */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;SFR(SLEEPSTA,  0x9D); <span class="comment">/* Sleep-mode control status */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* Power Management and Clocks */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;SFR(CLKCONCMD, 0xC6); <span class="comment">/* Clock control command */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;SFR(CLKCONSTA, 0x9E); <span class="comment">/* Clock control status */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* Timer 1 */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;SFR(T1CC0L,    0xDA); <span class="comment">/* Timer 1 channel 0 capture/compare value low */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;SFR(T1CC0H,    0xDB); <span class="comment">/* Timer 1 channel 0 capture/compare value high */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;SFR(T1CC1L,    0xDC); <span class="comment">/* Timer 1 channel 1 capture/compare value low */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;SFR(T1CC1H,    0xDD); <span class="comment">/* Timer 1 channel 1 capture/compare value high */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;SFR(T1CC2L,    0xDE); <span class="comment">/* Timer 1 channel 2 capture/compare value low */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;SFR(T1CC2H,    0xDF); <span class="comment">/* Timer 1 channel 2 capture/compare value high */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;SFR(T1CNTL,    0xE2); <span class="comment">/* Timer 1 counter low */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;SFR(T1CNTH,    0xE3); <span class="comment">/* Timer 1 counter high */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;SFR(T1CTL,     0xE4); <span class="comment">/* Timer 1 control and status */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;SFR(T1CCTL0,   0xE5); <span class="comment">/* Timer 1 channel 0 capture/compare control */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;SFR(T1CCTL1,   0xE6); <span class="comment">/* Timer 1 channel 1 capture/compare control */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;SFR(T1CCTL2,   0xE7); <span class="comment">/* Timer 1 channel 2 capture/compare control */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;SFR(T1STAT,    0xAF); <span class="comment">/* Timer 1 status */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* Timer 2 (MAC Timer) */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;SFR(T2CTRL,    0x94); <span class="comment">/* Timer 2 control */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;SFR(T2EVTCFG,  0x9C); <span class="comment">/* Timer 2 event configuration */</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;SFR(T2IRQF,    0xA1); <span class="comment">/* Timer 2 interrupt flags */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;SFR(T2M0,      0xA2); <span class="comment">/* Timer 2 multiplexed register 0 */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;SFR(T2M1,      0xA3); <span class="comment">/* Timer 2 multiplexed register 1 */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;SFR(T2MOVF0,   0xA4); <span class="comment">/* Timer 2 multiplexed overflow register 0 */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;SFR(T2MOVF1,   0xA5); <span class="comment">/* Timer 2 multiplexed overflow register 1 */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;SFR(T2MOVF2,   0xA6); <span class="comment">/* Timer 2 multiplexed overflow register 2 */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;SFR(T2IRQM,    0xA7); <span class="comment">/* Timer 2 interrupt mask */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;SFR(T2MSEL,    0xC3); <span class="comment">/* Timer 2 multiplex select */</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/* Timer 3 */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;SFR(T3CNT,     0xCA); <span class="comment">/* Timer 3 counter */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;SFR(T3CTL,     0xCB); <span class="comment">/* Timer 3 control */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;SFR(T3CCTL0,   0xCC); <span class="comment">/* Timer 3 channel 0 compare control */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;SFR(T3CC0,     0xCD); <span class="comment">/* Timer 3 channel 0 compare value */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;SFR(T3CCTL1,   0xCE); <span class="comment">/* Timer 3 channel 1 compare control */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;SFR(T3CC1,     0xCF); <span class="comment">/* Timer 3 channel 1 compare value */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/* Timer 4 */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;SFR(T4CNT,     0xEA); <span class="comment">/* Timer 4 counter */</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;SFR(T4CTL,     0xEB); <span class="comment">/* Timer 4 control */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;SFR(T4CCTL0,   0xEC); <span class="comment">/* Timer 4 channel 0 compare control */</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;SFR(T4CC0,     0xED); <span class="comment">/* Timer 4 channel 0 compare value */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;SFR(T4CCTL1,   0xEE); <span class="comment">/* Timer 4 channel 1 compare control */</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;SFR(T4CC1,     0xEF); <span class="comment">/* Timer 4 channel 1 compare value */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/* Timer 1, 3, 4 join Interrupts */</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;SFR(TIMIF,     0xD8); <span class="comment">/* Timers 1/3/4 joint interrupt mask/flags */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  SBIT(OVFIM,    0xD8, 6); <span class="comment">/* Timer 1 overflow interrupt mask */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  SBIT(T4CH1IF,  0xD8, 5); <span class="comment">/* Timer 4 channel 1 interrupt flag */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  SBIT(T4CH0IF,  0xD8, 4); <span class="comment">/* Timer 4 channel 0 interrupt flag */</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  SBIT(T4OVFIF,  0xD8, 3); <span class="comment">/* Timer 4 overflow interrupt flag */</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  SBIT(T3CH1IF,  0xD8, 2); <span class="comment">/* Timer 3 channel 1 interrupt flag */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  SBIT(T3CH0IF,  0xD8, 1); <span class="comment">/* Timer 3 channel 0 interrupt flag */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  SBIT(T3OVFIF,  0xD8, 0); <span class="comment">/* Timer 3 overflow interrupt flag */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">/* USART 0 */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;SFR(U0CSR,     0x86); <span class="comment">/* USART 0 control and status */</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;SFR(U0DBUF,    0xC1); <span class="comment">/* USART 0 receive/transmit data buffer */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;SFR(U0BAUD,    0xC2); <span class="comment">/* USART 0 baud-rate control */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;SFR(U0UCR,     0xC4); <span class="comment">/* USART 0 UART control */</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;SFR(U0GCR,     0xC5); <span class="comment">/* USART 0 generic control */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* USART 1 */</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;SFR(U1CSR,     0xF8); <span class="comment">/* USART 1 control and status */</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  SBIT(MODE,     0xF8, 7); <span class="comment">/* USART mode select */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  SBIT(RE,       0xF8, 6); <span class="comment">/* UART receiver enable */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  SBIT(SLAVE,    0xF8, 5); <span class="comment">/* SPI master- or slave mode select */</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  SBIT(FE,       0xF8, 4); <span class="comment">/* UART framing error status */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  SBIT(ERR,      0xF8, 3); <span class="comment">/* UART parity error status */</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  SBIT(RX_BYTE,  0xF8, 2); <span class="comment">/* Receive byte status */</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  SBIT(TX_BYTE,  0xF8, 1); <span class="comment">/* Transmit byte status */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  SBIT(ACTIVE,   0xF8, 0); <span class="comment">/* USART transmit/receive active status */</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;SFR(U1DBUF,    0xF9); <span class="comment">/* USART 1 receive/transmit data buffer */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;SFR(U1BAUD,    0xFA); <span class="comment">/* USART 1 baud-rate control */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;SFR(U1UCR,     0xFB); <span class="comment">/* USART 1 UART control */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;SFR(U1GCR,     0xFC); <span class="comment">/* USART 1 Generic control */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* Watchdog Timer */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;SFR(WDCTL,     0xC9); <span class="comment">/* Watchdog Timer Control */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/*---------------------------------------------------------------------------</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> * XREG Registers (0x6000–0x63FF), excluding RF and USB registers</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> * (Table 2.2, page 31)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> *---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;SFRX(MONMUX ,    0x61A6); <span class="comment">/* Operational amplifier mode control (cc2530/31) */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;SFRX(OPAMPMC,    0x61A6); <span class="comment">/* Battery monitor MUX (cc2533) */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* I2C registers - cc2533 only */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;SFRX(I2CCFG,     0x6230); <span class="comment">/* I2C control */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;SFRX(I2CSTAT,    0x6231); <span class="comment">/* I2C status */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;SFRX(I2CDATA,    0x6232); <span class="comment">/* I2C data */</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;SFRX(I2CADDR,    0x6233); <span class="comment">/* I2C own slave address */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;SFRX(I2CWC,      0x6234); <span class="comment">/* Wrapper Control */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;SFRX(I2CIO,      0x6235); <span class="comment">/* GPIO */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/* End I2C registers */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;SFRX(OBSSEL0,    0x6243); <span class="comment">/* Observation output control - register 0 */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;SFRX(OBSSEL1,    0x6244); <span class="comment">/* Observation output control - register 1 */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;SFRX(OBSSEL2,    0x6245); <span class="comment">/* Observation output control - register 2 */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;SFRX(OBSSEL3,    0x6246); <span class="comment">/* Observation output control - register 3 */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;SFRX(OBSSEL4,    0x6247); <span class="comment">/* Observation output control - register 4 */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;SFRX(OBSSEL5,    0x6248); <span class="comment">/* Observation output control - register 5 */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;SFRX(CHVER,      0x6249); <span class="comment">/* Chip version */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;SFRX(CHIPID,     0x624A); <span class="comment">/* Chip identification */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/* TR0 below is renamed to TESTREG0 to avoid namespace conflicts with the</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> * bit-addressable TCON.TR0 on the default 8051. See SDCC bug 3513300 */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;SFRX(TESTREG0,   0x624B); <span class="comment">/* Test register 0 */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;SFRX(DBGDATA,    0x6260); <span class="comment">/* Debug interface write data */</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;SFRX(SRCRC,      0x6262); <span class="comment">/* Sleep reset CRC */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;SFRX(BATTMON,    0x6264); <span class="comment">/* Battery monitor */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;SFRX(IVCTRL,     0x6265); <span class="comment">/* Analog control register */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;SFRX(FCTL,       0x6270); <span class="comment">/* Flash control */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;SFRX(FADDRL,     0x6271); <span class="comment">/* Flash address low */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;SFRX(FADDRH,     0x6272); <span class="comment">/* Flash address high */</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;SFRX(FWDATA,     0x6273); <span class="comment">/* Flash write data */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;SFRX(CHIPINFO0,  0x6276); <span class="comment">/* Chip information byte 0 */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;SFRX(CHIPINFO1,  0x6277); <span class="comment">/* Chip information byte 1 */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;SFRX(IRCTL,      0x6281); <span class="comment">/* Timer 1 IR generation control */</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;SFRX(CLD,        0x6290); <span class="comment">/* Clock-loss detection */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;SFRX(XX_T1CCTL0, 0x62A0); <span class="comment">/* Timer 1 channel 0 capture/compare control (additional XREG mapping of SFR) */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;SFRX(XX_T1CCTL1, 0x62A1); <span class="comment">/* Timer 1 channel 1 capture/compare control (additional XREG mapping of SFR register) */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;SFRX(XX_T1CCTL2, 0x62A2); <span class="comment">/* Timer 1 channel 2 capture/compare control (additional XREG mapping of SFR register) */</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;SFRX(T1CCTL3,    0x62A3); <span class="comment">/* Timer 1 channel 3 capture/compare control */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;SFRX(T1CCTL4,    0x62A4); <span class="comment">/* Timer 1 channel 4 capture/compare control */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;SFRX(XX_T1CC0L,  0x62A6); <span class="comment">/* Timer 1 channel 0 capture/compare value low (additional XREG mapping of SFR register) */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;SFRX(XX_T1CC0H,  0x62A7); <span class="comment">/* Timer 1 channel 0 capture/compare value high (additional XREG mapping of SFR register) */</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;SFRX(XX_T1CC1L,  0x62A8); <span class="comment">/* Timer 1 channel 1 capture/compare value low (additional XREG mapping of SFR register) */</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;SFRX(XX_T1CC1H,  0x62A9); <span class="comment">/* Timer 1 channel 1 capture/compare value high (additional XREG mapping of SFR register) */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;SFRX(XX_T1CC2L,  0x62AA); <span class="comment">/* Timer 1 channel 2 capture/compare value low (additional XREG mapping of SFR register) */</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;SFRX(XX_T1CC2H,  0x62AB); <span class="comment">/* Timer 1 channel 2 capture/compare value high (additional XREG mapping of SFR register) */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;SFRX(T1CC3L,     0x62AC); <span class="comment">/* Timer 1 channel 3 capture/compare value low */</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;SFRX(T1CC3H,     0x62AD); <span class="comment">/* Timer 1 channel 3 capture/compare value high */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;SFRX(T1CC4L,     0x62AE); <span class="comment">/* Timer 1 channel 4 capture/compare value low */</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;SFRX(T1CC4H,     0x62AF); <span class="comment">/* Timer 1 channel 4 capture/compare value high */</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;SFRX(STCC,       0x62B0); <span class="comment">/* Sleep Timer capture control */</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;SFRX(STCS,       0x62B1); <span class="comment">/* Sleep Timer capture status */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;SFRX(STCV0,      0x62B2); <span class="comment">/* Sleep Timer capture value byte 0 */</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;SFRX(STCV1,      0x62B3); <span class="comment">/* Sleep Timer capture value byte 1 */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;SFRX(STCV2,      0x62B4); <span class="comment">/* Sleep Timer capture value byte 2 */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;SFRX(OPAMPC,     0x62C0); <span class="comment">/* Operational amplifier control */</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;SFRX(OPAMPS,     0x62C1); <span class="comment">/* Operational amplifier status */</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;SFRX(CMPCTL,     0x62D0); <span class="comment">/* Analog comparator control and status */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">/*---------------------------------------------------------------------------</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"> * Radio Registers</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"> * (Sec. 23, page 211)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"> *---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;SFRX(RFCORE_RAM,      0x6000); <span class="comment">/* RF Core Memory Map (0x6000 to 0x0617F) */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;SFRX(RXFIFO,          0x6000); <span class="comment">/* TXFIFO Direct Access (0x6000 to 0x607F) */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;SFRX(TXFIFO,          0x6080); <span class="comment">/* TXFIFO Direct Access (0x6080 to 0x60FF) */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;SFRX(SRC_ADDR_TABLE,  0x6100); <span class="comment">/* Source Address Table Start */</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/* Source Address Matching Result */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;SFRX(SRCRESMASK0,     0x6160); <span class="comment">/* Extended address matching */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;SFRX(SRCRESMASK1,     0x6161); <span class="comment">/* Short address matching */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;SFRX(SRCRESMASK2,     0x6162); <span class="comment">/* Source address match - 24-bit mask */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;SFRX(SRCRESINDEX,     0x6163); <span class="comment">/* Bit index of least-significant 1 in SRCRESMASK */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* Source Address Matching Control */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;SFRX(SRCEXTPENDEN0,   0x6164); <span class="comment">/* Ext. Address bit-mask 0 (LSB) */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;SFRX(SRCEXTPENDEN1,   0x6165); <span class="comment">/* Ext. Address bit-mask 1 */</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;SFRX(SRCEXTPENDEN2,   0x6166); <span class="comment">/* Ext. Address bit-mask 2 (MSB) */</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;SFRX(SRCSHORTPENDEN0, 0x6167); <span class="comment">/* Short Address bit-mask 0 (LSB) */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;SFRX(SRCSHORTPENDEN1, 0x6168); <span class="comment">/* Short Address bit-mask 1 */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;SFRX(SRCSHORTPENDEN2, 0x6169); <span class="comment">/* Short Address bit-mask 2 (MSB) */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/* Local Address Information (used during destination address filtering) */</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;SFRX(EXT_ADDR0,       0x616A); <span class="comment">/* IEEE extended address 0 */</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;SFRX(EXT_ADDR1,       0x616B); <span class="comment">/* IEEE extended address 1 */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;SFRX(EXT_ADDR2,       0x616C); <span class="comment">/* IEEE extended address 2 */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;SFRX(EXT_ADDR3,       0x616D); <span class="comment">/* IEEE extended address 3 */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;SFRX(EXT_ADDR4,       0x616E); <span class="comment">/* IEEE extended address 4 */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;SFRX(EXT_ADDR5,       0x616F); <span class="comment">/* IEEE extended address 5 */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;SFRX(EXT_ADDR6,       0x6170); <span class="comment">/* IEEE extended address 6 */</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;SFRX(EXT_ADDR7,       0x6171); <span class="comment">/* IEEE extended address 7 */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;SFRX(PAN_ID0,         0x6172); <span class="comment">/* PAN ID 0 */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;SFRX(PAN_ID1,         0x6173); <span class="comment">/* PAN ID 1 */</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;SFRX(SHORT_ADDR0,     0x6174); <span class="comment">/* Short Address 0 */</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;SFRX(SHORT_ADDR1,     0x6175); <span class="comment">/* Short Address 1 */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;SFRX(FRMFILT0,        0x6180); <span class="comment">/* Frame Filtering 0 */</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;SFRX(FRMFILT1,        0x6181); <span class="comment">/* Frame Filtering 1 */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;SFRX(SRCMATCH,        0x6182); <span class="comment">/* Source Address Matching and Pending Bits */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;SFRX(SRCSHORTEN0,     0x6183); <span class="comment">/* Short Address Matching 0 */</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;SFRX(SRCSHORTEN1,     0x6184); <span class="comment">/* Short Address Matching 1 */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;SFRX(SRCSHORTEN2,     0x6185); <span class="comment">/* Short Address Matching 2 */</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;SFRX(SRCEXTEN0,       0x6186); <span class="comment">/* Extended Address Matching 0 */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;SFRX(SRCEXTEN1,       0x6187); <span class="comment">/* Extended Address Matching 1 */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;SFRX(SRCEXTEN2,       0x6188); <span class="comment">/* Extended Address Matching 2 */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;SFRX(FRMCTRL0,        0x6189); <span class="comment">/* Frame Handling */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;SFRX(FRMCTRL1,        0x618A); <span class="comment">/* Frame Handling */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;SFRX(RXENABLE,        0x618B); <span class="comment">/* RX Enabling */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;SFRX(RXMASKSET,       0x618C); <span class="comment">/* RX Enabling */</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;SFRX(RXMASKCLR,       0x618D); <span class="comment">/* RX Disabling */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;SFRX(FREQTUNE,        0x618E); <span class="comment">/* Crystal Oscillator Frequency Tuning */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;SFRX(FREQCTRL,        0x618F); <span class="comment">/* RF Frequency Control */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;SFRX(TXPOWER,         0x6190); <span class="comment">/* Controls the Output Power */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;SFRX(TXCTRL,          0x6191); <span class="comment">/* Controls the TX Settings */</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;SFRX(FSMSTAT0,        0x6192); <span class="comment">/* Radio Status Register */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;SFRX(FSMSTAT1,        0x6193); <span class="comment">/* Radio Status Register */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;SFRX(FIFOPCTRL,       0x6194); <span class="comment">/* FIFOP Threshold */</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;SFRX(FSMCTRL,         0x6195); <span class="comment">/* FSM Options */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;SFRX(CCACTRL0,        0x6196); <span class="comment">/* CCA Threshold */</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;SFRX(CCACTRL1,        0x6197); <span class="comment">/* Other CCA Options */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;SFRX(RSSI,            0x6198); <span class="comment">/* RSSI Status Register */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;SFRX(RSSISTAT,        0x6199); <span class="comment">/* RSSI Valid Status Register */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;SFRX(RXFIRST,         0x619A); <span class="comment">/* First Byte in RXFIFO */</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;SFRX(RXFIFOCNT,       0x619B); <span class="comment">/* Number of Bytes in RXFIFO */</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;SFRX(TXFIFOCNT,       0x619C); <span class="comment">/* Number of Bytes in TXFIFO */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;SFRX(RXFIRST_PTR,     0x619D); <span class="comment">/* RXFIFO Pointer */</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;SFRX(RXLAST_PTR,      0x619E); <span class="comment">/* RXFIFO Pointer */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;SFRX(RXP1_PTR,        0x619F); <span class="comment">/* RXFIFO Pointer */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;SFRX(TXFIRST_PTR,     0x61A1); <span class="comment">/* TXFIFO Pointer */</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;SFRX(TXLAST_PTR,      0x61A2); <span class="comment">/* TXFIFO Pointer */</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;SFRX(RFIRQM0,         0x61A3); <span class="comment">/* RF Interrupt Masks 0 */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;SFRX(RFIRQM1,         0x61A4); <span class="comment">/* RF Interrupt Masks 1 */</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;SFRX(RFERRM,          0x61A5); <span class="comment">/* RF Error Interrupt Mask */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;SFRX(RFRND,           0x61A7); <span class="comment">/* Random Data */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;SFRX(MDMCTRL0,        0x61A8); <span class="comment">/* Controls Modem 0 */</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;SFRX(MDMCTRL1,        0x61A9); <span class="comment">/* Controls Modem 1 */</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;SFRX(FREQEST,         0x61AA); <span class="comment">/* Estimated RF Frequency Offset */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;SFRX(RXCTRL,          0x61AB); <span class="comment">/* Tune Receive Section */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;SFRX(FSCTRL,          0x61AC); <span class="comment">/* Tune Frequency Synthesizer */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;SFRX(FSCAL0,          0x61AD); <span class="comment">/* Tune Frequency Calibration 0 */</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;SFRX(FSCAL1,          0x61AE); <span class="comment">/* Tune Frequency Calibration 1 */</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;SFRX(FSCAL2,          0x61AF); <span class="comment">/* Tune Frequency Calibration 2 */</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;SFRX(FSCAL3,          0x61B0); <span class="comment">/* Tune Frequency Calibration 3 */</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;SFRX(AGCCTRL0,        0x61B1); <span class="comment">/* AGC Dynamic Range Control */</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;SFRX(AGCCTRL1,        0x61B2); <span class="comment">/* AGC Reference Level */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;SFRX(AGCCTRL2,        0x61B3); <span class="comment">/* AGC Gain Override */</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;SFRX(AGCCTRL3,        0x61B4); <span class="comment">/* AGC Control */</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;SFRX(ADCTEST0,        0x61B5); <span class="comment">/* ADC Tuning 0 */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;SFRX(ADCTEST1,        0x61B6); <span class="comment">/* ADC Tuning 1 */</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;SFRX(ADCTEST2,        0x61B7); <span class="comment">/* ADC Tuning 2 */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;SFRX(MDMTEST0,        0x61B8); <span class="comment">/* Test Register for Modem 0 */</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;SFRX(MDMTEST1,        0x61B9); <span class="comment">/* Test Register for Modem 1 */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;SFRX(DACTEST0,        0x61BA); <span class="comment">/* DAC Override Value */</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;SFRX(DACTEST1,        0x61BB); <span class="comment">/* DAC Override Value */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;SFRX(DACTEST2,        0x61BC); <span class="comment">/* DAC Test Setting */</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;SFRX(ATEST,           0x61BD); <span class="comment">/* Analog Test Control */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;SFRX(PTEST0,          0x61BE); <span class="comment">/* Override Power-Down Register 0 */</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;SFRX(PTEST1,          0x61BF); <span class="comment">/* Override Power-Down Register 1 */</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;SFRX(TXFILTCFG,       0x61FA); <span class="comment">/*  TX Filter Configuration */</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;SFRX(RFC_OBS_CTRL0,   0x61EB); <span class="comment">/* RF Observation Mux Control 0 */</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;SFRX(RFC_OBS_CTRL1,   0x61EC); <span class="comment">/* RF Observation Mux Control 1 */</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;SFRX(RFC_OBS_CTRL2,   0x61ED); <span class="comment">/* RF Observation Mux Control 2 */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">/* Command Strobe/CSMA-CA Processor Registers */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;SFRX(CSPPROG0,        0x61C0); <span class="comment">/* CSP Program Memory, Byte 0 */</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;SFRX(CSPPROG1,        0x61C1); <span class="comment">/* CSP Program Memory, Byte 1 */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;SFRX(CSPPROG2,        0x61C2); <span class="comment">/* CSP Program Memory, Byte 2 */</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;SFRX(CSPPROG3,        0x61C3); <span class="comment">/* CSP Program Memory, Byte 3 */</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;SFRX(CSPPROG4,        0x61C4); <span class="comment">/* CSP Program Memory, Byte 4 */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;SFRX(CSPPROG5,        0x61C5); <span class="comment">/* CSP Program Memory, Byte 5 */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;SFRX(CSPPROG6,        0x61C6); <span class="comment">/* CSP Program Memory, Byte 6 */</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;SFRX(CSPPROG7,        0x61C7); <span class="comment">/* CSP Program Memory, Byte 7 */</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;SFRX(CSPPROG8,        0x61C8); <span class="comment">/* CSP Program Memory, Byte 8 */</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;SFRX(CSPPROG9,        0x61C9); <span class="comment">/* CSP Program Memory, Byte 9 */</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;SFRX(CSPPROG10,       0x61CA); <span class="comment">/* CSP Program Memory, Byte 10 */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;SFRX(CSPPROG11,       0x61CB); <span class="comment">/* CSP Program Memory, Byte 11 */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;SFRX(CSPPROG12,       0x61CC); <span class="comment">/* CSP Program Memory, Byte 12 */</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;SFRX(CSPPROG13,       0x61CD); <span class="comment">/* CSP Program Memory, Byte 13 */</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;SFRX(CSPPROG14,       0x61CE); <span class="comment">/* CSP Program Memory, Byte 14 */</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;SFRX(CSPPROG15,       0x61CF); <span class="comment">/* CSP Program Memory, Byte 15 */</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;SFRX(CSPPROG16,       0x61D0); <span class="comment">/* CSP Program Memory, Byte 16 */</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;SFRX(CSPPROG17,       0x61D1); <span class="comment">/* CSP Program Memory, Byte 17 */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;SFRX(CSPPROG18,       0x61D2); <span class="comment">/* CSP Program Memory, Byte 18 */</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;SFRX(CSPPROG19,       0x61D3); <span class="comment">/* CSP Program Memory, Byte 19 */</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;SFRX(CSPPROG20,       0x61D4); <span class="comment">/* CSP Program Memory, Byte 20 */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;SFRX(CSPPROG21,       0x61D5); <span class="comment">/* CSP Program Memory, Byte 21 */</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;SFRX(CSPPROG22,       0x61D6); <span class="comment">/* CSP Program Memory, Byte 22 */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;SFRX(CSPPROG23,       0x61D7); <span class="comment">/* CSP Program Memory, Byte 23 */</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;SFRX(CSPCTRL,         0x61E0); <span class="comment">/* CSP Control Bit */</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;SFRX(CSPSTAT,         0x61E1); <span class="comment">/* CSP Status Register */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;SFRX(CSPX,            0x61E2); <span class="comment">/* CSP X Register */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;SFRX(CSPY,            0x61E3); <span class="comment">/* CSP Y Register */</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;SFRX(CSPZ,            0x61E4); <span class="comment">/* CSP Z Register */</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;SFRX(CSPT,            0x61E5); <span class="comment">/* CSP T Register */</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">/*---------------------------------------------------------------------------</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> * cc2531 USB Registers</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> * (Sec. 21.12, page 196)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> *---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;SFRX(USBADDR,  0x6200); <span class="comment">/* Function Address */</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;SFRX(USBPOW,   0x6201); <span class="comment">/* Power/Control Register */</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;SFRX(USBIIF,   0x6202); <span class="comment">/* IN Endpoints and EP0 Interrupt Flags */</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;SFRX(USBOIF,   0x6204); <span class="comment">/* OUT-Endpoint Interrupt Flags */</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;SFRX(USBCIF,   0x6206); <span class="comment">/* Common USB Interrupt Flags */</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;SFRX(USBIIE,   0x6207); <span class="comment">/* IN Endpoints and EP0 Interrupt-Enable Mask */</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;SFRX(USBOIE,   0x6209); <span class="comment">/* Out Endpoints Interrupt Enable Mask */</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;SFRX(USBCIE,   0x620B); <span class="comment">/* Common USB Interrupt-Enable Mask */</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;SFRX(USBFRML,  0x620C); <span class="comment">/* Current Frame Number (Low Byte) */</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;SFRX(USBFRMH,  0x620D); <span class="comment">/* Current Frame Number (High Byte) */</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;SFRX(USBINDEX, 0x620E); <span class="comment">/* Current-Endpoint Index Register */</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;SFRX(USBCTRL,  0x620F); <span class="comment">/* USB Control Register */</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;SFRX(USBMAXI,  0x6210); <span class="comment">/* Max. Packet Size for IN Endpoint{1–5} */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;SFRX(USBCS0,   0x6211); <span class="comment">/* EP0 Control and Status (USBINDEX = 0) */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;SFRX(USBCSIL,  0x6211); <span class="comment">/* IN EP{1–5} Control and Status, Low */</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;SFRX(USBCSIH,  0x6212); <span class="comment">/* IN EP{1–5} Control and Status, High */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;SFRX(USBMAXO,  0x6213); <span class="comment">/* Max. Packet Size for OUT EP{1–5} */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;SFRX(USBCSOL,  0x6214); <span class="comment">/* OUT EP{1–5} Control and Status, Low */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;SFRX(USBCSOH,  0x6215); <span class="comment">/* OUT EP{1–5} Control and Status, High */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;SFRX(USBCNT0,  0x6216); <span class="comment">/* Number of Received Bytes in EP0 FIFO (USBINDEX = 0) */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;SFRX(USBCNTL,  0x6216); <span class="comment">/* Number of Bytes in EP{1–5} OUT FIFO, Low */</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;SFRX(USBCNTH,  0x6217); <span class="comment">/* Number of Bytes in EP{1–5} OUT FIFO, High */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;SFRX(USBF0,    0x6220); <span class="comment">/* Endpoint-0 FIFO */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;SFRX(USBF1,    0x6222); <span class="comment">/* Endpoint-1 FIFO */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;SFRX(USBF2,    0x6224); <span class="comment">/* Endpoint-2 FIFO */</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;SFRX(USBF3,    0x6226); <span class="comment">/* Endpoint-3 FIFO */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;SFRX(USBF4,    0x6228); <span class="comment">/* Endpoint-4 FIFO */</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;SFRX(USBF5,    0x622A); <span class="comment">/* Endpoint-5 FIFO */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/*---------------------------------------------------------------------------</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> * SFR Access via XDATA (0x7080 - 0x70FF)</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> *---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;SFRX(X_P0,        0x7080); <span class="comment">/* Port 0 - Read Only */</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;SFRX(X_U0CSR,     0x7086); <span class="comment">/* USART 0 control and status */</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;SFRX(X_P0IFG,     0x7089); <span class="comment">/* Port 0 interrupt status flag */</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;SFRX(X_P1IFG,     0x708A); <span class="comment">/* Port 1 interrupt status flag */</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;SFRX(X_P2IFG,     0x708B); <span class="comment">/* Port 2 interrupt status flag */</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;SFRX(X_PICTL,     0x708C); <span class="comment">/* Port pins interrupt mask and edge */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;SFRX(X_P1IEN,     0x708D); <span class="comment">/* Port 1 interrupt mask */</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;SFRX(X_P0INP,     0x708F); <span class="comment">/* Port 0 input Mode */</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;SFRX(X_P1,        0x7090); <span class="comment">/* Port 1 - Read Only */</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;SFRX(X_RFIRQF1,   0x7091); <span class="comment">/* RF interrupt flags MSB */</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;SFRX(X_MPAGE,     0x7093); <span class="comment">/* Memory page select */</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;SFRX(X__XPAGE,    0x7093); <span class="comment">/* Memory page select - SDCC name */</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;SFRX(X_T2CTRL,    0x7094); <span class="comment">/* Timer 2 control */</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;SFRX(X_ST0,       0x7095); <span class="comment">/* Sleep Timer 0 */</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;SFRX(X_ST1,       0x7096); <span class="comment">/* Sleep Timer 1 */</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;SFRX(X_ST2,       0x7097); <span class="comment">/* Sleep Timer 2 */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;SFRX(X_T2EVTCFG,  0x709C); <span class="comment">/* Timer 2 event configuration */</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;SFRX(X_SLEEPSTA,  0x709D); <span class="comment">/* Sleep-mode control status */</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;SFRX(X_CLKCONSTA, 0x709E); <span class="comment">/* Clock control status */</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;SFRX(X_FMAP,      0x709F); <span class="comment">/* Flash-memory bank mapping */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;SFRX(X_PSBANK,    0x709F); <span class="comment">/* Flash-memory bank mapping - SDCC name */</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;SFRX(X_P2,        0x70A0); <span class="comment">/* Port 2 - Read Only */</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;SFRX(X_T2IRQF,    0x70A1); <span class="comment">/* Timer 2 interrupt flags */</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;SFRX(X_T2M0,      0x70A2); <span class="comment">/* Timer 2 multiplexed register 0 */</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;SFRX(X_T2M1,      0x70A3); <span class="comment">/* Timer 2 multiplexed register 1 */</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;SFRX(X_T2MOVF0,   0x70A4); <span class="comment">/* Timer 2 multiplexed overflow register 0 */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;SFRX(X_T2MOVF1,   0x70A5); <span class="comment">/* Timer 2 multiplexed overflow register 1 */</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;SFRX(X_T2MOVF2,   0x70A6); <span class="comment">/* Timer 2 multiplexed overflow register 2 */</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;SFRX(X_T2IRQM,    0x70A7); <span class="comment">/* Timer 2 interrupt mask */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;SFRX(X_P0IEN,     0x70AB); <span class="comment">/* Port 0 interrupt mask */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;SFRX(X_P2IEN,     0x70AC); <span class="comment">/* Port 2 interrupt mask */</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;SFRX(X_STLOAD,    0x70AD); <span class="comment">/* Sleep-timer load status */</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;SFRX(X_PMUX,      0x70AE); <span class="comment">/* Power-down signal mux */</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;SFRX(X_T1STAT,    0x70AF); <span class="comment">/* Timer 1 status */</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;SFRX(X_ENCDI,     0x70B1); <span class="comment">/* Encryption/decryption input data */</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;SFRX(X_ENCDO,     0x70B2); <span class="comment">/* Encryption/decryption output data */</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;SFRX(X_ENCCS,     0x70B3); <span class="comment">/* Encryption/decryption control and status */</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;SFRX(X_ADCCON1,   0x70B4); <span class="comment">/* ADC control 1 */</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;SFRX(X_ADCCON2,   0x70B5); <span class="comment">/* ADC control 2 */</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;SFRX(X_ADCCON3,   0x70B6); <span class="comment">/* ADC control 3 */</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;SFRX(X_ADCL,      0x70BA); <span class="comment">/* ADC data low */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;SFRX(X_ADCH,      0x70BB); <span class="comment">/* ADC data high */</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;SFRX(X_RNDL,      0x70BC); <span class="comment">/* Random number generator data low */</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;SFRX(X_RNDH,      0x70BD); <span class="comment">/* Random number generator data high */</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;SFRX(X_SLEEPCMD,  0x70BE); <span class="comment">/* Sleep-mode control command */</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;SFRX(X_RFERRF,    0x70BF); <span class="comment">/* RF error interrupt flags */</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;SFRX(X_U0DBUF,    0x70C1); <span class="comment">/* USART 0 receive/transmit data buffer */</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;SFRX(X_U0BAUD,    0x70C2); <span class="comment">/* USART 0 baud-rate control */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;SFRX(X_T2MSEL,    0x70C3); <span class="comment">/* Timer 2 multiplex select */</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;SFRX(X_U0UCR,     0x70C4); <span class="comment">/* USART 0 UART control */</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;SFRX(X_U0GCR,     0x70C5); <span class="comment">/* USART 0 generic control */</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;SFRX(X_CLKCONCMD, 0x70C6); <span class="comment">/* Clock control command */</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;SFRX(X_MEMCTR,    0x70C7); <span class="comment">/* Memory system control */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;SFRX(X_WDCTL,     0x70C9); <span class="comment">/* Watchdog Timer Control */</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;SFRX(X_T3CNT,     0x70CA); <span class="comment">/* Timer 3 counter */</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;SFRX(X_T3CTL,     0x70CB); <span class="comment">/* Timer 3 control */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;SFRX(X_T3CCTL0,   0x70CC); <span class="comment">/* Timer 3 channel 0 compare control */</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;SFRX(X_T3CC0,     0x70CD); <span class="comment">/* Timer 3 channel 0 compare value */</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;SFRX(X_T3CCTL1,   0x70CE); <span class="comment">/* Timer 3 channel 1 compare control */</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;SFRX(X_T3CC1,     0x70CF); <span class="comment">/* Timer 3 channel 1 compare value */</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;SFRX(X_DMAIRQ,    0x70D1); <span class="comment">/* DMA interrupt flag */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;SFRX(X_DMA1CFGL,  0x70D2); <span class="comment">/* DMA channel 1–4 configuration address low */</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;SFRX(X_DMA1CFGH,  0x70D3); <span class="comment">/* DMA channel 1–4 configuration address high */</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;SFRX(X_DMA0CFGL,  0x70D4); <span class="comment">/* DMA channel 0 configuration address low */</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;SFRX(X_DMA0CFGH,  0x70D5); <span class="comment">/* DMA channel 0 configuration address high */</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;SFRX(X_DMAARM,    0x70D6); <span class="comment">/* DMA channel armed */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;SFRX(X_DMAREQ,    0x70D7); <span class="comment">/* DMA channel start request and status */</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;SFRX(X_TIMIF,     0x70D8); <span class="comment">/* Timers 1/3/4 joint interrupt mask/flags */</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;SFRX(X_RFD,       0x70D9); <span class="comment">/* RF data */</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;SFRX(X_T1CC0L,    0x70DA); <span class="comment">/* Timer 1 channel 0 capture/compare value low */</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;SFRX(X_T1CC0H,    0x70DB); <span class="comment">/* Timer 1 channel 0 capture/compare value high */</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;SFRX(X_T1CC1L,    0x70DC); <span class="comment">/* Timer 1 channel 1 capture/compare value low */</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;SFRX(X_T1CC1H,    0x70DD); <span class="comment">/* Timer 1 channel 1 capture/compare value high */</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;SFRX(X_T1CC2L,    0x70DE); <span class="comment">/* Timer 1 channel 2 capture/compare value low */</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;SFRX(X_T1CC2H,    0x70DF); <span class="comment">/* Timer 1 channel 2 capture/compare value high */</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;SFRX(X_RFST,      0x70E1); <span class="comment">/* RF command strobe */</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;SFRX(X_T1CNTL,    0x70E2); <span class="comment">/* Timer 1 counter low */</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;SFRX(X_T1CNTH,    0x70E3); <span class="comment">/* Timer 1 counter high */</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;SFRX(X_T1CTL,     0x70E4); <span class="comment">/* Timer 1 control and status */</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;SFRX(X_T1CCTL0,   0x70E5); <span class="comment">/* Timer 1 channel 0 capture/compare control */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;SFRX(X_T1CCTL1,   0x70E6); <span class="comment">/* Timer 1 channel 1 capture/compare control */</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;SFRX(X_T1CCTL2,   0x70E7); <span class="comment">/* Timer 1 channel 2 capture/compare control */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;SFRX(X_RFIRQF0,   0x70E9); <span class="comment">/* RF interrupt flags LSB */</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;SFRX(X_T4CNT,     0x70EA); <span class="comment">/* Timer 4 counter */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;SFRX(X_T4CTL,     0x70EB); <span class="comment">/* Timer 4 control */</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;SFRX(X_T4CCTL0,   0x70EC); <span class="comment">/* Timer 4 channel 0 compare control */</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;SFRX(X_T4CC0,     0x70ED); <span class="comment">/* Timer 4 channel 0 compare value */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;SFRX(X_T4CCTL1,   0x70EE); <span class="comment">/* Timer 4 channel 1 compare control */</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;SFRX(X_T4CC1,     0x70EF); <span class="comment">/* Timer 4 channel 1 compare value */</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;SFRX(X_PERCFG,    0x70F1); <span class="comment">/* Peripheral I/O control */</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;SFRX(X_APCFG,     0x70F2); <span class="comment">/* Analog peripheral I/O configuration */</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;SFRX(X_P0SEL,     0x70F3); <span class="comment">/* Port 0 function select */</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;SFRX(X_P1SEL,     0x70F4); <span class="comment">/* Port 1 function select */</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;SFRX(X_P2SEL,     0x70F5); <span class="comment">/* Port 2 function select */</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;SFRX(X_P1INP,     0x70F6); <span class="comment">/* Port 1 input mode */</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;SFRX(X_P2INP,     0x70F7); <span class="comment">/* Port 2 input mode */</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;SFRX(X_U1CSR,     0x70F8); <span class="comment">/* USART 1 control and status */</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;SFRX(X_U1DBUF,    0x70F9); <span class="comment">/* USART 1 receive/transmit data buffer */</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;SFRX(X_U1BAUD,    0x70FA); <span class="comment">/* USART 1 baud-rate control */</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;SFRX(X_U1UCR,     0x70FB); <span class="comment">/* USART 1 UART control */</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;SFRX(X_U1GCR,     0x70FC); <span class="comment">/* USART 1 Generic control */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;SFRX(X_P0DIR,     0x70FD); <span class="comment">/* Port 0 direction */</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;SFRX(X_P1DIR,     0x70FE); <span class="comment">/* Port 1 direction */</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;SFRX(X_P2DIR,     0x70FF); <span class="comment">/* Port 2 direction */</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/*---------------------------------------------------------------------------</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"> * Information Page (Read Only)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment"> *---------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;SFRX(X_INFOPAGE,  0x7800); <span class="comment">/* Start of Information Page */</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;SFRX(X_IEEE_ADDR, 0x780C); <span class="comment">/* Start of unique IEEE Address */</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CC253X_H_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Sep 29 2017 15:32:49 for ContikiNG by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
