#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 14 18:34:24 2018
# Process ID: 912
# Current directory: C:/Users/admin/Desktop/lab_
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2072 C:\Users\admin\Desktop\lab_\lab_.xpr
# Log file: C:/Users/admin/Desktop/lab_/vivado.log
# Journal file: C:/Users/admin/Desktop/lab_\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/lab_/lab_.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 788.199 ; gain = 118.609
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 18:54:48 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 18:55:52 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 18:57:19 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 899.988 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 19:03:49 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 19:04:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 19:06:19 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 19:18:44 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 19:19:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 19:21:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A8B5DAA" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 19:24:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 19:25:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 19:27:04 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 19:35:19 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 19:36:06 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 19:38:01 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 20:15:55 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 20:18:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 20:20:48 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A8B5DAA" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 20:26:48 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 20:28:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 20:29:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A8B5DAA" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 14 21:39:03 2018...
