================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Jan 24 16:11:18 IST 2023
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         matrixmul
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg484-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              42
FF:               31
DSP:              3
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 3.884       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------+-----+----+-----+------+------+-----+--------+-------+---------+------------+------------------+
| Name                              | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl  | Latency | Variable   | Source           |
+-----------------------------------+-----+----+-----+------+------+-----+--------+-------+---------+------------+------------------+
| inst                              | 42  | 31 | 3   |      |      |     |        |       |         |            |                  |
|   (inst)                          | 16  | 30 |     |      |      |     |        |       |         |            |                  |
|   flow_control_loop_pipe_U        | 23  | 1  |     |      |      |     |        |       |         |            |                  |
|   mac_muladd_8s_8s_16ns_16_4_1_U3 | 2   |    | 1   |      |      |     |        |       |         |            |                  |
|     bind_op mul                   |     |    |     |      |      |     |        | dsp48 | 3       | mul_ln21_1 | matrixmul.cpp:21 |
|     bind_op add                   |     |    |     |      |      |     |        | dsp48 | 3       | add_ln21_1 | matrixmul.cpp:21 |
|   mac_muladd_8s_8s_16s_16_4_1_U2  | 1   |    | 2   |      |      |     |        |       |         |            |                  |
|     bind_op mul                   |     |    |     |      |      |     |        | dsp48 | 3       | mul_ln21_2 | matrixmul.cpp:21 |
|     bind_op add                   |     |    |     |      |      |     |        | dsp48 | 3       | add_ln21   | matrixmul.cpp:21 |
+-----------------------------------+-----+----+-----+------+------+-----+--------+-------+---------+------------+------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.08%  | OK     |
| FD                                                        | 50%       | 0.03%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 1.36%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.36%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 5      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN             | ENDPOINT PIN                                                                                    | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                            |                                                                                                 |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.800 | icmp_ln11_reg_436_reg[0]/C | mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CEA1 |            1 |          9 |          2.619 |          0.813 |        1.806 |
| Path2 | 6.800 | icmp_ln11_reg_436_reg[0]/C | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg/CEA1   |            1 |          9 |          2.619 |          0.813 |        1.806 |
| Path3 | 6.942 | icmp_ln11_reg_436_reg[0]/C | mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg/CEB1 |            1 |          9 |          2.460 |          0.813 |        1.647 |
| Path4 | 6.942 | icmp_ln11_reg_436_reg[0]/C | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CEB2   |            1 |          9 |          2.460 |          0.813 |        1.647 |
| Path5 | 6.959 | icmp_ln11_reg_436_reg[0]/C | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CEA2   |            1 |          9 |          2.460 |          0.813 |        1.647 |
+-------+-------+----------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | icmp_ln11_reg_436_reg[0]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg_i_1__0 | LUT.others.LUT6      |
    | mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg        | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                       | Primitive Type       |
    +---------------------------------------------------------------------------------------------------+----------------------+
    | icmp_ln11_reg_436_reg[0]                                                                          | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg_i_1__0 | LUT.others.LUT6      |
    | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg          | MULT.dsp.DSP48E1     |
    +---------------------------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                    | Primitive Type       |
    +------------------------------------------------------------------------------------------------+----------------------+
    | icmp_ln11_reg_436_reg[0]                                                                       | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg_i_2 | LUT.others.LUT5      |
    | mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_1_U/p_reg_reg     | MULT.dsp.DSP48E1     |
    +------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                  | Primitive Type       |
    +----------------------------------------------------------------------------------------------+----------------------+
    | icmp_ln11_reg_436_reg[0]                                                                     | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg_i_1 | LUT.others.LUT5      |
    | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg     | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                  | Primitive Type       |
    +----------------------------------------------------------------------------------------------+----------------------+
    | icmp_ln11_reg_436_reg[0]                                                                     | FLOP_LATCH.flop.FDRE |
    | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg_i_1 | LUT.others.LUT5      |
    | mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg     | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------+
| Report Type              | Report Location                                                  |
+--------------------------+------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/matrixmul_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/matrixmul_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/matrixmul_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/matrixmul_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/matrixmul_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/matrixmul_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------+


