Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Thu Mar 28 12:14:09 2024
| Host             : DESKTOP-DRFI9SU running 64-bit major release  (build 9200)
| Command          : report_power -file example_ibert_7series_gtx_0_power_routed.rpt -pb example_ibert_7series_gtx_0_power_summary_routed.pb -rpx example_ibert_7series_gtx_0_power_routed.rpx
| Design           : example_ibert_7series_gtx_0
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 9.013        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 8.651        |
| Device Static (W)        | 0.361        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 74.7         |
| Junction Temperature (C) | 35.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.308 |       55 |       --- |             --- |
| Slice Logic              |     0.073 |   142722 |       --- |             --- |
|   LUT as Logic           |     0.059 |    40042 |    303600 |           13.19 |
|   Register               |     0.008 |    89640 |    607200 |           14.76 |
|   CARRY4                 |     0.004 |     2122 |     75900 |            2.80 |
|   LUT as Shift Register  |     0.002 |      448 |    130800 |            0.34 |
|   LUT as Distributed RAM |    <0.001 |       24 |    130800 |            0.02 |
|   F7/F8 Muxes            |    <0.001 |      192 |    303600 |            0.06 |
|   Others                 |     0.000 |     3100 |       --- |             --- |
| Signals                  |     0.124 |   125227 |       --- |             --- |
| MMCM                     |     0.107 |        1 |        14 |            7.14 |
| I/O                      |     0.004 |        2 |       700 |            0.29 |
| GTX                      |     8.037 |       28 |        28 |          100.00 |
| Static Power             |     0.361 |          |           |                 |
| Total                    |     9.013 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.127 |       0.922 |      0.205 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.101 |       0.061 |      0.040 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     4.253 |       4.232 |      0.022 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     2.744 |       2.726 |      0.018 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.065 |       0.065 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------+-----------------+
| Clock      | Domain                                              | Constraint (ns) |
+------------+-----------------------------------------------------+-----------------+
| D_CLK      | SYSCLKP_I                                           |             5.0 |
| J_CLK      | u_ibert_core/inst/bscan_inst/DRCK                   |            30.0 |
| Q10_RXCLK0 | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/RXOUTCLK_O |            10.2 |
| Q10_RXCLK1 | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/RXOUTCLK_O |            10.2 |
| Q10_RXCLK2 | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/RXOUTCLK_O |            10.2 |
| Q10_RXCLK3 | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/RXOUTCLK_O |            10.2 |
| Q10_TX0    | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/TXOUTCLK_O |            10.2 |
| Q11_RXCLK0 | u_ibert_core/inst/QUAD[2].u_q/CH[0].u_ch/RXOUTCLK_O |            10.2 |
| Q11_RXCLK1 | u_ibert_core/inst/QUAD[2].u_q/CH[1].u_ch/RXOUTCLK_O |            10.2 |
| Q11_RXCLK2 | u_ibert_core/inst/QUAD[2].u_q/CH[2].u_ch/RXOUTCLK_O |            10.2 |
| Q11_RXCLK3 | u_ibert_core/inst/QUAD[2].u_q/CH[3].u_ch/RXOUTCLK_O |            10.2 |
| Q11_TX0    | u_ibert_core/inst/QUAD[2].u_q/CH[0].u_ch/TXOUTCLK_O |            10.2 |
| Q12_RXCLK0 | u_ibert_core/inst/QUAD[3].u_q/CH[0].u_ch/RXOUTCLK_O |            10.2 |
| Q12_RXCLK1 | u_ibert_core/inst/QUAD[3].u_q/CH[1].u_ch/RXOUTCLK_O |            10.2 |
| Q12_RXCLK2 | u_ibert_core/inst/QUAD[3].u_q/CH[2].u_ch/RXOUTCLK_O |            10.2 |
| Q12_RXCLK3 | u_ibert_core/inst/QUAD[3].u_q/CH[3].u_ch/RXOUTCLK_O |            10.2 |
| Q12_TX0    | u_ibert_core/inst/QUAD[3].u_q/CH[0].u_ch/TXOUTCLK_O |            10.2 |
| Q13_RXCLK0 | u_ibert_core/inst/QUAD[4].u_q/CH[0].u_ch/RXOUTCLK_O |            10.2 |
| Q13_RXCLK1 | u_ibert_core/inst/QUAD[4].u_q/CH[1].u_ch/RXOUTCLK_O |            10.2 |
| Q13_RXCLK2 | u_ibert_core/inst/QUAD[4].u_q/CH[2].u_ch/RXOUTCLK_O |            10.2 |
| Q13_RXCLK3 | u_ibert_core/inst/QUAD[4].u_q/CH[3].u_ch/RXOUTCLK_O |            10.2 |
| Q13_TX0    | u_ibert_core/inst/QUAD[4].u_q/CH[0].u_ch/TXOUTCLK_O |            10.2 |
| Q14_RXCLK0 | u_ibert_core/inst/QUAD[5].u_q/CH[0].u_ch/RXOUTCLK_O |            10.2 |
| Q14_RXCLK1 | u_ibert_core/inst/QUAD[5].u_q/CH[1].u_ch/RXOUTCLK_O |            10.2 |
| Q14_RXCLK2 | u_ibert_core/inst/QUAD[5].u_q/CH[2].u_ch/RXOUTCLK_O |            10.2 |
| Q14_RXCLK3 | u_ibert_core/inst/QUAD[5].u_q/CH[3].u_ch/RXOUTCLK_O |            10.2 |
| Q14_TX0    | u_ibert_core/inst/QUAD[5].u_q/CH[0].u_ch/TXOUTCLK_O |            10.2 |
| Q15_RXCLK0 | u_ibert_core/inst/QUAD[6].u_q/CH[0].u_ch/RXOUTCLK_O |            10.2 |
| Q15_RXCLK1 | u_ibert_core/inst/QUAD[6].u_q/CH[1].u_ch/RXOUTCLK_O |            10.2 |
| Q15_RXCLK2 | u_ibert_core/inst/QUAD[6].u_q/CH[2].u_ch/RXOUTCLK_O |            10.2 |
| Q15_RXCLK3 | u_ibert_core/inst/QUAD[6].u_q/CH[3].u_ch/RXOUTCLK_O |            10.2 |
| Q15_TX0    | u_ibert_core/inst/QUAD[6].u_q/CH[0].u_ch/TXOUTCLK_O |            10.2 |
| Q9_RXCLK0  | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/RXOUTCLK_O |            10.2 |
| Q9_RXCLK1  | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXOUTCLK_O |            10.2 |
| Q9_RXCLK2  | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/RXOUTCLK_O |            10.2 |
| Q9_RXCLK3  | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/RXOUTCLK_O |            10.2 |
| Q9_TX0     | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/TXOUTCLK_O |            10.2 |
| REFCLK0_0  | GTREFCLK0P_I[0]                                     |             8.0 |
| REFCLK0_1  | GTREFCLK1P_I[0]                                     |             8.0 |
| REFCLK1_0  | GTREFCLK0P_I[1]                                     |             8.0 |
| REFCLK1_1  | GTREFCLK1P_I[1]                                     |             8.0 |
| REFCLK2_0  | GTREFCLK0P_I[2]                                     |             8.0 |
| REFCLK2_1  | GTREFCLK1P_I[2]                                     |             8.0 |
| REFCLK3_0  | GTREFCLK0P_I[3]                                     |             8.0 |
| REFCLK3_1  | GTREFCLK1P_I[3]                                     |             8.0 |
| REFCLK4_0  | GTREFCLK0P_I[4]                                     |             8.0 |
| REFCLK4_1  | GTREFCLK1P_I[4]                                     |             8.0 |
| REFCLK5_0  | GTREFCLK0P_I[5]                                     |             8.0 |
| REFCLK5_1  | GTREFCLK1P_I[5]                                     |             8.0 |
| REFCLK6_0  | GTREFCLK0P_I[6]                                     |             8.0 |
| REFCLK6_1  | GTREFCLK1P_I[6]                                     |             8.0 |
| clkfbout   | u_ibert_core/inst/clkfbout                          |             5.0 |
| dclk_mmcm  | u_ibert_core/inst/dclk_mmcm                         |            10.0 |
+------------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| example_ibert_7series_gtx_0 |     8.651 |
|   u_ibert_core              |     8.647 |
|     inst                    |     8.647 |
|       QUAD[0].u_q           |     1.217 |
|       QUAD[1].u_q           |     1.218 |
|       QUAD[2].u_q           |     1.218 |
|       QUAD[3].u_q           |     1.218 |
|       QUAD[4].u_q           |     1.218 |
|       QUAD[5].u_q           |     1.218 |
|       QUAD[6].u_q           |     1.218 |
|       UUT_MASTER            |     0.006 |
+-----------------------------+-----------+


