//Verilog HDL for "KISTA_SOI_STDLIB", "BUFX2" "functional"


module BUFX2 ( );

endmodule
