

================================================================
== Synthesis Summary Report of 'trace_cntrl_64'
================================================================
+ General Information: 
    * Date:           Sat Apr 29 15:20:32 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        trace_cntrl_64
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                   Modules                  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |                   & Loops                  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ trace_cntrl_64                            |     -|  1.38|        -|       -|         -|        -|     -|        no|     -|   -|  430 (~0%)|   632 (1%)|    -|
    | + trace_cntrl_64_Pipeline_VITIS_LOOP_27_1  |     -|  2.87|        -|       -|         -|        -|     -|        no|     -|   -|  185 (~0%)|  325 (~0%)|    -|
    |  o VITIS_LOOP_27_1                         |    II|  7.30|        -|       -|         2|        2|     -|       yes|     -|   -|          -|          -|    -|
    +--------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+-------------------+------------+---------------+--------+----------+
| Interface         | Data Width | Address Width | Offset | Register |
+-------------------+------------+---------------+--------+----------+
| s_axi_trace_cntrl | 32         | 6             | 16     | 0        |
+-------------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-------------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface         | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_trace_cntrl | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_trace_cntrl | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_trace_cntrl | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_trace_cntrl | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_trace_cntrl | trigger_1 | 0x10   | 32    | W      | Data signal of trigger           |                                                                      |
| s_axi_trace_cntrl | trigger_2 | 0x14   | 32    | W      | Data signal of trigger           |                                                                      |
| s_axi_trace_cntrl | length_r  | 0x1c   | 32    | W      | Data signal of length_r          |                                                                      |
+-------------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface  | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| capture_64 | both          | 64    | 1     | 1   | 8     | 1     | 1      | 8     | 1     | 1      |
| trace_64   | both          | 64    | 1     | 1   | 8     | 1     | 1      | 8     | 1     | 1      |
+------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------------------------------------+
| Argument   | Direction | Datatype                                   |
+------------+-----------+--------------------------------------------+
| trace_64   | in        | stream<hls::axis<ap_int<64>, 1, 1, 1>, 0>& |
| capture_64 | out       | stream<hls::axis<ap_int<64>, 1, 1, 1>, 0>& |
| trigger    | in        | ap_int<64>                                 |
| length     | in        | int                                        |
+------------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+------------+-------------------+-----------+-------------------------------------+
| Argument   | HW Interface      | HW Type   | HW Info                             |
+------------+-------------------+-----------+-------------------------------------+
| trace_64   | trace_64          | interface |                                     |
| capture_64 | capture_64        | interface |                                     |
| trigger    | s_axi_trace_cntrl | register  | name=trigger_1 offset=0x10 range=32 |
| trigger    | s_axi_trace_cntrl | register  | name=trigger_2 offset=0x14 range=32 |
| length     | s_axi_trace_cntrl | interface |                                     |
+------------+-------------------+-----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                       | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+--------------------------------------------+-----+--------+-----------+-----+--------+---------+
| + trace_cntrl_64                           | 0   |        |           |     |        |         |
|   sub_fu_123_p2                            | -   |        | sub       | add | fabric | 0       |
|  + trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 | 0   |        |           |     |        |         |
|    i_2_fu_208_p2                           | -   |        | i_2       | add | fabric | 0       |
|    samples_1_fu_227_p2                     | -   |        | samples_1 | add | fabric | 0       |
|    i_5_fu_238_p2                           | -   |        | i_5       | add | fabric | 0       |
+--------------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------+--------------------------------------------------------------------+
| Type      | Options                                   | Location                                                           |
+-----------+-------------------------------------------+--------------------------------------------------------------------+
| interface | axis depth=50 port=trace_64               | trace_cntrl_64/trace_cntrl_64.cpp:16 in trace_cntrl_64, trace_64   |
| interface | axis depth=50 port=capture_64             | trace_cntrl_64/trace_cntrl_64.cpp:17 in trace_cntrl_64, capture_64 |
| interface | s_axilite port=trigger bundle=trace_cntrl | trace_cntrl_64/trace_cntrl_64.cpp:18 in trace_cntrl_64, trigger    |
| interface | s_axilite port=length bundle=trace_cntrl  | trace_cntrl_64/trace_cntrl_64.cpp:19 in trace_cntrl_64, length     |
| interface | s_axilite port=return bundle=trace_cntrl  | trace_cntrl_64/trace_cntrl_64.cpp:20 in trace_cntrl_64, return     |
| pipeline  |                                           | trace_cntrl_64/trace_cntrl_64.cpp:28 in trace_cntrl_64             |
+-----------+-------------------------------------------+--------------------------------------------------------------------+


