Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 20 01:40:52 2019
| Host         : DESKTOP-1I8V5J3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.435        0.000                      0                 3463        0.017        0.000                      0                 3463        3.750        0.000                       0                  1698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.435        0.000                      0                 3452        0.017        0.000                      0                 3452        3.750        0.000                       0                  1686  
clk_fpga_1         15.159        0.000                      0                   11        0.263        0.000                      0                   11        9.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          7.007        0.000                      0                    1        0.204        0.000                      0                    1  
clk_fpga_0    clk_fpga_1          4.242        0.000                      0                   11        0.182        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 1.902ns (31.836%)  route 4.072ns (68.164%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.448     5.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y47         LUT5 (Prop_lut5_I1_O)        0.118     5.973 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.040     7.014    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.326     7.340 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.032     8.371    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.495 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.552     9.047    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.498    12.690    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X8Y50          FDRE (Setup_fdre_C_CE)      -0.169    12.483    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 1.902ns (31.836%)  route 4.072ns (68.164%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.448     5.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y47         LUT5 (Prop_lut5_I1_O)        0.118     5.973 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.040     7.014    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.326     7.340 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.032     8.371    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.495 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.552     9.047    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X8Y50          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.498    12.690    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X8Y50          FDRE (Setup_fdre_C_CE)      -0.169    12.483    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 1.902ns (32.104%)  route 4.022ns (67.896%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.448     5.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y47         LUT5 (Prop_lut5_I1_O)        0.118     5.973 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.040     7.014    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.326     7.340 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.032     8.371    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.495 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.502     8.997    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.497    12.689    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y52          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X7Y52          FDRE (Setup_fdre_C_CE)      -0.205    12.446    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[24]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 1.902ns (32.104%)  route 4.022ns (67.896%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.448     5.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y47         LUT5 (Prop_lut5_I1_O)        0.118     5.973 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.040     7.014    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.326     7.340 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.032     8.371    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.495 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.502     8.997    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.497    12.689    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y52          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X7Y52          FDRE (Setup_fdre_C_CE)      -0.205    12.446    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 1.902ns (32.104%)  route 4.022ns (67.896%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.448     5.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y47         LUT5 (Prop_lut5_I1_O)        0.118     5.973 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.040     7.014    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.326     7.340 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.032     8.371    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.495 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.502     8.997    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.497    12.689    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y52          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X7Y52          FDRE (Setup_fdre_C_CE)      -0.205    12.446    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[27]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 1.902ns (32.104%)  route 4.022ns (67.896%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.448     5.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y47         LUT5 (Prop_lut5_I1_O)        0.118     5.973 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.040     7.014    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.326     7.340 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.032     8.371    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.495 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1/O
                         net (fo=8, routed)           0.502     8.997    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0
    SLICE_X7Y52          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.497    12.689    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y52          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[28]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X7Y52          FDRE (Setup_fdre_C_CE)      -0.205    12.446    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg3_reg[28]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.902ns (32.063%)  route 4.030ns (67.937%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.448     5.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y47         LUT5 (Prop_lut5_I1_O)        0.118     5.973 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.040     7.014    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.326     7.340 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.021     8.360    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.484 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.521     9.005    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X8Y51          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.498    12.690    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y51          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X8Y51          FDRE (Setup_fdre_C_CE)      -0.169    12.483    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.902ns (32.063%)  route 4.030ns (67.937%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.448     5.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y47         LUT5 (Prop_lut5_I1_O)        0.118     5.973 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.040     7.014    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.326     7.340 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.021     8.360    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.484 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.521     9.005    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X8Y51          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.498    12.690    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y51          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X8Y51          FDRE (Setup_fdre_C_CE)      -0.169    12.483    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.902ns (32.063%)  route 4.030ns (67.937%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.448     5.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y47         LUT5 (Prop_lut5_I1_O)        0.118     5.973 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.040     7.014    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.326     7.340 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.021     8.360    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.484 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.521     9.005    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X8Y51          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.498    12.690    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y51          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X8Y51          FDRE (Setup_fdre_C_CE)      -0.169    12.483    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.902ns (32.063%)  route 4.030ns (67.937%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.448     5.855    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y47         LUT5 (Prop_lut5_I1_O)        0.118     5.973 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           1.040     7.014    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X10Y44         LUT4 (Prop_lut4_I3_O)        0.326     7.340 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          1.021     8.360    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X8Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.484 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.521     9.005    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X8Y51          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.498    12.690    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y51          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X8Y51          FDRE (Setup_fdre_C_CE)      -0.169    12.483    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/slv_reg0_reg[27]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  3.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.227ns (59.966%)  route 0.152ns (40.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.152     1.204    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.099     1.303 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.499%)  route 0.205ns (49.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.205     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[27]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.336 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.336    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[27]_i_1__0_n_0
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.120     1.313    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.113     1.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X6Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.835     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y47          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.281     0.924    
    SLICE_X6Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.115     1.164    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X6Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X6Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.226ns (48.543%)  route 0.240ns (51.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.552     0.893    design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X23Y30         FDRE                                         r  design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.240     1.260    design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[0]_2
    SLICE_X20Y32         LUT5 (Prop_lut5_I4_O)        0.098     1.358 r  design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.358    design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i[1]_i_1_n_0
    SLICE_X20Y32         FDRE                                         r  design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.822     1.192    design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/rd_clk
    SLICE_X20Y32         FDRE                                         r  design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X20Y32         FDRE (Hold_fdre_C_D)         0.121     1.279    design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.062%)  route 0.256ns (57.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.256     1.322    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.367 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.367    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.732%)  route 0.220ns (63.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.220     1.273    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.042%)  route 0.245ns (53.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.557     0.898    design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X20Y37         FDRE                                         r  design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=17, routed)          0.245     1.306    design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_0
    SLICE_X22Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.351 r  design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_i_1/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_i_1_n_0
    SLICE_X22Y38         FDRE                                         r  design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.826     1.196    design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X22Y38         FDRE                                         r  design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_reg/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.091     1.253    design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_PRESENT_GEN.SPIXfer_done_int_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.136%)  route 0.272ns (65.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.272     1.338    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.327%)  route 0.234ns (64.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.234     1.285    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      ILOGIC_X0Y13   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      ILOGIC_X0Y50   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      OLOGIC_X0Y62   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y32    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y41    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y41   design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y32    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y32    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y32    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y36   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y35   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y35   design_1_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       15.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.159ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.168ns (27.423%)  route 3.091ns (72.577%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.732 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.716     3.024    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.518     3.542 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          1.184     4.726    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.152     4.878 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.861     5.738    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[2]
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.348     6.086 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=1, routed)           0.572     6.658    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I2_O)        0.150     6.808 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           0.475     7.283    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.539    22.732    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism              0.267    22.999    
                         clock uncertainty           -0.302    22.697    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)       -0.255    22.442    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         22.442    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                 15.159    

Slack (MET) :             15.341ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.828ns (19.339%)  route 3.453ns (80.661%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.715     3.023    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y29          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/Q
                         net (fo=10, routed)          1.833     5.312    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[1]
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.124     5.436 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__1/O
                         net (fo=1, routed)           0.706     6.143    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__1_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I4_O)        0.124     6.267 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__0/O
                         net (fo=1, routed)           0.914     7.180    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.304 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     7.304    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.494    22.687    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism              0.230    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.031    22.646    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         22.646    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                 15.341    

Slack (MET) :             15.344ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.890ns (20.816%)  route 3.386ns (79.185%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.716     3.024    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          1.539     5.081    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X7Y41          LUT6 (Prop_lut6_I2_O)        0.124     5.205 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__0/O
                         net (fo=1, routed)           0.716     5.921    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__0_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124     6.045 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1/O
                         net (fo=1, routed)           1.131     7.176    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.300 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000     7.300    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.494    22.687    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism              0.230    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.029    22.644    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         22.644    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 15.344    

Slack (MET) :             15.495ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.795ns (20.101%)  route 3.160ns (79.899%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.732 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.716     3.024    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.518     3.542 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          1.184     4.726    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X4Y28          LUT5 (Prop_lut5_I1_O)        0.124     4.850 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2/O
                         net (fo=3, routed)           1.213     6.062    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.153     6.215 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.764     6.979    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.539    22.732    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism              0.267    22.999    
                         clock uncertainty           -0.302    22.697    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)       -0.223    22.474    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         22.474    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                 15.495    

Slack (MET) :             15.834ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.142ns (29.514%)  route 2.727ns (70.486%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.716     3.024    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          1.184     4.726    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.152     4.878 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.694     5.571    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[2]
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.348     5.919 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1/O
                         net (fo=1, routed)           0.850     6.769    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           0.000     6.893    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.540    22.733    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y29          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism              0.267    23.000    
                         clock uncertainty           -0.302    22.698    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.029    22.727    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         22.727    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                 15.834    

Slack (MET) :             15.937ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.142ns (30.306%)  route 2.626ns (69.694%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.716     3.024    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          1.184     4.726    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.152     4.878 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3/O
                         net (fo=7, routed)           1.010     5.887    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[2]
    SLICE_X5Y30          LUT6 (Prop_lut6_I2_O)        0.348     6.235 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.433     6.668    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.124     6.792 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000     6.792    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.540    22.733    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism              0.269    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.029    22.729    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         22.729    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                 15.937    

Slack (MET) :             15.961ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 1.058ns (28.276%)  route 2.684ns (71.724%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.732 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.715     3.023    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y29          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/Q
                         net (fo=10, routed)          0.828     4.307    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[1]
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.152     4.459 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.208     5.668    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[1]
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.326     5.994 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0/O
                         net (fo=1, routed)           0.647     6.641    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.765 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000     6.765    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.539    22.732    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism              0.267    22.999    
                         clock uncertainty           -0.302    22.697    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.029    22.726    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         22.726    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                 15.961    

Slack (MET) :             16.346ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 1.342ns (39.141%)  route 2.087ns (60.859%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.716     3.024    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          1.184     4.726    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.152     4.878 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.625     5.502    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[2]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.341     5.843 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2/O
                         net (fo=1, routed)           0.278     6.122    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.331     6.453 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.000     6.453    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.540    22.733    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism              0.291    23.024    
                         clock uncertainty           -0.302    22.722    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.077    22.799    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         22.799    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                 16.346    

Slack (MET) :             16.393ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.142ns (33.724%)  route 2.244ns (66.276%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.716     3.024    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          1.184     4.726    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.152     4.878 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.625     5.502    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[2]
    SLICE_X4Y30          LUT5 (Prop_lut5_I2_O)        0.348     5.850 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3/O
                         net (fo=1, routed)           0.436     6.286    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.124     6.410 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.000     6.410    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.540    22.733    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism              0.291    23.024    
                         clock uncertainty           -0.302    22.722    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.081    22.803    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         22.803    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                 16.393    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.058ns (32.948%)  route 2.153ns (67.052%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.732 - 20.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.715     3.023    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y29          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/Q
                         net (fo=10, routed)          0.828     4.307    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[1]
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.152     4.459 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.037     5.496    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[1]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.326     5.822 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5/O
                         net (fo=1, routed)           0.288     6.110    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     6.234 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000     6.234    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.539    22.732    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X3Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism              0.267    22.999    
                         clock uncertainty           -0.302    22.697    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.029    22.726    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         22.726    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                 16.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.575     0.916    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X3Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/Q
                         net (fo=5, routed)           0.168     1.225    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[5]
    SLICE_X3Y28          LUT4 (Prop_lut4_I0_O)        0.045     1.270 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000     1.270    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.841     1.211    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X3Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism             -0.295     0.916    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091     1.007    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.556     0.896    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/Q
                         net (fo=2, routed)           0.168     1.206    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dat1
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.251 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000     1.251    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.822     1.192    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism             -0.295     0.897    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.091     0.988    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.575     0.916    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/Q
                         net (fo=2, routed)           0.170     1.226    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sclk
    SLICE_X5Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.271 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.841     1.211    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism             -0.295     0.916    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.091     1.007    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.575     0.916    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/Q
                         net (fo=2, routed)           0.177     1.257    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sync
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.302 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.841     1.211    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
                         clock pessimism             -0.295     0.916    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.120     1.036    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.577     0.918    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/Q
                         net (fo=10, routed)          0.187     1.269    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[2]
    SLICE_X4Y30          LUT4 (Prop_lut4_I0_O)        0.045     1.314 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.843     1.213    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism             -0.295     0.918    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.120     1.038    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.577     0.918    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/Q
                         net (fo=6, routed)           0.193     1.251    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[4]
    SLICE_X5Y30          LUT4 (Prop_lut4_I0_O)        0.045     1.296 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000     1.296    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.843     1.213    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism             -0.295     0.918    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.091     1.009    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.246ns (47.087%)  route 0.276ns (52.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.575     0.916    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.148     1.064 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.276     1.340    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X4Y30          LUT4 (Prop_lut4_I1_O)        0.098     1.438 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.000     1.438    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.843     1.213    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism             -0.281     0.932    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.121     1.053    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.897%)  route 0.292ns (61.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.556     0.896    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/Q
                         net (fo=2, routed)           0.292     1.330    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dat2
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.375 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     1.375    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.822     1.192    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism             -0.295     0.897    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.092     0.989    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.491%)  route 0.297ns (61.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.576     0.917    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y29          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/Q
                         net (fo=10, routed)          0.297     1.355    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[1]
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.045     1.400 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.400    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.842     1.212    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y29          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism             -0.295     0.917    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.091     1.008    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.225ns (32.289%)  route 0.472ns (67.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.575     0.916    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.128     1.044 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/Q
                         net (fo=5, routed)           0.323     1.366    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg_n_0_[0]
    SLICE_X5Y28          LUT4 (Prop_lut4_I0_O)        0.097     1.463 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           0.149     1.612    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.841     1.211    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism             -0.295     0.916    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.008     0.924    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.689    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y29    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y30    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y30    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y29    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y30    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y28    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.773ns (32.150%)  route 1.631ns (67.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.714     3.022    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.478     3.500 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          1.631     5.131    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X8Y34          LUT6 (Prop_lut6_I3_O)        0.295     5.426 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.426    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X8Y34          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.501    12.693    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y34          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.693    
                         clock uncertainty           -0.337    12.356    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)        0.077    12.433    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.433    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                  7.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.246ns (26.077%)  route 0.697ns (73.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.575     0.916    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.148     1.064 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/Q
                         net (fo=12, routed)          0.697     1.761    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/p_1_in[0]
    SLICE_X8Y34          LUT6 (Prop_lut6_I3_O)        0.098     1.859 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X8Y34          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.828     1.198    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y34          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.337     1.535    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.120     1.655    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.919ns  (logic 1.168ns (23.745%)  route 3.751ns (76.255%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.732 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 12.978 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.670    12.978    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    13.496 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.843    15.339    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152    15.491 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.861    16.352    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[2]
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.348    16.700 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0/O
                         net (fo=1, routed)           0.572    17.272    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_n_0
    SLICE_X5Y28          LUT4 (Prop_lut4_I2_O)        0.150    17.422 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           0.475    17.897    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.539    22.732    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism              0.000    22.732    
                         clock uncertainty           -0.337    22.394    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)       -0.255    22.139    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -17.897    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.615ns  (logic 0.795ns (17.227%)  route 3.820ns (82.773%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.732 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 12.978 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.670    12.978    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    13.496 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.843    15.339    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X4Y28          LUT5 (Prop_lut5_I0_O)        0.124    15.463 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2/O
                         net (fo=3, routed)           1.213    16.676    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_2_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.153    16.829 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.764    17.593    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.539    22.732    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism              0.000    22.732    
                         clock uncertainty           -0.337    22.394    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)       -0.223    22.171    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         22.171    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.672ns  (logic 1.116ns (23.887%)  route 3.556ns (76.113%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 12.978 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.670    12.978    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    13.496 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.867    15.363    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.146    15.509 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_5/O
                         net (fo=5, routed)           0.839    16.348    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[4]
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.328    16.676 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1/O
                         net (fo=1, routed)           0.850    17.526    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b1_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I2_O)        0.124    17.650 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           0.000    17.650    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.540    22.733    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y29          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism              0.000    22.733    
                         clock uncertainty           -0.337    22.395    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.029    22.424    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         22.424    
                         arrival time                         -17.650    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.593ns  (logic 1.086ns (23.645%)  route 3.507ns (76.355%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.732 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 12.978 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.670    12.978    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    13.496 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.651    15.147    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X5Y29          LUT2 (Prop_lut2_I1_O)        0.118    15.265 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.208    16.474    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[1]
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.326    16.800 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0/O
                         net (fo=1, routed)           0.647    17.447    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__0_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I0_O)        0.124    17.571 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1/O
                         net (fo=1, routed)           0.000    17.571    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.539    22.732    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg/C
                         clock pessimism              0.000    22.732    
                         clock uncertainty           -0.337    22.394    
    SLICE_X5Y28          FDRE (Setup_fdre_C_D)        0.029    22.423    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2sck_reg
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -17.571    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.428ns  (logic 1.142ns (25.791%)  route 3.286ns (74.209%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 12.978 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.670    12.978    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    13.496 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.843    15.339    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152    15.491 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3/O
                         net (fo=7, routed)           1.010    16.501    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[2]
    SLICE_X5Y30          LUT6 (Prop_lut6_I2_O)        0.348    16.849 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4/O
                         net (fo=1, routed)           0.433    17.282    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b4_n_0
    SLICE_X5Y30          LUT4 (Prop_lut4_I2_O)        0.124    17.406 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000    17.406    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.540    22.733    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism              0.000    22.733    
                         clock uncertainty           -0.337    22.395    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)        0.029    22.424    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         22.424    
                         arrival time                         -17.406    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.328ns  (logic 1.142ns (26.384%)  route 3.186ns (73.616%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 12.978 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.670    12.978    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    13.496 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.859    15.355    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.152    15.507 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4/O
                         net (fo=6, routed)           0.892    16.398    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[3]
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.348    16.746 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3/O
                         net (fo=1, routed)           0.436    17.182    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b3_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.124    17.306 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.000    17.306    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.540    22.733    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism              0.000    22.733    
                         clock uncertainty           -0.337    22.395    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.081    22.476    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         22.476    
                         arrival time                         -17.306    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.123ns  (logic 1.116ns (27.065%)  route 3.007ns (72.935%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 22.732 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 12.978 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.670    12.978    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    13.496 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.867    15.363    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.146    15.509 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_5/O
                         net (fo=5, routed)           0.853    16.361    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[4]
    SLICE_X4Y28          LUT6 (Prop_lut6_I4_O)        0.328    16.689 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5/O
                         net (fo=1, routed)           0.288    16.977    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124    17.101 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000    17.101    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.539    22.732    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X3Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism              0.000    22.732    
                         clock uncertainty           -0.337    22.394    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.029    22.423    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                         -17.101    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.088ns  (logic 1.342ns (32.825%)  route 2.746ns (67.175%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 12.978 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.670    12.978    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518    13.496 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          1.843    15.339    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152    15.491 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_3/O
                         net (fo=7, routed)           0.625    16.116    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate__0[2]
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.341    16.457 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2/O
                         net (fo=1, routed)           0.278    16.735    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b2_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I2_O)        0.331    17.066 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.000    17.066    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.540    22.733    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism              0.000    22.733    
                         clock uncertainty           -0.337    22.395    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.077    22.472    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         22.472    
                         arrival time                         -17.066    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.751ns  (logic 0.963ns (25.676%)  route 2.788ns (74.324%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 12.980 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.672    12.980    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y32          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.419    13.399 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[5]/Q
                         net (fo=1, routed)           0.867    14.266    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg[5]
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.296    14.562 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2__1/O
                         net (fo=1, routed)           1.007    15.569    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_2__1_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.124    15.693 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__0/O
                         net (fo=1, routed)           0.914    16.607    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    16.731 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000    16.731    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.494    22.687    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism              0.000    22.687    
                         clock uncertainty           -0.337    22.349    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.031    22.380    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         22.380    
                         arrival time                         -16.731    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.652ns  (logic 0.828ns (22.672%)  route 2.824ns (77.328%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 12.988 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        1.680    12.988    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456    13.444 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Areg_reg[11]/Q
                         net (fo=1, routed)           0.977    14.421    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/data0
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.545 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__0/O
                         net (fo=1, routed)           0.716    15.261    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__0_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124    15.385 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1/O
                         net (fo=1, routed)           1.131    16.516    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.124    16.640 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000    16.640    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          1.494    22.687    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism              0.000    22.687    
                         clock uncertainty           -0.337    22.349    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.029    22.378    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                         -16.640    
  -------------------------------------------------------------------
                         slack                                  5.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.209ns (22.656%)  route 0.713ns (77.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.559     0.900    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.713     1.777    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X5Y29          LUT4 (Prop_lut4_I3_O)        0.045     1.822 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[1]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.842     1.212    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y29          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.337     1.549    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.091     1.640    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.209ns (21.650%)  route 0.756ns (78.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.559     0.900    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.756     1.820    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.865 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1/O
                         net (fo=1, routed)           0.000     1.865    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.841     1.211    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.337     1.548    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.120     1.668    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2syn_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.209ns (21.269%)  route 0.774ns (78.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.559     0.900    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.774     1.837    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X4Y30          LUT4 (Prop_lut4_I3_O)        0.045     1.882 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1/O
                         net (fo=1, routed)           0.000     1.882    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[3]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.843     1.213    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.121     1.671    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.209ns (21.226%)  route 0.776ns (78.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.559     0.900    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.776     1.839    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X4Y30          LUT4 (Prop_lut4_I3_O)        0.045     1.884 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[2]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.843     1.213    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.120     1.670    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.209ns (21.313%)  route 0.772ns (78.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.559     0.900    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.772     1.835    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X5Y30          LUT4 (Prop_lut4_I3_O)        0.045     1.880 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1/O
                         net (fo=1, routed)           0.000     1.880    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[4]_i_1_n_0
    SLICE_X5Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.843     1.213    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y30          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.337     1.550    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.091     1.641    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.299ns (29.690%)  route 0.708ns (70.310%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.559     0.900    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.479     1.543    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.045     1.588 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1/O
                         net (fo=9, routed)           0.134     1.721    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__1_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.766 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5/O
                         net (fo=1, routed)           0.095     1.862    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b5_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.045     1.907 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1/O
                         net (fo=1, routed)           0.000     1.907    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[5]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.841     1.211    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X3Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.337     1.548    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091     1.639    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.299ns (28.401%)  route 0.754ns (71.599%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.565     0.906    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y41          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg_reg[8]/Q
                         net (fo=1, routed)           0.143     1.212    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2Breg[8]
    SLICE_X7Y41          LUT6 (Prop_lut6_I0_O)        0.045     1.257 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__1/O
                         net (fo=1, routed)           0.280     1.538    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_4__1_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.583 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1__0/O
                         net (fo=1, routed)           0.331     1.913    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.958 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2/O
                         net (fo=1, routed)           0.000     1.958    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__2_n_0
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.822     1.192    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.337     1.529    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.092     1.621    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt2_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.213ns (21.651%)  route 0.771ns (78.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.559     0.900    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.479     1.543    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X4Y28          LUT5 (Prop_lut5_I0_O)        0.049     1.592 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_i_1/O
                         net (fo=1, routed)           0.292     1.883    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav0
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.841     1.211    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X4Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.337     1.548    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)        -0.008     1.540    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dav_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.213ns (20.854%)  route 0.808ns (79.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.559     0.900    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.659     1.723    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X5Y28          LUT4 (Prop_lut4_I3_O)        0.049     1.772 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1/O
                         net (fo=1, routed)           0.149     1.921    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate[0]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.841     1.211    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X5Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.337     1.548    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.008     1.556    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/dacstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.254ns (22.847%)  route 0.858ns (77.153%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1686, routed)        0.559     0.900    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq_reg/Q
                         net (fo=20, routed)          0.330     1.393    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2acq
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.438 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0_i_1/O
                         net (fo=1, routed)           0.528     1.966    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1
    SLICE_X7Y28          LUT6 (Prop_lut6_I2_O)        0.045     2.011 r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1/O
                         net (fo=1, routed)           0.000     2.011    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/g0_b0__1_n_0
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11, routed)          0.822     1.192    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2clk
    SLICE_X7Y28          FDRE                                         r  design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.337     1.529    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.091     1.620    design_1_i/DA2Pmod_0/inst/DA2Pmod_v1_0_S00_AXI_inst/DA2dt1_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.391    





