// Seed: 1583060336
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  wor   id_4;
  logic id_5;
  always begin
    SystemTFIdentifier(1'b0, 1, 1 - 1, id_5, id_5 | 1);
  end
  type_10 id_6 (
      .id_0(id_5),
      .id_1(id_1),
      .id_2(id_3),
      .id_3(id_1),
      .id_4(1),
      .id_5({id_5}),
      .id_6(1),
      .id_7(1)
  );
  assign id_3 = 1;
  always @(posedge 1) begin
    id_2 <= 1;
    id_4[1] <= 1;
  end
  logic id_7;
endmodule
