Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 13 20:38:35 2020
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file frodoBD_wrapper_timing_summary_routed.rpt -pb frodoBD_wrapper_timing_summary_routed.pb -rpx frodoBD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : frodoBD_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.157        0.000                      0                27524        0.016        0.000                      0                27524        3.750        0.000                       0                 10810  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.157        0.000                      0                27524        0.016        0.000                      0                27524        3.750        0.000                       0                 10810  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[3][1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 2.016ns (21.110%)  route 7.534ns (78.890%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.656     2.964    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X18Y65         FDRE                                         r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[12]/Q
                         net (fo=4, routed)           0.439     3.859    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[12]
    SLICE_X18Y65         LUT2 (Prop_lut2_I0_O)        0.124     3.983 f  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_5/O
                         net (fo=1, routed)           0.421     4.404    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_5_n_0
    SLICE_X18Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.528 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_2/O
                         net (fo=3, routed)           1.403     5.931    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_2_n_0
    SLICE_X23Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.055 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        2.102     8.157    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X36Y72         LUT5 (Prop_lut5_I3_O)        0.150     8.307 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_15/O
                         net (fo=1, routed)           0.800     9.106    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_15_n_0
    SLICE_X35Y72         LUT5 (Prop_lut5_I0_O)        0.352     9.458 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_9/O
                         net (fo=4, routed)           1.002    10.460    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_9_n_0
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.354    10.814 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][2][18]_i_3/O
                         net (fo=12, routed)          1.368    12.182    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][2][18]_i_3_n_0
    SLICE_X25Y79         LUT6 (Prop_lut6_I0_O)        0.332    12.514 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[3][1][13]_i_1/O
                         net (fo=1, routed)           0.000    12.514    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[3][1]_89[13]
    SLICE_X25Y79         FDRE                                         r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[3][1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.474    12.666    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X25Y79         FDRE                                         r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[3][1][13]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X25Y79         FDRE (Setup_fdre_C_D)        0.029    12.671    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[3][1][13]
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[4][1][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 2.016ns (21.161%)  route 7.511ns (78.839%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.656     2.964    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X18Y65         FDRE                                         r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[12]/Q
                         net (fo=4, routed)           0.439     3.859    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[12]
    SLICE_X18Y65         LUT2 (Prop_lut2_I0_O)        0.124     3.983 f  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_5/O
                         net (fo=1, routed)           0.421     4.404    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_5_n_0
    SLICE_X18Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.528 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_2/O
                         net (fo=3, routed)           1.403     5.931    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_2_n_0
    SLICE_X23Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.055 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        2.102     8.157    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X36Y72         LUT5 (Prop_lut5_I3_O)        0.150     8.307 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_15/O
                         net (fo=1, routed)           0.800     9.106    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_15_n_0
    SLICE_X35Y72         LUT5 (Prop_lut5_I0_O)        0.352     9.458 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_9/O
                         net (fo=4, routed)           1.002    10.460    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_9_n_0
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.354    10.814 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][2][18]_i_3/O
                         net (fo=12, routed)          1.345    12.159    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][2][18]_i_3_n_0
    SLICE_X25Y82         LUT6 (Prop_lut6_I3_O)        0.332    12.491 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][1][18]_i_1/O
                         net (fo=1, routed)           0.000    12.491    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[4][1]_84[18]
    SLICE_X25Y82         FDRE                                         r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[4][1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.477    12.669    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X25Y82         FDRE                                         r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[4][1][18]/C
                         clock pessimism              0.130    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X25Y82         FDRE (Setup_fdre_C_D)        0.031    12.676    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[4][1][18]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[4][3][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 2.016ns (21.164%)  route 7.510ns (78.836%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.656     2.964    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X18Y65         FDRE                                         r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[12]/Q
                         net (fo=4, routed)           0.439     3.859    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[12]
    SLICE_X18Y65         LUT2 (Prop_lut2_I0_O)        0.124     3.983 f  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_5/O
                         net (fo=1, routed)           0.421     4.404    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_5_n_0
    SLICE_X18Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.528 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_2/O
                         net (fo=3, routed)           1.403     5.931    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_2_n_0
    SLICE_X23Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.055 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        2.102     8.157    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X36Y72         LUT5 (Prop_lut5_I3_O)        0.150     8.307 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_15/O
                         net (fo=1, routed)           0.800     9.106    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_15_n_0
    SLICE_X35Y72         LUT5 (Prop_lut5_I0_O)        0.352     9.458 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_9/O
                         net (fo=4, routed)           1.002    10.460    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_9_n_0
    SLICE_X36Y77         LUT5 (Prop_lut5_I4_O)        0.354    10.814 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][2][18]_i_3/O
                         net (fo=12, routed)          1.344    12.158    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][2][18]_i_3_n_0
    SLICE_X25Y82         LUT6 (Prop_lut6_I0_O)        0.332    12.490 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][3][18]_i_1/O
                         net (fo=1, routed)           0.000    12.490    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[4][3]_73[18]
    SLICE_X25Y82         FDRE                                         r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[4][3][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.477    12.669    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X25Y82         FDRE                                         r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[4][3][18]/C
                         clock pessimism              0.130    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X25Y82         FDRE (Setup_fdre_C_D)        0.032    12.677    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[4][3][18]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 2.358ns (24.607%)  route 7.225ns (75.393%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.656     2.964    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X31Y23         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.419     3.383 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/Q
                         net (fo=5, routed)           0.692     4.075    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[31]
    SLICE_X29Y23         LUT2 (Prop_lut2_I1_O)        0.322     4.397 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_13/O
                         net (fo=1, routed)           0.715     5.112    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_13_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I5_O)        0.332     5.444 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.605     6.049    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.173 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         1.811     7.984    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X36Y5          LUT5 (Prop_lut5_I3_O)        0.119     8.103 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][35]_i_14/O
                         net (fo=1, routed)           0.991     9.094    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][35]_i_14_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.358     9.452 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][35]_i_10/O
                         net (fo=4, routed)           0.985    10.437    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][35]_i_10_n_0
    SLICE_X21Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.789 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][15]_i_3/O
                         net (fo=12, routed)          1.426    12.215    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][15]_i_3_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I3_O)        0.332    12.547 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][1][15]_i_1/O
                         net (fo=1, routed)           0.000    12.547    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[4][1]_78[15]
    SLICE_X6Y19          FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.495    12.688    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X6Y19          FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][1][15]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.079    12.742    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][1][15]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.562ns  (logic 2.358ns (24.661%)  route 7.204ns (75.339%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.656     2.964    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X31Y23         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.419     3.383 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/Q
                         net (fo=5, routed)           0.692     4.075    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[31]
    SLICE_X29Y23         LUT2 (Prop_lut2_I1_O)        0.322     4.397 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_13/O
                         net (fo=1, routed)           0.715     5.112    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_13_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I5_O)        0.332     5.444 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.605     6.049    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.173 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         1.811     7.984    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X36Y5          LUT5 (Prop_lut5_I3_O)        0.119     8.103 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][35]_i_14/O
                         net (fo=1, routed)           0.991     9.094    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][35]_i_14_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.358     9.452 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][35]_i_10/O
                         net (fo=4, routed)           0.985    10.437    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][35]_i_10_n_0
    SLICE_X21Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.789 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][15]_i_3/O
                         net (fo=12, routed)          1.405    12.194    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][15]_i_3_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I1_O)        0.332    12.526 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][15]_i_1/O
                         net (fo=1, routed)           0.000    12.526    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[4][2]_68[15]
    SLICE_X6Y17          FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.498    12.690    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X6Y17          FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][15]/C
                         clock pessimism              0.130    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.079    12.745    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][15]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[1][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 2.151ns (22.487%)  route 7.415ns (77.513%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.656     2.964    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X31Y23         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.419     3.383 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/Q
                         net (fo=5, routed)           0.692     4.075    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[31]
    SLICE_X29Y23         LUT2 (Prop_lut2_I1_O)        0.322     4.397 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_13/O
                         net (fo=1, routed)           0.715     5.112    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_13_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I5_O)        0.332     5.444 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.605     6.049    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.173 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         2.202     8.375    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.152     8.527 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][52]_i_14/O
                         net (fo=1, routed)           0.647     9.174    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][52]_i_14_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I1_O)        0.352     9.526 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][52]_i_7/O
                         net (fo=4, routed)           1.276    10.802    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][52]_i_7_n_0
    SLICE_X21Y13         LUT5 (Prop_lut5_I4_O)        0.326    11.128 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][30]_i_2/O
                         net (fo=12, routed)          1.278    12.406    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][30]_i_2_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I3_O)        0.124    12.530 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[1][2][31]_i_1/O
                         net (fo=1, routed)           0.000    12.530    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[1][2]_79[31]
    SLICE_X35Y16         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[1][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.493    12.685    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X35Y16         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[1][2][31]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.032    12.794    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[1][2][31]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[0][1][49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 1.576ns (16.640%)  route 7.895ns (83.360%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.656     2.964    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X18Y65         FDRE                                         r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y65         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[12]/Q
                         net (fo=4, routed)           0.439     3.859    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[12]
    SLICE_X18Y65         LUT2 (Prop_lut2_I0_O)        0.124     3.983 f  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_5/O
                         net (fo=1, routed)           0.421     4.404    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_5_n_0
    SLICE_X18Y64         LUT6 (Prop_lut6_I4_O)        0.124     4.528 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_2/O
                         net (fo=3, routed)           1.403     5.931    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_valid_o_mm_i_2_n_0
    SLICE_X23Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.055 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        2.305     8.359    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X38Y90         LUT5 (Prop_lut5_I3_O)        0.152     8.511 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][4]_i_14/O
                         net (fo=1, routed)           0.848     9.359    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][4]_i_14_n_0
    SLICE_X38Y90         LUT5 (Prop_lut5_I0_O)        0.348     9.707 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][4]_i_11/O
                         net (fo=3, routed)           1.247    10.954    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][4]_i_11_n_0
    SLICE_X24Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.078 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][4]_i_4/O
                         net (fo=15, routed)          1.233    12.311    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][4]_i_4_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I1_O)        0.124    12.435 r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][49]_i_1/O
                         net (fo=1, routed)           0.000    12.435    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[0][1]_92[49]
    SLICE_X30Y77         FDRE                                         r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[0][1][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.475    12.667    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X30Y77         FDRE                                         r  frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[0][1][49]/C
                         clock pessimism              0.130    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X30Y77         FDRE (Setup_fdre_C_D)        0.077    12.720    frodoBD_i/shake128_mm_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[0][1][49]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 2.358ns (24.898%)  route 7.113ns (75.102%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.656     2.964    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X31Y23         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.419     3.383 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/Q
                         net (fo=5, routed)           0.692     4.075    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[31]
    SLICE_X29Y23         LUT2 (Prop_lut2_I1_O)        0.322     4.397 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_13/O
                         net (fo=1, routed)           0.715     5.112    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_13_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I5_O)        0.332     5.444 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.605     6.049    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.173 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         1.811     7.984    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X36Y5          LUT5 (Prop_lut5_I3_O)        0.119     8.103 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][35]_i_14/O
                         net (fo=1, routed)           0.991     9.094    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][35]_i_14_n_0
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.358     9.452 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][35]_i_10/O
                         net (fo=4, routed)           0.985    10.437    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][35]_i_10_n_0
    SLICE_X21Y5          LUT5 (Prop_lut5_I4_O)        0.352    10.789 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][15]_i_3/O
                         net (fo=12, routed)          1.314    12.103    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][15]_i_3_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.332    12.435 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][3][15]_i_1/O
                         net (fo=1, routed)           0.000    12.435    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[4][3]_67[15]
    SLICE_X6Y19          FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.495    12.688    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X6Y19          FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][3][15]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.079    12.742    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][3][15]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[2][4][46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 1.450ns (15.596%)  route 7.847ns (84.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.766 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.765     3.073    frodoBD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.523 r  frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=72, routed)          7.847    12.370    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X41Y11         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[2][4][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.573    12.765    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y11         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[2][4][46]/C
                         clock pessimism              0.130    12.895    
                         clock uncertainty           -0.154    12.741    
    SLICE_X41Y11         FDRE (Setup_fdre_C_D)       -0.061    12.680    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_ip_v1_0_S00_AXI_inst/to_round_in_reg[2][4][46]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.448ns  (logic 2.381ns (25.201%)  route 7.067ns (74.799%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.656     2.964    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X31Y23         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.419     3.383 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_reg[31]/Q
                         net (fo=5, routed)           0.692     4.075    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round__1[31]
    SLICE_X29Y23         LUT2 (Prop_lut2_I1_O)        0.322     4.397 f  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_13/O
                         net (fo=1, routed)           0.715     5.112    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_13_n_0
    SLICE_X27Y20         LUT6 (Prop_lut6_I5_O)        0.332     5.444 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4/O
                         net (fo=35, routed)          0.605     6.049    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/round_rep[4]_i_4_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.173 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2/O
                         net (fo=968, routed)         2.202     8.375    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[0][1][31]_i_2_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.152     8.527 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][52]_i_14/O
                         net (fo=1, routed)           0.647     9.174    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][52]_i_14_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I1_O)        0.352     9.526 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][52]_i_7/O
                         net (fo=4, routed)           0.835    10.361    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][4][52]_i_7_n_0
    SLICE_X6Y13          LUT5 (Prop_lut5_I4_O)        0.352    10.713 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][26]_i_4/O
                         net (fo=9, routed)           1.371    12.084    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][26]_i_4_n_0
    SLICE_X20Y23         LUT6 (Prop_lut6_I4_O)        0.328    12.412 r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out[4][2][26]_i_1/O
                         net (fo=1, routed)           0.000    12.412    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/chi_out[4][2]_68[26]
    SLICE_X20Y23         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       1.484    12.676    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s00_axi_aclk
    SLICE_X20Y23         FDRE                                         r  frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][26]/C
                         clock pessimism              0.130    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X20Y23         FDRE (Setup_fdre_C_D)        0.079    12.731    frodoBD_i/keccak_f1600_mm_ip_0/U0/keccak_f1600_mm_core_fast_inst/s_round_out_reg[4][2][26]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  0.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (59.991%)  route 0.151ns (40.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.584     0.925    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.151     1.204    frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.099     1.303 r  frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.303    frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X2Y49          FDRE                                         r  frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.854     1.224    frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.055%)  route 0.193ns (50.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.562     0.903    frodoBD_i/axi_gpio_7/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/Q
                         net (fo=1, routed)           0.193     1.237    frodoBD_i/axi_gpio_7/U0/gpio_core_1/gpio2_Data_In[1]
    SLICE_X18Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.282 r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3[18]_i_1/O
                         net (fo=1, routed)           0.000     1.282    frodoBD_i/axi_gpio_7/U0/gpio_core_1/Read_Reg2_In[1]
    SLICE_X18Y49         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.832     1.202    frodoBD_i/axi_gpio_7/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y49         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[18]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_7/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.031%)  route 0.200ns (54.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.559     0.900    frodoBD_i/axi_gpio_7/U0/s_axi_aclk
    SLICE_X20Y50         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  frodoBD_i/axi_gpio_7/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.200     1.264    frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[6]
    SLICE_X25Y50         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.828     1.198    frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X25Y50         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.075     1.239    frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_7/U0/ip2bus_data_i_D1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.561     0.902    frodoBD_i/axi_gpio_7/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[4].reg1_reg[21]/Q
                         net (fo=1, routed)           0.200     1.242    frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[10]
    SLICE_X23Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.287 r  frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[21]_i_1/O
                         net (fo=1, routed)           0.000     1.287    frodoBD_i/axi_gpio_7/U0/ip2bus_data[21]
    SLICE_X23Y50         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/ip2bus_data_i_D1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.828     1.198    frodoBD_i/axi_gpio_7/U0/s_axi_aclk
    SLICE_X23Y50         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/ip2bus_data_i_D1_reg[21]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.091     1.260    frodoBD_i/axi_gpio_7/U0/ip2bus_data_i_D1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_7/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.250%)  route 0.218ns (60.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.559     0.900    frodoBD_i/axi_gpio_7/U0/s_axi_aclk
    SLICE_X23Y50         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  frodoBD_i/axi_gpio_7/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.218     1.259    frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[3]
    SLICE_X24Y48         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.829     1.199    frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X24Y48         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.059     1.229    frodoBD_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.381%)  route 0.207ns (52.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.563     0.904    frodoBD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  frodoBD_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[0]/Q
                         net (fo=1, routed)           0.207     1.251    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg
    SLICE_X23Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.296 r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.296    frodoBD_i/axi_gpio_0/U0/ip2bus_data[0]
    SLICE_X23Y45         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.828     1.198    frodoBD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.091     1.255    frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.585     0.926    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y45          FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.102     1.169    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y45          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.853     1.223    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.779%)  route 0.223ns (61.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.581     0.922    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.223     1.285    frodoBD_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.893     1.263    frodoBD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  frodoBD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    frodoBD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.576%)  route 0.222ns (54.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.556     0.897    frodoBD_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y34         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  frodoBD_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg[21]/Q
                         net (fo=1, routed)           0.222     1.260    frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[21].reg1_reg
    SLICE_X21Y37         LUT5 (Prop_lut5_I2_O)        0.045     1.305 r  frodoBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[21]_i_1/O
                         net (fo=1, routed)           0.000     1.305    frodoBD_i/axi_gpio_0/U0/ip2bus_data[21]
    SLICE_X21Y37         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.826     1.196    frodoBD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X21Y37         FDRE                                         r  frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.091     1.253    frodoBD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.565     0.906    frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y40         FDRE                                         r  frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  frodoBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.110     1.157    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X10Y40         SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10810, routed)       0.833     1.203    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y40         SRLC32E                                      r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X10Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y6    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_10/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y15   frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_20/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y0    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_30/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y12   frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_00/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y7    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_10/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y13   frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_20/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y1    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_30/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y10   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/multiplicator_inst/s_mult_data_3_reg__15/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y14   frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_00/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S01_AXI_inst/generate_ram[0].true_single_bram_s00_inst/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y32   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y32   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y32   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y32   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y33   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y26   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_20_20/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y26   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_19_19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y25   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y28   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_28_28/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y28   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_29_29/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y28   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y28   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_30_30/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y31   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y31   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_7_7/SP/CLK



