Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 16 00:23:59 2022
| Host         : LAPTOP-K4KSM3I3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.420        0.000                      0                  461        0.131        0.000                      0                  461        4.500        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.420        0.000                      0                  461        0.131        0.000                      0                  461        4.500        0.000                       0                   188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 p1_button2/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 0.980ns (21.479%)  route 3.583ns (78.521%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.633     5.217    p1_button2/CLK
    SLICE_X7Y9           FDRE                                         r  p1_button2/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.456     5.673 r  p1_button2/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.800     6.474    p1_button2/M_ctr_q_reg[14]
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.124     6.598 r  p1_button2/M_last_q_i_5__1/O
                         net (fo=2, routed)           0.949     7.546    p1_button2/M_last_q_i_5__1_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I3_O)        0.124     7.670 r  p1_button2/M_last_q_i_1__1/O
                         net (fo=3, routed)           1.024     8.694    p1_button4/M_p1_button2_out
    SLICE_X5Y13          LUT6 (Prop_lut6_I1_O)        0.124     8.818 r  p1_button4/FSM_sequential_M_states_q[2]_i_2/O
                         net (fo=3, routed)           0.810     9.628    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]_0
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.152     9.780 r  game_beta/game_controlunit/FSM_sequential_M_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000     9.780    game_beta/game_controlunit/FSM_sequential_M_states_q[2]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.511    14.916    game_beta/game_controlunit/CLK
    SLICE_X4Y15          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]/C
                         clock pessimism              0.272    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)        0.047    15.200    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.090ns (24.754%)  route 3.313ns (75.246%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.637     5.221    game_beta/game_controlunit/main_seg/ctr/CLK
    SLICE_X1Y8           FDRE                                         r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.419     5.640 f  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.829     6.469    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[12]
    SLICE_X1Y9           LUT4 (Prop_lut4_I2_O)        0.299     6.768 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_5/O
                         net (fo=1, routed)           0.641     7.409    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_5_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.533 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_4/O
                         net (fo=1, routed)           0.800     8.333    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.457 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_2/O
                         net (fo=17, routed)          1.044     9.501    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_2_n_0
    SLICE_X1Y9           LUT2 (Prop_lut2_I1_O)        0.124     9.625 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[14]_i_1/O
                         net (fo=1, routed)           0.000     9.625    game_beta/game_controlunit/main_seg/ctr/M_ctr_d[14]
    SLICE_X1Y9           FDRE                                         r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.517    14.922    game_beta/game_controlunit/main_seg/ctr/CLK
    SLICE_X1Y9           FDRE                                         r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)        0.031    15.191    game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.118ns (25.230%)  route 3.313ns (74.770%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.637     5.221    game_beta/game_controlunit/main_seg/ctr/CLK
    SLICE_X1Y8           FDRE                                         r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.419     5.640 f  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.829     6.469    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[12]
    SLICE_X1Y9           LUT4 (Prop_lut4_I2_O)        0.299     6.768 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_5/O
                         net (fo=1, routed)           0.641     7.409    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_5_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.533 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_4/O
                         net (fo=1, routed)           0.800     8.333    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.457 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_2/O
                         net (fo=17, routed)          1.044     9.501    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_2_n_0
    SLICE_X1Y9           LUT2 (Prop_lut2_I1_O)        0.152     9.653 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_1/O
                         net (fo=1, routed)           0.000     9.653    game_beta/game_controlunit/main_seg/ctr/M_ctr_d[16]
    SLICE_X1Y9           FDRE                                         r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.517    14.922    game_beta/game_controlunit/main_seg/ctr/CLK
    SLICE_X1Y9           FDRE                                         r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)        0.075    15.235    game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.090ns (24.932%)  route 3.282ns (75.068%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.637     5.221    game_beta/game_controlunit/main_seg/ctr/CLK
    SLICE_X1Y8           FDRE                                         r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.419     5.640 f  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.829     6.469    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[12]
    SLICE_X1Y9           LUT4 (Prop_lut4_I2_O)        0.299     6.768 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_5/O
                         net (fo=1, routed)           0.641     7.409    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_5_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.533 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_4/O
                         net (fo=1, routed)           0.800     8.333    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.457 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_2/O
                         net (fo=17, routed)          1.012     9.469    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_2_n_0
    SLICE_X1Y9           LUT2 (Prop_lut2_I1_O)        0.124     9.593 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[13]_i_1/O
                         net (fo=1, routed)           0.000     9.593    game_beta/game_controlunit/main_seg/ctr/M_ctr_d[13]
    SLICE_X1Y9           FDRE                                         r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.517    14.922    game_beta/game_controlunit/main_seg/ctr/CLK
    SLICE_X1Y9           FDRE                                         r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)        0.029    15.189    game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.118ns (25.410%)  route 3.282ns (74.590%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.637     5.221    game_beta/game_controlunit/main_seg/ctr/CLK
    SLICE_X1Y8           FDRE                                         r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.419     5.640 f  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.829     6.469    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[12]
    SLICE_X1Y9           LUT4 (Prop_lut4_I2_O)        0.299     6.768 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_5/O
                         net (fo=1, routed)           0.641     7.409    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_5_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I4_O)        0.124     7.533 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_4/O
                         net (fo=1, routed)           0.800     8.333    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.457 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_2/O
                         net (fo=17, routed)          1.012     9.469    game_beta/game_controlunit/main_seg/ctr/M_ctr_q[16]_i_2_n_0
    SLICE_X1Y9           LUT2 (Prop_lut2_I1_O)        0.152     9.621 r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q[15]_i_1/O
                         net (fo=1, routed)           0.000     9.621    game_beta/game_controlunit/main_seg/ctr/M_ctr_d[15]
    SLICE_X1Y9           FDRE                                         r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.517    14.922    game_beta/game_controlunit/main_seg/ctr/CLK
    SLICE_X1Y9           FDRE                                         r  game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[15]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)        0.075    15.235    game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 p1_button1/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/FSM_sequential_M_states_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.014ns (23.718%)  route 3.261ns (76.282%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.634     5.218    p1_button1/CLK
    SLICE_X6Y8           FDRE                                         r  p1_button1/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.736 r  p1_button1/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.809     6.545    p1_button1/M_ctr_q_reg[5]
    SLICE_X5Y8           LUT4 (Prop_lut4_I0_O)        0.124     6.669 r  p1_button1/M_last_q_i_3__0/O
                         net (fo=2, routed)           1.083     7.753    p1_button1/M_last_q_i_3__0_n_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I3_O)        0.124     7.877 r  p1_button1/FSM_sequential_M_states_q[0]_i_4/O
                         net (fo=1, routed)           0.708     8.585    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[0]_1
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.709 r  game_beta/game_controlunit/FSM_sequential_M_states_q[0]_i_2/O
                         net (fo=1, routed)           0.660     9.370    game_beta/game_controlunit/FSM_sequential_M_states_q[0]_i_2_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     9.494 r  game_beta/game_controlunit/FSM_sequential_M_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000     9.494    game_beta/game_controlunit/FSM_sequential_M_states_q[0]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.514    14.919    game_beta/game_controlunit/CLK
    SLICE_X3Y14          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_states_q_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.031    15.174    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 p1_button1/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_button1/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.890ns (21.783%)  route 3.196ns (78.217%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.634     5.218    p1_button1/CLK
    SLICE_X6Y8           FDRE                                         r  p1_button1/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.736 f  p1_button1/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.809     6.545    p1_button1/M_ctr_q_reg[5]
    SLICE_X5Y8           LUT4 (Prop_lut4_I0_O)        0.124     6.669 f  p1_button1/M_last_q_i_3__0/O
                         net (fo=2, routed)           1.082     7.752    p1_button1/M_last_q_i_3__0_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.124     7.876 f  p1_button1/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.656     8.532    p1_button1/M_p1_button1_out
    SLICE_X7Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.656 r  p1_button1/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.649     9.304    p1_button1/M_ctr_q[0]_i_2__0_n_0
    SLICE_X6Y7           FDRE                                         r  p1_button1/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.516    14.921    p1_button1/CLK
    SLICE_X6Y7           FDRE                                         r  p1_button1/M_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X6Y7           FDRE (Setup_fdre_C_CE)      -0.169    14.989    p1_button1/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 p1_button1/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_button1/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.890ns (21.783%)  route 3.196ns (78.217%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.634     5.218    p1_button1/CLK
    SLICE_X6Y8           FDRE                                         r  p1_button1/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.736 f  p1_button1/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.809     6.545    p1_button1/M_ctr_q_reg[5]
    SLICE_X5Y8           LUT4 (Prop_lut4_I0_O)        0.124     6.669 f  p1_button1/M_last_q_i_3__0/O
                         net (fo=2, routed)           1.082     7.752    p1_button1/M_last_q_i_3__0_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.124     7.876 f  p1_button1/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.656     8.532    p1_button1/M_p1_button1_out
    SLICE_X7Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.656 r  p1_button1/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.649     9.304    p1_button1/M_ctr_q[0]_i_2__0_n_0
    SLICE_X6Y7           FDRE                                         r  p1_button1/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.516    14.921    p1_button1/CLK
    SLICE_X6Y7           FDRE                                         r  p1_button1/M_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X6Y7           FDRE (Setup_fdre_C_CE)      -0.169    14.989    p1_button1/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 p1_button1/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_button1/M_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.890ns (21.783%)  route 3.196ns (78.217%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.634     5.218    p1_button1/CLK
    SLICE_X6Y8           FDRE                                         r  p1_button1/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.736 f  p1_button1/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.809     6.545    p1_button1/M_ctr_q_reg[5]
    SLICE_X5Y8           LUT4 (Prop_lut4_I0_O)        0.124     6.669 f  p1_button1/M_last_q_i_3__0/O
                         net (fo=2, routed)           1.082     7.752    p1_button1/M_last_q_i_3__0_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.124     7.876 f  p1_button1/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.656     8.532    p1_button1/M_p1_button1_out
    SLICE_X7Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.656 r  p1_button1/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.649     9.304    p1_button1/M_ctr_q[0]_i_2__0_n_0
    SLICE_X6Y7           FDRE                                         r  p1_button1/M_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.516    14.921    p1_button1/CLK
    SLICE_X6Y7           FDRE                                         r  p1_button1/M_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X6Y7           FDRE (Setup_fdre_C_CE)      -0.169    14.989    p1_button1/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 p1_button1/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_button1/M_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.890ns (21.783%)  route 3.196ns (78.217%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.634     5.218    p1_button1/CLK
    SLICE_X6Y8           FDRE                                         r  p1_button1/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     5.736 f  p1_button1/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.809     6.545    p1_button1/M_ctr_q_reg[5]
    SLICE_X5Y8           LUT4 (Prop_lut4_I0_O)        0.124     6.669 f  p1_button1/M_last_q_i_3__0/O
                         net (fo=2, routed)           1.082     7.752    p1_button1/M_last_q_i_3__0_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.124     7.876 f  p1_button1/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.656     8.532    p1_button1/M_p1_button1_out
    SLICE_X7Y12          LUT1 (Prop_lut1_I0_O)        0.124     8.656 r  p1_button1/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.649     9.304    p1_button1/M_ctr_q[0]_i_2__0_n_0
    SLICE_X6Y7           FDRE                                         r  p1_button1/M_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.516    14.921    p1_button1/CLK
    SLICE_X6Y7           FDRE                                         r  p1_button1/M_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X6Y7           FDRE (Setup_fdre_C_CE)      -0.169    14.989    p1_button1/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  5.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 start_button/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_button/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.591     1.535    start_button/sync/CLK
    SLICE_X0Y14          FDRE                                         r  start_button/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  start_button/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.741    start_button/sync/M_pipe_q[0]
    SLICE_X0Y14          FDRE                                         r  start_button/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.861     2.051    start_button/sync/CLK
    SLICE_X0Y14          FDRE                                         r  start_button/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.075     1.610    start_button/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.592     1.536    game_beta/game_controlunit/main_dctr/dctr1/CLK
    SLICE_X4Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/Q
                         net (fo=5, routed)           0.108     1.785    game_beta/game_controlunit/main_dctr/dctr1/Q[1]
    SLICE_X5Y8           LUT4 (Prop_lut4_I2_O)        0.048     1.833 r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.833    game_beta/game_controlunit/main_dctr/dctr1/M_val_q[3]_i_2_n_0
    SLICE_X5Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.863     2.053    game_beta/game_controlunit/main_dctr/dctr1/CLK
    SLICE_X5Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[3]/C
                         clock pessimism             -0.504     1.549    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.107     1.656    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/M_mini_timer_5_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.589     1.533    game_beta/game_controlunit/mini_dctr_5/CLK
    SLICE_X4Y13          FDSE                                         r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDSE (Prop_fdse_C_Q)         0.141     1.674 r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[0]/Q
                         net (fo=5, routed)           0.121     1.795    game_beta/game_controlunit/M_mini_dctr_5_value[0]
    SLICE_X4Y14          FDSE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.859     2.049    game_beta/game_controlunit/CLK
    SLICE_X4Y14          FDSE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[0]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X4Y14          FDSE (Hold_fdse_C_D)         0.070     1.618    game_beta/game_controlunit/M_mini_timer_5_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.390%)  route 0.119ns (38.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.592     1.536    game_beta/game_controlunit/main_dctr/dctr1/CLK
    SLICE_X5Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[2]/Q
                         net (fo=5, routed)           0.119     1.796    game_beta/game_controlunit/main_dctr/dctr1/Q[2]
    SLICE_X4Y8           LUT4 (Prop_lut4_I2_O)        0.048     1.844 r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    game_beta/game_controlunit/main_dctr/dctr1/M_val_q[1]_i_1_n_0
    SLICE_X4Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.863     2.053    game_beta/game_controlunit/main_dctr/dctr1/CLK
    SLICE_X4Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/C
                         clock pessimism             -0.504     1.549    
    SLICE_X4Y8           FDRE (Hold_fdre_C_D)         0.105     1.654    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.592     1.536    game_beta/game_controlunit/main_dctr/dctr1/CLK
    SLICE_X4Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/Q
                         net (fo=5, routed)           0.108     1.785    game_beta/game_controlunit/main_dctr/dctr1/Q[1]
    SLICE_X5Y8           LUT4 (Prop_lut4_I1_O)        0.045     1.830 r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    game_beta/game_controlunit/main_dctr/dctr1/M_val_q[2]_i_1_n_0
    SLICE_X5Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.863     2.053    game_beta/game_controlunit/main_dctr/dctr1/CLK
    SLICE_X5Y8           FDRE                                         r  game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[2]/C
                         clock pessimism             -0.504     1.549    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.091     1.640    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/M_mini_timer_5_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.896%)  route 0.136ns (49.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.589     1.533    game_beta/game_controlunit/mini_dctr_5/CLK
    SLICE_X4Y13          FDRE                                         r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[1]/Q
                         net (fo=4, routed)           0.136     1.810    game_beta/game_controlunit/M_mini_dctr_5_value[1]
    SLICE_X4Y14          FDRE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.859     2.049    game_beta/game_controlunit/CLK
    SLICE_X4Y14          FDRE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[1]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.066     1.614    game_beta/game_controlunit/M_mini_timer_5_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/M_mini_timer_5_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.352%)  route 0.131ns (50.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.589     1.533    game_beta/game_controlunit/mini_dctr_5/CLK
    SLICE_X4Y13          FDSE                                         r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDSE (Prop_fdse_C_Q)         0.128     1.661 r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[2]/Q
                         net (fo=4, routed)           0.131     1.792    game_beta/game_controlunit/M_mini_dctr_5_value[2]
    SLICE_X4Y14          FDSE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.859     2.049    game_beta/game_controlunit/CLK
    SLICE_X4Y14          FDSE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[2]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X4Y14          FDSE (Hold_fdse_C_D)         0.016     1.564    game_beta/game_controlunit/M_mini_timer_5_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_controlunit/M_mini_timer_5_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.159%)  route 0.138ns (51.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.589     1.533    game_beta/game_controlunit/mini_dctr_5/CLK
    SLICE_X4Y13          FDRE                                         r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.128     1.661 r  game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]/Q
                         net (fo=3, routed)           0.138     1.798    game_beta/game_controlunit/M_mini_dctr_5_value[3]
    SLICE_X4Y14          FDRE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.859     2.049    game_beta/game_controlunit/CLK
    SLICE_X4Y14          FDRE                                         r  game_beta/game_controlunit/M_mini_timer_5_q_reg[3]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.019     1.567    game_beta/game_controlunit/M_mini_timer_5_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 p1_button3/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_button3/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.590     1.534    p1_button3/sync/CLK
    SLICE_X3Y16          FDRE                                         r  p1_button3/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  p1_button3/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.845    p1_button3/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X3Y16          FDRE                                         r  p1_button3/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.859     2.049    p1_button3/sync/CLK
    SLICE_X3Y16          FDRE                                         r  p1_button3/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.066     1.600    p1_button3/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 p1_button4/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_button4/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.563     1.507    p1_button4/sync/CLK
    SLICE_X9Y12          FDRE                                         r  p1_button4/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  p1_button4/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.818    p1_button4/sync/M_pipe_q_reg_n_0_[0]
    SLICE_X9Y12          FDRE                                         r  p1_button4/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     2.022    p1_button4/sync/CLK
    SLICE_X9Y12          FDRE                                         r  p1_button4/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.066     1.573    p1_button4/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    edge_detector_slow_timer/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y11    edge_p1_button1/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13    edge_p1_button2/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    edge_p1_button3/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y13    edge_p1_button4/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    edge_start_button/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y8     game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9     game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     slow_timer/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     slow_timer/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     slow_timer/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     slow_timer/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     slow_timer/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     slow_timer/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     slow_timer/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     slow_timer/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    edge_p1_button2/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    edge_start_button/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    game_beta/game_controlunit/mini_dctr_5/M_val_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     slow_timer/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     slow_timer/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     slow_timer/M_ctr_q_reg[2]/C



