<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file LedTest_impl1.ncd.
Design name: test
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144</big></U></B>
Fri Dec 21 20:10:24 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o LedTest_impl1.twr -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml LedTest_impl1.ncd LedTest_impl1.prf 
Design file:     LedTest_impl1.ncd
Preference file: LedTest_impl1.prf
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk" 12.090000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   61.237MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk" 12.090000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 66.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        chara_i0_i3  (to clk +)

   Delay:              16.180ns  (30.5% logic, 69.5% route), 11 logic levels.

 Constraint Details:

     16.180ns physical path delay SLICE_28 to SLICE_12 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 66.383ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C30D.CLK to     R18C30D.Q0 SLICE_28 (from clk)
ROUTE        35     2.491     R18C30D.Q0 to     R17C27B.A1 step_3
CTOF_DEL    ---     0.452     R17C27B.A1 to     R17C27B.F1 SLICE_55
ROUTE         7     0.704     R17C27B.F1 to     R17C28A.C0 n9926
CTOF_DEL    ---     0.452     R17C28A.C0 to     R17C28A.F0 SLICE_38
ROUTE         3     0.559     R17C28A.F0 to     R17C28D.D1 n9915
CTOF_DEL    ---     0.452     R17C28D.D1 to     R17C28D.F1 SLICE_76
ROUTE         3     0.917     R17C28D.F1 to     R18C28A.B1 n9910
CTOF_DEL    ---     0.452     R18C28A.B1 to     R18C28A.F1 SLICE_46
ROUTE         6     1.159     R18C28A.F1 to     R17C31B.C0 n12
CTOF_DEL    ---     0.452     R17C31B.C0 to     R17C31B.F0 SLICE_78
ROUTE         3     1.231     R17C31B.F0 to     R17C30B.A0 n9903
CTOF_DEL    ---     0.452     R17C30B.A0 to     R17C30B.F0 SLICE_58
ROUTE         2     0.893     R17C30B.F0 to     R17C30D.B1 n9896
CTOF_DEL    ---     0.452     R17C30D.B1 to     R17C30D.F1 SLICE_53
ROUTE         2     0.664     R17C30D.F1 to     R17C29C.C1 n9651
CTOF_DEL    ---     0.452     R17C29C.C1 to     R17C29C.F1 SLICE_57
ROUTE         2     1.669     R17C29C.F1 to     R18C31D.B1 n15
CTOF_DEL    ---     0.452     R18C31D.B1 to     R18C31D.F1 SLICE_18
ROUTE        13     0.964     R18C31D.F1 to     R19C31A.B1 n6960
CTOF_DEL    ---     0.452     R19C31A.B1 to     R19C31A.F1 SLICE_12
ROUTE         1     0.000     R19C31A.F1 to    R19C31A.DI1 n6975 (to clk)
                  --------
                   16.180   (30.5% logic, 69.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R19C31A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        chara_i0_i2  (to clk +)

   Delay:              16.180ns  (30.5% logic, 69.5% route), 11 logic levels.

 Constraint Details:

     16.180ns physical path delay SLICE_28 to SLICE_12 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 66.383ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C30D.CLK to     R18C30D.Q0 SLICE_28 (from clk)
ROUTE        35     2.491     R18C30D.Q0 to     R17C27B.A1 step_3
CTOF_DEL    ---     0.452     R17C27B.A1 to     R17C27B.F1 SLICE_55
ROUTE         7     0.704     R17C27B.F1 to     R17C28A.C0 n9926
CTOF_DEL    ---     0.452     R17C28A.C0 to     R17C28A.F0 SLICE_38
ROUTE         3     0.559     R17C28A.F0 to     R17C28D.D1 n9915
CTOF_DEL    ---     0.452     R17C28D.D1 to     R17C28D.F1 SLICE_76
ROUTE         3     0.917     R17C28D.F1 to     R18C28A.B1 n9910
CTOF_DEL    ---     0.452     R18C28A.B1 to     R18C28A.F1 SLICE_46
ROUTE         6     1.159     R18C28A.F1 to     R17C31B.C0 n12
CTOF_DEL    ---     0.452     R17C31B.C0 to     R17C31B.F0 SLICE_78
ROUTE         3     1.231     R17C31B.F0 to     R17C30B.A0 n9903
CTOF_DEL    ---     0.452     R17C30B.A0 to     R17C30B.F0 SLICE_58
ROUTE         2     0.893     R17C30B.F0 to     R17C30D.B1 n9896
CTOF_DEL    ---     0.452     R17C30D.B1 to     R17C30D.F1 SLICE_53
ROUTE         2     0.664     R17C30D.F1 to     R17C29C.C1 n9651
CTOF_DEL    ---     0.452     R17C29C.C1 to     R17C29C.F1 SLICE_57
ROUTE         2     1.669     R17C29C.F1 to     R18C31D.B1 n15
CTOF_DEL    ---     0.452     R18C31D.B1 to     R18C31D.F1 SLICE_18
ROUTE        13     0.964     R18C31D.F1 to     R19C31A.B0 n6960
CTOF_DEL    ---     0.452     R19C31A.B0 to     R19C31A.F0 SLICE_12
ROUTE         1     0.000     R19C31A.F0 to    R19C31A.DI0 n9545 (to clk)
                  --------
                   16.180   (30.5% logic, 69.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R19C31A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.393ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        chara_i0_i8  (to clk +)

   Delay:              16.170ns  (30.5% logic, 69.5% route), 11 logic levels.

 Constraint Details:

     16.170ns physical path delay SLICE_28 to SLICE_14 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 66.393ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C30D.CLK to     R18C30D.Q0 SLICE_28 (from clk)
ROUTE        35     2.491     R18C30D.Q0 to     R17C27B.A1 step_3
CTOF_DEL    ---     0.452     R17C27B.A1 to     R17C27B.F1 SLICE_55
ROUTE         7     0.704     R17C27B.F1 to     R17C28A.C0 n9926
CTOF_DEL    ---     0.452     R17C28A.C0 to     R17C28A.F0 SLICE_38
ROUTE         3     0.559     R17C28A.F0 to     R17C28D.D1 n9915
CTOF_DEL    ---     0.452     R17C28D.D1 to     R17C28D.F1 SLICE_76
ROUTE         3     0.917     R17C28D.F1 to     R18C28A.B1 n9910
CTOF_DEL    ---     0.452     R18C28A.B1 to     R18C28A.F1 SLICE_46
ROUTE         6     1.159     R18C28A.F1 to     R17C31B.C0 n12
CTOF_DEL    ---     0.452     R17C31B.C0 to     R17C31B.F0 SLICE_78
ROUTE         3     1.231     R17C31B.F0 to     R17C30B.A0 n9903
CTOF_DEL    ---     0.452     R17C30B.A0 to     R17C30B.F0 SLICE_58
ROUTE         2     0.893     R17C30B.F0 to     R17C30D.B1 n9896
CTOF_DEL    ---     0.452     R17C30D.B1 to     R17C30D.F1 SLICE_53
ROUTE         2     0.664     R17C30D.F1 to     R17C29C.C1 n9651
CTOF_DEL    ---     0.452     R17C29C.C1 to     R17C29C.F1 SLICE_57
ROUTE         2     1.669     R17C29C.F1 to     R18C31D.B1 n15
CTOF_DEL    ---     0.452     R18C31D.B1 to     R18C31D.F1 SLICE_18
ROUTE        13     0.954     R18C31D.F1 to     R18C31B.B1 n6960
CTOF_DEL    ---     0.452     R18C31B.B1 to     R18C31B.F1 SLICE_14
ROUTE         1     0.000     R18C31B.F1 to    R18C31B.DI1 n9523 (to clk)
                  --------
                   16.170   (30.5% logic, 69.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.393ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        chara_i0_i7  (to clk +)

   Delay:              16.170ns  (30.5% logic, 69.5% route), 11 logic levels.

 Constraint Details:

     16.170ns physical path delay SLICE_28 to SLICE_14 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 66.393ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C30D.CLK to     R18C30D.Q0 SLICE_28 (from clk)
ROUTE        35     2.491     R18C30D.Q0 to     R17C27B.A1 step_3
CTOF_DEL    ---     0.452     R17C27B.A1 to     R17C27B.F1 SLICE_55
ROUTE         7     0.704     R17C27B.F1 to     R17C28A.C0 n9926
CTOF_DEL    ---     0.452     R17C28A.C0 to     R17C28A.F0 SLICE_38
ROUTE         3     0.559     R17C28A.F0 to     R17C28D.D1 n9915
CTOF_DEL    ---     0.452     R17C28D.D1 to     R17C28D.F1 SLICE_76
ROUTE         3     0.917     R17C28D.F1 to     R18C28A.B1 n9910
CTOF_DEL    ---     0.452     R18C28A.B1 to     R18C28A.F1 SLICE_46
ROUTE         6     1.159     R18C28A.F1 to     R17C31B.C0 n12
CTOF_DEL    ---     0.452     R17C31B.C0 to     R17C31B.F0 SLICE_78
ROUTE         3     1.231     R17C31B.F0 to     R17C30B.A0 n9903
CTOF_DEL    ---     0.452     R17C30B.A0 to     R17C30B.F0 SLICE_58
ROUTE         2     0.893     R17C30B.F0 to     R17C30D.B1 n9896
CTOF_DEL    ---     0.452     R17C30D.B1 to     R17C30D.F1 SLICE_53
ROUTE         2     0.664     R17C30D.F1 to     R17C29C.C1 n9651
CTOF_DEL    ---     0.452     R17C29C.C1 to     R17C29C.F1 SLICE_57
ROUTE         2     1.669     R17C29C.F1 to     R18C31D.B1 n15
CTOF_DEL    ---     0.452     R18C31D.B1 to     R18C31D.F1 SLICE_18
ROUTE        13     0.954     R18C31D.F1 to     R18C31B.B0 n6960
CTOF_DEL    ---     0.452     R18C31B.B0 to     R18C31B.F0 SLICE_14
ROUTE         1     0.000     R18C31B.F0 to    R18C31B.DI0 n9527 (to clk)
                  --------
                   16.170   (30.5% logic, 69.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.393ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        chara_i0_i14  (to clk +)

   Delay:              16.170ns  (30.5% logic, 69.5% route), 11 logic levels.

 Constraint Details:

     16.170ns physical path delay SLICE_28 to SLICE_17 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 66.393ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C30D.CLK to     R18C30D.Q0 SLICE_28 (from clk)
ROUTE        35     2.491     R18C30D.Q0 to     R17C27B.A1 step_3
CTOF_DEL    ---     0.452     R17C27B.A1 to     R17C27B.F1 SLICE_55
ROUTE         7     0.704     R17C27B.F1 to     R17C28A.C0 n9926
CTOF_DEL    ---     0.452     R17C28A.C0 to     R17C28A.F0 SLICE_38
ROUTE         3     0.559     R17C28A.F0 to     R17C28D.D1 n9915
CTOF_DEL    ---     0.452     R17C28D.D1 to     R17C28D.F1 SLICE_76
ROUTE         3     0.917     R17C28D.F1 to     R18C28A.B1 n9910
CTOF_DEL    ---     0.452     R18C28A.B1 to     R18C28A.F1 SLICE_46
ROUTE         6     1.159     R18C28A.F1 to     R17C31B.C0 n12
CTOF_DEL    ---     0.452     R17C31B.C0 to     R17C31B.F0 SLICE_78
ROUTE         3     1.231     R17C31B.F0 to     R17C30B.A0 n9903
CTOF_DEL    ---     0.452     R17C30B.A0 to     R17C30B.F0 SLICE_58
ROUTE         2     0.893     R17C30B.F0 to     R17C30D.B1 n9896
CTOF_DEL    ---     0.452     R17C30D.B1 to     R17C30D.F1 SLICE_53
ROUTE         2     0.664     R17C30D.F1 to     R17C29C.C1 n9651
CTOF_DEL    ---     0.452     R17C29C.C1 to     R17C29C.F1 SLICE_57
ROUTE         2     1.669     R17C29C.F1 to     R18C31D.B1 n15
CTOF_DEL    ---     0.452     R18C31D.B1 to     R18C31D.F1 SLICE_18
ROUTE        13     0.954     R18C31D.F1 to     R18C31A.B1 n6960
CTOF_DEL    ---     0.452     R18C31A.B1 to     R18C31A.F1 SLICE_17
ROUTE         1     0.000     R18C31A.F1 to    R18C31A.DI1 n9489 (to clk)
                  --------
                   16.170   (30.5% logic, 69.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.393ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        chara_i0_i13  (to clk +)

   Delay:              16.170ns  (30.5% logic, 69.5% route), 11 logic levels.

 Constraint Details:

     16.170ns physical path delay SLICE_28 to SLICE_17 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 66.393ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C30D.CLK to     R18C30D.Q0 SLICE_28 (from clk)
ROUTE        35     2.491     R18C30D.Q0 to     R17C27B.A1 step_3
CTOF_DEL    ---     0.452     R17C27B.A1 to     R17C27B.F1 SLICE_55
ROUTE         7     0.704     R17C27B.F1 to     R17C28A.C0 n9926
CTOF_DEL    ---     0.452     R17C28A.C0 to     R17C28A.F0 SLICE_38
ROUTE         3     0.559     R17C28A.F0 to     R17C28D.D1 n9915
CTOF_DEL    ---     0.452     R17C28D.D1 to     R17C28D.F1 SLICE_76
ROUTE         3     0.917     R17C28D.F1 to     R18C28A.B1 n9910
CTOF_DEL    ---     0.452     R18C28A.B1 to     R18C28A.F1 SLICE_46
ROUTE         6     1.159     R18C28A.F1 to     R17C31B.C0 n12
CTOF_DEL    ---     0.452     R17C31B.C0 to     R17C31B.F0 SLICE_78
ROUTE         3     1.231     R17C31B.F0 to     R17C30B.A0 n9903
CTOF_DEL    ---     0.452     R17C30B.A0 to     R17C30B.F0 SLICE_58
ROUTE         2     0.893     R17C30B.F0 to     R17C30D.B1 n9896
CTOF_DEL    ---     0.452     R17C30D.B1 to     R17C30D.F1 SLICE_53
ROUTE         2     0.664     R17C30D.F1 to     R17C29C.C1 n9651
CTOF_DEL    ---     0.452     R17C29C.C1 to     R17C29C.F1 SLICE_57
ROUTE         2     1.669     R17C29C.F1 to     R18C31D.B1 n15
CTOF_DEL    ---     0.452     R18C31D.B1 to     R18C31D.F1 SLICE_18
ROUTE        13     0.954     R18C31D.F1 to     R18C31A.B0 n6960
CTOF_DEL    ---     0.452     R18C31A.B0 to     R18C31A.F0 SLICE_17
ROUTE         1     0.000     R18C31A.F0 to    R18C31A.DI0 n9495 (to clk)
                  --------
                   16.170   (30.5% logic, 69.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.416ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i4  (from clk +)
   Destination:    FF         Data in        chara_i0_i3  (to clk +)

   Delay:              16.147ns  (30.5% logic, 69.5% route), 11 logic levels.

 Constraint Details:

     16.147ns physical path delay SLICE_28 to SLICE_12 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 66.416ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C30D.CLK to     R18C30D.Q1 SLICE_28 (from clk)
ROUTE        28     2.458     R18C30D.Q1 to     R17C27B.D1 step_4
CTOF_DEL    ---     0.452     R17C27B.D1 to     R17C27B.F1 SLICE_55
ROUTE         7     0.704     R17C27B.F1 to     R17C28A.C0 n9926
CTOF_DEL    ---     0.452     R17C28A.C0 to     R17C28A.F0 SLICE_38
ROUTE         3     0.559     R17C28A.F0 to     R17C28D.D1 n9915
CTOF_DEL    ---     0.452     R17C28D.D1 to     R17C28D.F1 SLICE_76
ROUTE         3     0.917     R17C28D.F1 to     R18C28A.B1 n9910
CTOF_DEL    ---     0.452     R18C28A.B1 to     R18C28A.F1 SLICE_46
ROUTE         6     1.159     R18C28A.F1 to     R17C31B.C0 n12
CTOF_DEL    ---     0.452     R17C31B.C0 to     R17C31B.F0 SLICE_78
ROUTE         3     1.231     R17C31B.F0 to     R17C30B.A0 n9903
CTOF_DEL    ---     0.452     R17C30B.A0 to     R17C30B.F0 SLICE_58
ROUTE         2     0.893     R17C30B.F0 to     R17C30D.B1 n9896
CTOF_DEL    ---     0.452     R17C30D.B1 to     R17C30D.F1 SLICE_53
ROUTE         2     0.664     R17C30D.F1 to     R17C29C.C1 n9651
CTOF_DEL    ---     0.452     R17C29C.C1 to     R17C29C.F1 SLICE_57
ROUTE         2     1.669     R17C29C.F1 to     R18C31D.B1 n15
CTOF_DEL    ---     0.452     R18C31D.B1 to     R18C31D.F1 SLICE_18
ROUTE        13     0.964     R18C31D.F1 to     R19C31A.B1 n6960
CTOF_DEL    ---     0.452     R19C31A.B1 to     R19C31A.F1 SLICE_12
ROUTE         1     0.000     R19C31A.F1 to    R19C31A.DI1 n6975 (to clk)
                  --------
                   16.147   (30.5% logic, 69.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R19C31A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.416ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i4  (from clk +)
   Destination:    FF         Data in        chara_i0_i2  (to clk +)

   Delay:              16.147ns  (30.5% logic, 69.5% route), 11 logic levels.

 Constraint Details:

     16.147ns physical path delay SLICE_28 to SLICE_12 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 66.416ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C30D.CLK to     R18C30D.Q1 SLICE_28 (from clk)
ROUTE        28     2.458     R18C30D.Q1 to     R17C27B.D1 step_4
CTOF_DEL    ---     0.452     R17C27B.D1 to     R17C27B.F1 SLICE_55
ROUTE         7     0.704     R17C27B.F1 to     R17C28A.C0 n9926
CTOF_DEL    ---     0.452     R17C28A.C0 to     R17C28A.F0 SLICE_38
ROUTE         3     0.559     R17C28A.F0 to     R17C28D.D1 n9915
CTOF_DEL    ---     0.452     R17C28D.D1 to     R17C28D.F1 SLICE_76
ROUTE         3     0.917     R17C28D.F1 to     R18C28A.B1 n9910
CTOF_DEL    ---     0.452     R18C28A.B1 to     R18C28A.F1 SLICE_46
ROUTE         6     1.159     R18C28A.F1 to     R17C31B.C0 n12
CTOF_DEL    ---     0.452     R17C31B.C0 to     R17C31B.F0 SLICE_78
ROUTE         3     1.231     R17C31B.F0 to     R17C30B.A0 n9903
CTOF_DEL    ---     0.452     R17C30B.A0 to     R17C30B.F0 SLICE_58
ROUTE         2     0.893     R17C30B.F0 to     R17C30D.B1 n9896
CTOF_DEL    ---     0.452     R17C30D.B1 to     R17C30D.F1 SLICE_53
ROUTE         2     0.664     R17C30D.F1 to     R17C29C.C1 n9651
CTOF_DEL    ---     0.452     R17C29C.C1 to     R17C29C.F1 SLICE_57
ROUTE         2     1.669     R17C29C.F1 to     R18C31D.B1 n15
CTOF_DEL    ---     0.452     R18C31D.B1 to     R18C31D.F1 SLICE_18
ROUTE        13     0.964     R18C31D.F1 to     R19C31A.B0 n6960
CTOF_DEL    ---     0.452     R19C31A.B0 to     R19C31A.F0 SLICE_12
ROUTE         1     0.000     R19C31A.F0 to    R19C31A.DI0 n9545 (to clk)
                  --------
                   16.147   (30.5% logic, 69.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R19C31A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.426ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i4  (from clk +)
   Destination:    FF         Data in        chara_i0_i8  (to clk +)

   Delay:              16.137ns  (30.5% logic, 69.5% route), 11 logic levels.

 Constraint Details:

     16.137ns physical path delay SLICE_28 to SLICE_14 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 66.426ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C30D.CLK to     R18C30D.Q1 SLICE_28 (from clk)
ROUTE        28     2.458     R18C30D.Q1 to     R17C27B.D1 step_4
CTOF_DEL    ---     0.452     R17C27B.D1 to     R17C27B.F1 SLICE_55
ROUTE         7     0.704     R17C27B.F1 to     R17C28A.C0 n9926
CTOF_DEL    ---     0.452     R17C28A.C0 to     R17C28A.F0 SLICE_38
ROUTE         3     0.559     R17C28A.F0 to     R17C28D.D1 n9915
CTOF_DEL    ---     0.452     R17C28D.D1 to     R17C28D.F1 SLICE_76
ROUTE         3     0.917     R17C28D.F1 to     R18C28A.B1 n9910
CTOF_DEL    ---     0.452     R18C28A.B1 to     R18C28A.F1 SLICE_46
ROUTE         6     1.159     R18C28A.F1 to     R17C31B.C0 n12
CTOF_DEL    ---     0.452     R17C31B.C0 to     R17C31B.F0 SLICE_78
ROUTE         3     1.231     R17C31B.F0 to     R17C30B.A0 n9903
CTOF_DEL    ---     0.452     R17C30B.A0 to     R17C30B.F0 SLICE_58
ROUTE         2     0.893     R17C30B.F0 to     R17C30D.B1 n9896
CTOF_DEL    ---     0.452     R17C30D.B1 to     R17C30D.F1 SLICE_53
ROUTE         2     0.664     R17C30D.F1 to     R17C29C.C1 n9651
CTOF_DEL    ---     0.452     R17C29C.C1 to     R17C29C.F1 SLICE_57
ROUTE         2     1.669     R17C29C.F1 to     R18C31D.B1 n15
CTOF_DEL    ---     0.452     R18C31D.B1 to     R18C31D.F1 SLICE_18
ROUTE        13     0.954     R18C31D.F1 to     R18C31B.B1 n6960
CTOF_DEL    ---     0.452     R18C31B.B1 to     R18C31B.F1 SLICE_14
ROUTE         1     0.000     R18C31B.F1 to    R18C31B.DI1 n9523 (to clk)
                  --------
                   16.137   (30.5% logic, 69.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 66.426ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i4  (from clk +)
   Destination:    FF         Data in        chara_i0_i7  (to clk +)

   Delay:              16.137ns  (30.5% logic, 69.5% route), 11 logic levels.

 Constraint Details:

     16.137ns physical path delay SLICE_28 to SLICE_14 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 66.426ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C30D.CLK to     R18C30D.Q1 SLICE_28 (from clk)
ROUTE        28     2.458     R18C30D.Q1 to     R17C27B.D1 step_4
CTOF_DEL    ---     0.452     R17C27B.D1 to     R17C27B.F1 SLICE_55
ROUTE         7     0.704     R17C27B.F1 to     R17C28A.C0 n9926
CTOF_DEL    ---     0.452     R17C28A.C0 to     R17C28A.F0 SLICE_38
ROUTE         3     0.559     R17C28A.F0 to     R17C28D.D1 n9915
CTOF_DEL    ---     0.452     R17C28D.D1 to     R17C28D.F1 SLICE_76
ROUTE         3     0.917     R17C28D.F1 to     R18C28A.B1 n9910
CTOF_DEL    ---     0.452     R18C28A.B1 to     R18C28A.F1 SLICE_46
ROUTE         6     1.159     R18C28A.F1 to     R17C31B.C0 n12
CTOF_DEL    ---     0.452     R17C31B.C0 to     R17C31B.F0 SLICE_78
ROUTE         3     1.231     R17C31B.F0 to     R17C30B.A0 n9903
CTOF_DEL    ---     0.452     R17C30B.A0 to     R17C30B.F0 SLICE_58
ROUTE         2     0.893     R17C30B.F0 to     R17C30D.B1 n9896
CTOF_DEL    ---     0.452     R17C30D.B1 to     R17C30D.F1 SLICE_53
ROUTE         2     0.664     R17C30D.F1 to     R17C29C.C1 n9651
CTOF_DEL    ---     0.452     R17C29C.C1 to     R17C29C.F1 SLICE_57
ROUTE         2     1.669     R17C29C.F1 to     R18C31D.B1 n15
CTOF_DEL    ---     0.452     R18C31D.B1 to     R18C31D.F1 SLICE_18
ROUTE        13     0.954     R18C31D.F1 to     R18C31B.B0 n6960
CTOF_DEL    ---     0.452     R18C31B.B0 to     R18C31B.F0 SLICE_14
ROUTE         1     0.000     R18C31B.F0 to    R18C31B.DI0 n9527 (to clk)
                  --------
                   16.137   (30.5% logic, 69.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30D.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31B.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   61.237MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 12.090000 MHz ;     |   12.090 MHz|   61.237 MHz|  11  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk   Source: OSCH_inst.OSC   Loads: 29
   Covered under: FREQUENCY NET "clk" 12.090000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 14982 paths, 1 nets, and 666 connections (100.00% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144</big></U></B>
Fri Dec 21 20:10:24 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o LedTest_impl1.twr -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml LedTest_impl1.ncd LedTest_impl1.prf 
Design file:     LedTest_impl1.ncd
Preference file: LedTest_impl1.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk" 12.090000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk" 12.090000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i0  (from clk +)
   Destination:    FF         Data in        step_i0_i0  (to clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_26 to SLICE_26 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C27B.CLK to     R12C27B.Q0 SLICE_26 (from clk)
ROUTE        38     0.132     R12C27B.Q0 to     R12C27B.A0 step_0
CTOF_DEL    ---     0.101     R12C27B.A0 to     R12C27B.F0 SLICE_26
ROUTE         1     0.000     R12C27B.F0 to    R12C27B.DI0 n9786 (to clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C27B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C27B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i7  (from clk +)
   Destination:    FF         Data in        count_i7  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C26A.CLK to     R11C26A.Q0 SLICE_0 (from clk)
ROUTE         2     0.132     R11C26A.Q0 to     R11C26A.A0 count_7
CTOF_DEL    ---     0.101     R11C26A.A0 to     R11C26A.F0 SLICE_0
ROUTE         2     0.002     R11C26A.F0 to    R11C26A.DI0 count_21_N_33_7 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C26A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C26A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i8  (from clk +)
   Destination:    FF         Data in        count_i8  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C26A.CLK to     R11C26A.Q1 SLICE_0 (from clk)
ROUTE         2     0.132     R11C26A.Q1 to     R11C26A.A1 count_8
CTOF_DEL    ---     0.101     R11C26A.A1 to     R11C26A.F1 SLICE_0
ROUTE         2     0.002     R11C26A.F1 to    R11C26A.DI1 count_21_N_33_8 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C26A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C26A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i6  (from clk +)
   Destination:    FF         Data in        count_i6  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C25D.CLK to     R11C25D.Q1 SLICE_1 (from clk)
ROUTE         2     0.132     R11C25D.Q1 to     R11C25D.A1 count_6
CTOF_DEL    ---     0.101     R11C25D.A1 to     R11C25D.F1 SLICE_1
ROUTE         2     0.002     R11C25D.F1 to    R11C25D.DI1 count_21_N_33_6 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C25D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C25D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i5  (from clk +)
   Destination:    FF         Data in        count_i5  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C25D.CLK to     R11C25D.Q0 SLICE_1 (from clk)
ROUTE         2     0.132     R11C25D.Q0 to     R11C25D.A0 count_5
CTOF_DEL    ---     0.101     R11C25D.A0 to     R11C25D.F0 SLICE_1
ROUTE         2     0.002     R11C25D.F0 to    R11C25D.DI0 count_21_N_33_5 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C25D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C25D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i0  (from clk +)
   Destination:    FF         Data in        count_i0  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C25A.CLK to     R11C25A.Q1 SLICE_10 (from clk)
ROUTE         2     0.132     R11C25A.Q1 to     R11C25A.A1 count_0
CTOF_DEL    ---     0.101     R11C25A.A1 to     R11C25A.F1 SLICE_10
ROUTE         2     0.002     R11C25A.F1 to    R11C25A.DI1 count_21_N_33_0 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C25A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C25A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i10  (from clk +)
   Destination:    FF         Data in        count_i10  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C26B.CLK to     R11C26B.Q1 SLICE_11 (from clk)
ROUTE         2     0.132     R11C26B.Q1 to     R11C26B.A1 count_10
CTOF_DEL    ---     0.101     R11C26B.A1 to     R11C26B.F1 SLICE_11
ROUTE         2     0.002     R11C26B.F1 to    R11C26B.DI1 count_21_N_33_10 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C26B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C26B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i9  (from clk +)
   Destination:    FF         Data in        count_i9  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C26B.CLK to     R11C26B.Q0 SLICE_11 (from clk)
ROUTE         2     0.132     R11C26B.Q0 to     R11C26B.A0 count_9
CTOF_DEL    ---     0.101     R11C26B.A0 to     R11C26B.F0 SLICE_11
ROUTE         2     0.002     R11C26B.F0 to    R11C26B.DI0 count_21_N_33_9 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C26B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C26B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i3  (from clk +)
   Destination:    FF         Data in        count_i3  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C25C.CLK to     R11C25C.Q0 SLICE_2 (from clk)
ROUTE         2     0.132     R11C25C.Q0 to     R11C25C.A0 count_3
CTOF_DEL    ---     0.101     R11C25C.A0 to     R11C25C.F0 SLICE_2
ROUTE         2     0.002     R11C25C.F0 to    R11C25C.DI0 count_21_N_33_3 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C25C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C25C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i4  (from clk +)
   Destination:    FF         Data in        count_i4  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C25C.CLK to     R11C25C.Q1 SLICE_2 (from clk)
ROUTE         2     0.132     R11C25C.Q1 to     R11C25C.A1 count_4
CTOF_DEL    ---     0.101     R11C25C.A1 to     R11C25C.F1 SLICE_2
ROUTE         2     0.002     R11C25C.F1 to    R11C25C.DI1 count_21_N_33_4 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C25C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R11C25C.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 12.090000 MHz ;     |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk   Source: OSCH_inst.OSC   Loads: 29
   Covered under: FREQUENCY NET "clk" 12.090000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 14982 paths, 1 nets, and 666 connections (100.00% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
