# ğŸš€ MIPS Single Cycle Processor Project

## ğŸ“ Overview

This repository contains the VHDL implementation of a 32-bit MIPS single-cycle processor developed as a laboratory project for the Computer Architecture course at the Technical University of Cluj-Napoca. The processor is capable of executing a unique program that processes arrays based on specific conditions.

## âœ¨ Project Description

The main objective was to design and implement a MIPS processor that executes a custom program.

## ğŸ› ï¸ Program Functionality

The processor executes a program that performs the following operations on an array:

- Replaces elements less than X with their integer division by 8
- Replaces elements between X and Y with their doubled value
- Replaces elements greater than Y with 1

The array is stored in memory starting at address A (A â‰¥ 4) and has N elements. Values A, N, X, and Y are read from memory addresses 0, 1, 2, and 3 respectively.

## ğŸ’» Implementation Details

### ğŸ“‹ Instruction Set

The processor implements 15 instructions, including custom instructions:

- **ğŸ§® Standard R-type instructions**: ADD, SUB, SLL, SRL, AND, OR
- **âš™ï¸ Custom R-type instructions**: XOR, SLT (Set on Less Than)
- **ğŸ” Standard I-type instructions**: LW, SW, BEQ, ADDI
- **ğŸ”§ Custom I-type instructions**: ANDI, BNE (Branch on Not Equal)
- **â†ªï¸ J-type instructions**: J (Jump)

### ğŸ§© Processor Components

The implementation includes the following units:

- **ğŸ” IFetch** - Instruction Fetch unit
- **ğŸ” ID** - Instruction Decode unit
- **ğŸ® UC** - Control Unit
- **âš™ï¸ EX** - Execution Unit
- **ğŸ’¾ MEM** - Memory Unit
- **âœï¸ WB** - Write Back Unit

### ğŸš€ Pipeline Version

The repository also includes an updated pipeline version of the MIPS processor with:

- â†ªï¸ Additional Branch_N signal for BNE instruction
- ğŸ›¡ï¸ Handling of data and control hazards using NOPs
- ğŸ”„ Updated control flow for pipeline stages

## ğŸš¦ Usage

To use this project:

1. ğŸ“¥ Clone the repository
   ```
   git clone https://github.com/MagdalenaCret/MIPS-32-Single-Cycle-Processor
   ```
2. ğŸ’» Open it in a VHDL-compatible IDE (such as Vivado or ISE)
3. ğŸ”§ Synthesize and implement the design
4. âœ… Test using the provided test environment

## ğŸ§ª Testing

The processor was tested using Basys3 and Nexys7 FPGA boards. Test results are documented in the project report including:

- ğŸ“Š Signal trace table for debugging
- ğŸ“ˆ RTL schematic diagrams
- ğŸ—ï¸ Pipeline architecture drawings

## ğŸ‘©â€ğŸ’» Authors

- ğŸ‘©â€ğŸ“ Maria-Magdalena CreÈ›

## ğŸ™ Acknowledgments

- ğŸ« Technical University of Cluj-Napoca
- ğŸ“ Faculty of Automation and Computer Science
- ğŸ“š Documentation from Computer Architecture course

## ğŸ“„ License

This project is provided for educational purposes.
