INFO: [VRFC 10-163] Analyzing VHDL file "C:/Facultate/An 3/Semestrul 1/SSC/Lab/Proiect/implementare/fullProject/fullProject.srcs/sim_1/new/tb_test_mux_cores.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_test_mux_cores'
