{
  "module_name": "sram_y0_x0_rtr_regs.h",
  "hash_id": "35f5f7b66da6c2cf569cd4e5e81fbf444772babbba3b42754655ea0356027b4d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/sram_y0_x0_rtr_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_SRAM_Y0_X0_RTR_REGS_H_\n#define ASIC_REG_SRAM_Y0_X0_RTR_REGS_H_\n\n \n\n#define mmSRAM_Y0_X0_RTR_HBW_RD_RQ_E_ARB                             0x201100\n\n#define mmSRAM_Y0_X0_RTR_HBW_RD_RQ_W_ARB                             0x201104\n\n#define mmSRAM_Y0_X0_RTR_HBW_RD_RQ_L_ARB                             0x201110\n\n#define mmSRAM_Y0_X0_RTR_HBW_E_ARB_MAX                               0x201120\n\n#define mmSRAM_Y0_X0_RTR_HBW_W_ARB_MAX                               0x201124\n\n#define mmSRAM_Y0_X0_RTR_HBW_L_ARB_MAX                               0x201130\n\n#define mmSRAM_Y0_X0_RTR_HBW_DATA_E_ARB                              0x201140\n\n#define mmSRAM_Y0_X0_RTR_HBW_DATA_W_ARB                              0x201144\n\n#define mmSRAM_Y0_X0_RTR_HBW_DATA_L_ARB                              0x201148\n\n#define mmSRAM_Y0_X0_RTR_HBW_WR_RS_E_ARB                             0x201160\n\n#define mmSRAM_Y0_X0_RTR_HBW_WR_RS_W_ARB                             0x201164\n\n#define mmSRAM_Y0_X0_RTR_HBW_WR_RS_L_ARB                             0x201168\n\n#define mmSRAM_Y0_X0_RTR_LBW_RD_RQ_E_ARB                             0x201200\n\n#define mmSRAM_Y0_X0_RTR_LBW_RD_RQ_W_ARB                             0x201204\n\n#define mmSRAM_Y0_X0_RTR_LBW_RD_RQ_L_ARB                             0x201210\n\n#define mmSRAM_Y0_X0_RTR_LBW_E_ARB_MAX                               0x201220\n\n#define mmSRAM_Y0_X0_RTR_LBW_W_ARB_MAX                               0x201224\n\n#define mmSRAM_Y0_X0_RTR_LBW_L_ARB_MAX                               0x201230\n\n#define mmSRAM_Y0_X0_RTR_LBW_DATA_E_ARB                              0x201240\n\n#define mmSRAM_Y0_X0_RTR_LBW_DATA_W_ARB                              0x201244\n\n#define mmSRAM_Y0_X0_RTR_LBW_DATA_L_ARB                              0x201248\n\n#define mmSRAM_Y0_X0_RTR_LBW_WR_RS_E_ARB                             0x201260\n\n#define mmSRAM_Y0_X0_RTR_LBW_WR_RS_W_ARB                             0x201264\n\n#define mmSRAM_Y0_X0_RTR_LBW_WR_RS_L_ARB                             0x201268\n\n#define mmSRAM_Y0_X0_RTR_DBG_E_ARB                                   0x201300\n\n#define mmSRAM_Y0_X0_RTR_DBG_W_ARB                                   0x201304\n\n#define mmSRAM_Y0_X0_RTR_DBG_L_ARB                                   0x201310\n\n#define mmSRAM_Y0_X0_RTR_DBG_E_ARB_MAX                               0x201320\n\n#define mmSRAM_Y0_X0_RTR_DBG_W_ARB_MAX                               0x201324\n\n#define mmSRAM_Y0_X0_RTR_DBG_L_ARB_MAX                               0x201330\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}