# RISC Machine FPGA Board

A pipelined, superscalar processor with UBC CPEN211 Simple-Risc-Machine ISA

## Features
Five-stage pipeline with comprehensive hazard control
Synthesizable on Quartus with Cyclone-V FPGA
Build-in branch prediction support, default static branch predictor
Superscaler design, issue two instructions per cycle
Separate Instruction-Memory and Data-Memory to resolve conflict and minimize bubbles



