{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585824356128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585824356129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  2 19:45:56 2020 " "Processing started: Thu Apr  2 19:45:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585824356129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585824356129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2pio -c nios2pio " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2pio -c nios2pio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585824356129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585824356432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585824356432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio_qsys/synthesis/nios2pio_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio_qsys/synthesis/nios2pio_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio_qsys " "Found entity 1: nios2pio_qsys" {  } { { "nios2pio_qsys/synthesis/nios2pio_qsys.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys/synthesis/nios2pio_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585824363732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585824363732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2pio " "Found entity 1: nios2pio" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585824363733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585824363733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2pio " "Elaborating entity \"nios2pio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585824363803 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR nios2pio.v(8) " "Output port \"LEDR\" at nios2pio.v(8) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363806 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R nios2pio.v(12) " "Output port \"VGA_R\" at nios2pio.v(12) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363806 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G nios2pio.v(12) " "Output port \"VGA_G\" at nios2pio.v(12) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363806 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B nios2pio.v(12) " "Output port \"VGA_B\" at nios2pio.v(12) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363806 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR nios2pio.v(17) " "Output port \"DRAM_ADDR\" at nios2pio.v(17) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363806 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA nios2pio.v(18) " "Output port \"DRAM_BA\" at nios2pio.v(18) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363806 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS nios2pio.v(13) " "Output port \"VGA_HS\" at nios2pio.v(13) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363806 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS nios2pio.v(13) " "Output port \"VGA_VS\" at nios2pio.v(13) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363807 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK nios2pio.v(16) " "Output port \"DRAM_CLK\" at nios2pio.v(16) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363807 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE nios2pio.v(16) " "Output port \"DRAM_CKE\" at nios2pio.v(16) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363807 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N nios2pio.v(19) " "Output port \"DRAM_CAS_N\" at nios2pio.v(19) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363807 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N nios2pio.v(19) " "Output port \"DRAM_RAS_N\" at nios2pio.v(19) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363807 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N nios2pio.v(20) " "Output port \"DRAM_CS_N\" at nios2pio.v(20) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363807 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N nios2pio.v(20) " "Output port \"DRAM_WE_N\" at nios2pio.v(20) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363807 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM nios2pio.v(21) " "Output port \"DRAM_UDQM\" at nios2pio.v(21) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363807 "|nios2pio"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM nios2pio.v(21) " "Output port \"DRAM_LDQM\" at nios2pio.v(21) has no driver" {  } { { "nios2pio.v" "" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1585824363807 "|nios2pio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2pio_qsys nios2pio_qsys:u0 " "Elaborating entity \"nios2pio_qsys\" for hierarchy \"nios2pio_qsys:u0\"" {  } { { "nios2pio.v" "u0" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585824363841 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "jtag_uart_0 nios2pio_qsys_jtag_uart_0 " "Node instance \"jtag_uart_0\" instantiates undefined entity \"nios2pio_qsys_jtag_uart_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios2pio_qsys/synthesis/nios2pio_qsys.v" "jtag_uart_0" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys/synthesis/nios2pio_qsys.v" 75 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1585824363871 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nios2_gen2_0 nios2pio_qsys_nios2_gen2_0 " "Node instance \"nios2_gen2_0\" instantiates undefined entity \"nios2pio_qsys_nios2_gen2_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios2pio_qsys/synthesis/nios2pio_qsys.v" "nios2_gen2_0" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys/synthesis/nios2pio_qsys.v" 106 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1585824363871 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "onchip_memory2_0 nios2pio_qsys_onchip_memory2_0 " "Node instance \"onchip_memory2_0\" instantiates undefined entity \"nios2pio_qsys_onchip_memory2_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios2pio_qsys/synthesis/nios2pio_qsys.v" "onchip_memory2_0" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys/synthesis/nios2pio_qsys.v" 120 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1585824363871 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pio_0 nios2pio_qsys_pio_0 " "Node instance \"pio_0\" instantiates undefined entity \"nios2pio_qsys_pio_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios2pio_qsys/synthesis/nios2pio_qsys.v" "pio_0" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys/synthesis/nios2pio_qsys.v" 131 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1585824363871 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pio_1 nios2pio_qsys_pio_1 " "Node instance \"pio_1\" instantiates undefined entity \"nios2pio_qsys_pio_1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios2pio_qsys/synthesis/nios2pio_qsys.v" "pio_1" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys/synthesis/nios2pio_qsys.v" 139 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1585824363871 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sysid_qsys_0 nios2pio_qsys_sysid_qsys_0 " "Node instance \"sysid_qsys_0\" instantiates undefined entity \"nios2pio_qsys_sysid_qsys_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios2pio_qsys/synthesis/nios2pio_qsys.v" "sysid_qsys_0" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys/synthesis/nios2pio_qsys.v" 146 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1585824363871 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mm_interconnect_0 nios2pio_qsys_mm_interconnect_0 " "Node instance \"mm_interconnect_0\" instantiates undefined entity \"nios2pio_qsys_mm_interconnect_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios2pio_qsys/synthesis/nios2pio_qsys.v" "mm_interconnect_0" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys/synthesis/nios2pio_qsys.v" 196 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1585824363871 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "irq_mapper nios2pio_qsys_irq_mapper " "Node instance \"irq_mapper\" instantiates undefined entity \"nios2pio_qsys_irq_mapper\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios2pio_qsys/synthesis/nios2pio_qsys.v" "irq_mapper" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys/synthesis/nios2pio_qsys.v" 203 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1585824363871 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller altera_reset_controller " "Node instance \"rst_controller\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "nios2pio_qsys/synthesis/nios2pio_qsys.v" "rst_controller" { Text "/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys/synthesis/nios2pio_qsys.v" 266 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1585824363871 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585824364789 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr  2 19:46:04 2020 " "Processing ended: Thu Apr  2 19:46:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585824364789 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585824364789 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585824364789 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585824364789 ""}
