============================================================
   Tang Dynasty, V6.1.154205
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/APP/Anlogic/bin/td.exe
   Built at =   16:13:58 Jan 20 2025
   Run by =     admin
   Run Date =   Mon Aug 11 11:40:14 2025

   Run on =     DESKT-CNBDGRPWD
============================================================
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 2.878381s wall, 7.859375s user + 0.140625s system = 8.000000s CPU (277.9%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  3.052927s wall, 8.062500s user + 0.156250s system = 8.218750s CPU (269.2%)

RUN-1004 : used memory is 696 MB, reserved memory is 673 MB, peak memory is 716 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.295224s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (102.5%)

RUN-1004 : used memory is 757 MB, reserved memory is 736 MB, peak memory is 757 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file ../user_source/ip_source/RX_PLL/PH1P_PHY_PLL_WRAPPER_393d45aa68c4.v
HDL-1007 : analyze verilog file ../user_source/ip_source/RX_PLL/RX_PLL.v
HDL-1007 : analyze verilog file ../user_source/ip_source/TX_PLL/RTL/ph1p_phy_pll_wrapper_d8cf02616d56.v
HDL-1007 : analyze verilog file ../user_source/ip_source/TX_PLL/TX_PLL.v
HDL-1007 : analyze verilog file ../user_source/sim_source/cwc/ChipWatcher_ec6f84f3536a.sv
HDL-1007 : analyze verilog file ../user_source/sim_source/cwc/cwc.sv
HDL-1007 : analyze verilog file ../user_source/hdl_source/design_top_wrapper.v
HDL-1007 : undeclared symbol 'S_tx_rst', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(89)
HDL-1007 : undeclared symbol 'S_all_R_data_o', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(92)
HDL-1007 : undeclared symbol 'S_all_G_data_o', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(93)
HDL-1007 : undeclared symbol 'S_all_B_data_o', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(94)
HDL-1007 : undeclared symbol 'S_all_R_data_e', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(95)
HDL-1007 : undeclared symbol 'S_all_G_data_e', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(96)
HDL-1007 : undeclared symbol 'S_all_B_data_e', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(97)
HDL-1007 : undeclared symbol 'S_all_DE', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(99)
HDL-1007 : undeclared symbol 'S_all_VS', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(100)
HDL-1007 : undeclared symbol 'S_all_HS', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(101)
HDL-1007 : undeclared symbol 'S_rx_rst', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(145)
HDL-1007 : undeclared symbol 'O_true_flag_odd', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(177)
HDL-1007 : undeclared symbol 'O_true_flag_even', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(184)
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_rx_wrapper.v
HDL-1007 : undeclared symbol 'S_RGB_true_flag_o', assumed default net type 'wire' in ../user_source/hdl_source/lvds_rx_wrapper.v(295)
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_tx_wrapper.v
HDL-1007 : undeclared symbol 'S_lvds_d8', assumed default net type 'wire' in ../user_source/hdl_source/lvds_tx_wrapper.v(97)
HDL-1007 : analyze verilog file ../user_source/hdl_source/rx_pll.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/test/error_dect.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/tx_pll.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_tx_clk.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/p_n_data_comparison.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_tx_parrall_7_1.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_rx_parrall_1_7.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/protocol/lcd_to_lvds.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_lane.v
HDL-1007 : undeclared symbol 'S_rx_clk_1x', assumed default net type 'wire' in ../user_source/hdl_source/lvds_lane.v(94)
HDL-1007 : undeclared symbol 'S_error_flag', assumed default net type 'wire' in ../user_source/hdl_source/lvds_lane.v(102)
HDL-1007 : analyze verilog file ../user_source/hdl_source/protocol/video_data_process.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_rx_byte_align_1.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/test/rgb_error_dect.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(48)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(50)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(51)
HDL-1007 : back to file '../user_source/hdl_source/enc_file/idelay_ctrl.enc.v' in ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(14)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 1.513983s wall, 6.812500s user + 0.015625s system = 6.828125s CPU (451.0%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  1.836470s wall, 7.093750s user + 0.140625s system = 7.234375s CPU (393.9%)

RUN-1004 : used memory is 729 MB, reserved memory is 717 MB, peak memory is 775 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.327039s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (104.8%)

RUN-1004 : used memory is 783 MB, reserved memory is 770 MB, peak memory is 783 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 1.516175s wall, 6.468750s user + 0.156250s system = 6.625000s CPU (437.0%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  1.837531s wall, 6.812500s user + 0.234375s system = 7.046875s CPU (383.5%)

RUN-1004 : used memory is 738 MB, reserved memory is 723 MB, peak memory is 790 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.311896s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (101.2%)

RUN-1004 : used memory is 789 MB, reserved memory is 776 MB, peak memory is 790 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 1.640130s wall, 6.875000s user + 0.000000s system = 6.875000s CPU (419.2%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  1.966455s wall, 7.171875s user + 0.125000s system = 7.296875s CPU (371.1%)

RUN-1004 : used memory is 738 MB, reserved memory is 725 MB, peak memory is 792 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.288848s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (100.6%)

RUN-1004 : used memory is 787 MB, reserved memory is 777 MB, peak memory is 792 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |     auto     |       auto       |        
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file ../user_source/ip_source/RX_PLL/PH1P_PHY_PLL_WRAPPER_393d45aa68c4.v
HDL-1007 : analyze verilog file ../user_source/ip_source/RX_PLL/RX_PLL.v
HDL-1007 : analyze verilog file ../user_source/ip_source/TX_PLL/RTL/ph1p_phy_pll_wrapper_d8cf02616d56.v
HDL-1007 : analyze verilog file ../user_source/ip_source/TX_PLL/TX_PLL.v
HDL-1007 : analyze verilog file ../user_source/sim_source/cwc/ChipWatcher_ec6f84f3536a.sv
HDL-1007 : analyze verilog file ../user_source/sim_source/cwc/cwc.sv
HDL-1007 : analyze verilog file ../user_source/hdl_source/design_top_wrapper.v
HDL-1007 : undeclared symbol 'S_tx_rst', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(96)
HDL-1007 : undeclared symbol 'S_all_DE', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(106)
HDL-1007 : undeclared symbol 'S_all_VS', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(107)
HDL-1007 : undeclared symbol 'S_all_HS', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(108)
HDL-1007 : undeclared symbol 'S_rx_rst', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(152)
HDL-1007 : undeclared symbol 'O_true_flag_odd', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(184)
HDL-1007 : undeclared symbol 'O_true_flag_even', assumed default net type 'wire' in ../user_source/hdl_source/design_top_wrapper.v(191)
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_rx_wrapper.v
HDL-1007 : undeclared symbol 'S_RGB_true_flag_o', assumed default net type 'wire' in ../user_source/hdl_source/lvds_rx_wrapper.v(295)
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_tx_wrapper.v
HDL-1007 : undeclared symbol 'S_lvds_d8', assumed default net type 'wire' in ../user_source/hdl_source/lvds_tx_wrapper.v(97)
HDL-1007 : analyze verilog file ../user_source/hdl_source/rx_pll.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/test/error_dect.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/tx_pll.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_tx_clk.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/p_n_data_comparison.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_tx_parrall_7_1.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_rx_parrall_1_7.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/protocol/lcd_to_lvds.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_lane.v
HDL-1007 : undeclared symbol 'S_rx_clk_1x', assumed default net type 'wire' in ../user_source/hdl_source/lvds_lane.v(94)
HDL-1007 : undeclared symbol 'S_error_flag', assumed default net type 'wire' in ../user_source/hdl_source/lvds_lane.v(102)
HDL-1007 : analyze verilog file ../user_source/hdl_source/protocol/video_data_process.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/lvds_rx_byte_align_1.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/test/rgb_error_dect.v
HDL-1007 : analyze verilog file ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(48)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(50)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(51)
HDL-1007 : back to file '../user_source/hdl_source/enc_file/idelay_ctrl.enc.v' in ../user_source/hdl_source/enc_file/idelay_ctrl.enc.v(14)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 1.739235s wall, 6.703125s user + 0.078125s system = 6.781250s CPU (389.9%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  2.045503s wall, 7.015625s user + 0.125000s system = 7.140625s CPU (349.1%)

RUN-1004 : used memory is 449 MB, reserved memory is 734 MB, peak memory is 792 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.313628s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (103.5%)

RUN-1004 : used memory is 503 MB, reserved memory is 787 MB, peak memory is 792 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 1.464901s wall, 6.296875s user + 0.109375s system = 6.406250s CPU (437.3%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  1.780615s wall, 6.671875s user + 0.125000s system = 6.796875s CPU (381.7%)

RUN-1004 : used memory is 451 MB, reserved memory is 740 MB, peak memory is 792 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.297340s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (104.8%)

RUN-1004 : used memory is 503 MB, reserved memory is 792 MB, peak memory is 792 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 1.505330s wall, 6.468750s user + 0.046875s system = 6.515625s CPU (432.8%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  1.799347s wall, 6.750000s user + 0.109375s system = 6.859375s CPU (381.2%)

RUN-1004 : used memory is 464 MB, reserved memory is 759 MB, peak memory is 792 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.306193s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (102.9%)

RUN-1004 : used memory is 508 MB, reserved memory is 796 MB, peak memory is 792 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 1.505340s wall, 6.375000s user + 0.031250s system = 6.406250s CPU (425.6%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  1.790304s wall, 6.687500s user + 0.046875s system = 6.734375s CPU (376.2%)

RUN-1004 : used memory is 463 MB, reserved memory is 760 MB, peak memory is 792 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.297914s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (101.1%)

RUN-1004 : used memory is 512 MB, reserved memory is 801 MB, peak memory is 792 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.1.154205.
RUN-1001 : Database version number 46204.
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Constructing routing connections ...
PHY-1001 : End build routing graph; 1.496400s wall, 6.140625s user + 0.000000s system = 6.140625s CPU (410.4%)

RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.1.154205 , DB_VERSION=46204
RUN-1001 : Start design rule checking ...
PHY-1001 : 2 clock net(s) utilize local routing resource.
PHY-5079 WARNING: Marked 1 clock net(s) utilize the local routing resources. Please check log message and the sinks of clock nets.
RUN-1001 : CTS Local Wire Summary
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   ClockName  |   DriverType    |  Clock/Fanout  |  LocalWireNum  |         NetName         |  Marked  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |   AL_PHY_PAD    |      2/2       |       3        |  I_lvds_rx_clk_e_dup_1  |   true   
RUN-1001 :       -      |  AL_PHY_CONFIG  |      1/1       |       11       |    cwc_jtck_leading     |    -     
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1003 : finish command "import_db D:/APP/Anlogic/fpga_project/I_Anlogic_lvds_7_1_P_N_dynamic_enc_double channel/td_project/LVDS_7_1_Runs/phy_1/LVDS_7_1_pr.db" in  1.808465s wall, 6.437500s user + 0.125000s system = 6.562500s CPU (362.9%)

RUN-1004 : used memory is 462 MB, reserved memory is 760 MB, peak memory is 792 MB
RUN-1002 : start command "update_timing -mode final -ctr"
RUN-1002 : start command "start_timer"
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_e}] -master_clock {rx_reclk_e} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_even/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]} -source [get_ports {I_lvds_rx_clk_o}] -master_clock {rx_reclk_o} -multiply_by 3.5000 -duty_cycle 50.0000 [get_pins {u_rx_pll_odd/u_rx_pll/PH1P_PHY_PLL_WRAPPER_393d45aa68c4_Inst/u_PH1P_PHY_PLL.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_even/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]} -source [get_ports {I_clk}] -master_clock {I_clk} -multiply_by 7.1429 -duty_cycle 50.0000 [get_pins {u_tx_pll_odd/u_tpll/ph1p_phy_pll_wrapper_d8cf02616d56_Inst/u_PH1P_PHY_PLL.clkc[2]}]
TMR-2502 : Net delay update with mode: Routed
RUN-1003 : finish command "update_timing -mode final -ctr" in  1.339645s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (103.8%)

RUN-1004 : used memory is 511 MB, reserved memory is 801 MB, peak memory is 792 MB
