<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:42:33 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>VPASSERT(1p) User Contributed Perl Documentation
VPASSERT(1p)</p>

<p style="margin-top: 1em">NAME <br>
vpassert - Preprocess Verilog code assertions</p>

<p style="margin-top: 1em">SYNOPSIS <br>
vpassert [ --help ] [ --date ] [ --quiet ] [ -y
directories... ] [ files... ]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
Vpassert will read the specified Verilog files and
preprocess special PLI assertions. The files are written to
the directory named .vpassert unless another name is given
with <br>
-o. If a directory is passed, all files in that directory
will be preprocessed.</p>

<p style="margin-top: 1em">ARGUMENTS <br>
Standard VCS and GCC-like parameters are used to specify the
files to be preprocessed:</p>


<p style="margin-top: 1em">+libext+I&lt;ext&gt;+I&lt;ext&gt;...
Specify extensions to be processed <br>
-f I&lt;file&gt; Parse parameters in file <br>
-v I&lt;file&gt; Parse the library file (I&lt;file&gt;) <br>
-y I&lt;dir&gt; Parse all files in the directory
(I&lt;dir&gt;) <br>
-II&lt;dir&gt; Parse all files in the directory
(I&lt;dir&gt;) <br>
+incdir+I&lt;dir&gt; Parse all files in the directory
(I&lt;dir&gt;)</p>

<p style="margin-top: 1em">To prevent recursion and allow
reuse of the input.vc being passed to the simulator, if the
output directory is requested to be preprocessed, that
directory is simply ignored.</p>

<p style="margin-top: 1em">--allfiles <br>
Preprocess and write out files that do not have any macros
that need expanding. By default, files that do not need
processing are not written out.</p>

<p style="margin-top: 1em">This option may speed up
simulator compile times; the file will always be found in
the preprocessed directory, saving the compiler from having
to search a large number of -v <br>
directories to find it.</p>

<p style="margin-top: 1em">--axiom <br>
Special Axiom ATHDL enables/disables added around
unreachable code.</p>

<p style="margin-top: 1em">--call-error &lt;function&gt;
<br>
When $uerror (or $uassert etc.) wants to display a message,
call the specified function instead of $display and
$stop.</p>

<p style="margin-top: 1em">--call-info &lt;function&gt;
<br>
When $uinfo wants to display a message, call the specified
function instead of $display.</p>

<p style="margin-top: 1em">--call-warn &lt;function&gt;
<br>
When $uwarn (or $uwarn_clk etc.) wants to display a message,
call the specified function instead of $display and
$stop.</p>

<p style="margin-top: 1em">--date <br>
Check file dates and sizes versus the last run of vpassert
and don&rsquo;t process if the given source file has not
changed.</p>

<p style="margin-top: 1em">--exclude <br>
Exclude processing any files which begin with the specified
prefix.</p>

<p style="margin-top: 1em">--help <br>
Displays this message and program version and exits.</p>

<p style="margin-top: 1em">--language
&lt;1364-1995|1364-2001|1364-2005|1800-2005|1800-2009|1800-2012&gt;
<br>
Set the language standard for the files. This determines
which tokens are signals versus keywords, such as the
ever-common &quot;do&quot; (data-out signal, versus a
do-while loop <br>
keyword).</p>

<p style="margin-top: 1em">--minimum <br>
Include &lsquo;__message_minimum in the $uinfo test, so that
by defining __message_minimum=1 some uinfos may be optimized
away at compile time.</p>

<p style="margin-top: 1em">--noline <br>
Do not emit &lsquo;line directives. If not specified they
will be used under --language 1364-2001 and later.</p>

<p style="margin-top: 1em">--nopli <br>
Delete all &rsquo;simple&rsquo; PLI calls. PLI function
calls inside parenthesis will not be changed, and thus may
still need to be manually ifdef&rsquo;ed out. Useful for
reducing the <br>
amount of &lsquo;ifdef&rsquo;s required to feed non-PLI
competent synthesis programs.</p>

<p style="margin-top: 1em">--nostop <br>
By default, $error and $warn insert a $stop statement. With
--nostop, this is replaced by incrementing a variable, which
may then be used to conditionally halt simulation.</p>

<p style="margin-top: 1em">--o file <br>
Use the given filename for output instead of the input name
.vpassert. If the name ends in a / it is used as a output
directory with the default name.</p>

<p style="margin-top: 1em">--quiet <br>
Suppress messages about what files are being
preprocessed.</p>

<p style="margin-top: 1em">--realintent <br>
Special RealIntent enable/disables added around unreachable
code.</p>

<p style="margin-top: 1em">--synthcov <br>
When &quot;ifdef SYNTHESIS&quot; is seen, disable coverage.
Resume on the &lsquo;else or &lsquo;endif. This does NOT
follow child defines, for example:</p>

<p style="margin-top: 1em">&lsquo;ifdef SYNTHSIS <br>
&lsquo;define MYSYNTH <br>
&lsquo;endif <br>
&lsquo;ifdef MYSYNTH // This will not be coveraged-off</p>

<p style="margin-top: 1em">--timeformat-units units <br>
If specified, include Verilog $timeformat calls before all
messages. Use the provided argument as the units. Units is
in powers of 10, so -9 indicates to use nanoseconds.</p>

<p style="margin-top: 1em">--timeformat-precision prec <br>
When using --timeformat-units, use this as the precision
value, the number of digits after the decimal point.
Defaults to zero.</p>

<p style="margin-top: 1em">--vericov <br>
Special Vericov enable/disables added around unreachable
code.</p>

<p style="margin-top: 1em">--verilator <br>
Special Verilator translations enabled.</p>

<p style="margin-top: 1em">--version <br>
Displays program version and exits.</p>

<p style="margin-top: 1em">--vcs <br>
Special Synopsys VCS enables/disables added around
unreachable code.</p>

<p style="margin-top: 1em">FUNCTIONS <br>
These Verilog pseudo-pli calls are expanded:</p>

<p style="margin-top: 1em">/*vp_coverage_off*/ <br>
Disable coverage for all tools starting at this point. Does
not need to be on a unique line.</p>

<p style="margin-top: 1em">/*vp_coverage_on*/ <br>
Re-enable coverage after a vp_coverage_off. Does not need to
be on a unique line.</p>

<p style="margin-top: 1em">$uassert (case,
&quot;message&quot;, [vars...] ) <br>
Report a $uerror if the given case is FALSE. (Like assert()
in C.)</p>

<p style="margin-top: 1em">$uassert_amone (sig, [sig...],
&quot;message&quot;, [vars...] ) <br>
Report a $uerror if more than one signal is asserted, or any
are X. (None asserted is ok.) The error message will include
a binary display of the signal values.</p>

<p style="margin-top: 1em">$uassert_info (case,
&quot;message&quot;, [vars...] ) <br>
Report a $uinfo if the given case is FALSE. (Like assert()
in C.)</p>

<p style="margin-top: 1em">$uassert_onehot (sig, [sig...],
&quot;message&quot;, [vars...] ) <br>
Report a $uerror if other than one signal is asserted, or
any are X. The error message will include a binary display
of the signal values.</p>

<p style="margin-top: 1em">$uassert_req_ack (req_sig,
ack_sig, [data_sig,...] ) <br>
Check for a single cycle request pulse, followed by a single
cycle acknowledgment pulse. Do not allow any of the data
signals to change between the request and <br>
acknowledgement.</p>

<p style="margin-top: 1em">$ucheck_ilevel (level ) <br>
Return true if the __message level is greater or equal to
the given level, and that global messages are turned on.</p>

<p style="margin-top: 1em">$ucover_clk (clock, label) <br>
Similar to $uerror_clk, add a SystemVerilog assertion at the
next specified clock&rsquo;s edge, with the label specified.
This allows cover properties to be specified
&quot;inline&quot; with <br>
normal RTL code.</p>

<p style="margin-top: 1em">$ucover_foreach_clk (clock,
label, &quot;msb:lsb&quot;, (... $ui ...)) <br>
Similar to $ucover_clk, however cover a range where $ui in
the expression is replaced with the range index.</p>

<p style="margin-top: 1em">Range is &quot;msb:lsb&quot; to
indicate from msb downto lsb inclusive, and/or a comma
separated list of values.</p>

<p style="margin-top: 1em">Similar to:</p>

<p style="margin-top: 1em">for ($ui=msb; $ui&gt;=lsb;
$ui=$ui-1) begin <br>
if (expression with $ui) <br>
$ucover_clk(clock, label ## &quot;_&quot; ## bit) <br>
end</p>

<p style="margin-top: 1em">However there&rsquo;s no way to
form a label from a for loop (as psudocoded with ## above),
thus this macro.</p>

<p style="margin-top: 1em">$ui Loop index used inside
$ucover_foreach_clk.</p>

<p style="margin-top: 1em">$uinfo (level,
&quot;message&quot;, [vars...] ) <br>
Report a informational message in standard form. End test if
warning limit exceeded.</p>

<p style="margin-top: 1em">$uerror (&quot;message&quot;,
[vars...] ) <br>
Report a error message in standard form. End test if error
limit exceeded.</p>

<p style="margin-top: 1em">$uerror_clk (clock,
&quot;message&quot;, [vars...] ) <br>
Report a error message in standard form at the next clock
edge. If you place a $uerror etc in a combo logic block
(always @*), event based simulators may misfire the <br>
assertion due to glitches. $uerror_clk fixes this by instead
creating a temporary signal and then moving the assert
itself to a new clocked block at the specified edge. <br>
Note any variables printed will be the values at the time of
the next clock edge, which may differ from the value where
the $uerror_clk is assigned.</p>

<p style="margin-top: 1em">$uwarn (&quot;message&quot;,
[vars...] ) <br>
Report a warning message in standard form.</p>

<p style="margin-top: 1em">$uwarn_clk (clock
&quot;message&quot;, [vars...] ) <br>
Report a warning message in standard form at the next clock
edge. See $uerror_clk.</p>

<p style="margin-top: 1em">DISTRIBUTION <br>
Verilog-Perl is part of the &lt;http://www.veripool.org/&gt;
free Verilog EDA software tool suite. The latest version is
available from CPAN and from <br>
&lt;http://www.veripool.org/verilog-perl&gt;.</p>

<p style="margin-top: 1em">Copyright 2000-2016 by Wilson
Snyder. This package is free software; you can redistribute
it and/or modify it under the terms of either the GNU Lesser
General Public License <br>
Version 3 or the Perl Artistic License Version 2.0.</p>

<p style="margin-top: 1em">AUTHORS <br>
Wilson Snyder &lt;wsnyder@wsnyder.org&gt;, Duane Galbi
&lt;duane.galbi@conexant.com&gt;</p>

<p style="margin-top: 1em">SEE ALSO <br>
Verilog-Perl, Verilog::Parser, Verilog::Pli</p>

<p style="margin-top: 1em">perl v5.24.1 2016-11-28
VPASSERT(1p)</p>
<hr>
</body>
</html>
