Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  4 15:02:08 2022
| Host         : DESKTOP-J6T7CEB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BASYS3_timing_summary_routed.rpt -pb BASYS3_timing_summary_routed.pb -rpx BASYS3_timing_summary_routed.rpx -warn_on_violation
| Design       : BASYS3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: kCLK/CLKOUT_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.765        0.000                      0                  534        0.177        0.000                      0                  534        4.500        0.000                       0                   281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.765        0.000                      0                  534        0.177        0.000                      0                  534        4.500        0.000                       0                   281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 RES/DELAY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES/DELAY_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 3.568ns (49.291%)  route 3.671ns (50.709%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.625     5.146    RES/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RES/DELAY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RES/DELAY_reg[1]/Q
                         net (fo=2, routed)           0.588     6.190    RES/DELAY_reg[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.847 r  RES/DELAY0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    RES/DELAY0_carry_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  RES/DELAY0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    RES/DELAY0_carry_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  RES/DELAY0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    RES/DELAY0_carry__0_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.320 f  RES/DELAY0_carry__1_i_1/O[2]
                         net (fo=2, routed)           0.818     8.138    RES/DELAY0_carry__1_i_1_n_5
    SLICE_X5Y95          LUT4 (Prop_lut4_I0_O)        0.301     8.439 r  RES/RES_i_4/O
                         net (fo=2, routed)           0.958     9.398    RES/RES_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.522 r  RES/DELAY[0]_i_7/O
                         net (fo=30, routed)          0.813    10.335    RES/DELAY[0]_i_7_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.124    10.459 r  RES/DELAY[0]_i_2__0/O
                         net (fo=1, routed)           0.492    10.952    RES/DELAY[0]_i_2__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.478 r  RES/DELAY_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.478    RES/DELAY_reg[0]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  RES/DELAY_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.592    RES/DELAY_reg[4]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  RES/DELAY_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.706    RES/DELAY_reg[8]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  RES/DELAY_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.820    RES/DELAY_reg[12]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  RES/DELAY_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    RES/DELAY_reg[16]_i_1__2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.048 r  RES/DELAY_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.048    RES/DELAY_reg[20]_i_1__2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.162 r  RES/DELAY_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.162    RES/DELAY_reg[24]_i_1__2_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.385 r  RES/DELAY_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.385    RES/DELAY_reg[28]_i_1__0_n_7
    SLICE_X3Y99          FDRE                                         r  RES/DELAY_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.510    14.851    RES/CLK_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  RES/DELAY_reg[28]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.062    15.150    RES/DELAY_reg[28]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 RES/DELAY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES/DELAY_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 3.565ns (49.270%)  route 3.671ns (50.730%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.625     5.146    RES/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RES/DELAY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RES/DELAY_reg[1]/Q
                         net (fo=2, routed)           0.588     6.190    RES/DELAY_reg[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.847 r  RES/DELAY0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    RES/DELAY0_carry_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  RES/DELAY0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    RES/DELAY0_carry_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  RES/DELAY0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    RES/DELAY0_carry__0_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.320 f  RES/DELAY0_carry__1_i_1/O[2]
                         net (fo=2, routed)           0.818     8.138    RES/DELAY0_carry__1_i_1_n_5
    SLICE_X5Y95          LUT4 (Prop_lut4_I0_O)        0.301     8.439 r  RES/RES_i_4/O
                         net (fo=2, routed)           0.958     9.398    RES/RES_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.522 r  RES/DELAY[0]_i_7/O
                         net (fo=30, routed)          0.813    10.335    RES/DELAY[0]_i_7_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.124    10.459 r  RES/DELAY[0]_i_2__0/O
                         net (fo=1, routed)           0.492    10.952    RES/DELAY[0]_i_2__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.478 r  RES/DELAY_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.478    RES/DELAY_reg[0]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  RES/DELAY_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.592    RES/DELAY_reg[4]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  RES/DELAY_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.706    RES/DELAY_reg[8]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  RES/DELAY_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.820    RES/DELAY_reg[12]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  RES/DELAY_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    RES/DELAY_reg[16]_i_1__2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.048 r  RES/DELAY_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.048    RES/DELAY_reg[20]_i_1__2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.382 r  RES/DELAY_reg[24]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    12.382    RES/DELAY_reg[24]_i_1__2_n_6
    SLICE_X3Y98          FDRE                                         r  RES/DELAY_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.510    14.851    RES/CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  RES/DELAY_reg[25]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.062    15.150    RES/DELAY_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 RES/DELAY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES/DELAY_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.215ns  (logic 3.544ns (49.122%)  route 3.671ns (50.878%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.625     5.146    RES/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RES/DELAY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RES/DELAY_reg[1]/Q
                         net (fo=2, routed)           0.588     6.190    RES/DELAY_reg[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.847 r  RES/DELAY0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    RES/DELAY0_carry_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  RES/DELAY0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    RES/DELAY0_carry_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  RES/DELAY0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    RES/DELAY0_carry__0_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.320 f  RES/DELAY0_carry__1_i_1/O[2]
                         net (fo=2, routed)           0.818     8.138    RES/DELAY0_carry__1_i_1_n_5
    SLICE_X5Y95          LUT4 (Prop_lut4_I0_O)        0.301     8.439 r  RES/RES_i_4/O
                         net (fo=2, routed)           0.958     9.398    RES/RES_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.522 r  RES/DELAY[0]_i_7/O
                         net (fo=30, routed)          0.813    10.335    RES/DELAY[0]_i_7_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.124    10.459 r  RES/DELAY[0]_i_2__0/O
                         net (fo=1, routed)           0.492    10.952    RES/DELAY[0]_i_2__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.478 r  RES/DELAY_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.478    RES/DELAY_reg[0]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  RES/DELAY_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.592    RES/DELAY_reg[4]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  RES/DELAY_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.706    RES/DELAY_reg[8]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  RES/DELAY_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.820    RES/DELAY_reg[12]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  RES/DELAY_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    RES/DELAY_reg[16]_i_1__2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.048 r  RES/DELAY_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.048    RES/DELAY_reg[20]_i_1__2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.361 r  RES/DELAY_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    12.361    RES/DELAY_reg[24]_i_1__2_n_4
    SLICE_X3Y98          FDRE                                         r  RES/DELAY_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.510    14.851    RES/CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  RES/DELAY_reg[27]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.062    15.150    RES/DELAY_reg[27]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 RES/DELAY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES/DELAY_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 3.470ns (48.595%)  route 3.671ns (51.405%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.625     5.146    RES/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RES/DELAY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RES/DELAY_reg[1]/Q
                         net (fo=2, routed)           0.588     6.190    RES/DELAY_reg[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.847 r  RES/DELAY0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    RES/DELAY0_carry_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  RES/DELAY0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    RES/DELAY0_carry_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  RES/DELAY0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    RES/DELAY0_carry__0_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.320 f  RES/DELAY0_carry__1_i_1/O[2]
                         net (fo=2, routed)           0.818     8.138    RES/DELAY0_carry__1_i_1_n_5
    SLICE_X5Y95          LUT4 (Prop_lut4_I0_O)        0.301     8.439 r  RES/RES_i_4/O
                         net (fo=2, routed)           0.958     9.398    RES/RES_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.522 r  RES/DELAY[0]_i_7/O
                         net (fo=30, routed)          0.813    10.335    RES/DELAY[0]_i_7_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.124    10.459 r  RES/DELAY[0]_i_2__0/O
                         net (fo=1, routed)           0.492    10.952    RES/DELAY[0]_i_2__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.478 r  RES/DELAY_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.478    RES/DELAY_reg[0]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  RES/DELAY_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.592    RES/DELAY_reg[4]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  RES/DELAY_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.706    RES/DELAY_reg[8]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  RES/DELAY_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.820    RES/DELAY_reg[12]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  RES/DELAY_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    RES/DELAY_reg[16]_i_1__2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.048 r  RES/DELAY_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.048    RES/DELAY_reg[20]_i_1__2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.287 r  RES/DELAY_reg[24]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    12.287    RES/DELAY_reg[24]_i_1__2_n_5
    SLICE_X3Y98          FDRE                                         r  RES/DELAY_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.510    14.851    RES/CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  RES/DELAY_reg[26]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.062    15.150    RES/DELAY_reg[26]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 RES/DELAY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES/DELAY_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 3.454ns (48.479%)  route 3.671ns (51.521%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.625     5.146    RES/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RES/DELAY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RES/DELAY_reg[1]/Q
                         net (fo=2, routed)           0.588     6.190    RES/DELAY_reg[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.847 r  RES/DELAY0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    RES/DELAY0_carry_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  RES/DELAY0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    RES/DELAY0_carry_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  RES/DELAY0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    RES/DELAY0_carry__0_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.320 f  RES/DELAY0_carry__1_i_1/O[2]
                         net (fo=2, routed)           0.818     8.138    RES/DELAY0_carry__1_i_1_n_5
    SLICE_X5Y95          LUT4 (Prop_lut4_I0_O)        0.301     8.439 r  RES/RES_i_4/O
                         net (fo=2, routed)           0.958     9.398    RES/RES_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.522 r  RES/DELAY[0]_i_7/O
                         net (fo=30, routed)          0.813    10.335    RES/DELAY[0]_i_7_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.124    10.459 r  RES/DELAY[0]_i_2__0/O
                         net (fo=1, routed)           0.492    10.952    RES/DELAY[0]_i_2__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.478 r  RES/DELAY_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.478    RES/DELAY_reg[0]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  RES/DELAY_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.592    RES/DELAY_reg[4]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  RES/DELAY_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.706    RES/DELAY_reg[8]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  RES/DELAY_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.820    RES/DELAY_reg[12]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  RES/DELAY_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    RES/DELAY_reg[16]_i_1__2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.048 r  RES/DELAY_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.048    RES/DELAY_reg[20]_i_1__2_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.271 r  RES/DELAY_reg[24]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    12.271    RES/DELAY_reg[24]_i_1__2_n_7
    SLICE_X3Y98          FDRE                                         r  RES/DELAY_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.510    14.851    RES/CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  RES/DELAY_reg[24]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.062    15.150    RES/DELAY_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 RES/DELAY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES/DELAY_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 3.451ns (48.458%)  route 3.671ns (51.542%))
  Logic Levels:           13  (CARRY4=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.625     5.146    RES/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RES/DELAY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RES/DELAY_reg[1]/Q
                         net (fo=2, routed)           0.588     6.190    RES/DELAY_reg[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.847 r  RES/DELAY0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    RES/DELAY0_carry_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  RES/DELAY0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    RES/DELAY0_carry_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  RES/DELAY0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    RES/DELAY0_carry__0_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.320 f  RES/DELAY0_carry__1_i_1/O[2]
                         net (fo=2, routed)           0.818     8.138    RES/DELAY0_carry__1_i_1_n_5
    SLICE_X5Y95          LUT4 (Prop_lut4_I0_O)        0.301     8.439 r  RES/RES_i_4/O
                         net (fo=2, routed)           0.958     9.398    RES/RES_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.522 r  RES/DELAY[0]_i_7/O
                         net (fo=30, routed)          0.813    10.335    RES/DELAY[0]_i_7_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.124    10.459 r  RES/DELAY[0]_i_2__0/O
                         net (fo=1, routed)           0.492    10.952    RES/DELAY[0]_i_2__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.478 r  RES/DELAY_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.478    RES/DELAY_reg[0]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  RES/DELAY_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.592    RES/DELAY_reg[4]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  RES/DELAY_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.706    RES/DELAY_reg[8]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  RES/DELAY_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.820    RES/DELAY_reg[12]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  RES/DELAY_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    RES/DELAY_reg[16]_i_1__2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.268 r  RES/DELAY_reg[20]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    12.268    RES/DELAY_reg[20]_i_1__2_n_6
    SLICE_X3Y97          FDRE                                         r  RES/DELAY_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.510    14.851    RES/CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  RES/DELAY_reg[21]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.062    15.150    RES/DELAY_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.268    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 RES/DELAY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES/DELAY_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 3.430ns (48.305%)  route 3.671ns (51.695%))
  Logic Levels:           13  (CARRY4=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.625     5.146    RES/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RES/DELAY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RES/DELAY_reg[1]/Q
                         net (fo=2, routed)           0.588     6.190    RES/DELAY_reg[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.847 r  RES/DELAY0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    RES/DELAY0_carry_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  RES/DELAY0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    RES/DELAY0_carry_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  RES/DELAY0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    RES/DELAY0_carry__0_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.320 f  RES/DELAY0_carry__1_i_1/O[2]
                         net (fo=2, routed)           0.818     8.138    RES/DELAY0_carry__1_i_1_n_5
    SLICE_X5Y95          LUT4 (Prop_lut4_I0_O)        0.301     8.439 r  RES/RES_i_4/O
                         net (fo=2, routed)           0.958     9.398    RES/RES_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.522 r  RES/DELAY[0]_i_7/O
                         net (fo=30, routed)          0.813    10.335    RES/DELAY[0]_i_7_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.124    10.459 r  RES/DELAY[0]_i_2__0/O
                         net (fo=1, routed)           0.492    10.952    RES/DELAY[0]_i_2__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.478 r  RES/DELAY_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.478    RES/DELAY_reg[0]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  RES/DELAY_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.592    RES/DELAY_reg[4]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  RES/DELAY_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.706    RES/DELAY_reg[8]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  RES/DELAY_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.820    RES/DELAY_reg[12]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  RES/DELAY_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    RES/DELAY_reg[16]_i_1__2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.247 r  RES/DELAY_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    12.247    RES/DELAY_reg[20]_i_1__2_n_4
    SLICE_X3Y97          FDRE                                         r  RES/DELAY_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.510    14.851    RES/CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  RES/DELAY_reg[23]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.062    15.150    RES/DELAY_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 RES/DELAY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES/DELAY_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.027ns  (logic 3.356ns (47.761%)  route 3.671ns (52.239%))
  Logic Levels:           13  (CARRY4=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.625     5.146    RES/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RES/DELAY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RES/DELAY_reg[1]/Q
                         net (fo=2, routed)           0.588     6.190    RES/DELAY_reg[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.847 r  RES/DELAY0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    RES/DELAY0_carry_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  RES/DELAY0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    RES/DELAY0_carry_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  RES/DELAY0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    RES/DELAY0_carry__0_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.320 f  RES/DELAY0_carry__1_i_1/O[2]
                         net (fo=2, routed)           0.818     8.138    RES/DELAY0_carry__1_i_1_n_5
    SLICE_X5Y95          LUT4 (Prop_lut4_I0_O)        0.301     8.439 r  RES/RES_i_4/O
                         net (fo=2, routed)           0.958     9.398    RES/RES_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.522 r  RES/DELAY[0]_i_7/O
                         net (fo=30, routed)          0.813    10.335    RES/DELAY[0]_i_7_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.124    10.459 r  RES/DELAY[0]_i_2__0/O
                         net (fo=1, routed)           0.492    10.952    RES/DELAY[0]_i_2__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.478 r  RES/DELAY_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.478    RES/DELAY_reg[0]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  RES/DELAY_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.592    RES/DELAY_reg[4]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  RES/DELAY_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.706    RES/DELAY_reg[8]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  RES/DELAY_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.820    RES/DELAY_reg[12]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  RES/DELAY_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    RES/DELAY_reg[16]_i_1__2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.173 r  RES/DELAY_reg[20]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    12.173    RES/DELAY_reg[20]_i_1__2_n_5
    SLICE_X3Y97          FDRE                                         r  RES/DELAY_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.510    14.851    RES/CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  RES/DELAY_reg[22]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.062    15.150    RES/DELAY_reg[22]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 RES/DELAY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES/DELAY_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 3.340ns (47.642%)  route 3.671ns (52.358%))
  Logic Levels:           13  (CARRY4=10 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.625     5.146    RES/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RES/DELAY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RES/DELAY_reg[1]/Q
                         net (fo=2, routed)           0.588     6.190    RES/DELAY_reg[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.847 r  RES/DELAY0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    RES/DELAY0_carry_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  RES/DELAY0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    RES/DELAY0_carry_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  RES/DELAY0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    RES/DELAY0_carry__0_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.320 f  RES/DELAY0_carry__1_i_1/O[2]
                         net (fo=2, routed)           0.818     8.138    RES/DELAY0_carry__1_i_1_n_5
    SLICE_X5Y95          LUT4 (Prop_lut4_I0_O)        0.301     8.439 r  RES/RES_i_4/O
                         net (fo=2, routed)           0.958     9.398    RES/RES_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.522 r  RES/DELAY[0]_i_7/O
                         net (fo=30, routed)          0.813    10.335    RES/DELAY[0]_i_7_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.124    10.459 r  RES/DELAY[0]_i_2__0/O
                         net (fo=1, routed)           0.492    10.952    RES/DELAY[0]_i_2__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.478 r  RES/DELAY_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.478    RES/DELAY_reg[0]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  RES/DELAY_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.592    RES/DELAY_reg[4]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  RES/DELAY_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.706    RES/DELAY_reg[8]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  RES/DELAY_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.820    RES/DELAY_reg[12]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.934 r  RES/DELAY_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.934    RES/DELAY_reg[16]_i_1__2_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.157 r  RES/DELAY_reg[20]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    12.157    RES/DELAY_reg[20]_i_1__2_n_7
    SLICE_X3Y97          FDRE                                         r  RES/DELAY_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.510    14.851    RES/CLK_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  RES/DELAY_reg[20]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.062    15.150    RES/DELAY_reg[20]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 RES/DELAY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES/DELAY_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 3.337ns (47.619%)  route 3.671ns (52.381%))
  Logic Levels:           12  (CARRY4=9 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.625     5.146    RES/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  RES/DELAY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  RES/DELAY_reg[1]/Q
                         net (fo=2, routed)           0.588     6.190    RES/DELAY_reg[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.847 r  RES/DELAY0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.847    RES/DELAY0_carry_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  RES/DELAY0_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.964    RES/DELAY0_carry_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  RES/DELAY0_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.081    RES/DELAY0_carry__0_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.320 f  RES/DELAY0_carry__1_i_1/O[2]
                         net (fo=2, routed)           0.818     8.138    RES/DELAY0_carry__1_i_1_n_5
    SLICE_X5Y95          LUT4 (Prop_lut4_I0_O)        0.301     8.439 r  RES/RES_i_4/O
                         net (fo=2, routed)           0.958     9.398    RES/RES_i_4_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.522 r  RES/DELAY[0]_i_7/O
                         net (fo=30, routed)          0.813    10.335    RES/DELAY[0]_i_7_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.124    10.459 r  RES/DELAY[0]_i_2__0/O
                         net (fo=1, routed)           0.492    10.952    RES/DELAY[0]_i_2__0_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.478 r  RES/DELAY_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.478    RES/DELAY_reg[0]_i_1__0_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.592 r  RES/DELAY_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.592    RES/DELAY_reg[4]_i_1__2_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.706 r  RES/DELAY_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.706    RES/DELAY_reg[8]_i_1__2_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.820 r  RES/DELAY_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.820    RES/DELAY_reg[12]_i_1__2_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.154 r  RES/DELAY_reg[16]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    12.154    RES/DELAY_reg[16]_i_1__2_n_6
    SLICE_X3Y96          FDRE                                         r  RES/DELAY_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.509    14.850    RES/CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  RES/DELAY_reg[17]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.062    15.149    RES/DELAY_reg[17]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  2.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 kCLK/oscillator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kCLK/oscillator_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.567     1.450    kCLK/CLK_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  kCLK/oscillator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  kCLK/oscillator_reg[0]/Q
                         net (fo=8, routed)           0.132     1.723    kCLK/oscillator_reg[0]
    SLICE_X12Y1          LUT4 (Prop_lut4_I1_O)        0.048     1.771 r  kCLK/oscillator[3]_i_1/O
                         net (fo=1, routed)           0.000     1.771    kCLK/oscillator[3]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  kCLK/oscillator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.837     1.964    kCLK/CLK_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  kCLK/oscillator_reg[3]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X12Y1          FDRE (Hold_fdre_C_D)         0.131     1.594    kCLK/oscillator_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 kCLK/oscillator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kCLK/oscillator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.567     1.450    kCLK/CLK_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  kCLK/oscillator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  kCLK/oscillator_reg[0]/Q
                         net (fo=8, routed)           0.132     1.723    kCLK/oscillator_reg[0]
    SLICE_X12Y1          LUT3 (Prop_lut3_I2_O)        0.045     1.768 r  kCLK/oscillator[2]_i_1/O
                         net (fo=1, routed)           0.000     1.768    kCLK/p_0_in[2]
    SLICE_X12Y1          FDRE                                         r  kCLK/oscillator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.837     1.964    kCLK/CLK_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  kCLK/oscillator_reg[2]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X12Y1          FDRE (Hold_fdre_C_D)         0.120     1.583    kCLK/oscillator_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 kCLK/oscillator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kCLK/oscillator_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.567     1.450    kCLK/CLK_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  kCLK/oscillator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  kCLK/oscillator_reg[0]/Q
                         net (fo=8, routed)           0.136     1.727    kCLK/oscillator_reg[0]
    SLICE_X12Y1          LUT5 (Prop_lut5_I3_O)        0.045     1.772 r  kCLK/oscillator[4]_i_1/O
                         net (fo=1, routed)           0.000     1.772    kCLK/oscillator[4]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  kCLK/oscillator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.837     1.964    kCLK/CLK_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  kCLK/oscillator_reg[4]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X12Y1          FDRE (Hold_fdre_C_D)         0.121     1.584    kCLK/oscillator_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 FLIP_CHAIN/FILL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FLIP_CHAIN/FILL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.222%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.591     1.474    FLIP_CHAIN/CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  FLIP_CHAIN/FILL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  FLIP_CHAIN/FILL_reg[2]/Q
                         net (fo=6, routed)           0.084     1.723    FLIP_CHAIN/FILL_reg_n_0_[2]
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  FLIP_CHAIN/FILL[1]_i_1/O
                         net (fo=1, routed)           0.000     1.768    FLIP_CHAIN/FILL[1]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  FLIP_CHAIN/FILL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.861     1.988    FLIP_CHAIN/CLK_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  FLIP_CHAIN/FILL_reg[1]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.092     1.579    FLIP_CHAIN/FILL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FLIP_CHAIN/FILL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FLIP_CHAIN/FILL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.591     1.474    FLIP_CHAIN/CLK_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  FLIP_CHAIN/FILL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  FLIP_CHAIN/FILL_reg[2]/Q
                         net (fo=6, routed)           0.085     1.724    FLIP_CHAIN/FILL_reg_n_0_[2]
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.045     1.769 r  FLIP_CHAIN/FILL[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    FLIP_CHAIN/FILL[0]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  FLIP_CHAIN/FILL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.861     1.988    FLIP_CHAIN/CLK_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  FLIP_CHAIN/FILL_reg[0]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091     1.578    FLIP_CHAIN/FILL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 kCLK/oscillator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kCLK/oscillator_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.567     1.450    kCLK/CLK_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  kCLK/oscillator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  kCLK/oscillator_reg[2]/Q
                         net (fo=6, routed)           0.148     1.763    kCLK/oscillator_reg[2]
    SLICE_X12Y1          LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  kCLK/oscillator[5]_i_1/O
                         net (fo=2, routed)           0.000     1.808    kCLK/oscillator[5]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  kCLK/oscillator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.837     1.964    kCLK/CLK_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  kCLK/oscillator_reg[5]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X12Y1          FDRE (Hold_fdre_C_D)         0.121     1.571    kCLK/oscillator_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 kCLK/oscillator_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kCLK/oscillator_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.567     1.450    kCLK/CLK_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  kCLK/oscillator_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  kCLK/oscillator_reg[6]/Q
                         net (fo=5, routed)           0.178     1.769    kCLK/oscillator_reg[6]
    SLICE_X11Y1          LUT3 (Prop_lut3_I2_O)        0.042     1.811 r  kCLK/oscillator[7]_i_1/O
                         net (fo=1, routed)           0.000     1.811    kCLK/oscillator[7]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  kCLK/oscillator_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.837     1.964    kCLK/CLK_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  kCLK/oscillator_reg[7]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.107     1.557    kCLK/oscillator_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 TCS3200/COLOROUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TCS3200/COLOROUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.015%)  route 0.227ns (54.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.565     1.448    TCS3200/CLK_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  TCS3200/COLOROUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  TCS3200/COLOROUT_reg[0]/Q
                         net (fo=13, routed)          0.227     1.816    TCS3200/COLOROUT[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  TCS3200/COLOROUT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    TCS3200/COLOROUT[1]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  TCS3200/COLOROUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.835     1.962    TCS3200/CLK_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  TCS3200/COLOROUT_reg[1]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.120     1.604    TCS3200/COLOROUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DIGICOL/DELAY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIGICOL/DELAY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.567     1.450    DIGICOL/CLK_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  DIGICOL/DELAY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  DIGICOL/DELAY_reg[3]/Q
                         net (fo=2, routed)           0.119     1.710    DIGICOL/DELAY_reg[3]
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  DIGICOL/DELAY_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.818    DIGICOL/DELAY_reg[0]_i_2__0_n_4
    SLICE_X9Y2           FDRE                                         r  DIGICOL/DELAY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.837     1.964    DIGICOL/CLK_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  DIGICOL/DELAY_reg[3]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.105     1.555    DIGICOL/DELAY_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLOCK_TOW/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_TOW/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.595     1.478    CLOCK_TOW/CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  CLOCK_TOW/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CLOCK_TOW/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.119     1.738    CLOCK_TOW/COUNT_reg[11]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  CLOCK_TOW/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    CLOCK_TOW/COUNT_reg[8]_i_1_n_4
    SLICE_X3Y6           FDRE                                         r  CLOCK_TOW/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.866     1.993    CLOCK_TOW/CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  CLOCK_TOW/COUNT_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    CLOCK_TOW/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y8     CLOCK_TOW/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y8     CLOCK_TOW/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y8     CLOCK_TOW/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     CLOCK_TOW/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     CLOCK_TOW/COUNT_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     CLOCK_TOW/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y4     CLOCK_TOW/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     CLOCK_TOW/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y5     CLOCK_TOW/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     CLOCK_TOW/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     CLOCK_TOW/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     CLOCK_TOW/COUNT_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y73   CONTROLLER/DELAY_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y66   CONTROLLER/DELAY_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y66   CONTROLLER/DELAY_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    DIGICOL/GRN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     DIGICOL/G_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    DIGICOL/RED_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    DIGICOL/R_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     CLOCK_TOW/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     CLOCK_TOW/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y4     CLOCK_TOW/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     CLOCK_TOW/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     CLOCK_TOW/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     CLOCK_TOW/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     MOTORA/COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y3     MOTORA/COUNTER_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y1     MOTORA/COUNTER_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y1     MOTORA/COUNTER_reg[2]/C



