/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_SDS_MISC_0_H__
#define BCHP_SDS_MISC_0_H__

/***************************************************************************
 *SDS_MISC_0 - SDS MISC Register Set
 ***************************************************************************/
#define BCHP_SDS_MISC_0_REVID                    0x04000700 /* Revision ID */
#define BCHP_SDS_MISC_0_IICTL1                   0x04000720 /* MI2C Control Register 1 */
#define BCHP_SDS_MISC_0_IICTL2                   0x04000724 /* MI2C Control Register 2 */
#define BCHP_SDS_MISC_0_IICCNT                   0x04000728 /* MI2C Byte Count */
#define BCHP_SDS_MISC_0_IICHPA                   0x0400072c /* MI2C Chip Address */
#define BCHP_SDS_MISC_0_MIICTX1                  0x04000730 /* MI2C TX Data Register 1 */
#define BCHP_SDS_MISC_0_MIICTX2                  0x04000734 /* MI2C TX Data Register 2 */
#define BCHP_SDS_MISC_0_MIICRX1                  0x04000738 /* MI2C RX Data Register 1 */
#define BCHP_SDS_MISC_0_MIICRX2                  0x0400073c /* MI2C RX Data Register 2 */
#define BCHP_SDS_MISC_0_MI2CSA                   0x04000740 /* MI2C Status */
#define BCHP_SDS_MISC_0_TMRCTL                   0x04000750 /* Timer Control (Formerly, BCKTMR) */
#define BCHP_SDS_MISC_0_GENTMR3                  0x04000754 /* General Timer 3 Start Count */
#define BCHP_SDS_MISC_0_GENTMR2                  0x04000758 /* General Timer 2 Start Count */
#define BCHP_SDS_MISC_0_GENTMR1                  0x0400075c /* General Timer 1 Start Count */
#define BCHP_SDS_MISC_0_BERTMR                   0x04000760 /* BERT Timer Start Count */
#define BCHP_SDS_MISC_0_BTMR                     0x04000764 /* Baud Clock Timer Start Count */
#define BCHP_SDS_MISC_0_TPDIR                    0x04000768 /* Testport I/O direction register */
#define BCHP_SDS_MISC_0_TPODS                    0x0400076c /* Testport output data select register 3 */
#define BCHP_SDS_MISC_0_TPDS                     0x04000770 /* Testport data select register */
#define BCHP_SDS_MISC_0_TPCTL1                   0x04000774 /* Testport control register 1 */
#define BCHP_SDS_MISC_0_TPCTL2                   0x04000778 /* Testport control register 2 */
#define BCHP_SDS_MISC_0_TPCTL3                   0x0400077c /* Testport control register 3 */
#define BCHP_SDS_MISC_0_TPOUT                    0x04000780 /* Testport client mux */
#define BCHP_SDS_MISC_0_IFXMTCTL                 0x04000784 /* Receiver to AFEC interface LFSR and transmitter control */
#define BCHP_SDS_MISC_0_MISCTL                   0x04000790 /* Miscellaneous control */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0            0x04000794 /* Raw interrupt status 0 */
#define BCHP_SDS_MISC_0_INTR_RAW_STS1            0x04000798 /* Raw interrupt status 1 */

/***************************************************************************
 *REVID - Revision ID
 ***************************************************************************/
/* SDS_MISC_0 :: REVID :: reserved0 [31:16] */
#define BCHP_SDS_MISC_0_REVID_reserved0_MASK                       0xffff0000
#define BCHP_SDS_MISC_0_REVID_reserved0_SHIFT                      16

/* SDS_MISC_0 :: REVID :: auxid [15:08] */
#define BCHP_SDS_MISC_0_REVID_auxid_MASK                           0x0000ff00
#define BCHP_SDS_MISC_0_REVID_auxid_SHIFT                          8
#define BCHP_SDS_MISC_0_REVID_auxid_DEFAULT                        0x00000000

/* SDS_MISC_0 :: REVID :: revid [07:00] */
#define BCHP_SDS_MISC_0_REVID_revid_MASK                           0x000000ff
#define BCHP_SDS_MISC_0_REVID_revid_SHIFT                          0
#define BCHP_SDS_MISC_0_REVID_revid_DEFAULT                        0x00000072

/***************************************************************************
 *IICTL1 - MI2C Control Register 1
 ***************************************************************************/
/* SDS_MISC_0 :: IICTL1 :: reserved0 [31:10] */
#define BCHP_SDS_MISC_0_IICTL1_reserved0_MASK                      0xfffffc00
#define BCHP_SDS_MISC_0_IICTL1_reserved0_SHIFT                     10

/* SDS_MISC_0 :: IICTL1 :: fast_delay [09:09] */
#define BCHP_SDS_MISC_0_IICTL1_fast_delay_MASK                     0x00000200
#define BCHP_SDS_MISC_0_IICTL1_fast_delay_SHIFT                    9
#define BCHP_SDS_MISC_0_IICTL1_fast_delay_DEFAULT                  0x00000000

/* SDS_MISC_0 :: IICTL1 :: ff_delay_bypass [08:08] */
#define BCHP_SDS_MISC_0_IICTL1_ff_delay_bypass_MASK                0x00000100
#define BCHP_SDS_MISC_0_IICTL1_ff_delay_bypass_SHIFT               8
#define BCHP_SDS_MISC_0_IICTL1_ff_delay_bypass_DEFAULT             0x00000000

/* SDS_MISC_0 :: IICTL1 :: dly_dis [07:07] */
#define BCHP_SDS_MISC_0_IICTL1_dly_dis_MASK                        0x00000080
#define BCHP_SDS_MISC_0_IICTL1_dly_dis_SHIFT                       7
#define BCHP_SDS_MISC_0_IICTL1_dly_dis_DEFAULT                     0x00000000

/* SDS_MISC_0 :: IICTL1 :: degltch_dis [06:06] */
#define BCHP_SDS_MISC_0_IICTL1_degltch_dis_MASK                    0x00000040
#define BCHP_SDS_MISC_0_IICTL1_degltch_dis_SHIFT                   6
#define BCHP_SDS_MISC_0_IICTL1_degltch_dis_DEFAULT                 0x00000000

/* SDS_MISC_0 :: IICTL1 :: loopen [05:05] */
#define BCHP_SDS_MISC_0_IICTL1_loopen_MASK                         0x00000020
#define BCHP_SDS_MISC_0_IICTL1_loopen_SHIFT                        5
#define BCHP_SDS_MISC_0_IICTL1_loopen_DEFAULT                      0x00000000

/* SDS_MISC_0 :: IICTL1 :: upbyck [04:04] */
#define BCHP_SDS_MISC_0_IICTL1_upbyck_MASK                         0x00000010
#define BCHP_SDS_MISC_0_IICTL1_upbyck_SHIFT                        4
#define BCHP_SDS_MISC_0_IICTL1_upbyck_DEFAULT                      0x00000000

/* SDS_MISC_0 :: IICTL1 :: upbyin [03:03] */
#define BCHP_SDS_MISC_0_IICTL1_upbyin_MASK                         0x00000008
#define BCHP_SDS_MISC_0_IICTL1_upbyin_SHIFT                        3
#define BCHP_SDS_MISC_0_IICTL1_upbyin_DEFAULT                      0x00000000

/* SDS_MISC_0 :: IICTL1 :: gpiobyp [02:02] */
#define BCHP_SDS_MISC_0_IICTL1_gpiobyp_MASK                        0x00000004
#define BCHP_SDS_MISC_0_IICTL1_gpiobyp_SHIFT                       2
#define BCHP_SDS_MISC_0_IICTL1_gpiobyp_DEFAULT                     0x00000000

/* SDS_MISC_0 :: IICTL1 :: upbyp [01:01] */
#define BCHP_SDS_MISC_0_IICTL1_upbyp_MASK                          0x00000002
#define BCHP_SDS_MISC_0_IICTL1_upbyp_SHIFT                         1
#define BCHP_SDS_MISC_0_IICTL1_upbyp_DEFAULT                       0x00000000

/* SDS_MISC_0 :: IICTL1 :: reserved_for_eco1 [00:00] */
#define BCHP_SDS_MISC_0_IICTL1_reserved_for_eco1_MASK              0x00000001
#define BCHP_SDS_MISC_0_IICTL1_reserved_for_eco1_SHIFT             0
#define BCHP_SDS_MISC_0_IICTL1_reserved_for_eco1_DEFAULT           0x00000000

/***************************************************************************
 *IICTL2 - MI2C Control Register 2
 ***************************************************************************/
/* SDS_MISC_0 :: IICTL2 :: reserved0 [31:08] */
#define BCHP_SDS_MISC_0_IICTL2_reserved0_MASK                      0xffffff00
#define BCHP_SDS_MISC_0_IICTL2_reserved0_SHIFT                     8

/* SDS_MISC_0 :: IICTL2 :: miic_rst [07:07] */
#define BCHP_SDS_MISC_0_IICTL2_miic_rst_MASK                       0x00000080
#define BCHP_SDS_MISC_0_IICTL2_miic_rst_SHIFT                      7
#define BCHP_SDS_MISC_0_IICTL2_miic_rst_DEFAULT                    0x00000000

/* SDS_MISC_0 :: IICTL2 :: reserved_for_eco1 [06:05] */
#define BCHP_SDS_MISC_0_IICTL2_reserved_for_eco1_MASK              0x00000060
#define BCHP_SDS_MISC_0_IICTL2_reserved_for_eco1_SHIFT             5
#define BCHP_SDS_MISC_0_IICTL2_reserved_for_eco1_DEFAULT           0x00000000

/* SDS_MISC_0 :: IICTL2 :: sbyp [04:04] */
#define BCHP_SDS_MISC_0_IICTL2_sbyp_MASK                           0x00000010
#define BCHP_SDS_MISC_0_IICTL2_sbyp_SHIFT                          4
#define BCHP_SDS_MISC_0_IICTL2_sbyp_DEFAULT                        0x00000000

/* SDS_MISC_0 :: IICTL2 :: reserved_for_eco2 [03:03] */
#define BCHP_SDS_MISC_0_IICTL2_reserved_for_eco2_MASK              0x00000008
#define BCHP_SDS_MISC_0_IICTL2_reserved_for_eco2_SHIFT             3
#define BCHP_SDS_MISC_0_IICTL2_reserved_for_eco2_DEFAULT           0x00000000

/* SDS_MISC_0 :: IICTL2 :: dtf [02:01] */
#define BCHP_SDS_MISC_0_IICTL2_dtf_MASK                            0x00000006
#define BCHP_SDS_MISC_0_IICTL2_dtf_SHIFT                           1
#define BCHP_SDS_MISC_0_IICTL2_dtf_DEFAULT                         0x00000000

/* SDS_MISC_0 :: IICTL2 :: iic_en [00:00] */
#define BCHP_SDS_MISC_0_IICTL2_iic_en_MASK                         0x00000001
#define BCHP_SDS_MISC_0_IICTL2_iic_en_SHIFT                        0
#define BCHP_SDS_MISC_0_IICTL2_iic_en_DEFAULT                      0x00000000

/***************************************************************************
 *IICCNT - MI2C Byte Count
 ***************************************************************************/
/* SDS_MISC_0 :: IICCNT :: reserved0 [31:08] */
#define BCHP_SDS_MISC_0_IICCNT_reserved0_MASK                      0xffffff00
#define BCHP_SDS_MISC_0_IICCNT_reserved0_SHIFT                     8

/* SDS_MISC_0 :: IICCNT :: iic_count2 [07:04] */
#define BCHP_SDS_MISC_0_IICCNT_iic_count2_MASK                     0x000000f0
#define BCHP_SDS_MISC_0_IICCNT_iic_count2_SHIFT                    4
#define BCHP_SDS_MISC_0_IICCNT_iic_count2_DEFAULT                  0x00000000

/* SDS_MISC_0 :: IICCNT :: iic_count1 [03:00] */
#define BCHP_SDS_MISC_0_IICCNT_iic_count1_MASK                     0x0000000f
#define BCHP_SDS_MISC_0_IICCNT_iic_count1_SHIFT                    0
#define BCHP_SDS_MISC_0_IICCNT_iic_count1_DEFAULT                  0x00000000

/***************************************************************************
 *IICHPA - MI2C Chip Address
 ***************************************************************************/
/* SDS_MISC_0 :: IICHPA :: reserved0 [31:08] */
#define BCHP_SDS_MISC_0_IICHPA_reserved0_MASK                      0xffffff00
#define BCHP_SDS_MISC_0_IICHPA_reserved0_SHIFT                     8

/* SDS_MISC_0 :: IICHPA :: chip_addr [07:01] */
#define BCHP_SDS_MISC_0_IICHPA_chip_addr_MASK                      0x000000fe
#define BCHP_SDS_MISC_0_IICHPA_chip_addr_SHIFT                     1
#define BCHP_SDS_MISC_0_IICHPA_chip_addr_DEFAULT                   0x00000000

/* SDS_MISC_0 :: IICHPA :: reserved_for_eco1 [00:00] */
#define BCHP_SDS_MISC_0_IICHPA_reserved_for_eco1_MASK              0x00000001
#define BCHP_SDS_MISC_0_IICHPA_reserved_for_eco1_SHIFT             0
#define BCHP_SDS_MISC_0_IICHPA_reserved_for_eco1_DEFAULT           0x00000000

/***************************************************************************
 *MIICTX1 - MI2C TX Data Register 1
 ***************************************************************************/
/* SDS_MISC_0 :: MIICTX1 :: tx1 [31:24] */
#define BCHP_SDS_MISC_0_MIICTX1_tx1_MASK                           0xff000000
#define BCHP_SDS_MISC_0_MIICTX1_tx1_SHIFT                          24
#define BCHP_SDS_MISC_0_MIICTX1_tx1_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MIICTX1 :: tx2 [23:16] */
#define BCHP_SDS_MISC_0_MIICTX1_tx2_MASK                           0x00ff0000
#define BCHP_SDS_MISC_0_MIICTX1_tx2_SHIFT                          16
#define BCHP_SDS_MISC_0_MIICTX1_tx2_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MIICTX1 :: tx3 [15:08] */
#define BCHP_SDS_MISC_0_MIICTX1_tx3_MASK                           0x0000ff00
#define BCHP_SDS_MISC_0_MIICTX1_tx3_SHIFT                          8
#define BCHP_SDS_MISC_0_MIICTX1_tx3_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MIICTX1 :: tx4 [07:00] */
#define BCHP_SDS_MISC_0_MIICTX1_tx4_MASK                           0x000000ff
#define BCHP_SDS_MISC_0_MIICTX1_tx4_SHIFT                          0
#define BCHP_SDS_MISC_0_MIICTX1_tx4_DEFAULT                        0x00000000

/***************************************************************************
 *MIICTX2 - MI2C TX Data Register 2
 ***************************************************************************/
/* SDS_MISC_0 :: MIICTX2 :: tx5 [31:24] */
#define BCHP_SDS_MISC_0_MIICTX2_tx5_MASK                           0xff000000
#define BCHP_SDS_MISC_0_MIICTX2_tx5_SHIFT                          24
#define BCHP_SDS_MISC_0_MIICTX2_tx5_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MIICTX2 :: tx6 [23:16] */
#define BCHP_SDS_MISC_0_MIICTX2_tx6_MASK                           0x00ff0000
#define BCHP_SDS_MISC_0_MIICTX2_tx6_SHIFT                          16
#define BCHP_SDS_MISC_0_MIICTX2_tx6_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MIICTX2 :: tx7 [15:08] */
#define BCHP_SDS_MISC_0_MIICTX2_tx7_MASK                           0x0000ff00
#define BCHP_SDS_MISC_0_MIICTX2_tx7_SHIFT                          8
#define BCHP_SDS_MISC_0_MIICTX2_tx7_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MIICTX2 :: tx8 [07:00] */
#define BCHP_SDS_MISC_0_MIICTX2_tx8_MASK                           0x000000ff
#define BCHP_SDS_MISC_0_MIICTX2_tx8_SHIFT                          0
#define BCHP_SDS_MISC_0_MIICTX2_tx8_DEFAULT                        0x00000000

/***************************************************************************
 *MIICRX1 - MI2C RX Data Register 1
 ***************************************************************************/
/* SDS_MISC_0 :: MIICRX1 :: rx1 [31:24] */
#define BCHP_SDS_MISC_0_MIICRX1_rx1_MASK                           0xff000000
#define BCHP_SDS_MISC_0_MIICRX1_rx1_SHIFT                          24
#define BCHP_SDS_MISC_0_MIICRX1_rx1_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MIICRX1 :: rx2 [23:16] */
#define BCHP_SDS_MISC_0_MIICRX1_rx2_MASK                           0x00ff0000
#define BCHP_SDS_MISC_0_MIICRX1_rx2_SHIFT                          16
#define BCHP_SDS_MISC_0_MIICRX1_rx2_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MIICRX1 :: rx3 [15:08] */
#define BCHP_SDS_MISC_0_MIICRX1_rx3_MASK                           0x0000ff00
#define BCHP_SDS_MISC_0_MIICRX1_rx3_SHIFT                          8
#define BCHP_SDS_MISC_0_MIICRX1_rx3_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MIICRX1 :: rx4 [07:00] */
#define BCHP_SDS_MISC_0_MIICRX1_rx4_MASK                           0x000000ff
#define BCHP_SDS_MISC_0_MIICRX1_rx4_SHIFT                          0
#define BCHP_SDS_MISC_0_MIICRX1_rx4_DEFAULT                        0x00000000

/***************************************************************************
 *MIICRX2 - MI2C RX Data Register 2
 ***************************************************************************/
/* SDS_MISC_0 :: MIICRX2 :: rx5 [31:24] */
#define BCHP_SDS_MISC_0_MIICRX2_rx5_MASK                           0xff000000
#define BCHP_SDS_MISC_0_MIICRX2_rx5_SHIFT                          24
#define BCHP_SDS_MISC_0_MIICRX2_rx5_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MIICRX2 :: rx6 [23:16] */
#define BCHP_SDS_MISC_0_MIICRX2_rx6_MASK                           0x00ff0000
#define BCHP_SDS_MISC_0_MIICRX2_rx6_SHIFT                          16
#define BCHP_SDS_MISC_0_MIICRX2_rx6_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MIICRX2 :: rx7 [15:08] */
#define BCHP_SDS_MISC_0_MIICRX2_rx7_MASK                           0x0000ff00
#define BCHP_SDS_MISC_0_MIICRX2_rx7_SHIFT                          8
#define BCHP_SDS_MISC_0_MIICRX2_rx7_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MIICRX2 :: rx8 [07:00] */
#define BCHP_SDS_MISC_0_MIICRX2_rx8_MASK                           0x000000ff
#define BCHP_SDS_MISC_0_MIICRX2_rx8_SHIFT                          0
#define BCHP_SDS_MISC_0_MIICRX2_rx8_DEFAULT                        0x00000000

/***************************************************************************
 *MI2CSA - MI2C Status
 ***************************************************************************/
/* SDS_MISC_0 :: MI2CSA :: reserved0 [31:26] */
#define BCHP_SDS_MISC_0_MI2CSA_reserved0_MASK                      0xfc000000
#define BCHP_SDS_MISC_0_MI2CSA_reserved0_SHIFT                     26

/* SDS_MISC_0 :: MI2CSA :: no_ack [25:25] */
#define BCHP_SDS_MISC_0_MI2CSA_no_ack_MASK                         0x02000000
#define BCHP_SDS_MISC_0_MI2CSA_no_ack_SHIFT                        25
#define BCHP_SDS_MISC_0_MI2CSA_no_ack_DEFAULT                      0x00000000

/* SDS_MISC_0 :: MI2CSA :: intrp [24:24] */
#define BCHP_SDS_MISC_0_MI2CSA_intrp_MASK                          0x01000000
#define BCHP_SDS_MISC_0_MI2CSA_intrp_SHIFT                         24
#define BCHP_SDS_MISC_0_MI2CSA_intrp_DEFAULT                       0x00000000

/* SDS_MISC_0 :: MI2CSA :: reserved1 [23:19] */
#define BCHP_SDS_MISC_0_MI2CSA_reserved1_MASK                      0x00f80000
#define BCHP_SDS_MISC_0_MI2CSA_reserved1_SHIFT                     19

/* SDS_MISC_0 :: MI2CSA :: rd_enable [18:18] */
#define BCHP_SDS_MISC_0_MI2CSA_rd_enable_MASK                      0x00040000
#define BCHP_SDS_MISC_0_MI2CSA_rd_enable_SHIFT                     18
#define BCHP_SDS_MISC_0_MI2CSA_rd_enable_DEFAULT                   0x00000000

/* SDS_MISC_0 :: MI2CSA :: state [17:16] */
#define BCHP_SDS_MISC_0_MI2CSA_state_MASK                          0x00030000
#define BCHP_SDS_MISC_0_MI2CSA_state_SHIFT                         16
#define BCHP_SDS_MISC_0_MI2CSA_state_DEFAULT                       0x00000000

/* SDS_MISC_0 :: MI2CSA :: reserved2 [15:00] */
#define BCHP_SDS_MISC_0_MI2CSA_reserved2_MASK                      0x0000ffff
#define BCHP_SDS_MISC_0_MI2CSA_reserved2_SHIFT                     0

/***************************************************************************
 *TMRCTL - Timer Control (Formerly, BCKTMR)
 ***************************************************************************/
/* SDS_MISC_0 :: TMRCTL :: reserved0 [31:08] */
#define BCHP_SDS_MISC_0_TMRCTL_reserved0_MASK                      0xffffff00
#define BCHP_SDS_MISC_0_TMRCTL_reserved0_SHIFT                     8

/* SDS_MISC_0 :: TMRCTL :: reserved_for_eco1 [07:06] */
#define BCHP_SDS_MISC_0_TMRCTL_reserved_for_eco1_MASK              0x000000c0
#define BCHP_SDS_MISC_0_TMRCTL_reserved_for_eco1_SHIFT             6
#define BCHP_SDS_MISC_0_TMRCTL_reserved_for_eco1_DEFAULT           0x00000000

/* SDS_MISC_0 :: TMRCTL :: gentm_en3 [05:05] */
#define BCHP_SDS_MISC_0_TMRCTL_gentm_en3_MASK                      0x00000020
#define BCHP_SDS_MISC_0_TMRCTL_gentm_en3_SHIFT                     5
#define BCHP_SDS_MISC_0_TMRCTL_gentm_en3_DEFAULT                   0x00000000

/* SDS_MISC_0 :: TMRCTL :: gentm_en2 [04:04] */
#define BCHP_SDS_MISC_0_TMRCTL_gentm_en2_MASK                      0x00000010
#define BCHP_SDS_MISC_0_TMRCTL_gentm_en2_SHIFT                     4
#define BCHP_SDS_MISC_0_TMRCTL_gentm_en2_DEFAULT                   0x00000000

/* SDS_MISC_0 :: TMRCTL :: gentm_en1 [03:03] */
#define BCHP_SDS_MISC_0_TMRCTL_gentm_en1_MASK                      0x00000008
#define BCHP_SDS_MISC_0_TMRCTL_gentm_en1_SHIFT                     3
#define BCHP_SDS_MISC_0_TMRCTL_gentm_en1_DEFAULT                   0x00000000

/* SDS_MISC_0 :: TMRCTL :: brtm_en [02:02] */
#define BCHP_SDS_MISC_0_TMRCTL_brtm_en_MASK                        0x00000004
#define BCHP_SDS_MISC_0_TMRCTL_brtm_en_SHIFT                       2
#define BCHP_SDS_MISC_0_TMRCTL_brtm_en_DEFAULT                     0x00000000

/* SDS_MISC_0 :: TMRCTL :: btm_en [01:01] */
#define BCHP_SDS_MISC_0_TMRCTL_btm_en_MASK                         0x00000002
#define BCHP_SDS_MISC_0_TMRCTL_btm_en_SHIFT                        1
#define BCHP_SDS_MISC_0_TMRCTL_btm_en_DEFAULT                      0x00000000

/* SDS_MISC_0 :: TMRCTL :: btmmd [00:00] */
#define BCHP_SDS_MISC_0_TMRCTL_btmmd_MASK                          0x00000001
#define BCHP_SDS_MISC_0_TMRCTL_btmmd_SHIFT                         0
#define BCHP_SDS_MISC_0_TMRCTL_btmmd_DEFAULT                       0x00000000

/***************************************************************************
 *GENTMR3 - General Timer 3 Start Count
 ***************************************************************************/
/* SDS_MISC_0 :: GENTMR3 :: gentimer_cnt [31:00] */
#define BCHP_SDS_MISC_0_GENTMR3_gentimer_cnt_MASK                  0xffffffff
#define BCHP_SDS_MISC_0_GENTMR3_gentimer_cnt_SHIFT                 0
#define BCHP_SDS_MISC_0_GENTMR3_gentimer_cnt_DEFAULT               0x00000000

/***************************************************************************
 *GENTMR2 - General Timer 2 Start Count
 ***************************************************************************/
/* SDS_MISC_0 :: GENTMR2 :: gentimer_cnt [31:00] */
#define BCHP_SDS_MISC_0_GENTMR2_gentimer_cnt_MASK                  0xffffffff
#define BCHP_SDS_MISC_0_GENTMR2_gentimer_cnt_SHIFT                 0
#define BCHP_SDS_MISC_0_GENTMR2_gentimer_cnt_DEFAULT               0x00000000

/***************************************************************************
 *GENTMR1 - General Timer 1 Start Count
 ***************************************************************************/
/* SDS_MISC_0 :: GENTMR1 :: gentimer_cnt [31:00] */
#define BCHP_SDS_MISC_0_GENTMR1_gentimer_cnt_MASK                  0xffffffff
#define BCHP_SDS_MISC_0_GENTMR1_gentimer_cnt_SHIFT                 0
#define BCHP_SDS_MISC_0_GENTMR1_gentimer_cnt_DEFAULT               0x00000000

/***************************************************************************
 *BERTMR - BERT Timer Start Count
 ***************************************************************************/
/* SDS_MISC_0 :: BERTMR :: bertimer_cnt [31:00] */
#define BCHP_SDS_MISC_0_BERTMR_bertimer_cnt_MASK                   0xffffffff
#define BCHP_SDS_MISC_0_BERTMR_bertimer_cnt_SHIFT                  0
#define BCHP_SDS_MISC_0_BERTMR_bertimer_cnt_DEFAULT                0x00000000

/***************************************************************************
 *BTMR - Baud Clock Timer Start Count
 ***************************************************************************/
/* SDS_MISC_0 :: BTMR :: btimer_cnt [31:00] */
#define BCHP_SDS_MISC_0_BTMR_btimer_cnt_MASK                       0xffffffff
#define BCHP_SDS_MISC_0_BTMR_btimer_cnt_SHIFT                      0
#define BCHP_SDS_MISC_0_BTMR_btimer_cnt_DEFAULT                    0x00000000

/***************************************************************************
 *TPDIR - Testport I/O direction register
 ***************************************************************************/
/* SDS_MISC_0 :: TPDIR :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_MISC_0_TPDIR_reserved_for_eco0_MASK               0xffffff00
#define BCHP_SDS_MISC_0_TPDIR_reserved_for_eco0_SHIFT              8
#define BCHP_SDS_MISC_0_TPDIR_reserved_for_eco0_DEFAULT            0x00000000

/* SDS_MISC_0 :: TPDIR :: mscl_dir [07:07] */
#define BCHP_SDS_MISC_0_TPDIR_mscl_dir_MASK                        0x00000080
#define BCHP_SDS_MISC_0_TPDIR_mscl_dir_SHIFT                       7
#define BCHP_SDS_MISC_0_TPDIR_mscl_dir_DEFAULT                     0x00000001

/* SDS_MISC_0 :: TPDIR :: reserved_for_eco1 [06:06] */
#define BCHP_SDS_MISC_0_TPDIR_reserved_for_eco1_MASK               0x00000040
#define BCHP_SDS_MISC_0_TPDIR_reserved_for_eco1_SHIFT              6
#define BCHP_SDS_MISC_0_TPDIR_reserved_for_eco1_DEFAULT            0x00000000

/* SDS_MISC_0 :: TPDIR :: rfagc_dir [05:05] */
#define BCHP_SDS_MISC_0_TPDIR_rfagc_dir_MASK                       0x00000020
#define BCHP_SDS_MISC_0_TPDIR_rfagc_dir_SHIFT                      5
#define BCHP_SDS_MISC_0_TPDIR_rfagc_dir_DEFAULT                    0x00000001

/* SDS_MISC_0 :: TPDIR :: ifagc_dir [04:04] */
#define BCHP_SDS_MISC_0_TPDIR_ifagc_dir_MASK                       0x00000010
#define BCHP_SDS_MISC_0_TPDIR_ifagc_dir_SHIFT                      4
#define BCHP_SDS_MISC_0_TPDIR_ifagc_dir_DEFAULT                    0x00000001

/* SDS_MISC_0 :: TPDIR :: reserved_for_eco2 [03:00] */
#define BCHP_SDS_MISC_0_TPDIR_reserved_for_eco2_MASK               0x0000000f
#define BCHP_SDS_MISC_0_TPDIR_reserved_for_eco2_SHIFT              0
#define BCHP_SDS_MISC_0_TPDIR_reserved_for_eco2_DEFAULT            0x00000000

/***************************************************************************
 *TPODS - Testport output data select register 3
 ***************************************************************************/
/* SDS_MISC_0 :: TPODS :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_MISC_0_TPODS_reserved_for_eco0_MASK               0xffffff00
#define BCHP_SDS_MISC_0_TPODS_reserved_for_eco0_SHIFT              8
#define BCHP_SDS_MISC_0_TPODS_reserved_for_eco0_DEFAULT            0x00000000

/* SDS_MISC_0 :: TPODS :: xsync_sel [07:06] */
#define BCHP_SDS_MISC_0_TPODS_xsync_sel_MASK                       0x000000c0
#define BCHP_SDS_MISC_0_TPODS_xsync_sel_SHIFT                      6
#define BCHP_SDS_MISC_0_TPODS_xsync_sel_DEFAULT                    0x00000000

/* SDS_MISC_0 :: TPODS :: xdata_sel [05:03] */
#define BCHP_SDS_MISC_0_TPODS_xdata_sel_MASK                       0x00000038
#define BCHP_SDS_MISC_0_TPODS_xdata_sel_SHIFT                      3
#define BCHP_SDS_MISC_0_TPODS_xdata_sel_DEFAULT                    0x00000000

/* SDS_MISC_0 :: TPODS :: xclk_sel [02:00] */
#define BCHP_SDS_MISC_0_TPODS_xclk_sel_MASK                        0x00000007
#define BCHP_SDS_MISC_0_TPODS_xclk_sel_SHIFT                       0
#define BCHP_SDS_MISC_0_TPODS_xclk_sel_DEFAULT                     0x00000000

/***************************************************************************
 *TPDS - Testport data select register
 ***************************************************************************/
/* SDS_MISC_0 :: TPDS :: reserved_for_eco0 [31:29] */
#define BCHP_SDS_MISC_0_TPDS_reserved_for_eco0_MASK                0xe0000000
#define BCHP_SDS_MISC_0_TPDS_reserved_for_eco0_SHIFT               29
#define BCHP_SDS_MISC_0_TPDS_reserved_for_eco0_DEFAULT             0x00000000

/* SDS_MISC_0 :: TPDS :: tpmux_sel [28:24] */
#define BCHP_SDS_MISC_0_TPDS_tpmux_sel_MASK                        0x1f000000
#define BCHP_SDS_MISC_0_TPDS_tpmux_sel_SHIFT                       24
#define BCHP_SDS_MISC_0_TPDS_tpmux_sel_DEFAULT                     0x00000000

/* SDS_MISC_0 :: TPDS :: reserved_for_eco1 [23:20] */
#define BCHP_SDS_MISC_0_TPDS_reserved_for_eco1_MASK                0x00f00000
#define BCHP_SDS_MISC_0_TPDS_reserved_for_eco1_SHIFT               20
#define BCHP_SDS_MISC_0_TPDS_reserved_for_eco1_DEFAULT             0x00000000

/* SDS_MISC_0 :: TPDS :: rxin_sel [19:16] */
#define BCHP_SDS_MISC_0_TPDS_rxin_sel_MASK                         0x000f0000
#define BCHP_SDS_MISC_0_TPDS_rxin_sel_SHIFT                        16
#define BCHP_SDS_MISC_0_TPDS_rxin_sel_DEFAULT                      0x00000000

/* SDS_MISC_0 :: TPDS :: tpclk_sel [15:12] */
#define BCHP_SDS_MISC_0_TPDS_tpclk_sel_MASK                        0x0000f000
#define BCHP_SDS_MISC_0_TPDS_tpclk_sel_SHIFT                       12
#define BCHP_SDS_MISC_0_TPDS_tpclk_sel_DEFAULT                     0x00000000

/* SDS_MISC_0 :: TPDS :: latrig_sel [11:08] */
#define BCHP_SDS_MISC_0_TPDS_latrig_sel_MASK                       0x00000f00
#define BCHP_SDS_MISC_0_TPDS_latrig_sel_SHIFT                      8
#define BCHP_SDS_MISC_0_TPDS_latrig_sel_DEFAULT                    0x00000000

/* SDS_MISC_0 :: TPDS :: reserved_for_eco2 [07:00] */
#define BCHP_SDS_MISC_0_TPDS_reserved_for_eco2_MASK                0x000000ff
#define BCHP_SDS_MISC_0_TPDS_reserved_for_eco2_SHIFT               0
#define BCHP_SDS_MISC_0_TPDS_reserved_for_eco2_DEFAULT             0x00000000

/***************************************************************************
 *TPCTL1 - Testport control register 1
 ***************************************************************************/
/* SDS_MISC_0 :: TPCTL1 :: reserved_for_eco0 [31:31] */
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco0_MASK              0x80000000
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco0_SHIFT             31
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco0_DEFAULT           0x00000000

/* SDS_MISC_0 :: TPCTL1 :: tp_in_shift [30:30] */
#define BCHP_SDS_MISC_0_TPCTL1_tp_in_shift_MASK                    0x40000000
#define BCHP_SDS_MISC_0_TPCTL1_tp_in_shift_SHIFT                   30
#define BCHP_SDS_MISC_0_TPCTL1_tp_in_shift_DEFAULT                 0x00000000

/* SDS_MISC_0 :: TPCTL1 :: reserved_for_eco1 [29:29] */
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco1_MASK              0x20000000
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco1_SHIFT             29
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco1_DEFAULT           0x00000000

/* SDS_MISC_0 :: TPCTL1 :: tpinclk_sel [28:27] */
#define BCHP_SDS_MISC_0_TPCTL1_tpinclk_sel_MASK                    0x18000000
#define BCHP_SDS_MISC_0_TPCTL1_tpinclk_sel_SHIFT                   27
#define BCHP_SDS_MISC_0_TPCTL1_tpinclk_sel_DEFAULT                 0x00000000

/* SDS_MISC_0 :: TPCTL1 :: tpout_dec_rst [26:26] */
#define BCHP_SDS_MISC_0_TPCTL1_tpout_dec_rst_MASK                  0x04000000
#define BCHP_SDS_MISC_0_TPCTL1_tpout_dec_rst_SHIFT                 26
#define BCHP_SDS_MISC_0_TPCTL1_tpout_dec_rst_DEFAULT               0x00000000

/* SDS_MISC_0 :: TPCTL1 :: tpout_dec_sel [25:24] */
#define BCHP_SDS_MISC_0_TPCTL1_tpout_dec_sel_MASK                  0x03000000
#define BCHP_SDS_MISC_0_TPCTL1_tpout_dec_sel_SHIFT                 24
#define BCHP_SDS_MISC_0_TPCTL1_tpout_dec_sel_DEFAULT               0x00000000

/* SDS_MISC_0 :: TPCTL1 :: reserved_for_eco2 [23:23] */
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco2_MASK              0x00800000
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco2_SHIFT             23
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco2_DEFAULT           0x00000000

/* SDS_MISC_0 :: TPCTL1 :: hp_tpsel [22:20] */
#define BCHP_SDS_MISC_0_TPCTL1_hp_tpsel_MASK                       0x00700000
#define BCHP_SDS_MISC_0_TPCTL1_hp_tpsel_SHIFT                      20
#define BCHP_SDS_MISC_0_TPCTL1_hp_tpsel_DEFAULT                    0x00000000

/* SDS_MISC_0 :: TPCTL1 :: reserved_for_eco3 [19:16] */
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco3_MASK              0x000f0000
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco3_SHIFT             16
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco3_DEFAULT           0x00000000

/* SDS_MISC_0 :: TPCTL1 :: adcout_sel [15:15] */
#define BCHP_SDS_MISC_0_TPCTL1_adcout_sel_MASK                     0x00008000
#define BCHP_SDS_MISC_0_TPCTL1_adcout_sel_SHIFT                    15
#define BCHP_SDS_MISC_0_TPCTL1_adcout_sel_DEFAULT                  0x00000000

/* SDS_MISC_0 :: TPCTL1 :: reserved_for_eco4 [14:09] */
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco4_MASK              0x00007e00
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco4_SHIFT             9
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco4_DEFAULT           0x00000000

/* SDS_MISC_0 :: TPCTL1 :: eq_tpout_il [08:08] */
#define BCHP_SDS_MISC_0_TPCTL1_eq_tpout_il_MASK                    0x00000100
#define BCHP_SDS_MISC_0_TPCTL1_eq_tpout_il_SHIFT                   8
#define BCHP_SDS_MISC_0_TPCTL1_eq_tpout_il_DEFAULT                 0x00000000

/* SDS_MISC_0 :: TPCTL1 :: reserved_for_eco5 [07:00] */
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco5_MASK              0x000000ff
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco5_SHIFT             0
#define BCHP_SDS_MISC_0_TPCTL1_reserved_for_eco5_DEFAULT           0x00000000

/***************************************************************************
 *TPCTL2 - Testport control register 2
 ***************************************************************************/
/* SDS_MISC_0 :: TPCTL2 :: reserved_for_eco0 [31:31] */
#define BCHP_SDS_MISC_0_TPCTL2_reserved_for_eco0_MASK              0x80000000
#define BCHP_SDS_MISC_0_TPCTL2_reserved_for_eco0_SHIFT             31
#define BCHP_SDS_MISC_0_TPCTL2_reserved_for_eco0_DEFAULT           0x00000000

/* SDS_MISC_0 :: TPCTL2 :: mscl_dir [30:30] */
#define BCHP_SDS_MISC_0_TPCTL2_mscl_dir_MASK                       0x40000000
#define BCHP_SDS_MISC_0_TPCTL2_mscl_dir_SHIFT                      30
#define BCHP_SDS_MISC_0_TPCTL2_mscl_dir_DEFAULT                    0x00000001

/* SDS_MISC_0 :: TPCTL2 :: rfagc_dir [29:29] */
#define BCHP_SDS_MISC_0_TPCTL2_rfagc_dir_MASK                      0x20000000
#define BCHP_SDS_MISC_0_TPCTL2_rfagc_dir_SHIFT                     29
#define BCHP_SDS_MISC_0_TPCTL2_rfagc_dir_DEFAULT                   0x00000001

/* SDS_MISC_0 :: TPCTL2 :: ifagc_dir [28:28] */
#define BCHP_SDS_MISC_0_TPCTL2_ifagc_dir_MASK                      0x10000000
#define BCHP_SDS_MISC_0_TPCTL2_ifagc_dir_SHIFT                     28
#define BCHP_SDS_MISC_0_TPCTL2_ifagc_dir_DEFAULT                   0x00000001

/* SDS_MISC_0 :: TPCTL2 :: reserved_for_eco1 [27:00] */
#define BCHP_SDS_MISC_0_TPCTL2_reserved_for_eco1_MASK              0x0fffffff
#define BCHP_SDS_MISC_0_TPCTL2_reserved_for_eco1_SHIFT             0
#define BCHP_SDS_MISC_0_TPCTL2_reserved_for_eco1_DEFAULT           0x00000000

/***************************************************************************
 *TPCTL3 - Testport control register 3
 ***************************************************************************/
/* SDS_MISC_0 :: TPCTL3 :: fe_tpout_sel [31:28] */
#define BCHP_SDS_MISC_0_TPCTL3_fe_tpout_sel_MASK                   0xf0000000
#define BCHP_SDS_MISC_0_TPCTL3_fe_tpout_sel_SHIFT                  28
#define BCHP_SDS_MISC_0_TPCTL3_fe_tpout_sel_DEFAULT                0x00000000

/* SDS_MISC_0 :: TPCTL3 :: satst [27:24] */
#define BCHP_SDS_MISC_0_TPCTL3_satst_MASK                          0x0f000000
#define BCHP_SDS_MISC_0_TPCTL3_satst_SHIFT                         24
#define BCHP_SDS_MISC_0_TPCTL3_satst_DEFAULT                       0x00000000

/* SDS_MISC_0 :: TPCTL3 :: reserved_for_eco0 [23:19] */
#define BCHP_SDS_MISC_0_TPCTL3_reserved_for_eco0_MASK              0x00f80000
#define BCHP_SDS_MISC_0_TPCTL3_reserved_for_eco0_SHIFT             19
#define BCHP_SDS_MISC_0_TPCTL3_reserved_for_eco0_DEFAULT           0x00000000

/* SDS_MISC_0 :: TPCTL3 :: eqosel [18:16] */
#define BCHP_SDS_MISC_0_TPCTL3_eqosel_MASK                         0x00070000
#define BCHP_SDS_MISC_0_TPCTL3_eqosel_SHIFT                        16
#define BCHP_SDS_MISC_0_TPCTL3_eqosel_DEFAULT                      0x00000000

/* SDS_MISC_0 :: TPCTL3 :: reserved_for_eco1 [15:00] */
#define BCHP_SDS_MISC_0_TPCTL3_reserved_for_eco1_MASK              0x0000ffff
#define BCHP_SDS_MISC_0_TPCTL3_reserved_for_eco1_SHIFT             0
#define BCHP_SDS_MISC_0_TPCTL3_reserved_for_eco1_DEFAULT           0x00000000

/***************************************************************************
 *TPOUT - Testport client mux
 ***************************************************************************/
/* SDS_MISC_0 :: TPOUT :: tp_mux_out [31:00] */
#define BCHP_SDS_MISC_0_TPOUT_tp_mux_out_MASK                      0xffffffff
#define BCHP_SDS_MISC_0_TPOUT_tp_mux_out_SHIFT                     0
#define BCHP_SDS_MISC_0_TPOUT_tp_mux_out_DEFAULT                   0x00000000

/***************************************************************************
 *IFXMTCTL - Receiver to AFEC interface LFSR and transmitter control
 ***************************************************************************/
/* SDS_MISC_0 :: IFXMTCTL :: reserved0 [31:02] */
#define BCHP_SDS_MISC_0_IFXMTCTL_reserved0_MASK                    0xfffffffc
#define BCHP_SDS_MISC_0_IFXMTCTL_reserved0_SHIFT                   2

/* SDS_MISC_0 :: IFXMTCTL :: lfsr_mux_sel [01:01] */
#define BCHP_SDS_MISC_0_IFXMTCTL_lfsr_mux_sel_MASK                 0x00000002
#define BCHP_SDS_MISC_0_IFXMTCTL_lfsr_mux_sel_SHIFT                1
#define BCHP_SDS_MISC_0_IFXMTCTL_lfsr_mux_sel_DEFAULT              0x00000000

/* SDS_MISC_0 :: IFXMTCTL :: lfsr_en [00:00] */
#define BCHP_SDS_MISC_0_IFXMTCTL_lfsr_en_MASK                      0x00000001
#define BCHP_SDS_MISC_0_IFXMTCTL_lfsr_en_SHIFT                     0
#define BCHP_SDS_MISC_0_IFXMTCTL_lfsr_en_DEFAULT                   0x00000000

/***************************************************************************
 *MISCTL - Miscellaneous control
 ***************************************************************************/
/* SDS_MISC_0 :: MISCTL :: reserved0 [31:16] */
#define BCHP_SDS_MISC_0_MISCTL_reserved0_MASK                      0xffff0000
#define BCHP_SDS_MISC_0_MISCTL_reserved0_SHIFT                     16

/* SDS_MISC_0 :: MISCTL :: rpll_out_lock_int_edge [15:15] */
#define BCHP_SDS_MISC_0_MISCTL_rpll_out_lock_int_edge_MASK         0x00008000
#define BCHP_SDS_MISC_0_MISCTL_rpll_out_lock_int_edge_SHIFT        15
#define BCHP_SDS_MISC_0_MISCTL_rpll_out_lock_int_edge_DEFAULT      0x00000000

/* SDS_MISC_0 :: MISCTL :: mpll_out_lock_int_edge [14:14] */
#define BCHP_SDS_MISC_0_MISCTL_mpll_out_lock_int_edge_MASK         0x00004000
#define BCHP_SDS_MISC_0_MISCTL_mpll_out_lock_int_edge_SHIFT        14
#define BCHP_SDS_MISC_0_MISCTL_mpll_out_lock_int_edge_DEFAULT      0x00000000

/* SDS_MISC_0 :: MISCTL :: opll_lock_int_edge [13:13] */
#define BCHP_SDS_MISC_0_MISCTL_opll_lock_int_edge_MASK             0x00002000
#define BCHP_SDS_MISC_0_MISCTL_opll_lock_int_edge_SHIFT            13
#define BCHP_SDS_MISC_0_MISCTL_opll_lock_int_edge_DEFAULT          0x00000000

/* SDS_MISC_0 :: MISCTL :: spll_lock_int_edge [12:12] */
#define BCHP_SDS_MISC_0_MISCTL_spll_lock_int_edge_MASK             0x00001000
#define BCHP_SDS_MISC_0_MISCTL_spll_lock_int_edge_SHIFT            12
#define BCHP_SDS_MISC_0_MISCTL_spll_lock_int_edge_DEFAULT          0x00000000

/* SDS_MISC_0 :: MISCTL :: acomb_lock_int_edge [11:11] */
#define BCHP_SDS_MISC_0_MISCTL_acomb_lock_int_edge_MASK            0x00000800
#define BCHP_SDS_MISC_0_MISCTL_acomb_lock_int_edge_SHIFT           11
#define BCHP_SDS_MISC_0_MISCTL_acomb_lock_int_edge_DEFAULT         0x00000000

/* SDS_MISC_0 :: MISCTL :: lcomb_lock_int_edge [10:10] */
#define BCHP_SDS_MISC_0_MISCTL_lcomb_lock_int_edge_MASK            0x00000400
#define BCHP_SDS_MISC_0_MISCTL_lcomb_lock_int_edge_SHIFT           10
#define BCHP_SDS_MISC_0_MISCTL_lcomb_lock_int_edge_DEFAULT         0x00000000

/* SDS_MISC_0 :: MISCTL :: rs_lock_int_edge [09:09] */
#define BCHP_SDS_MISC_0_MISCTL_rs_lock_int_edge_MASK               0x00000200
#define BCHP_SDS_MISC_0_MISCTL_rs_lock_int_edge_SHIFT              9
#define BCHP_SDS_MISC_0_MISCTL_rs_lock_int_edge_DEFAULT            0x00000000

/* SDS_MISC_0 :: MISCTL :: vit_lock_int_edge [08:08] */
#define BCHP_SDS_MISC_0_MISCTL_vit_lock_int_edge_MASK              0x00000100
#define BCHP_SDS_MISC_0_MISCTL_vit_lock_int_edge_SHIFT             8
#define BCHP_SDS_MISC_0_MISCTL_vit_lock_int_edge_DEFAULT           0x00000000

/* SDS_MISC_0 :: MISCTL :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_MISC_0_MISCTL_reserved_for_eco1_MASK              0x000000e0
#define BCHP_SDS_MISC_0_MISCTL_reserved_for_eco1_SHIFT             5
#define BCHP_SDS_MISC_0_MISCTL_reserved_for_eco1_DEFAULT           0x00000000

/* SDS_MISC_0 :: MISCTL :: rosc_sel [04:04] */
#define BCHP_SDS_MISC_0_MISCTL_rosc_sel_MASK                       0x00000010
#define BCHP_SDS_MISC_0_MISCTL_rosc_sel_SHIFT                      4
#define BCHP_SDS_MISC_0_MISCTL_rosc_sel_DEFAULT                    0x00000000

/* SDS_MISC_0 :: MISCTL :: rosc_en [03:03] */
#define BCHP_SDS_MISC_0_MISCTL_rosc_en_MASK                        0x00000008
#define BCHP_SDS_MISC_0_MISCTL_rosc_en_SHIFT                       3
#define BCHP_SDS_MISC_0_MISCTL_rosc_en_DEFAULT                     0x00000000

/* SDS_MISC_0 :: MISCTL :: reserved_for_eco2 [02:02] */
#define BCHP_SDS_MISC_0_MISCTL_reserved_for_eco2_MASK              0x00000004
#define BCHP_SDS_MISC_0_MISCTL_reserved_for_eco2_SHIFT             2
#define BCHP_SDS_MISC_0_MISCTL_reserved_for_eco2_DEFAULT           0x00000000

/* SDS_MISC_0 :: MISCTL :: pnen [01:01] */
#define BCHP_SDS_MISC_0_MISCTL_pnen_MASK                           0x00000002
#define BCHP_SDS_MISC_0_MISCTL_pnen_SHIFT                          1
#define BCHP_SDS_MISC_0_MISCTL_pnen_DEFAULT                        0x00000000

/* SDS_MISC_0 :: MISCTL :: reserved_for_eco3 [00:00] */
#define BCHP_SDS_MISC_0_MISCTL_reserved_for_eco3_MASK              0x00000001
#define BCHP_SDS_MISC_0_MISCTL_reserved_for_eco3_SHIFT             0
#define BCHP_SDS_MISC_0_MISCTL_reserved_for_eco3_DEFAULT           0x00000000

/***************************************************************************
 *INTR_RAW_STS0 - Raw interrupt status 0
 ***************************************************************************/
/* SDS_MISC_0 :: INTR_RAW_STS0 :: reserved_for_eco0 [31:30] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_reserved_for_eco0_MASK       0xc0000000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_reserved_for_eco0_SHIFT      30
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_reserved_for_eco0_DEFAULT    0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: dafe_loop_ramp_err [29:29] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_dafe_loop_ramp_err_MASK      0x20000000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_dafe_loop_ramp_err_SHIFT     29
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_dafe_loop_ramp_err_DEFAULT   0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: hp_frame_boundary [28:28] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_frame_boundary_MASK       0x10000000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_frame_boundary_SHIFT      28
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_frame_boundary_DEFAULT    0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: hp_frof_change [27:27] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_frof_change_MASK          0x08000000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_frof_change_SHIFT         27
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_frof_change_DEFAULT       0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: hp_reacq [26:26] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_reacq_MASK                0x04000000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_reacq_SHIFT               26
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_reacq_DEFAULT             0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: hp_pk_smpl_cmlt [25:25] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_pk_smpl_cmlt_MASK         0x02000000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_pk_smpl_cmlt_SHIFT        25
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_pk_smpl_cmlt_DEFAULT      0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: hp_state_change [24:24] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_state_change_MASK         0x01000000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_state_change_SHIFT        24
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_state_change_DEFAULT      0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: hp_state_match [23:23] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_state_match_MASK          0x00800000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_state_match_SHIFT         23
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_hp_state_match_DEFAULT       0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: bclktimer_int [22:22] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_bclktimer_int_MASK           0x00400000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_bclktimer_int_SHIFT          22
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_bclktimer_int_DEFAULT        0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: bertimer_int [21:21] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_bertimer_int_MASK            0x00200000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_bertimer_int_SHIFT           21
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_bertimer_int_DEFAULT         0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: gentimer3_int [20:20] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_gentimer3_int_MASK           0x00100000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_gentimer3_int_SHIFT          20
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_gentimer3_int_DEFAULT        0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: gentimer2_int [19:19] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_gentimer2_int_MASK           0x00080000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_gentimer2_int_SHIFT          19
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_gentimer2_int_DEFAULT        0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: gentimer1_int [18:18] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_gentimer1_int_MASK           0x00040000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_gentimer1_int_SHIFT          18
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_gentimer1_int_DEFAULT        0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: reserved_for_eco1 [17:17] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_reserved_for_eco1_MASK       0x00020000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_reserved_for_eco1_SHIFT      17
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_reserved_for_eco1_DEFAULT    0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: mixpll_out_lock [16:16] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_mixpll_out_lock_MASK         0x00010000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_mixpll_out_lock_SHIFT        16
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_mixpll_out_lock_DEFAULT      0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: refpll_out_lock [15:15] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_refpll_out_lock_MASK         0x00008000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_refpll_out_lock_SHIFT        15
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_refpll_out_lock_DEFAULT      0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: opll_out_lock [14:14] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_opll_out_lock_MASK           0x00004000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_opll_out_lock_SHIFT          14
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_opll_out_lock_DEFAULT        0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: opll_in_lock [13:13] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_opll_in_lock_MASK            0x00002000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_opll_in_lock_SHIFT           13
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_opll_in_lock_DEFAULT         0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: spll_out_lock [12:12] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_spll_out_lock_MASK           0x00001000
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_spll_out_lock_SHIFT          12
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_spll_out_lock_DEFAULT        0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: spll_in_lock [11:11] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_spll_in_lock_MASK            0x00000800
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_spll_in_lock_SHIFT           11
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_spll_in_lock_DEFAULT         0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: dft_done_int [10:10] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_dft_done_int_MASK            0x00000400
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_dft_done_int_SHIFT           10
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_dft_done_int_DEFAULT         0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: mi2c_int [09:09] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_mi2c_int_MASK                0x00000200
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_mi2c_int_SHIFT               9
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_mi2c_int_DEFAULT             0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: ahb_out_lock [08:08] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_ahb_out_lock_MASK            0x00000100
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_ahb_out_lock_SHIFT           8
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_ahb_out_lock_DEFAULT         0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: ahb_in_lock [07:07] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_ahb_in_lock_MASK             0x00000080
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_ahb_in_lock_SHIFT            7
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_ahb_in_lock_DEFAULT          0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: rvb_out_lock [06:06] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_rvb_out_lock_MASK            0x00000040
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_rvb_out_lock_SHIFT           6
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_rvb_out_lock_DEFAULT         0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: rvb_in_lock [05:05] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_rvb_in_lock_MASK             0x00000020
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_rvb_in_lock_SHIFT            5
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_rvb_in_lock_DEFAULT          0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: vit_out_sync [04:04] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_vit_out_sync_MASK            0x00000010
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_vit_out_sync_SHIFT           4
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_vit_out_sync_DEFAULT         0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: vit_in_sync [03:03] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_vit_in_sync_MASK             0x00000008
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_vit_in_sync_SHIFT            3
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_vit_in_sync_DEFAULT          0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: fecii_ov [02:02] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_fecii_ov_MASK                0x00000004
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_fecii_ov_SHIFT               2
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_fecii_ov_DEFAULT             0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: fecii_out_lock [01:01] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_fecii_out_lock_MASK          0x00000002
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_fecii_out_lock_SHIFT         1
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_fecii_out_lock_DEFAULT       0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS0 :: fecii_in_lock [00:00] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_fecii_in_lock_MASK           0x00000001
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_fecii_in_lock_SHIFT          0
#define BCHP_SDS_MISC_0_INTR_RAW_STS0_fecii_in_lock_DEFAULT        0x00000000

/***************************************************************************
 *INTR_RAW_STS1 - Raw interrupt status 1
 ***************************************************************************/
/* SDS_MISC_0 :: INTR_RAW_STS1 :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_reserved_for_eco0_MASK       0xffffff00
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_reserved_for_eco0_SHIFT      8
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_reserved_for_eco0_DEFAULT    0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS1 :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_sar_vol_gt_thresh_MASK  0x00000080
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_sar_vol_gt_thresh_SHIFT 7
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_sar_vol_gt_thresh_DEFAULT 0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS1 :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_sar_vol_lt_thresh_MASK  0x00000040
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_sar_vol_lt_thresh_SHIFT 6
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_sar_vol_lt_thresh_DEFAULT 0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS1 :: dsec_acw_done [05:05] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_acw_done_MASK           0x00000020
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_acw_done_SHIFT          5
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_acw_done_DEFAULT        0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS1 :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_rx_fifo_a_empty_MASK    0x00000010
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_rx_fifo_a_empty_SHIFT   4
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_rx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS1 :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_tx_fifo_a_empty_MASK    0x00000008
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_tx_fifo_a_empty_SHIFT   3
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_tx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS1 :: dsec_done [02:02] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_done_MASK               0x00000004
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_done_SHIFT              2
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_done_DEFAULT            0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS1 :: dsec_timer2 [01:01] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_timer2_MASK             0x00000002
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_timer2_SHIFT            1
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_timer2_DEFAULT          0x00000000

/* SDS_MISC_0 :: INTR_RAW_STS1 :: dsec_timer1 [00:00] */
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_timer1_MASK             0x00000001
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_timer1_SHIFT            0
#define BCHP_SDS_MISC_0_INTR_RAW_STS1_dsec_timer1_DEFAULT          0x00000000

#endif /* #ifndef BCHP_SDS_MISC_0_H__ */

/* End of File */
