--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/Main_FPGA.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Main FPGA/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button3     |    7.326(R)|   -4.418(R)|clock_27mhz_IBUFG |   0.000|
button_enter|    6.789(R)|   -3.851(R)|clock_27mhz_IBUFG |   0.000|
user3<11>   |    9.018(R)|   -6.671(R)|clock_27mhz_IBUFG |   0.000|
user3<12>   |    4.797(R)|   -2.450(R)|clock_27mhz_IBUFG |   0.000|
user3<13>   |    5.530(R)|   -3.183(R)|clock_27mhz_IBUFG |   0.000|
user3<14>   |    4.870(R)|   -2.523(R)|clock_27mhz_IBUFG |   0.000|
user3<15>   |    4.679(R)|   -2.332(R)|clock_27mhz_IBUFG |   0.000|
user3<16>   |    7.339(R)|   -4.992(R)|clock_27mhz_IBUFG |   0.000|
user3<17>   |    6.189(R)|   -3.842(R)|clock_27mhz_IBUFG |   0.000|
user3<18>   |    6.450(R)|   -4.103(R)|clock_27mhz_IBUFG |   0.000|
user3<19>   |    4.914(R)|   -2.845(R)|clock_27mhz_IBUFG |   0.000|
user3<20>   |    4.079(R)|   -2.010(R)|clock_27mhz_IBUFG |   0.000|
user3<21>   |    4.039(R)|   -1.970(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
analyzer3_data<0> |   14.909(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1> |   14.691(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2> |   14.137(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3> |   13.247(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4> |   13.971(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5> |   13.772(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6> |   14.080(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7> |   18.907(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<8> |   19.200(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<9> |   12.166(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<10>|   12.207(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<12>|   19.876(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<13>|   15.156(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<14>|   13.007(R)|clock_27mhz_IBUFG |   0.000|
disp_clock        |   13.095(R)|clock_27mhz_IBUFG |   0.000|
user3<0>          |   12.135(R)|clock_27mhz_IBUFG |   0.000|
user3<1>          |   13.275(R)|clock_27mhz_IBUFG |   0.000|
user3<2>          |   12.651(R)|clock_27mhz_IBUFG |   0.000|
user3<3>          |   12.159(R)|clock_27mhz_IBUFG |   0.000|
user3<4>          |   11.950(R)|clock_27mhz_IBUFG |   0.000|
user3<5>          |   11.413(R)|clock_27mhz_IBUFG |   0.000|
user3<6>          |   11.046(R)|clock_27mhz_IBUFG |   0.000|
user3<7>          |   10.618(R)|clock_27mhz_IBUFG |   0.000|
user3<8>          |   13.284(R)|clock_27mhz_IBUFG |   0.000|
user3<9>          |   12.651(R)|clock_27mhz_IBUFG |   0.000|
user3<10>         |   12.308(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b   |   13.819(R)|clock_65mhz       |   0.000|
vga_out_blue<0>   |   20.618(R)|clock_65mhz       |   0.000|
vga_out_blue<1>   |   20.930(R)|clock_65mhz       |   0.000|
vga_out_blue<2>   |   21.850(R)|clock_65mhz       |   0.000|
vga_out_blue<3>   |   23.118(R)|clock_65mhz       |   0.000|
vga_out_blue<4>   |   22.781(R)|clock_65mhz       |   0.000|
vga_out_blue<5>   |   23.078(R)|clock_65mhz       |   0.000|
vga_out_blue<6>   |   20.192(R)|clock_65mhz       |   0.000|
vga_out_blue<7>   |   20.491(R)|clock_65mhz       |   0.000|
vga_out_green<0>  |   23.061(R)|clock_65mhz       |   0.000|
vga_out_green<1>  |   21.217(R)|clock_65mhz       |   0.000|
vga_out_green<2>  |   23.674(R)|clock_65mhz       |   0.000|
vga_out_green<3>  |   23.682(R)|clock_65mhz       |   0.000|
vga_out_green<4>  |   22.464(R)|clock_65mhz       |   0.000|
vga_out_green<5>  |   21.251(R)|clock_65mhz       |   0.000|
vga_out_green<6>  |   20.646(R)|clock_65mhz       |   0.000|
vga_out_green<7>  |   20.454(R)|clock_65mhz       |   0.000|
vga_out_hsync     |   12.864(R)|clock_65mhz       |   0.000|
vga_out_red<0>    |   20.241(R)|clock_65mhz       |   0.000|
vga_out_red<1>    |   19.739(R)|clock_65mhz       |   0.000|
vga_out_red<2>    |   21.281(R)|clock_65mhz       |   0.000|
vga_out_red<3>    |   21.882(R)|clock_65mhz       |   0.000|
vga_out_red<4>    |   22.808(R)|clock_65mhz       |   0.000|
vga_out_red<5>    |   21.246(R)|clock_65mhz       |   0.000|
vga_out_red<6>    |   23.098(R)|clock_65mhz       |   0.000|
vga_out_red<7>    |   20.184(R)|clock_65mhz       |   0.000|
vga_out_vsync     |   13.751(R)|clock_65mhz       |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |    7.010|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.460|
user3<11>      |analyzer3_data<11> |   12.741|
---------------+-------------------+---------+


Analysis completed Mon Nov  2 19:29:28 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 344 MB



