import argparse
from typing import Any, Callable, List, Optional

import torch
from tritonbench.utils.env_utils import (
    get_nvidia_gpu_model,
    IS_BLACKWELL,
    is_cuda,
    is_fbcode,
)
from tritonbench.utils.input import input_filter
from tritonbench.utils.triton_op import (
    BenchmarkOperator,
    BenchmarkOperatorMetrics,
    Mode,
    register_benchmark,
    register_metric,
)

from .hstu import get_test_inputs, HAS_HAMMER, triton_hstu_mha, triton_ragged_hstu_mha
from .triton_autows import triton_autows_ragged_hstu

HAS_CUDA = False
try:
    HAS_CUDA = is_fbcode() and is_cuda() and not IS_BLACKWELL
except (FileNotFoundError, AttributeError):
    HAS_CUDA = False

if HAS_CUDA:
    from .fb.hstu import cuda_hstu_mha

HAS_CUDA_BLACKWELL = False
try:
    HAS_CUDA_BLACKWELL = is_fbcode() and is_cuda() and IS_BLACKWELL
except (FileNotFoundError, AttributeError):
    HAS_CUDA_BLACKWELL = False

if HAS_CUDA_BLACKWELL:
    try:
        from generative_recommenders.fb.ultra.ops.blackwell.hstu_mha_blackwell import (
            hstu_mha_blackwell,
        )
    except ImportError:
        HAS_CUDA_BLACKWELL = False

if is_fbcode():
    from tritonbench.utils.fb.hstu_prod import get_prod_config
else:
    get_prod_config = lambda x: None


def parse_op_args(args: List[str]):
    parser = argparse.ArgumentParser()
    parser.add_argument("--batch-size", type=int, default=128, help="Batch size")
    parser.add_argument("--heads", type=int, default=4, help="Number of heads")
    parser.add_argument("--attn-dim", type=int, default=128)
    parser.add_argument("--hidden-dim", type=int, default=128)
    parser.add_argument("--min-seq-len-log2", type=int, default=8)
    parser.add_argument("--max-seq-len-log2", type=int, default=10)
    parser.add_argument("--seq-sparsity", type=float, default=1.0)
    parser.add_argument("--has-delta-q", type=bool, default=False)
    parser.add_argument("--delta-size", type=int, default=256)
    parser.add_argument("--target-size", type=int, default=20)
    parser.add_argument("--max-attn-len", type=int, default=0)
    # set to 0 to use hstu_mha
    parser.add_argument("--min-full-attn-seq-len", type=int, default=0)
    parser.add_argument("--contextual-seq-len", type=int, default=0)
    parser.add_argument("--sampling-alpha", type=float, default=1.7)
    parser.add_argument("--causal", action="store_true")
    parser.add_argument("--attn-mask-type", type=str, default="lower_triangular")
    parser.add_argument(
        "--config",
        type=str,
        default=None,
        help="Config specifies a preset config. Most other args will be ignored.",
    )
    return parser.parse_args(args)


class Operator(BenchmarkOperator):
    DEFAULT_PRECISION = "bf16"

    def __init__(
        self, tb_args: argparse.Namespace, extra_args: Optional[List[str]] = None
    ):
        super().__init__(tb_args, extra_args=extra_args)
        args = parse_op_args(self.extra_args)
        prod_config = get_prod_config(args.config)
        if prod_config:
            self.batch_size = prod_config.batch_size
            self.num_heads = prod_config.num_heads
            self.attn_dim = prod_config.attn_dim
            self.hidden_dim = prod_config.hidden_dim
            self.min_seq_len_log2 = prod_config.seq_len_log2
            self.max_seq_len_log2 = prod_config.seq_len_log2
            self.sparsity_seq = prod_config.sparsity_seq
            # TODO: support delta_q in prod config
            self.has_delta_q = False
            self.delta_size = 0
            self.target_size = prod_config.target_size
            self.max_attn_len = prod_config.max_attn_len
            # TODO: support min_full_attn_seq_len in prod config
            self.min_full_attn_seq_len = 0
            # TODO: support contextual_seq_len in prod config
            self.contextual_seq_len = 0
            self.alpha = (
                prod_config.alpha
                if prod_config.alpha is not None
                else 1.0 / self.attn_dim
            )
            self.attn_mask_type = prod_config.attn_mask_type
        else:
            self.batch_size = args.batch_size
            self.num_heads = args.heads
            self.attn_dim = args.attn_dim
            self.hidden_dim = args.hidden_dim
            self.min_seq_len_log2 = args.min_seq_len_log2
            self.max_seq_len_log2 = args.max_seq_len_log2
            self.sparsity_seq = [args.seq_sparsity]
            self.has_delta_q = args.has_delta_q
            self.delta_size = args.delta_size
            self.target_size = args.target_size
            self.max_attn_len = args.max_attn_len
            self.min_full_attn_seq_len = args.min_full_attn_seq_len
            self.contextual_seq_len = args.contextual_seq_len
            self.alpha = 1.0 / self.attn_dim
            self.attn_mask_type = args.attn_mask_type
        self.causal = args.causal
        self.sampling_alpha = args.sampling_alpha
        self.requires_grad = not (self.mode == Mode.FWD_NO_GRAD)

    @register_benchmark(enabled=is_cuda(), baseline=True)
    def hstu(self, q, k, v, seq_offsets, num_targets, max_seq_len, sparsity):
        # TMA is NVIDIA Hopper+ only; on AMD the backward kernel crashes when
        # tensor-descriptor rewrite and tl.assume (buffer-ops) coexist.
        _enable_tma = is_cuda()
        return lambda: triton_hstu_mha(
            max_seq_len,
            alpha=self.alpha,
            q=q,
            k=k,
            v=v,
            seq_offsets=seq_offsets,
            num_targets=num_targets,
            max_attn_len=self.max_attn_len,
            contextual_seq_len=self.contextual_seq_len,
            sort_by_length=True,
            enable_tma=_enable_tma,
        )

    @register_benchmark(enabled=HAS_HAMMER)
    def hammer_hstu(self, q, k, v, seq_offsets, num_targets, max_seq_len, sparsity):
        return lambda: triton_ragged_hstu_mha(
            N=max_seq_len,
            alpha=self.alpha,
            q=q,
            k=k,
            v=v,
            seq_offsets=seq_offsets,
            invalid_attn_mask_type=self.attn_mask_type,
            num_targets=num_targets,
            attn_scale=None,
            attn_bias=None,
            seq2_offsets=None,
            max_attn_len=self.max_attn_len,
            contextual_seq_len=self.contextual_seq_len,
            sort_by_length=False,
            full_attn_size=0,
        )

    # Test with --force. This backend currently does not compile: Meta AutoWS
    # crashes in NVGPUWarpSpecialization for the HSTU SiLU product consumed by
    # the PV MMA across partition boundaries.
    # TODO: Enable once the compiler issue is fixed and runtime gates for Meta
    # Triton + Blackwell + AutoWS are validated.
    @register_benchmark(enabled=False, fwd_only=True)
    def triton_autows_ragged_hstu(
        self, q, k, v, seq_offsets, num_targets, max_seq_len, sparsity
    ):
        return lambda: triton_autows_ragged_hstu(
            max_seq_len,
            alpha=self.alpha,
            q=q,
            k=k,
            v=v,
            seq_offsets=seq_offsets,
        )

    # TODO: remove B200 hacks like these.
    @register_benchmark(enabled=(HAS_CUDA))
    def hstu_cuda(self, q, k, v, seq_offsets, num_targets, max_seq_len, sparsity):
        return lambda: cuda_hstu_mha(
            max_seq_len,
            alpha=self.alpha,
            q=q,
            k=k,
            v=v,
            seq_offsets=seq_offsets,
            causal=self.causal,
            num_targets=num_targets,
            max_attn_len=self.max_attn_len,
            min_full_attn_seq_len=self.min_full_attn_seq_len,
            contextual_seq_len=self.contextual_seq_len,
            sort_by_length=True,
        )

    @register_benchmark(enabled=HAS_CUDA_BLACKWELL)
    def hstu_cuda_blackwell(
        self, q, k, v, seq_offsets, num_targets, max_seq_len, sparsity
    ):
        return lambda: hstu_mha_blackwell(
            max_seq_len=max_seq_len,
            alpha=self.alpha,
            q=q,
            k=k,
            v=v,
            seq_offsets=seq_offsets,
            causal=self.causal,
            num_targets=num_targets,
            max_attn_len=self.max_attn_len,
            min_full_attn_seq_len=self.min_full_attn_seq_len,
            contextual_seq_len=self.contextual_seq_len,
            sort_by_length=True,
        )

    def get_x_val(self, example_inputs):
        seq_len = example_inputs[-2]
        sparsity = example_inputs[-1]
        return (
            self.batch_size,
            self.num_heads,
            seq_len,
            self.attn_dim,
            self.hidden_dim,
            sparsity,
            self.target_size,
            self.max_attn_len,
        )

    def get_available_num_inputs(self) -> int:
        return ((self.max_seq_len_log2 + 1) - self.min_seq_len_log2) * len(
            self.sparsity_seq
        )

    def get_input_iter(self):
        for sparsity in self.sparsity_seq:
            for seq_len in [
                2**i for i in range(self.min_seq_len_log2, self.max_seq_len_log2 + 1)
            ]:
                yield get_test_inputs(
                    self.batch_size,
                    self.num_heads,
                    seq_len,
                    self.attn_dim,
                    self.hidden_dim,
                    sparsity,
                    self.has_delta_q,
                    self.delta_size,
                    self.target_size,
                    self.max_attn_len,
                    self.dtype,
                    requires_grad=self.requires_grad,
                )

    def _flops(
        self,
        batch_size: int,
        max_seqlen: int,
        attn_dim: int,
        hidden_dim: int,
        nheads: int,
        seq_offsets: torch.Tensor,
        mode: str = "fwd",
    ) -> float:
        assert mode in ["fwd", "bwd", "fwd_bwd"]
        ratio = 2.0  # triangular masking
        f1 = 0.0
        f2 = 0.0
        for i in range(batch_size):
            seq_len = int((seq_offsets[i + 1] - seq_offsets[i]).item())
            # (QK^T), dQ = d(QK^T)K, dK^T = Q^Td(QK^T)
            f1 += 2 * nheads * attn_dim * seq_len**2 // ratio
            # (QK^T)V, d(QK^T) = dOV^T, dV = (QK^T)^TdO,
            f2 += 2 * nheads * hidden_dim * seq_len**2 // ratio
        if mode == "fwd":
            return f1 + f2  # computes (QK^T) and (QK^T)V
        elif mode == "bwd":
            return 3 * f1 + 2 * f2  # computes (QK^T), dQ, dK, dV, d(QK^T)
        else:
            return 4 * f1 + 3 * f2

    @register_metric()
    def flops(
        self, fn_name, example_inputs, metrics: BenchmarkOperatorMetrics
    ) -> float:
        q, k, v, seq_offsets, num_targets, max_seq_len, _ = example_inputs
        flops = self._flops(
            self.batch_size,
            max_seq_len,
            self.attn_dim,
            self.hidden_dim,
            self.num_heads,
            seq_offsets,
            mode=self.mode.value,
        )
        return flops
