<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3680" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3680{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3680{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3680{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3680{left:69px;bottom:883px;letter-spacing:-0.09px;}
#t5_3680{left:154px;bottom:883px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_3680{left:69px;bottom:859px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t7_3680{left:69px;bottom:842px;letter-spacing:-0.16px;word-spacing:-1.22px;}
#t8_3680{left:69px;bottom:826px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_3680{left:69px;bottom:809px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ta_3680{left:69px;bottom:784px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tb_3680{left:69px;bottom:734px;letter-spacing:-0.09px;}
#tc_3680{left:155px;bottom:734px;letter-spacing:-0.11px;word-spacing:0.02px;}
#td_3680{left:69px;bottom:710px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#te_3680{left:69px;bottom:694px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_3680{left:69px;bottom:667px;}
#tg_3680{left:95px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_3680{left:95px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ti_3680{left:95px;bottom:637px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3680{left:95px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3680{left:69px;bottom:594px;}
#tl_3680{left:95px;bottom:597px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tm_3680{left:95px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_3680{left:95px;bottom:564px;letter-spacing:-0.14px;word-spacing:-1.41px;}
#to_3680{left:95px;bottom:547px;letter-spacing:-0.15px;word-spacing:-1.39px;}
#tp_3680{left:95px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3680{left:95px;bottom:513px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3680{left:95px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3680{left:69px;bottom:472px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tt_3680{left:69px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tu_3680{left:303px;bottom:418px;letter-spacing:0.13px;word-spacing:0.01px;}
#tv_3680{left:399px;bottom:418px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tw_3680{left:69px;bottom:227px;letter-spacing:0.14px;}
#tx_3680{left:151px;bottom:227px;letter-spacing:0.15px;word-spacing:0.01px;}
#ty_3680{left:69px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_3680{left:69px;bottom:186px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_3680{left:69px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_3680{left:69px;bottom:145px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t12_3680{left:69px;bottom:128px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t13_3680{left:69px;bottom:111px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#t14_3680{left:80px;bottom:931px;letter-spacing:0.13px;word-spacing:0.01px;}
#t15_3680{left:181px;bottom:931px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t16_3680{left:75px;bottom:380px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t17_3680{left:370px;bottom:380px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t18_3680{left:612px;bottom:380px;letter-spacing:-0.15px;}
#t19_3680{left:75px;bottom:357px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1a_3680{left:370px;bottom:357px;letter-spacing:-0.16px;}
#t1b_3680{left:613px;bottom:357px;letter-spacing:-0.12px;}
#t1c_3680{left:75px;bottom:334px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1d_3680{left:370px;bottom:334px;letter-spacing:-0.17px;}
#t1e_3680{left:613px;bottom:334px;letter-spacing:-0.18px;}
#t1f_3680{left:75px;bottom:312px;letter-spacing:-0.13px;}
#t1g_3680{left:370px;bottom:312px;letter-spacing:-0.17px;}
#t1h_3680{left:613px;bottom:312px;letter-spacing:-0.18px;}
#t1i_3680{left:75px;bottom:289px;letter-spacing:-0.15px;}
#t1j_3680{left:370px;bottom:289px;letter-spacing:-0.12px;}
#t1k_3680{left:613px;bottom:289px;letter-spacing:-0.15px;}
#t1l_3680{left:635px;bottom:1047px;}
#t1m_3680{left:602px;bottom:1047px;}
#t1n_3680{left:230px;bottom:1047px;letter-spacing:-0.16px;}
#t1o_3680{left:180px;bottom:1031px;letter-spacing:0.19px;}
#t1p_3680{left:615px;bottom:1047px;}
#t1q_3680{left:361px;bottom:1026px;letter-spacing:-0.18px;}
#t1r_3680{left:379px;bottom:1059px;letter-spacing:0.06px;}
#t1s_3680{left:587px;bottom:1047px;}
#t1t_3680{left:659px;bottom:997px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1u_3680{left:660px;bottom:984px;letter-spacing:-0.07px;word-spacing:0.09px;}
#t1v_3680{left:661px;bottom:971px;letter-spacing:0.11px;word-spacing:0.01px;}

.s1_3680{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3680{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3680{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3680{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3680{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3680{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3680{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3680{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3680{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3680{font-size:11px;font-family:Arial_b5v;color:#000;}
.sb_3680{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3680" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3680Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3680" style="-webkit-user-select: none;"><object width="935" height="1210" data="3680/3680.svg" type="image/svg+xml" id="pdf3680" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3680" class="t s1_3680">18-48 </span><span id="t2_3680" class="t s1_3680">Vol. 3B </span>
<span id="t3_3680" class="t s2_3680">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3680" class="t s3_3680">18.18.5.1 </span><span id="t5_3680" class="t s3_3680">Cache Monitoring Technology </span>
<span id="t6_3680" class="t s4_3680">On processors for which Cache Monitoring Technology supports the L3 cache occupancy event, CPUID.(EAX=0FH, </span>
<span id="t7_3680" class="t s4_3680">ECX=1H).EDX would return with only bit 0 set. The corresponding event ID can be looked up from Table 18-18. The </span>
<span id="t8_3680" class="t s4_3680">L3 occupancy data accumulated in IA32_QM_CTR can be converted to total occupancy (in bytes) by multiplying </span>
<span id="t9_3680" class="t s4_3680">with CPUID.(EAX=0FH, ECX=1H).EBX. </span>
<span id="ta_3680" class="t s4_3680">Event codes for Cache Monitoring Technology are discussed in the next section. </span>
<span id="tb_3680" class="t s3_3680">18.18.5.2 </span><span id="tc_3680" class="t s3_3680">Memory Bandwidth Monitoring </span>
<span id="td_3680" class="t s4_3680">On processors that monitoring supports Memory Bandwidth Monitoring using ResID=1 (L3), two additional bits will </span>
<span id="te_3680" class="t s4_3680">be set in the vector at CPUID.(EAX=0FH, ECX=1H).EDX: </span>
<span id="tf_3680" class="t s5_3680">• </span><span id="tg_3680" class="t s4_3680">CPUID.(EAX=0FH, ECX=1H).EDX[bit 1]: indicates the L3 total external bandwidth monitoring event is </span>
<span id="th_3680" class="t s4_3680">supported if set. This event monitors the L3 total external bandwidth to the next level of the cache hierarchy, </span>
<span id="ti_3680" class="t s4_3680">including all demand and prefetch misses from the L3 to the next hierarchy of the memory system. In most </span>
<span id="tj_3680" class="t s4_3680">platforms, this represents memory bandwidth. </span>
<span id="tk_3680" class="t s5_3680">• </span><span id="tl_3680" class="t s4_3680">CPUID.(EAX=0FH, ECX=1H).EDX[bit 2]: indicates L3 local memory bandwidth monitoring event is supported if </span>
<span id="tm_3680" class="t s4_3680">set. This event monitors the L3 external bandwidth satisfied by the local memory. In most platforms that </span>
<span id="tn_3680" class="t s4_3680">support this event, L3 requests are likely serviced by a memory system with non-uniform memory architecture. </span>
<span id="to_3680" class="t s4_3680">This allows bandwidth to off-package memory resources to be tracked by subtracting local from total bandwidth </span>
<span id="tp_3680" class="t s4_3680">(for instance, bandwidth over QPI to a memory controller on another physical processor could be tracked by </span>
<span id="tq_3680" class="t s4_3680">subtraction). Note that it is not possible to read the local and total bandwidth atomically; multiple operations </span>
<span id="tr_3680" class="t s4_3680">are needed. Because of this, it is possible for the counters to change in between the two reads. </span>
<span id="ts_3680" class="t s4_3680">The corresponding Event ID can be looked up from Table 18-18. The L3 bandwidth data accumulated in </span>
<span id="tt_3680" class="t s4_3680">IA32_QM_CTR can be converted to total bandwidth (in bytes) using CPUID.(EAX=0FH, ECX=1H).EBX. </span>
<span id="tu_3680" class="t s6_3680">Table 18-18. </span><span id="tv_3680" class="t s6_3680">Monitoring Supported Event IDs </span>
<span id="tw_3680" class="t s7_3680">18.18.6 </span><span id="tx_3680" class="t s7_3680">Monitoring Resource RMID Association </span>
<span id="ty_3680" class="t s4_3680">After Monitoring and sub-features has been enumerated, software can begin using the monitoring features. The </span>
<span id="tz_3680" class="t s4_3680">first step is to associate a given software thread (or multiple threads as part of an application, VM, group of appli- </span>
<span id="t10_3680" class="t s4_3680">cations or other abstraction) with an RMID. </span>
<span id="t11_3680" class="t s4_3680">Note that the process of associating an RMID with a given software thread is the same for all shared resource moni- </span>
<span id="t12_3680" class="t s4_3680">toring features (CMT, MBM), and a given RMID number has the same meaning from the viewpoint of any logical </span>
<span id="t13_3680" class="t s4_3680">processors in a package. Stated another way, a thread may be associated in a 1:1 mapping with an RMID, and that </span>
<span id="t14_3680" class="t s6_3680">Figure 18-22. </span><span id="t15_3680" class="t s6_3680">L3 Cache Monitoring Capability Enumeration Event Type Bit Vector (CPUID.(EAX=0FH, ECX=1H) ) </span>
<span id="t16_3680" class="t s8_3680">Event Type </span><span id="t17_3680" class="t s8_3680">Event ID </span><span id="t18_3680" class="t s8_3680">Context </span>
<span id="t19_3680" class="t s8_3680">L3 Cache Occupancy </span><span id="t1a_3680" class="t s9_3680">01H </span><span id="t1b_3680" class="t s9_3680">Cache Monitoring Technology </span>
<span id="t1c_3680" class="t s8_3680">L3 Total External Bandwidth </span><span id="t1d_3680" class="t s9_3680">02H </span><span id="t1e_3680" class="t s9_3680">MBM </span>
<span id="t1f_3680" class="t s8_3680">L3 Local External Bandwidth </span><span id="t1g_3680" class="t s9_3680">03H </span><span id="t1h_3680" class="t s9_3680">MBM </span>
<span id="t1i_3680" class="t s8_3680">Reserved </span><span id="t1j_3680" class="t s9_3680">All other event codes </span><span id="t1k_3680" class="t s9_3680">N/A </span>
<span id="t1l_3680" class="t sa_3680">0 </span><span id="t1m_3680" class="t sa_3680">2 </span><span id="t1n_3680" class="t sa_3680">31 </span>
<span id="t1o_3680" class="t sb_3680">EDX </span>
<span id="t1p_3680" class="t sa_3680">1 </span>
<span id="t1q_3680" class="t sa_3680">Reserved </span>
<span id="t1r_3680" class="t sb_3680">EventTypeBitMask </span>
<span id="t1s_3680" class="t sa_3680">3 </span>
<span id="t1t_3680" class="t sb_3680">L3 Occupancy </span>
<span id="t1u_3680" class="t sb_3680">L3 Total BW </span>
<span id="t1v_3680" class="t sb_3680">L3 Local BW </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
