Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Tue Dec 17 00:32:39 2024
| Host              : M_Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file ft600_stream_top_timing_summary_routed.rpt -pb ft600_stream_top_timing_summary_routed.pb -rpx ft600_stream_top_timing_summary_routed.rpx -warn_on_violation
| Design            : ft600_stream_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  18          
TIMING-18  Warning   Missing input or output delay     25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.552        0.000                      0                   65        0.059        0.000                      0                   65        7.301        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
ftdi_clk  {0.000 7.576}      15.152          65.998          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk           13.552        0.000                      0                   65        0.059        0.000                      0                   65        7.301        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ftdi_clk                    
(none)                      ftdi_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.552ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.610ns (41.815%)  route 0.849ns (58.185%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 16.434 - 15.152 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.001ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.107     1.859    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.007 f  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.089     2.096    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X2Y171         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.185 r  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.106     2.291    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y171         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.439 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.152     2.591    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y171         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.737 r  u_ftdi_clk_beat/count[0]_i_1__0/O
                         net (fo=23, routed)          0.395     3.131    u_ftdi_clk_beat/count[0]_i_1__0_n_0
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    15.752    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.776 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.658    16.434    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[16]/C
                         clock pessimism              0.359    16.793    
                         clock uncertainty           -0.035    16.757    
    SLICE_X2Y174         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    16.683    u_ftdi_clk_beat/count_reg[16]
  -------------------------------------------------------------------
                         required time                         16.683    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                 13.552    

Slack (MET) :             13.552ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.610ns (41.815%)  route 0.849ns (58.185%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 16.434 - 15.152 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.001ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.107     1.859    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.007 f  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.089     2.096    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X2Y171         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.185 r  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.106     2.291    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y171         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.439 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.152     2.591    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y171         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.737 r  u_ftdi_clk_beat/count[0]_i_1__0/O
                         net (fo=23, routed)          0.395     3.131    u_ftdi_clk_beat/count[0]_i_1__0_n_0
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    15.752    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.776 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.658    16.434    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/C
                         clock pessimism              0.359    16.793    
                         clock uncertainty           -0.035    16.757    
    SLICE_X2Y174         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    16.683    u_ftdi_clk_beat/count_reg[17]
  -------------------------------------------------------------------
                         required time                         16.683    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                 13.552    

Slack (MET) :             13.552ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.610ns (41.815%)  route 0.849ns (58.185%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 16.434 - 15.152 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.001ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.107     1.859    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.007 f  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.089     2.096    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X2Y171         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.185 r  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.106     2.291    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y171         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.439 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.152     2.591    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y171         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.737 r  u_ftdi_clk_beat/count[0]_i_1__0/O
                         net (fo=23, routed)          0.395     3.131    u_ftdi_clk_beat/count[0]_i_1__0_n_0
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    15.752    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.776 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.658    16.434    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[18]/C
                         clock pessimism              0.359    16.793    
                         clock uncertainty           -0.035    16.757    
    SLICE_X2Y174         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    16.683    u_ftdi_clk_beat/count_reg[18]
  -------------------------------------------------------------------
                         required time                         16.683    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                 13.552    

Slack (MET) :             13.552ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.610ns (41.815%)  route 0.849ns (58.185%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 16.434 - 15.152 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.658ns (routing 0.001ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.107     1.859    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.007 f  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.089     2.096    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X2Y171         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.185 r  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.106     2.291    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y171         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.439 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.152     2.591    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y171         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.737 r  u_ftdi_clk_beat/count[0]_i_1__0/O
                         net (fo=23, routed)          0.395     3.131    u_ftdi_clk_beat/count[0]_i_1__0_n_0
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    15.752    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.776 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.658    16.434    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/C
                         clock pessimism              0.359    16.793    
                         clock uncertainty           -0.035    16.757    
    SLICE_X2Y174         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    16.683    u_ftdi_clk_beat/count_reg[19]
  -------------------------------------------------------------------
                         required time                         16.683    
                         arrival time                          -3.131    
  -------------------------------------------------------------------
                         slack                                 13.552    

Slack (MET) :             13.555ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.610ns (41.844%)  route 0.848ns (58.156%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 16.436 - 15.152 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.001ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.107     1.859    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.007 f  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.089     2.096    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X2Y171         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.185 r  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.106     2.291    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y171         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.439 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.152     2.591    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y171         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.737 r  u_ftdi_clk_beat/count[0]_i_1__0/O
                         net (fo=23, routed)          0.394     3.130    u_ftdi_clk_beat/count[0]_i_1__0_n_0
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    15.752    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.776 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.660    16.436    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[20]/C
                         clock pessimism              0.359    16.795    
                         clock uncertainty           -0.035    16.759    
    SLICE_X2Y174         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    16.685    u_ftdi_clk_beat/count_reg[20]
  -------------------------------------------------------------------
                         required time                         16.685    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                 13.555    

Slack (MET) :             13.555ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.610ns (41.844%)  route 0.848ns (58.156%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 16.436 - 15.152 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.001ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.107     1.859    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.007 f  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.089     2.096    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X2Y171         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.185 r  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.106     2.291    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y171         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.439 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.152     2.591    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y171         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.737 r  u_ftdi_clk_beat/count[0]_i_1__0/O
                         net (fo=23, routed)          0.394     3.130    u_ftdi_clk_beat/count[0]_i_1__0_n_0
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    15.752    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.776 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.660    16.436    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[21]/C
                         clock pessimism              0.359    16.795    
                         clock uncertainty           -0.035    16.759    
    SLICE_X2Y174         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074    16.685    u_ftdi_clk_beat/count_reg[21]
  -------------------------------------------------------------------
                         required time                         16.685    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                 13.555    

Slack (MET) :             13.555ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.610ns (41.844%)  route 0.848ns (58.156%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 16.436 - 15.152 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.660ns (routing 0.001ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.107     1.859    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.007 f  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.089     2.096    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X2Y171         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.185 r  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.106     2.291    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y171         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.439 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.152     2.591    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y171         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.737 r  u_ftdi_clk_beat/count[0]_i_1__0/O
                         net (fo=23, routed)          0.394     3.130    u_ftdi_clk_beat/count[0]_i_1__0_n_0
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    15.752    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.776 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.660    16.436    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[22]/C
                         clock pessimism              0.359    16.795    
                         clock uncertainty           -0.035    16.759    
    SLICE_X2Y174         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074    16.685    u_ftdi_clk_beat/count_reg[22]
  -------------------------------------------------------------------
                         required time                         16.685    
                         arrival time                          -3.130    
  -------------------------------------------------------------------
                         slack                                 13.555    

Slack (MET) :             13.555ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.610ns (41.930%)  route 0.845ns (58.070%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 16.433 - 15.152 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.107     1.859    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.007 f  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.089     2.096    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X2Y171         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.185 r  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.106     2.291    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y171         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.439 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.152     2.591    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y171         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.737 r  u_ftdi_clk_beat/count[0]_i_1__0/O
                         net (fo=23, routed)          0.391     3.127    u_ftdi_clk_beat/count[0]_i_1__0_n_0
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    15.752    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.776 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.657    16.433    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[10]/C
                         clock pessimism              0.359    16.792    
                         clock uncertainty           -0.035    16.756    
    SLICE_X2Y173         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    16.682    u_ftdi_clk_beat/count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.682    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                 13.555    

Slack (MET) :             13.555ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.610ns (41.930%)  route 0.845ns (58.070%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 16.433 - 15.152 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.107     1.859    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.007 f  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.089     2.096    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X2Y171         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.185 r  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.106     2.291    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y171         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.439 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.152     2.591    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y171         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.737 r  u_ftdi_clk_beat/count[0]_i_1__0/O
                         net (fo=23, routed)          0.391     3.127    u_ftdi_clk_beat/count[0]_i_1__0_n_0
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    15.752    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.776 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.657    16.433    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[11]/C
                         clock pessimism              0.359    16.792    
                         clock uncertainty           -0.035    16.756    
    SLICE_X2Y173         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    16.682    u_ftdi_clk_beat/count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.682    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                 13.555    

Slack (MET) :             13.555ns  (required time - arrival time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (ftdi_clk rise@15.152ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.610ns (41.930%)  route 0.845ns (58.070%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 16.433 - 15.152 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.001ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.756     1.672    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.751 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.107     1.859    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     2.007 f  u_ftdi_clk_beat/count[0]_i_9/O
                         net (fo=1, routed)           0.089     2.096    u_ftdi_clk_beat/count[0]_i_9_n_0
    SLICE_X2Y171         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     2.185 r  u_ftdi_clk_beat/count[0]_i_8/O
                         net (fo=2, routed)           0.106     2.291    u_ftdi_clk_beat/count[0]_i_8_n_0
    SLICE_X2Y171         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.439 f  u_ftdi_clk_beat/count[0]_i_4/O
                         net (fo=1, routed)           0.152     2.591    u_ftdi_clk_beat/count[0]_i_4_n_0
    SLICE_X2Y171         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.737 r  u_ftdi_clk_beat/count[0]_i_1__0/O
                         net (fo=23, routed)          0.391     3.127    u_ftdi_clk_beat/count[0]_i_1__0_n_0
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     15.152    15.152 r  
    E13                                               0.000    15.152 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    15.152    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    15.454 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    15.454    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    15.454 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298    15.752    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.776 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.657    16.433    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[8]/C
                         clock pessimism              0.359    16.792    
                         clock uncertainty           -0.035    16.756    
    SLICE_X2Y173         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    16.682    u_ftdi_clk_beat/count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.682    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                 13.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[11]/Q
                         net (fo=3, routed)           0.048     0.866    u_ftdi_clk_beat/count_reg[11]
    SLICE_X2Y173         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.883 r  u_ftdi_clk_beat/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.890    u_ftdi_clk_beat/count_reg[8]_i_1_n_12
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.486     1.067    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[11]/C
                         clock pessimism             -0.281     0.786    
    SLICE_X2Y173         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.426     0.781    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.820 r  u_ftdi_clk_beat/count_reg[19]/Q
                         net (fo=2, routed)           0.048     0.867    u_ftdi_clk_beat/count_reg[19]
    SLICE_X2Y174         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.884 r  u_ftdi_clk_beat/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.891    u_ftdi_clk_beat/count_reg[16]_i_1_n_12
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.486     1.067    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/C
                         clock pessimism             -0.280     0.787    
    SLICE_X2Y174         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.833    u_ftdi_clk_beat/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.048     0.866    u_ftdi_clk_beat/count_reg[3]
    SLICE_X2Y172         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.883 r  u_ftdi_clk_beat/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.007     0.890    u_ftdi_clk_beat/count_reg[0]_i_2_n_12
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.485     1.066    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[3]/C
                         clock pessimism             -0.280     0.786    
    SLICE_X2Y172         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.408%)  route 0.055ns (49.592%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[2]/Q
                         net (fo=2, routed)           0.048     0.867    u_ftdi_clk_beat/count_reg[2]
    SLICE_X2Y172         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.884 r  u_ftdi_clk_beat/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.007     0.891    u_ftdi_clk_beat/count_reg[0]_i_2_n_13
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.485     1.066    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[2]/C
                         clock pessimism             -0.280     0.786    
    SLICE_X2Y172         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.426     0.781    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.820 r  u_ftdi_clk_beat/count_reg[17]/Q
                         net (fo=2, routed)           0.049     0.868    u_ftdi_clk_beat/count_reg[17]
    SLICE_X2Y174         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.885 r  u_ftdi_clk_beat/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.892    u_ftdi_clk_beat/count_reg[16]_i_1_n_14
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.486     1.067    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/C
                         clock pessimism             -0.280     0.787    
    SLICE_X2Y174         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.833    u_ftdi_clk_beat/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[1]/Q
                         net (fo=2, routed)           0.049     0.867    u_ftdi_clk_beat/count_reg[1]
    SLICE_X2Y172         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.884 r  u_ftdi_clk_beat/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.007     0.891    u_ftdi_clk_beat/count_reg[0]_i_2_n_14
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.485     1.066    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[1]/C
                         clock pessimism             -0.280     0.786    
    SLICE_X2Y172         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[9]/Q
                         net (fo=2, routed)           0.049     0.867    u_ftdi_clk_beat/count_reg[9]
    SLICE_X2Y173         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.884 r  u_ftdi_clk_beat/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.891    u_ftdi_clk_beat/count_reg[8]_i_1_n_14
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.486     1.067    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[9]/C
                         clock pessimism             -0.281     0.786    
    SLICE_X2Y173         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Net Delay (Source):      0.428ns (routing 0.000ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.428     0.783    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.822 r  u_ftdi_clk_beat/count_reg[15]/Q
                         net (fo=3, routed)           0.050     0.871    u_ftdi_clk_beat/count_reg[15]
    SLICE_X2Y173         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.888 r  u_ftdi_clk_beat/count_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.895    u_ftdi_clk_beat/count_reg[8]_i_1_n_8
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.490     1.071    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[15]/C
                         clock pessimism             -0.282     0.789    
    SLICE_X2Y173         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.835    u_ftdi_clk_beat/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.783ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.428ns (routing 0.000ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.428     0.783    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y172         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.822 r  u_ftdi_clk_beat/count_reg[7]/Q
                         net (fo=2, routed)           0.050     0.871    u_ftdi_clk_beat/count_reg[7]
    SLICE_X2Y172         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.888 r  u_ftdi_clk_beat/count_reg[0]_i_2/O[7]
                         net (fo=1, routed)           0.007     0.895    u_ftdi_clk_beat/count_reg[0]_i_2_n_8
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.489     1.070    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y172         FDRE                                         r  u_ftdi_clk_beat/count_reg[7]/C
                         clock pessimism             -0.281     0.789    
    SLICE_X2Y172         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.835    u_ftdi_clk_beat/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ftdi_clk_beat/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_ftdi_clk_beat/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.425     0.780    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y173         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.819 r  u_ftdi_clk_beat/count_reg[10]/Q
                         net (fo=2, routed)           0.050     0.868    u_ftdi_clk_beat/count_reg[10]
    SLICE_X2Y173         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.885 r  u_ftdi_clk_beat/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.892    u_ftdi_clk_beat/count_reg[8]_i_1_n_13
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.486     1.067    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y173         FDRE                                         r  u_ftdi_clk_beat/count_reg[10]/C
                         clock pessimism             -0.281     0.786    
    SLICE_X2Y173         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.832    u_ftdi_clk_beat/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { ftdi_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         15.152      13.862     BUFGCE_X0Y56  ftdi_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         15.152      14.602     SLICE_X1Y135  count_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         15.152      14.602     SLICE_X1Y135  count_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         15.152      14.602     SLICE_X1Y135  count_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X1Y146  reg_ftdi_be_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X1Y146  reg_ftdi_be_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X1Y142  reg_ftdi_data_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X1Y134  reg_ftdi_data_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X1Y134  reg_ftdi_data_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         15.152      14.602     SLICE_X1Y136  reg_ftdi_data_reg[12]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         7.576       7.301      SLICE_X1Y135  count_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         7.576       7.301      SLICE_X1Y135  count_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         7.576       7.301      SLICE_X1Y135  count_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         7.576       7.301      SLICE_X1Y135  count_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         7.576       7.301      SLICE_X1Y135  count_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         7.576       7.301      SLICE_X1Y135  count_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X1Y146  reg_ftdi_be_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X1Y146  reg_ftdi_be_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X1Y146  reg_ftdi_be_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X1Y146  reg_ftdi_be_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         7.576       7.301      SLICE_X1Y135  count_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         7.576       7.301      SLICE_X1Y135  count_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         7.576       7.301      SLICE_X1Y135  count_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         7.576       7.301      SLICE_X1Y135  count_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         7.576       7.301      SLICE_X1Y135  count_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         7.576       7.301      SLICE_X1Y135  count_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X1Y146  reg_ftdi_be_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X1Y146  reg_ftdi_be_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X1Y146  reg_ftdi_be_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         7.576       7.301      SLICE_X1Y146  reg_ftdi_be_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ftdi_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.326ns  (logic 1.339ns (40.260%)  route 1.987ns (59.740%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.987     2.501    ftdi_resetn_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.824     3.326 r  ftdi_resetn_OBUF_inst/O
                         net (fo=0)                   0.000     3.326    ftdi_resetn
    E10                                                               r  ftdi_resetn (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ftdi_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.381ns  (logic 0.551ns (39.880%)  route 0.830ns (60.120%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          0.830     0.980    ftdi_resetn_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.401     1.381 r  ftdi_resetn_OBUF_inst/O
                         net (fo=0)                   0.000     1.381    ftdi_resetn
    E10                                                               r  ftdi_resetn (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tdata_d_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.164ns  (logic 0.901ns (41.639%)  route 1.263ns (58.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.754ns (routing 0.001ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.754     9.247    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDCE                                         r  tdata_d_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     9.324 r  tdata_d_reg[0]/Q
                         net (fo=1, routed)           1.263    10.587    LED_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.824    11.411 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.411    LED[0]
    H11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdata_d_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.151ns  (logic 0.908ns (42.211%)  route 1.243ns (57.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.754ns (routing 0.001ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.754     9.247    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDCE                                         r  tdata_d_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     9.325 r  tdata_d_reg[2]/Q
                         net (fo=1, routed)           1.243    10.568    LED_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.830    11.398 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.398    LED[2]
    J10                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdata_d_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.116ns  (logic 0.902ns (42.638%)  route 1.214ns (57.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.754ns (routing 0.001ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.754     9.247    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDCE                                         r  tdata_d_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     9.327 r  tdata_d_reg[1]/Q
                         net (fo=1, routed)           1.214    10.541    LED_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.822    11.363 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.363    LED[1]
    J11                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.835ns (39.524%)  route 1.278ns (60.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.754ns (routing 0.001ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.754     9.246    ftdi_clk_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  reg_ftdi_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.322 r  reg_ftdi_data_reg[12]/Q
                         net (fo=1, routed)           1.278    10.600    ftdi_data_IBUF[12]
    E8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.759    11.360 r  ftdi_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.360    ftdi_data[12]
    E8                                                                r  ftdi_data[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.030ns  (logic 0.847ns (41.719%)  route 1.183ns (58.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.767ns (routing 0.001ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.767     9.260    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.336 r  reg_ftdi_data_reg[11]/Q
                         net (fo=1, routed)           1.183    10.519    ftdi_data_IBUF[11]
    B12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.771    11.289 r  ftdi_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.289    ftdi_data[11]
    B12                                                               r  ftdi_data[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.028ns  (logic 0.843ns (41.559%)  route 1.185ns (58.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.768ns (routing 0.001ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.768     9.261    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     9.341 r  reg_ftdi_data_reg[6]/Q
                         net (fo=1, routed)           1.185    10.526    ftdi_data_IBUF[6]
    D13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.763    11.288 r  ftdi_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.288    ftdi_data[6]
    D13                                                               r  ftdi_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.001ns  (logic 0.868ns (43.364%)  route 1.133ns (56.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.768ns (routing 0.001ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.768     9.261    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     9.341 r  reg_ftdi_data_reg[2]/Q
                         net (fo=1, routed)           1.133    10.474    ftdi_data_IBUF[2]
    A15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.788    11.261 r  ftdi_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.261    ftdi_data[2]
    A15                                                               r  ftdi_data[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.009ns  (logic 0.806ns (40.130%)  route 1.203ns (59.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.754ns (routing 0.001ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.754     9.246    ftdi_clk_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  reg_ftdi_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.325 r  reg_ftdi_data_reg[8]/Q
                         net (fo=1, routed)           1.203    10.528    ftdi_data_IBUF[8]
    F13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.727    11.256 r  ftdi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.256    ftdi_data[8]
    F13                                                               r  ftdi_data[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.995ns  (logic 0.854ns (42.793%)  route 1.141ns (57.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.767ns (routing 0.001ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.767     9.260    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     9.336 r  reg_ftdi_data_reg[3]/Q
                         net (fo=1, routed)           1.141    10.477    ftdi_data_IBUF[3]
    B15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.778    11.254 r  ftdi_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.254    ftdi_data[3]
    B15                                                               r  ftdi_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.991ns  (logic 0.842ns (42.302%)  route 1.149ns (57.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.753ns (routing 0.001ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     8.128 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.128    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.128 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     8.464    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.492 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.753     9.246    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  reg_ftdi_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     9.324 r  reg_ftdi_data_reg[14]/Q
                         net (fo=1, routed)           1.149    10.473    ftdi_data_IBUF[14]
    C8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.764    11.237 r  ftdi_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.237    ftdi_data[14]
    C8                                                                r  ftdi_data[14] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ftdi_clk_beat/beat_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.903ns  (logic 0.449ns (49.755%)  route 0.454ns (50.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.424     0.779    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  u_ftdi_clk_beat/beat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.818 r  u_ftdi_clk_beat/beat_reg/Q
                         net (fo=2, routed)           0.454     1.272    LED_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.410     1.682 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.682    LED[3]
    G11                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_be_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_be[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.849ns  (logic 0.447ns (52.645%)  route 0.402ns (47.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     7.763 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.763    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.763 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     7.914    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.931 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.423     8.354    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  reg_ftdi_be_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     8.393 r  reg_ftdi_be_reg[1]/Q
                         net (fo=1, routed)           0.402     8.795    ftdi_be_IBUF[1]
    F12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.408     9.202 r  ftdi_be_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.202    ftdi_be[1]
    F12                                                               r  ftdi_be[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_wr_n_reg/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_wr_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.862ns  (logic 0.444ns (51.511%)  route 0.418ns (48.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     7.763 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.763    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.763 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     7.914    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.931 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.414     8.345    ftdi_clk_IBUF_BUFG
    SLICE_X0Y154         FDRE                                         r  reg_ftdi_wr_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     8.384 r  reg_ftdi_wr_n_reg/Q
                         net (fo=1, routed)           0.418     8.802    ftdi_wr_n_OBUF
    D11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.405     9.207 r  ftdi_wr_n_OBUF_inst/O
                         net (fo=0)                   0.000     9.207    ftdi_wr_n
    D11                                                               r  ftdi_wr_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.870ns  (logic 0.437ns (50.255%)  route 0.433ns (49.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.422ns (routing 0.000ns, distribution 0.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     7.763 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.763    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.763 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     7.914    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.931 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.422     8.353    ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  reg_ftdi_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     8.391 r  reg_ftdi_data_reg[0]/Q
                         net (fo=1, routed)           0.433     8.824    ftdi_data_IBUF[0]
    E15                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.399     9.223 r  ftdi_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.223    ftdi_data[0]
    E15                                                               r  ftdi_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.913ns  (logic 0.477ns (52.271%)  route 0.436ns (47.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     7.763 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.763    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.763 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     7.914    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.931 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.431     8.362    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     8.400 r  reg_ftdi_data_reg[9]/Q
                         net (fo=1, routed)           0.436     8.836    ftdi_data_IBUF[9]
    C12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.439     9.275 r  ftdi_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.275    ftdi_data[9]
    C12                                                               r  ftdi_data[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.440ns (46.420%)  route 0.508ns (53.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     7.763 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.763    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.763 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     7.914    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.931 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.425     8.356    ftdi_clk_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  reg_ftdi_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y136         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     8.395 r  reg_ftdi_data_reg[8]/Q
                         net (fo=1, routed)           0.508     8.903    ftdi_data_IBUF[8]
    F13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.401     9.304 r  ftdi_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.304    ftdi_data[8]
    F13                                                               r  ftdi_data[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.499ns (52.622%)  route 0.449ns (47.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     7.763 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.763    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.763 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     7.914    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.931 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.431     8.362    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     8.400 r  reg_ftdi_data_reg[10]/Q
                         net (fo=1, routed)           0.449     8.849    ftdi_data_IBUF[10]
    A12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     9.309 r  ftdi_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.309    ftdi_data[10]
    A12                                                               r  ftdi_data[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_be_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_be[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.957ns  (logic 0.461ns (48.169%)  route 0.496ns (51.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     7.763 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.763    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.763 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     7.914    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.931 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.423     8.354    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  reg_ftdi_be_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     8.393 r  reg_ftdi_be_reg[0]/Q
                         net (fo=1, routed)           0.496     8.889    ftdi_be_IBUF[0]
    E11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.422     9.310 r  ftdi_be_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.310    ftdi_be[0]
    E11                                                               r  ftdi_be[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.495ns (51.936%)  route 0.458ns (48.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     7.763 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.763    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.763 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     7.914    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.931 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.430     8.361    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     8.401 r  reg_ftdi_data_reg[5]/Q
                         net (fo=1, routed)           0.458     8.859    ftdi_data_IBUF[5]
    A14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.455     9.313 r  ftdi_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.313    ftdi_data[5]
    A14                                                               r  ftdi_data[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_ftdi_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            ftdi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.492ns (51.604%)  route 0.461ns (48.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     7.763 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.763    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.763 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     7.914    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.931 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.431     8.362    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     8.400 r  reg_ftdi_data_reg[4]/Q
                         net (fo=1, routed)           0.461     8.861    ftdi_data_IBUF[4]
    B14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.454     9.314 r  ftdi_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.314    ftdi_data[4]
    B14                                                               r  ftdi_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_data_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.611ns (21.213%)  route 2.268ns (78.787%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 8.864 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.611     2.126    ftdi_resetn_OBUF
    SLICE_X1Y146         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     2.222 r  reg_ftdi_data[15]_i_1/O
                         net (fo=14, routed)          0.656     2.878    reg_ftdi_data
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     8.176    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.200 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.664     8.864    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_data_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.611ns (21.213%)  route 2.268ns (78.787%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 8.864 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.611     2.126    ftdi_resetn_OBUF
    SLICE_X1Y146         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     2.222 r  reg_ftdi_data[15]_i_1/O
                         net (fo=14, routed)          0.656     2.878    reg_ftdi_data
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     8.176    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.200 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.664     8.864    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_data_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.611ns (21.213%)  route 2.268ns (78.787%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 8.864 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.611     2.126    ftdi_resetn_OBUF
    SLICE_X1Y146         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     2.222 r  reg_ftdi_data[15]_i_1/O
                         net (fo=14, routed)          0.656     2.878    reg_ftdi_data
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     8.176    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.200 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.664     8.864    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_data_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.611ns (21.213%)  route 2.268ns (78.787%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 8.864 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.611     2.126    ftdi_resetn_OBUF
    SLICE_X1Y146         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     2.222 r  reg_ftdi_data[15]_i_1/O
                         net (fo=14, routed)          0.656     2.878    reg_ftdi_data
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     8.176    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.200 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.664     8.864    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_data_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.611ns (21.213%)  route 2.268ns (78.787%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 8.864 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.611     2.126    ftdi_resetn_OBUF
    SLICE_X1Y146         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     2.222 r  reg_ftdi_data[15]_i_1/O
                         net (fo=14, routed)          0.656     2.878    reg_ftdi_data
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     8.176    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.200 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.664     8.864    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_data_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.751ns  (logic 0.611ns (22.197%)  route 2.140ns (77.803%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 8.863 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.001ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.611     2.126    ftdi_resetn_OBUF
    SLICE_X1Y146         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     2.222 r  reg_ftdi_data[15]_i_1/O
                         net (fo=14, routed)          0.529     2.751    reg_ftdi_data
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     8.176    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.200 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.663     8.863    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_data_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.751ns  (logic 0.611ns (22.197%)  route 2.140ns (77.803%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 8.863 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.001ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.611     2.126    ftdi_resetn_OBUF
    SLICE_X1Y146         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     2.222 r  reg_ftdi_data[15]_i_1/O
                         net (fo=14, routed)          0.529     2.751    reg_ftdi_data
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     8.176    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.200 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.663     8.863    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_data_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.750ns  (logic 0.611ns (22.205%)  route 2.139ns (77.795%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 8.863 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.001ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.611     2.126    ftdi_resetn_OBUF
    SLICE_X1Y146         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     2.222 r  reg_ftdi_data[15]_i_1/O
                         net (fo=14, routed)          0.528     2.750    reg_ftdi_data
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     8.176    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.200 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.663     8.863    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_data_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.750ns  (logic 0.611ns (22.205%)  route 2.139ns (77.795%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 8.863 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.001ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.611     2.126    ftdi_resetn_OBUF
    SLICE_X1Y146         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     2.222 r  reg_ftdi_data[15]_i_1/O
                         net (fo=14, routed)          0.528     2.750    reg_ftdi_data
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     8.176    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.200 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.663     8.863    ftdi_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  reg_ftdi_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_data_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.696ns  (logic 0.611ns (22.642%)  route 2.086ns (77.358%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 8.857 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.611     2.126    ftdi_resetn_OBUF
    SLICE_X1Y146         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     2.222 r  reg_ftdi_data[15]_i_1/O
                         net (fo=14, routed)          0.475     2.696    reg_ftdi_data
    SLICE_X1Y136         FDRE                                         r  reg_ftdi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     7.878 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.878    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.878 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     8.176    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.200 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.657     8.857    ftdi_clk_IBUF_BUFG
    SLICE_X1Y136         FDRE                                         r  reg_ftdi_data_reg[8]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            reg_ftdi_wr_n_reg/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.199ns (34.642%)  route 0.375ns (65.358%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns = ( 8.630 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 r  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 r  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.375     0.574    ftdi_txe_n_IBUF
    SLICE_X0Y154         FDRE                                         r  reg_ftdi_wr_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     7.948 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.948    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.948 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     8.137    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.156 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.474     8.630    ftdi_clk_IBUF_BUFG
    SLICE_X0Y154         FDRE                                         r  reg_ftdi_wr_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reg_ftdi_wr_n_reg/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.150ns (21.848%)  route 0.535ns (78.152%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns = ( 8.630 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          0.535     0.685    ftdi_resetn_OBUF
    SLICE_X0Y154         FDRE                                         r  reg_ftdi_wr_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     7.948 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.948    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.948 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     8.137    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.156 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.474     8.630    ftdi_clk_IBUF_BUFG
    SLICE_X0Y154         FDRE                                         r  reg_ftdi_wr_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            reg_ftdi_be_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.240ns (33.044%)  route 0.486ns (66.956%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 8.642 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.466     0.665    ftdi_txe_n_IBUF
    SLICE_X1Y146         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.706 r  tdata_d[2]_i_1/O
                         net (fo=5, routed)           0.020     0.726    tdata_d[2]_i_1_n_0
    SLICE_X1Y146         FDRE                                         r  reg_ftdi_be_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     7.948 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.948    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.948 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     8.137    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.156 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.485     8.642    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  reg_ftdi_be_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            reg_ftdi_be_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.240ns (30.496%)  route 0.547ns (69.504%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 8.642 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.466     0.665    ftdi_txe_n_IBUF
    SLICE_X1Y146         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.706 r  tdata_d[2]_i_1/O
                         net (fo=5, routed)           0.081     0.787    tdata_d[2]_i_1_n_0
    SLICE_X1Y146         FDRE                                         r  reg_ftdi_be_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     7.948 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.948    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.948 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     8.137    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.156 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.485     8.642    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  reg_ftdi_be_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            tdata_d_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.240ns (30.395%)  route 0.550ns (69.605%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 8.643 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.466     0.665    ftdi_txe_n_IBUF
    SLICE_X1Y146         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.706 r  tdata_d[2]_i_1/O
                         net (fo=5, routed)           0.083     0.790    tdata_d[2]_i_1_n_0
    SLICE_X1Y146         FDCE                                         r  tdata_d_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     7.948 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.948    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.948 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     8.137    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.156 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.486     8.643    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDCE                                         r  tdata_d_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            tdata_d_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.240ns (30.395%)  route 0.550ns (69.605%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 8.643 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.466     0.665    ftdi_txe_n_IBUF
    SLICE_X1Y146         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.706 r  tdata_d[2]_i_1/O
                         net (fo=5, routed)           0.083     0.790    tdata_d[2]_i_1_n_0
    SLICE_X1Y146         FDCE                                         r  tdata_d_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     7.948 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.948    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.948 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     8.137    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.156 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.486     8.643    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDCE                                         r  tdata_d_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            tdata_d_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.240ns (30.395%)  route 0.550ns (69.605%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 8.643 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.466     0.665    ftdi_txe_n_IBUF
    SLICE_X1Y146         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.706 r  tdata_d[2]_i_1/O
                         net (fo=5, routed)           0.083     0.790    tdata_d[2]_i_1_n_0
    SLICE_X1Y146         FDCE                                         r  tdata_d_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     7.948 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.948    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.948 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     8.137    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.156 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.486     8.643    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDCE                                         r  tdata_d_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            reg_ftdi_data_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.238ns (29.643%)  route 0.565ns (70.357%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 8.642 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.466     0.665    ftdi_txe_n_IBUF
    SLICE_X1Y146         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.039     0.704 r  reg_ftdi_data[15]_i_1/O
                         net (fo=14, routed)          0.099     0.803    reg_ftdi_data
    SLICE_X1Y146         FDRE                                         r  reg_ftdi_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     7.948 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.948    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.948 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     8.137    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.156 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.485     8.642    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  reg_ftdi_data_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            reg_ftdi_data_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.238ns (29.643%)  route 0.565ns (70.357%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns = ( 8.642 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.466     0.665    ftdi_txe_n_IBUF
    SLICE_X1Y146         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.039     0.704 r  reg_ftdi_data[15]_i_1/O
                         net (fo=14, routed)          0.099     0.803    reg_ftdi_data
    SLICE_X1Y146         FDRE                                         r  reg_ftdi_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     7.948 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.948    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.948 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     8.137    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.156 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.485     8.642    ftdi_clk_IBUF_BUFG
    SLICE_X1Y146         FDRE                                         r  reg_ftdi_data_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_txe_n
                            (input port)
  Destination:            count_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.250ns (30.556%)  route 0.568ns (69.444%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 8.650 - 7.576 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=6, routed)           0.559     0.758    ftdi_txe_n_IBUF
    SLICE_X1Y135         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     0.809 r  count[2]_i_1/O
                         net (fo=1, routed)           0.009     0.818    count[2]_i_1_n_0
    SLICE_X1Y135         FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      7.576     7.576 f  
    E13                                               0.000     7.576 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     7.576    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     7.948 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.948    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.948 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     8.137    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     8.156 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.493     8.650    ftdi_clk_IBUF_BUFG
    SLICE_X1Y135         FDCE                                         r  count_reg[2]/C  (IS_INVERTED)





