// Seed: 4033949576
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_1 = 0;
  inout wire id_1;
  parameter id_5 = 1;
  wire id_6;
  generate
    if (id_5 == 1 - -1)
      if (id_5[""]) begin : LABEL_0
        assign id_4 = id_5;
      end else if (id_5) begin : LABEL_1
        logic id_7;
        wire  id_8;
        ;
      end
  endgenerate
endmodule
module module_1 (
    output supply1 id_0
    , id_3,
    input  supply0 id_1
);
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
