DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "UNISIM"
unitName "VComponents"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
]
instances [
(Instance
name "Ufifo"
duLibraryName "hsio"
duName "ro_unit_fifo"
elements [
]
mwi 0
uid 7245,0
)
(Instance
name "Udatamux1"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 8703,0
)
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 21141,0
)
(Instance
name "Usr"
duLibraryName "hsio"
duName "ro_shiftreg"
elements [
(GiElement
name "SR_MAX"
type "integer"
value "34"
)
]
mwi 0
uid 22329,0
)
(Instance
name "Udatamux2"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 24553,0
)
(Instance
name "Uparsertop"
duLibraryName "parser"
duName "parser_tom_top"
elements [
(GiElement
name "histogram_width"
type "integer"
value "16"
pr "-- STREAM_ID       : integer := 0;"
apr 0
)
]
mwi 0
uid 25752,0
)
(Instance
name "Urustat"
duLibraryName "hsio"
duName "ro_unit_stat"
elements [
]
mwi 0
uid 25839,0
)
(Instance
name "Udeser"
duLibraryName "hsio"
duName "ro_deser"
elements [
]
mwi 0
uid 26236,0
)
(Instance
name "Ullautomux"
duLibraryName "locallink"
duName "ll_automux"
elements [
(GiElement
name "LEVELS"
type "integer"
value "2"
)
]
mwi 0
uid 27520,0
)
(Instance
name "Ullsez0"
duLibraryName "locallink"
duName "lls_en_zero"
elements [
]
mwi 0
uid 27541,0
)
(Instance
name "Ullsz3"
duLibraryName "locallink"
duName "lls_zero"
elements [
]
mwi 0
uid 27554,0
)
(Instance
name "Ullsez2"
duLibraryName "locallink"
duName "lls_en_zero"
elements [
]
mwi 0
uid 27575,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
"UNISIM"
"utils"
"hsio"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/ro_unit/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/ro_unit/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/ro_unit"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/ro_unit"
)
(vvPair
variable "date"
value "07/28/14"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "entity_name"
value "ro_unit"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "04/25/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "16:49:53"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "ro_unit"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/ro_unit/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/ro_unit/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:03:32"
)
(vvPair
variable "unit"
value "ro_unit"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,51000,98000,52000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "81200,51000,91500,52000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "98000,47000,102000,48000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "98200,47000,101100,48000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,49000,98000,50000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "81200,49000,91100,50000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,49000,81000,50000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,49000,78900,50000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "98000,48000,118000,52000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "98200,48200,107300,49200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "102000,47000,118000,48000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "102200,47000,103800,48000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,47000,98000,49000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "85200,47500,89800,48500"
st "
UCL ATLAS
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,50000,81000,51000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,50000,79200,51000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,51000,81000,52000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,51000,79900,52000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "81000,50000,98000,51000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "81200,50000,88500,51000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "77000,47000,118000,52000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 532,0
decl (Decl
n "rst"
t "std_logic"
o 15
suid 3,0
)
declText (MLText
uid 533,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,8000,33200,9200"
st "rst                : std_logic"
)
)
*13 (PortIoIn
uid 1569,0
shape (CompositeShape
uid 1570,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1571,0
sl 0
ro 270
xt "-50000,-21375,-48500,-20625"
)
(Line
uid 1572,0
sl 0
ro 270
xt "-48500,-21000,-48000,-21000"
pts [
"-48500,-21000"
"-48000,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1573,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1574,0
va (VaSet
isHidden 1
)
xt "-54400,-21500,-51000,-20500"
st "serdata_i"
ju 2
blo "-51000,-20700"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 1915,0
decl (Decl
n "HI"
t "std_logic"
o 26
suid 60,0
)
declText (MLText
uid 1916,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*15 (Net
uid 1942,0
decl (Decl
n "LO"
t "std_logic"
o 27
suid 61,0
)
declText (MLText
uid 1943,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*16 (Net
uid 4772,0
decl (Decl
n "clk"
t "std_logic"
o 7
suid 130,0
)
declText (MLText
uid 4773,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*17 (Net
uid 6448,0
decl (Decl
n "histo_en"
t "std_logic"
posAdd 0
o 52
suid 173,0
)
declText (MLText
uid 6449,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*18 (PortIoIn
uid 6625,0
shape (CompositeShape
uid 6626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6627,0
sl 0
ro 270
xt "-50000,-13375,-48500,-12625"
)
(Line
uid 6628,0
sl 0
ro 270
xt "-48500,-13000,-48000,-13000"
pts [
"-48500,-13000"
"-48000,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6629,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6630,0
va (VaSet
isHidden 1
)
xt "-55700,-13500,-51000,-12500"
st "gendata0_i"
ju 2
blo "-51000,-12700"
tm "WireNameMgr"
)
)
)
*19 (PortIoIn
uid 6908,0
shape (CompositeShape
uid 6909,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6910,0
sl 0
ro 270
xt "-50000,38625,-48500,39375"
)
(Line
uid 6911,0
sl 0
ro 270
xt "-48500,39000,-48000,39000"
pts [
"-48500,39000"
"-48000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6912,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6913,0
va (VaSet
isHidden 1
)
xt "-52000,38500,-51000,39500"
st "clk"
ju 2
blo "-51000,39300"
tm "WireNameMgr"
)
)
)
*20 (PortIoIn
uid 6914,0
shape (CompositeShape
uid 6915,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6916,0
sl 0
ro 270
xt "-50000,39625,-48500,40375"
)
(Line
uid 6917,0
sl 0
ro 270
xt "-48500,40000,-48000,40000"
pts [
"-48500,40000"
"-48000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6918,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6919,0
va (VaSet
isHidden 1
)
xt "-52000,39500,-51000,40500"
st "rst"
ju 2
blo "-51000,40300"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 7165,0
lang 2
decl (Decl
n "deser_data"
t "std_logic_vector"
b "(15 downto 0)"
o 32
suid 187,0
)
declText (MLText
uid 7166,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*22 (Net
uid 7167,0
lang 2
decl (Decl
n "deser_sof"
t "std_logic"
o 38
suid 188,0
)
declText (MLText
uid 7168,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*23 (Net
uid 7169,0
lang 2
decl (Decl
n "deser_eof"
t "std_logic"
o 37
suid 189,0
)
declText (MLText
uid 7170,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*24 (Net
uid 7171,0
lang 2
decl (Decl
n "deser_we"
t "std_logic"
o 39
suid 190,0
)
declText (MLText
uid 7172,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*25 (Net
uid 7173,0
decl (Decl
n "deser_data_len"
t "std_logic_vector"
b "(10 downto 0)"
o 33
suid 191,0
)
declText (MLText
uid 7174,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*26 (SaComponent
uid 7245,0
optionalChildren [
*27 (CptPort
uid 7185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-13375,64000,-12625"
)
tg (CPTG
uid 7187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7188,0
va (VaSet
)
xt "65000,-13500,70700,-12500"
st "data_i : (15:0)"
blo "65000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 2,0
)
)
)
*28 (CptPort
uid 7197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-14375,64000,-13625"
)
tg (CPTG
uid 7199,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7200,0
va (VaSet
)
xt "65000,-14500,66900,-13500"
st "eof_i"
blo "65000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 4
suid 5,0
)
)
)
*29 (CptPort
uid 7205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,-6375,81750,-5625"
)
tg (CPTG
uid 7207,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7208,0
va (VaSet
)
xt "77900,-6500,80000,-5500"
st "full_o"
ju 2
blo "80000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full_o"
t "std_logic"
prec "-- fifo status"
preAdd 0
o 10
suid 7,0
)
)
)
*30 (CptPort
uid 7217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-16375,64000,-15625"
)
tg (CPTG
uid 7219,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7220,0
va (VaSet
)
xt "65000,-16500,67500,-15500"
st "wren_i"
blo "65000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "wren_i"
t "std_logic"
prec "-- input interface"
preAdd 0
o 1
suid 12,0
)
)
)
*31 (CptPort
uid 7221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-15375,64000,-14625"
)
tg (CPTG
uid 7223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7224,0
va (VaSet
)
xt "65000,-15500,66900,-14500"
st "sof_i"
blo "65000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 3
suid 13,0
)
)
)
*32 (CptPort
uid 7237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-18375,64000,-17625"
)
tg (CPTG
uid 7239,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7240,0
va (VaSet
)
xt "65000,-18500,65900,-17500"
st "en"
blo "65000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 18
suid 21,0
)
)
)
*33 (CptPort
uid 9466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9467,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,-9375,81750,-8625"
)
tg (CPTG
uid 9468,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9469,0
va (VaSet
)
xt "75200,-9500,80000,-8500"
st "overflow_o"
ju 2
blo "80000,-8700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "overflow_o"
t "std_logic"
o 12
suid 28,0
)
)
)
*34 (CptPort
uid 9470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,-8375,81750,-7625"
)
tg (CPTG
uid 9472,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9473,0
va (VaSet
)
xt "74800,-8500,80000,-7500"
st "underflow_o"
ju 2
blo "80000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "underflow_o"
t "std_logic"
o 13
suid 29,0
)
)
)
*35 (CptPort
uid 9613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-8375,64000,-7625"
)
tg (CPTG
uid 9615,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9616,0
va (VaSet
)
xt "65000,-8500,70700,-7500"
st "data_truncd_i"
blo "65000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "data_truncd_i"
t "std_logic"
posAdd 0
o 5
suid 31,0
)
)
)
*36 (CptPort
uid 10013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,-5375,81750,-4625"
)
tg (CPTG
uid 10015,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10016,0
va (VaSet
)
xt "75300,-5500,80000,-4500"
st "near_full_o"
ju 2
blo "80000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "near_full_o"
t "std_logic"
o 11
suid 32,0
)
)
)
*37 (CptPort
uid 10562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-21375,64000,-20625"
)
tg (CPTG
uid 10564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10565,0
va (VaSet
)
xt "65000,-21500,66000,-20500"
st "clk"
blo "65000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 19
suid 35,0
)
)
)
*38 (CptPort
uid 10566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-20375,64000,-19625"
)
tg (CPTG
uid 10568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10569,0
va (VaSet
)
xt "65000,-20500,66000,-19500"
st "rst"
blo "65000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 20
suid 36,0
)
)
)
*39 (CptPort
uid 15562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 15563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,1625,81750,2375"
)
tg (CPTG
uid 15564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 15565,0
va (VaSet
)
xt "71900,1500,80000,2500"
st "data_count_o : (1:0)"
ju 2
blo "80000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_count_o"
t "std_logic_vector"
b "(1 downto 0)"
o 14
suid 22,0
)
)
)
*40 (CptPort
uid 17868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17869,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-11375,64000,-10625"
)
tg (CPTG
uid 17870,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17871,0
va (VaSet
)
xt "65000,-11500,72300,-10500"
st "data_len_i : (10:0)"
blo "65000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "data_len_i"
t "std_logic_vector"
b "(10 downto 0)"
o 6
suid 23,0
)
)
)
*41 (CptPort
uid 17872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17873,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63250,-10375,64000,-9625"
)
tg (CPTG
uid 17874,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17875,0
va (VaSet
)
xt "65000,-10500,70800,-9500"
st "data_len_wr_i"
blo "65000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "data_len_wr_i"
t "std_logic"
posAdd 0
o 7
suid 24,0
)
)
)
*42 (CptPort
uid 17926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17927,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,-3375,81750,-2625"
)
tg (CPTG
uid 17928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17929,0
va (VaSet
)
xt "74000,-3500,80000,-2500"
st "len_fifo_full_o"
ju 2
blo "80000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "len_fifo_full_o"
t "std_logic"
o 15
suid 27,0
)
)
)
*43 (CptPort
uid 17930,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,-2375,81750,-1625"
)
tg (CPTG
uid 17932,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17933,0
va (VaSet
)
xt "71900,-2500,80000,-1500"
st "len_fifo_near_full_o"
ju 2
blo "80000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "len_fifo_near_full_o"
t "std_logic"
o 16
suid 28,0
)
)
)
*44 (CptPort
uid 17960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,2625,81750,3375"
)
tg (CPTG
uid 17962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17963,0
va (VaSet
)
xt "68500,2500,80000,3500"
st "len_fifo_data_count_o : (1:0)"
ju 2
blo "80000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "len_fifo_data_count_o"
t "std_logic_vector"
b "(1 downto 0)"
o 17
suid 29,0
)
)
)
*45 (CptPort
uid 20375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20376,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,-13375,81750,-12625"
)
tg (CPTG
uid 20377,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20378,0
va (VaSet
)
xt "78400,-13500,80000,-12500"
st "lld_i"
ju 2
blo "80000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 9
suid 31,0
)
)
)
*46 (CptPort
uid 20379,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20380,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "81000,-16375,81750,-15625"
)
tg (CPTG
uid 20381,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20382,0
va (VaSet
)
xt "78200,-16500,80000,-15500"
st "lls_o"
ju 2
blo "80000,-15700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 8
suid 32,0
)
)
)
]
shape (Rectangle
uid 7246,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "64000,-22000,81000,5000"
)
oxt "15000,11000,36000,26000"
ttg (MlTextGroup
uid 7247,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 7248,0
va (VaSet
font "helvetica,8,1"
)
xt "71300,-22000,73000,-21000"
st "hsio"
blo "71300,-21200"
tm "BdLibraryNameMgr"
)
*48 (Text
uid 7249,0
va (VaSet
font "helvetica,8,1"
)
xt "71300,-21000,76400,-20000"
st "ro_unit_fifo"
blo "71300,-20200"
tm "CptNameMgr"
)
*49 (Text
uid 7250,0
va (VaSet
font "helvetica,8,1"
)
xt "71300,-20000,73200,-19000"
st "Ufifo"
blo "71300,-19200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7251,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7252,0
text (MLText
uid 7253,0
va (VaSet
font "clean,8,0"
)
xt "-6000,7000,-6000,7000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*50 (Net
uid 7851,0
decl (Decl
n "bcid_i"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 5
suid 195,0
k 1
)
declText (MLText
uid 7852,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*51 (Net
uid 7859,0
decl (Decl
n "l1id_i"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 10
suid 196,0
k 1
)
declText (MLText
uid 7860,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*52 (PortIoIn
uid 7867,0
shape (CompositeShape
uid 7868,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7869,0
sl 0
ro 270
xt "21000,-2375,22500,-1625"
)
(Line
uid 7870,0
sl 0
ro 270
xt "22500,-2000,23000,-2000"
pts [
"22500,-2000"
"23000,-2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7871,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7872,0
va (VaSet
isHidden 1
)
xt "17700,-2500,20000,-1500"
st "bcid_i"
ju 2
blo "20000,-1700"
tm "WireNameMgr"
)
)
)
*53 (PortIoIn
uid 7873,0
shape (CompositeShape
uid 7874,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7875,0
sl 0
ro 270
xt "21000,-1375,22500,-625"
)
(Line
uid 7876,0
sl 0
ro 270
xt "22500,-1000,23000,-1000"
pts [
"22500,-1000"
"23000,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7877,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7878,0
va (VaSet
isHidden 1
)
xt "17900,-1500,20000,-500"
st "l1id_i"
ju 2
blo "20000,-700"
tm "WireNameMgr"
)
)
)
*54 (PortIoIn
uid 8691,0
shape (CompositeShape
uid 8692,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8693,0
sl 0
ro 270
xt "-50000,-11375,-48500,-10625"
)
(Line
uid 8694,0
sl 0
ro 270
xt "-48500,-11000,-48000,-11000"
pts [
"-48500,-11000"
"-48000,-11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8695,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8696,0
va (VaSet
isHidden 1
)
xt "-55700,-11500,-51000,-10500"
st "gendata1_i"
ju 2
blo "-51000,-10700"
tm "WireNameMgr"
)
)
)
*55 (MWC
uid 8703,0
optionalChildren [
*56 (CptPort
uid 12048,0
optionalChildren [
*57 (Line
uid 12058,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-7000,-37999,-7000"
pts [
"-39000,-7000"
"-37999,-7000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12049,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-7375,-39000,-6625"
)
tg (CPTG
uid 12050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12051,0
sl 0
va (VaSet
isHidden 1
)
xt "-40725,-9725,-39025,-8725"
st "din7"
blo "-40725,-8925"
)
s (Text
uid 12052,0
sl 0
va (VaSet
)
xt "-40725,-8725,-40725,-8725"
blo "-40725,-8725"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din7"
t "std_logic"
o 20
)
)
)
*58 (CptPort
uid 12043,0
optionalChildren [
*59 (Line
uid 12057,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-9000,-37999,-9000"
pts [
"-39000,-9000"
"-37999,-9000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12044,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-9375,-39000,-8625"
)
tg (CPTG
uid 12045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12046,0
sl 0
va (VaSet
isHidden 1
)
xt "-38000,-10000,-36300,-9000"
st "din6"
blo "-38000,-9200"
)
s (Text
uid 12047,0
sl 0
va (VaSet
)
xt "-38000,-9000,-38000,-9000"
blo "-38000,-9000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din6"
t "std_logic"
o 19
)
)
)
*60 (CptPort
uid 12038,0
optionalChildren [
*61 (Line
uid 12056,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-11000,-37999,-11000"
pts [
"-39000,-11000"
"-37999,-11000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12039,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-11375,-39000,-10625"
)
tg (CPTG
uid 12040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12041,0
sl 0
va (VaSet
isHidden 1
)
xt "-38000,-12000,-36300,-11000"
st "din5"
blo "-38000,-11200"
)
s (Text
uid 12042,0
sl 0
va (VaSet
)
xt "-38000,-11000,-38000,-11000"
blo "-38000,-11000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din5"
t "std_logic"
o 9
)
)
)
*62 (CptPort
uid 12033,0
optionalChildren [
*63 (Line
uid 12055,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-13000,-37999,-13000"
pts [
"-39000,-13000"
"-37999,-13000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12034,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-13375,-39000,-12625"
)
tg (CPTG
uid 12035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12036,0
sl 0
va (VaSet
isHidden 1
)
xt "-38000,-14000,-36300,-13000"
st "din4"
blo "-38000,-13200"
)
s (Text
uid 12037,0
sl 0
va (VaSet
)
xt "-38000,-13000,-38000,-13000"
blo "-38000,-13000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din4"
t "std_logic"
o 8
)
)
)
*64 (CptPort
uid 12028,0
optionalChildren [
*65 (Line
uid 12054,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-15000,-37999,-15000"
pts [
"-39000,-15000"
"-37999,-15000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12029,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-15375,-39000,-14625"
)
tg (CPTG
uid 12030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12031,0
sl 0
va (VaSet
isHidden 1
)
xt "-38000,-16000,-36300,-15000"
st "din3"
blo "-38000,-15200"
)
s (Text
uid 12032,0
sl 0
va (VaSet
)
xt "-38000,-15000,-38000,-15000"
blo "-38000,-15000"
)
)
thePort (LogicalPort
decl (Decl
n "din3"
t "std_logic"
o 27
)
)
)
*66 (CptPort
uid 12023,0
optionalChildren [
*67 (Line
uid 12053,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-17000,-37999,-17000"
pts [
"-39000,-17000"
"-37999,-17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12024,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-17375,-39000,-16625"
)
tg (CPTG
uid 12025,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12026,0
sl 0
va (VaSet
isHidden 1
)
xt "-38000,-18000,-36300,-17000"
st "din2"
blo "-38000,-17200"
)
s (Text
uid 12027,0
sl 0
va (VaSet
)
xt "-38000,-17000,-38000,-17000"
blo "-38000,-17000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din2"
t "std_logic"
o 17
)
)
)
*68 (CptPort
uid 12017,0
optionalChildren [
*69 (Line
uid 12022,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-19000,-37999,-19000"
pts [
"-39000,-19000"
"-37999,-19000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12018,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-19375,-39000,-18625"
)
tg (CPTG
uid 12019,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12020,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-38000,-19900,-36000,-19000"
st "din1"
blo "-38000,-19200"
)
s (Text
uid 12021,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-38000,-19000,-38000,-19000"
blo "-38000,-19000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din1"
t "std_logic"
o 16
suid 3,0
)
)
)
*70 (CptPort
uid 12011,0
optionalChildren [
*71 (Line
uid 12016,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-21000,-37999,-21000"
pts [
"-39000,-21000"
"-37999,-21000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12012,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-21375,-39000,-20625"
)
tg (CPTG
uid 12013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12014,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-38000,-21900,-36000,-21000"
st "din0"
blo "-38000,-21200"
)
s (Text
uid 12015,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-38000,-21000,-38000,-21000"
blo "-38000,-21000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din0"
t "std_logic"
o 18
suid 1,0
)
)
)
*72 (CptPort
uid 8741,0
optionalChildren [
*73 (Line
uid 8747,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-35999,-14000,-35000,-14000"
pts [
"-35000,-14000"
"-35999,-14000"
]
)
*74 (Property
uid 8746,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8742,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-35000,-14375,-34250,-13625"
)
tg (CPTG
uid 8743,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8744,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-34449,-14473,-32449,-13573"
st "dout"
ju 2
blo "-32449,-13773"
)
s (Text
uid 8745,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-32449,-13573,-32449,-13573"
ju 2
blo "-32449,-13573"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
o 63
)
)
)
*75 (CptPort
uid 8729,0
optionalChildren [
*76 (Line
uid 8734,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-37000,-22000,-37000,-15332"
pts [
"-37000,-22000"
"-37000,-15332"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8730,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-37375,-22750,-36625,-22000"
)
tg (CPTG
uid 8731,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8732,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-37473,-24567,-36573,-23067"
st "sel"
ju 2
blo "-36773,-24567"
)
s (Text
uid 8733,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "-36573,-24567,-36573,-24567"
ju 2
blo "-36573,-24567"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(2 downto 0)"
o 70
)
)
)
*77 (CommentGraphic
uid 8727,0
shape (CustomPolygon
pts [
"-38000,-16000"
"-36000,-14666"
"-36000,-13334"
"-38000,-12000"
"-38000,-16000"
]
uid 8728,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-16000,-36000,-12000"
)
oxt "7000,7000,9000,11000"
)
*78 (CommentGraphic
uid 8724,0
optionalChildren [
*79 (Property
uid 8726,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-38000,-12000"
"-38000,-7000"
]
uid 8725,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-38000,-12000,-38000,-7000"
)
oxt "7000,11000,7000,11000"
)
*80 (CommentGraphic
uid 8721,0
optionalChildren [
*81 (Property
uid 8723,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-38000,-16000"
"-38000,-21000"
]
uid 8722,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-38000,-21000,-38000,-16000"
)
oxt "7000,7000,7000,7000"
)
*82 (CommentText
uid 8718,0
shape (Rectangle
uid 8719,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-38000,-15506,-36000,-14000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 8720,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37800,-15306,-36800,-14406"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*83 (CommentText
uid 8715,0
shape (Rectangle
uid 8716,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-37998,-13556,-36000,-12000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 8717,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37798,-13356,-36798,-12456"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*84 (CommentText
uid 8712,0
shape (Rectangle
uid 8713,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-37889,-14517,-35889,-13517"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 8714,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37689,-14317,-36189,-13417"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 8704,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "-39000,-22000,-35000,-6000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 8705,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 8706,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-37650,-7800,-32350,-6800"
st "moduleware"
blo "-37650,-7000"
)
*86 (Text
uid 8707,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-37650,-6900,-35850,-5900"
st "mux"
blo "-37650,-6100"
)
*87 (Text
uid 8708,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-37650,-6800,-32950,-5800"
st "Udatamux1"
blo "-37650,-6000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8709,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8710,0
text (MLText
uid 8711,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-39700,-42000,-39700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*88 (Net
uid 8778,0
lang 2
decl (Decl
n "gendata0_i"
t "std_logic"
o 8
suid 201,0
)
declText (MLText
uid 8779,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*89 (Net
uid 8780,0
lang 2
decl (Decl
n "gendata1_i"
t "std_logic"
o 9
suid 202,0
)
declText (MLText
uid 8781,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*90 (Net
uid 9506,0
decl (Decl
n "fifo_full"
t "std_logic"
o 45
suid 216,0
)
declText (MLText
uid 9507,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*91 (Net
uid 9510,0
decl (Decl
n "fifo_overflow"
t "std_logic"
o 47
suid 218,0
)
declText (MLText
uid 9511,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*92 (Net
uid 9512,0
decl (Decl
n "fifo_underflow"
t "std_logic"
o 48
suid 219,0
)
declText (MLText
uid 9513,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*93 (Net
uid 9627,0
decl (Decl
n "deser_data_truncd"
t "std_logic"
o 35
suid 224,0
)
declText (MLText
uid 9628,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*94 (Net
uid 10021,0
decl (Decl
n "fifo_near_full"
t "std_logic"
o 46
suid 226,0
)
declText (MLText
uid 10022,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*95 (HdlText
uid 11978,0
optionalChildren [
*96 (EmbeddedText
uid 11983,0
commentText (CommentText
uid 11984,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 11985,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-39000,47000,-11000,73000"
)
oxt "0,0,18000,5000"
text (MLText
uid 11986,0
va (VaSet
font "clean,8,0"
)
xt "-38800,47200,-11800,70400"
st "
-- eb2 2
para_histo_en <= strm_reg_i(8);
busy_en_fifo  <= strm_reg_i(7);
busy_en_delta <= strm_reg_i(6);
strm_mode  <= strm_reg_i(5 downto 4);
strm_src   <= strm_reg_i(3 downto 1);
strm_en    <= strm_reg_i(0);

deser_en <= '1' when ((strm_en = '1') and
                      (RAW_EN  = '1') and 
                      (strm_mode /= \"11\")) 
       else '0';

histo_en <= '1' when ((strm_en = '1') and
                      (HST_EN = '1') and
                      (strm_mode = \"11\")) or
                      (para_histo_en = '1')
       else '0';

capture_mode <= '1' when (strm_mode = \"01\") else '0';

gendata_sel <= '1' when (strm_src(2) = '1') else '0';



-- Commands
--------------------------------------
strm_reset <= strm_cmd_i(15) or rst;
strm_histo_ro <= strm_cmd_i(0);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 26000
visibleWidth 28000
)
)
)
]
shape (Rectangle
uid 11979,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-40000,46000,-10000,71000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11980,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 11981,0
va (VaSet
font "charter,8,0"
)
xt "-39700,46000,-38300,47000"
st "eb2"
blo "-39700,46800"
tm "HdlTextNameMgr"
)
*98 (Text
uid 11982,0
va (VaSet
font "charter,8,0"
)
xt "-39700,47000,-39200,48000"
st "2"
blo "-39700,47800"
tm "HdlTextNumberMgr"
)
]
)
)
*99 (Net
uid 11987,0
decl (Decl
n "strm_src"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 70
suid 245,0
)
declText (MLText
uid 11988,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*100 (Net
uid 12001,0
decl (Decl
n "strm_reg_i"
t "std_logic_vector"
b "(15 downto 0)"
o 22
suid 247,0
)
declText (MLText
uid 12002,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*101 (PortIoIn
uid 12003,0
shape (CompositeShape
uid 12004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12005,0
sl 0
ro 270
xt "-50000,51625,-48500,52375"
)
(Line
uid 12006,0
sl 0
ro 270
xt "-48500,52000,-48000,52000"
pts [
"-48500,52000"
"-48000,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12007,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12008,0
va (VaSet
isHidden 1
)
xt "-55500,51500,-51000,52500"
st "strm_reg_i"
ju 2
blo "-51000,52300"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 12105,0
decl (Decl
n "capture_mode"
t "std_logic"
posAdd 0
o 30
suid 251,0
)
declText (MLText
uid 12106,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*103 (Net
uid 12115,0
decl (Decl
n "deser_en"
t "std_logic"
posAdd 0
o 36
suid 252,0
)
declText (MLText
uid 12116,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*104 (Net
uid 12129,0
lang 2
decl (Decl
n "serdata"
t "std_logic"
o 63
suid 253,0
)
declText (MLText
uid 12130,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*105 (Net
uid 12131,0
decl (Decl
n "dropped_pkts"
t "slv8"
prec "-- deser monitoring"
preAdd 0
o 40
suid 254,0
)
declText (MLText
uid 12132,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*106 (Net
uid 12159,0
decl (Decl
n "gendata_sel"
t "std_logic"
o 49
suid 256,0
)
declText (MLText
uid 12160,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*107 (Net
uid 12199,0
decl (Decl
n "strm_mode"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 68
suid 257,0
)
declText (MLText
uid 12200,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*108 (Net
uid 12209,0
decl (Decl
n "strm_reset"
t "std_logic"
o 69
suid 258,0
)
declText (MLText
uid 12210,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*109 (Net
uid 12225,0
decl (Decl
n "strm_en"
t "std_logic"
o 66
suid 259,0
)
declText (MLText
uid 12226,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*110 (PortIoIn
uid 12229,0
shape (CompositeShape
uid 12230,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12231,0
sl 0
ro 270
xt "-50000,68625,-48500,69375"
)
(Line
uid 12232,0
sl 0
ro 270
xt "-48500,69000,-48000,69000"
pts [
"-48500,69000"
"-48000,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12233,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12234,0
va (VaSet
isHidden 1
)
xt "-55800,68500,-51000,69500"
st "strm_cmd_i"
ju 2
blo "-51000,69300"
tm "WireNameMgr"
)
)
)
*111 (Net
uid 12241,0
decl (Decl
n "strm_cmd_i"
t "std_logic_vector"
b "(15 downto 0)"
o 21
suid 260,0
)
declText (MLText
uid 12242,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*112 (Net
uid 12255,0
decl (Decl
n "strm_histo_ro"
t "std_logic"
o 67
suid 262,0
)
declText (MLText
uid 12256,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*113 (Net
uid 12398,0
decl (Decl
n "req_stat_i"
t "std_logic"
o 14
suid 264,0
)
declText (MLText
uid 12399,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*114 (PortIoIn
uid 12400,0
shape (CompositeShape
uid 12401,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 12402,0
sl 0
ro 270
xt "21000,38625,22500,39375"
)
(Line
uid 12403,0
sl 0
ro 270
xt "22500,39000,23000,39000"
pts [
"22500,39000"
"23000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 12404,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12405,0
va (VaSet
isHidden 1
)
xt "15700,38500,20000,39500"
st "req_stat_i"
ju 2
blo "20000,39300"
tm "WireNameMgr"
)
)
)
*115 (PortIoIn
uid 15160,0
shape (CompositeShape
uid 15161,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15162,0
sl 0
ro 270
xt "21000,-22375,22500,-21625"
)
(Line
uid 15163,0
sl 0
ro 270
xt "22500,-22000,23000,-22000"
pts [
"22500,-22000"
"23000,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 15164,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 15165,0
va (VaSet
isHidden 1
)
xt "12900,-22500,20000,-21500"
st "mode40_strobe_i"
ju 2
blo "20000,-21700"
tm "WireNameMgr"
)
)
)
*116 (Net
uid 16258,0
decl (Decl
n "capture_start_i"
t "std_logic"
posAdd 0
o 6
suid 276,0
)
declText (MLText
uid 16259,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*117 (PortIoIn
uid 16266,0
shape (CompositeShape
uid 16267,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16268,0
sl 0
ro 270
xt "21000,-16375,22500,-15625"
)
(Line
uid 16269,0
sl 0
ro 270
xt "22500,-16000,23000,-16000"
pts [
"22500,-16000"
"23000,-16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16270,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16271,0
va (VaSet
isHidden 1
)
xt "13900,-16500,20000,-15500"
st "capture_start_i"
ju 2
blo "20000,-15700"
tm "WireNameMgr"
)
)
)
*118 (PortIoIn
uid 16708,0
shape (CompositeShape
uid 16709,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16710,0
sl 0
ro 270
xt "-50000,-9375,-48500,-8625"
)
(Line
uid 16711,0
sl 0
ro 270
xt "-48500,-9000,-48000,-9000"
pts [
"-48500,-9000"
"-48000,-9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16712,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16713,0
va (VaSet
isHidden 1
)
xt "-55500,-9500,-51000,-8500"
st "simdata0_i"
ju 2
blo "-51000,-8700"
tm "WireNameMgr"
)
)
)
*119 (PortIoIn
uid 16714,0
shape (CompositeShape
uid 16715,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16716,0
sl 0
ro 270
xt "-50000,-7375,-48500,-6625"
)
(Line
uid 16717,0
sl 0
ro 270
xt "-48500,-7000,-48000,-7000"
pts [
"-48500,-7000"
"-48000,-7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16718,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16719,0
va (VaSet
isHidden 1
)
xt "-55500,-7500,-51000,-6500"
st "simdata1_i"
ju 2
blo "-51000,-6700"
tm "WireNameMgr"
)
)
)
*120 (Net
uid 16732,0
lang 2
decl (Decl
n "simdata0_i"
t "std_logic"
o 19
suid 277,0
)
declText (MLText
uid 16733,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*121 (Net
uid 16734,0
lang 2
decl (Decl
n "simdata1_i"
t "std_logic"
o 20
suid 278,0
)
declText (MLText
uid 16735,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*122 (Net
uid 17866,0
decl (Decl
n "deser_data_len_wr"
t "std_logic"
o 34
suid 280,0
)
declText (MLText
uid 17867,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*123 (Net
uid 17918,0
decl (Decl
n "len_fifo_full"
t "std_logic"
o 55
suid 285,0
)
declText (MLText
uid 17919,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*124 (Net
uid 17920,0
decl (Decl
n "len_fifo_near_full"
t "std_logic"
o 56
suid 286,0
)
declText (MLText
uid 17921,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*125 (Net
uid 18221,0
decl (Decl
n "header_seen"
t "std_logic"
posAdd 0
o 50
suid 295,0
)
declText (MLText
uid 18222,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*126 (PortIoIn
uid 18223,0
shape (CompositeShape
uid 18224,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18225,0
sl 0
ro 270
xt "-50000,42625,-48500,43375"
)
(Line
uid 18226,0
sl 0
ro 270
xt "-48500,43000,-48000,43000"
pts [
"-48500,43000"
"-48000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18227,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18228,0
va (VaSet
isHidden 1
)
xt "-54000,42500,-51000,43500"
st "trig80_i"
ju 2
blo "-51000,43300"
tm "WireNameMgr"
)
)
)
*127 (Net
uid 18235,0
decl (Decl
n "trig80_i"
t "std_logic"
o 23
suid 296,0
)
declText (MLText
uid 18236,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*128 (Net
uid 18293,0
decl (Decl
n "busy_en_fifo"
t "std_logic"
posAdd 0
o 29
suid 299,0
)
declText (MLText
uid 18294,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*129 (Net
uid 18295,0
decl (Decl
n "busy_en_delta"
t "std_logic"
o 28
suid 300,0
)
declText (MLText
uid 18296,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*130 (Net
uid 18301,0
decl (Decl
n "busy_o"
t "std_logic"
prec "--ht_delta_max_i   : in  slv6;"
preAdd 0
o 24
suid 301,0
)
declText (MLText
uid 18302,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*131 (PortIoOut
uid 18309,0
shape (CompositeShape
uid 18310,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18311,0
sl 0
ro 270
xt "66500,51625,68000,52375"
)
(Line
uid 18312,0
sl 0
ro 270
xt "66000,52000,66500,52000"
pts [
"66000,52000"
"66500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18313,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18314,0
va (VaSet
isHidden 1
)
xt "69000,51500,71700,52500"
st "busy_o"
blo "69000,52300"
tm "WireNameMgr"
)
)
)
*132 (Net
uid 18353,0
decl (Decl
n "data_count"
t "std_logic_vector"
b "(1 downto 0)"
o 31
suid 305,0
)
declText (MLText
uid 18354,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*133 (Net
uid 18383,0
decl (Decl
n "len_fifo_data_count"
t "std_logic_vector"
b "(1 downto 0)"
o 54
suid 309,0
)
declText (MLText
uid 18384,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*134 (PortIoIn
uid 18423,0
shape (CompositeShape
uid 18424,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 18425,0
sl 0
ro 270
xt "21000,36625,22500,37375"
)
(Line
uid 18426,0
sl 0
ro 270
xt "22500,37000,23000,37000"
pts [
"22500,37000"
"23000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 18427,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18428,0
va (VaSet
isHidden 1
)
xt "17000,36500,20000,37500"
st "trig80_i"
ju 2
blo "20000,37300"
tm "WireNameMgr"
)
)
)
*135 (Net
uid 18660,0
decl (Decl
n "mode40_strobe_i"
t "std_logic"
o 12
suid 311,0
)
declText (MLText
uid 18661,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*136 (Net
uid 20383,0
decl (Decl
n "r_lls"
t "t_llsrc_array"
b "(3 DOWNTO 0)"
prec "-- locallink tx interface"
preAdd 0
o 60
suid 318,0
)
declText (MLText
uid 20384,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*137 (Net
uid 20393,0
decl (Decl
n "r_lld"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 59
suid 320,0
)
declText (MLText
uid 20394,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*138 (Net
uid 20461,0
decl (Decl
n "lld_i"
t "std_logic"
o 11
suid 322,0
)
declText (MLText
uid 20462,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*139 (Net
uid 20469,0
decl (Decl
n "lls_o"
t "t_llsrc"
prec "--out"
preAdd 0
o 25
suid 323,0
)
declText (MLText
uid 20470,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*140 (PortIoIn
uid 20477,0
shape (CompositeShape
uid 20478,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20479,0
sl 0
ro 90
xt "114500,25625,116000,26375"
)
(Line
uid 20480,0
sl 0
ro 90
xt "114000,26000,114500,26000"
pts [
"114500,26000"
"114000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20481,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20482,0
va (VaSet
isHidden 1
)
xt "117000,25500,118600,26500"
st "lld_i"
blo "117000,26300"
tm "WireNameMgr"
)
)
)
*141 (PortIoOut
uid 20483,0
shape (CompositeShape
uid 20484,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 20485,0
sl 0
ro 270
xt "114500,24625,116000,25375"
)
(Line
uid 20486,0
sl 0
ro 270
xt "114000,25000,114500,25000"
pts [
"114000,25000"
"114500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 20487,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20488,0
va (VaSet
isHidden 1
)
xt "117000,24500,118800,25500"
st "lls_o"
blo "117000,25300"
tm "WireNameMgr"
)
)
)
*142 (SaComponent
uid 21141,0
optionalChildren [
*143 (CptPort
uid 21150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,38625,107750,39375"
)
tg (CPTG
uid 21152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21153,0
va (VaSet
)
xt "105300,38500,106000,39500"
st "hi"
ju 2
blo "106000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*144 (CptPort
uid 21154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,39625,107750,40375"
)
tg (CPTG
uid 21156,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21157,0
va (VaSet
)
xt "105300,39500,106000,40500"
st "lo"
ju 2
blo "106000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Rectangle
uid 21142,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "101000,38000,107000,41000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 21143,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
uid 21144,0
va (VaSet
font "helvetica,8,1"
)
xt "102600,41000,104300,42000"
st "utils"
blo "102600,41800"
tm "BdLibraryNameMgr"
)
*146 (Text
uid 21145,0
va (VaSet
font "helvetica,8,1"
)
xt "102600,42000,106200,43000"
st "m_power"
blo "102600,42800"
tm "CptNameMgr"
)
*147 (Text
uid 21146,0
va (VaSet
font "helvetica,8,1"
)
xt "102600,43000,106300,44000"
st "Umpower"
blo "102600,43800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21147,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21148,0
text (MLText
uid 21149,0
va (VaSet
font "clean,8,0"
)
xt "103500,30000,103500,30000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*148 (SaComponent
uid 22329,0
optionalChildren [
*149 (CptPort
uid 22285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10750,-14375,-10000,-13625"
)
tg (CPTG
uid 22287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22288,0
va (VaSet
)
xt "-9000,-14500,-5600,-13500"
st "serdata_i"
blo "-9000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "serdata_i"
t "std_logic"
o 1
)
)
)
*150 (CptPort
uid 22289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,-5375,4750,-4625"
)
tg (CPTG
uid 22291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22292,0
va (VaSet
)
xt "-6800,-5500,3000,-4500"
st "sr_data_o : (SR_MAX:0)"
ju 2
blo "3000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sr_data_o"
t "std_logic_vector"
b "(SR_MAX downto 0)"
o 2
)
)
)
*151 (CptPort
uid 22293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,-13375,4750,-12625"
)
tg (CPTG
uid 22295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22296,0
va (VaSet
)
xt "-3200,-13500,3000,-12500"
st "header_seen_o"
ju 2
blo "3000,-12700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "header_seen_o"
t "std_logic"
o 3
)
)
)
*152 (CptPort
uid 22297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,-12375,4750,-11625"
)
tg (CPTG
uid 22299,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22300,0
va (VaSet
)
xt "-2300,-12500,3000,-11500"
st "hseen_lch_o"
ju 2
blo "3000,-11700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hseen_lch_o"
t "std_logic"
o 4
)
)
)
*153 (CptPort
uid 22301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22302,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,-11375,4750,-10625"
)
tg (CPTG
uid 22303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22304,0
va (VaSet
)
xt "-3400,-11500,3000,-10500"
st "hseen_lch_clr_i"
ju 2
blo "3000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "hseen_lch_clr_i"
t "std_logic"
o 5
)
)
)
*154 (CptPort
uid 22305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,-9375,4750,-8625"
)
tg (CPTG
uid 22307,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22308,0
va (VaSet
)
xt "-2800,-9500,3000,-8500"
st "trailer_seen_o"
ju 2
blo "3000,-8700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "trailer_seen_o"
t "std_logic"
o 6
)
)
)
*155 (CptPort
uid 22309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,-8375,4750,-7625"
)
tg (CPTG
uid 22311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22312,0
va (VaSet
)
xt "-2100,-8500,3000,-7500"
st "tseen_lch_o"
ju 2
blo "3000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tseen_lch_o"
t "std_logic"
o 7
)
)
)
*156 (CptPort
uid 22313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22314,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,-7375,4750,-6625"
)
tg (CPTG
uid 22315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22316,0
va (VaSet
)
xt "-3200,-7500,3000,-6500"
st "tseen_lch_clr_i"
ju 2
blo "3000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "tseen_lch_clr_i"
t "std_logic"
o 8
)
)
)
*157 (CptPort
uid 22317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10750,-16375,-10000,-15625"
)
tg (CPTG
uid 22319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22320,0
va (VaSet
)
xt "-9000,-16500,-1900,-15500"
st "mode40_strobe_i"
blo "-9000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "mode40_strobe_i"
t "std_logic"
o 9
)
)
)
*158 (CptPort
uid 22321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10750,-19375,-10000,-18625"
)
tg (CPTG
uid 22323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22324,0
va (VaSet
)
xt "-9000,-19500,-8000,-18500"
st "clk"
blo "-9000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 10
)
)
)
*159 (CptPort
uid 22325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-10750,-18375,-10000,-17625"
)
tg (CPTG
uid 22327,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22328,0
va (VaSet
)
xt "-9000,-18500,-8000,-17500"
st "rst"
blo "-9000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 11
)
)
)
]
shape (Rectangle
uid 22330,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-10000,-20000,4000,-3000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22331,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*160 (Text
uid 22332,0
va (VaSet
font "helvetica,8,1"
)
xt "-1450,-20000,250,-19000"
st "hsio"
blo "-1450,-19200"
tm "BdLibraryNameMgr"
)
*161 (Text
uid 22333,0
va (VaSet
font "helvetica,8,1"
)
xt "-1450,-19000,3450,-18000"
st "ro_shiftreg"
blo "-1450,-18200"
tm "CptNameMgr"
)
*162 (Text
uid 22334,0
va (VaSet
font "helvetica,8,1"
)
xt "-1450,-18000,-50,-17000"
st "Usr"
blo "-1450,-17200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22335,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22336,0
text (MLText
uid 22337,0
va (VaSet
font "clean,8,0"
)
xt "-6000,-20800,8500,-20000"
st "SR_MAX = 34    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SR_MAX"
type "integer"
value "34"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*163 (Net
uid 22352,0
decl (Decl
n "tseen_lch"
t "std_logic"
o 72
suid 327,0
)
declText (MLText
uid 22353,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*164 (Net
uid 22362,0
decl (Decl
n "tseen_lch_clr"
t "std_logic"
o 73
suid 329,0
)
declText (MLText
uid 22363,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*165 (Net
uid 22396,0
decl (Decl
n "trailer_seen"
t "std_logic"
o 71
suid 333,0
)
declText (MLText
uid 22397,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*166 (Net
uid 22398,0
decl (Decl
n "sr_data_o"
t "std_logic_vector"
b "(34 downto 0)"
o 65
suid 334,0
)
declText (MLText
uid 22399,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*167 (Net
uid 22422,0
decl (Decl
n "hseen_lch"
t "std_logic"
o 53
suid 336,0
)
declText (MLText
uid 22423,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*168 (PortIoIn
uid 22673,0
shape (CompositeShape
uid 22674,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 22675,0
sl 0
ro 270
xt "-50000,-39375,-48500,-38625"
)
(Line
uid 22676,0
sl 0
ro 270
xt "-48500,-39000,-48000,-39000"
pts [
"-48500,-39000"
"-48000,-39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 22677,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22678,0
va (VaSet
isHidden 1
)
xt "-52200,-39500,-51000,-38500"
st "reg"
ju 2
blo "-51000,-38700"
tm "WireNameMgr"
)
)
)
*169 (HdlText
uid 22679,0
optionalChildren [
*170 (EmbeddedText
uid 22684,0
commentText (CommentText
uid 22685,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 22686,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-42000,-35000,-12000,-29000"
)
oxt "0,0,18000,5000"
text (MLText
uid 22687,0
va (VaSet
font "clean,8,0"
)
xt "-41800,-34800,-16800,-31600"
st "
-- eb3 3
reg_len0 <= reg(R_LEN0);
reg_busy_delta <= reg(R_BUSY_DELTA);
histo_debug_mode <= reg(R_CONTROL)(CTL_HTEST_EN);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 30000
)
)
)
]
shape (Rectangle
uid 22680,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-41000,-40000,-33000,-35000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22681,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
uid 22682,0
va (VaSet
font "charter,8,0"
)
xt "-40700,-40000,-39300,-39000"
st "eb4"
blo "-40700,-39200"
tm "HdlTextNameMgr"
)
*172 (Text
uid 22683,0
va (VaSet
font "charter,8,0"
)
xt "-40700,-39000,-40200,-38000"
st "4"
blo "-40700,-38200"
tm "HdlTextNumberMgr"
)
]
)
)
*173 (Net
uid 22734,0
decl (Decl
n "reg_len0"
t "std_logic_vector"
b "(15 downto 0)"
o 62
suid 337,0
)
declText (MLText
uid 22735,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*174 (Net
uid 22738,0
decl (Decl
n "histo_debug_mode"
t "std_logic"
o 51
suid 339,0
)
declText (MLText
uid 22739,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*175 (Net
uid 22744,0
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 13
suid 342,0
)
declText (MLText
uid 22745,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*176 (Net
uid 22766,0
decl (Decl
n "reg_busy_delta"
t "std_logic_vector"
b "(15 downto 0)"
o 61
suid 343,0
)
declText (MLText
uid 22767,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*177 (HdlText
uid 24010,0
optionalChildren [
*178 (EmbeddedText
uid 24015,0
commentText (CommentText
uid 24016,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 24017,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "97000,-1000,115000,7000"
)
oxt "0,0,18000,5000"
text (MLText
uid 24018,0
va (VaSet
font "clean,8,0"
)
xt "97200,-800,114700,5600"
st "
-- eb1 1
data_count <= \"00\" when
 (RAW_EN='0') else f_data_count;
f_len_fifo_data_count <= \"00\" when
 (RAW_EN='0') else f_len_fifo_data_count;
dropped_pkts <= x\"00\" when
 (RAW_EN='0') else f_dropped_pkts;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 8000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 24011,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "96000,-2000,116000,6000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 24012,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
uid 24013,0
va (VaSet
font "charter,8,0"
)
xt "96300,-2000,97700,-1000"
st "eb3"
blo "96300,-1200"
tm "HdlTextNameMgr"
)
*180 (Text
uid 24014,0
va (VaSet
font "charter,8,0"
)
xt "96300,-1000,96800,0"
st "3"
blo "96300,-200"
tm "HdlTextNumberMgr"
)
]
)
)
*181 (Net
uid 24330,0
lang 2
decl (Decl
n "serdata_i"
t "std_logic"
o 18
suid 353,0
)
declText (MLText
uid 24331,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*182 (Net
uid 24340,0
lang 2
decl (Decl
n "serdata16_i"
t "std_logic"
o 16
suid 354,0
)
declText (MLText
uid 24341,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*183 (Net
uid 24350,0
lang 2
decl (Decl
n "serdata32_i"
t "std_logic"
o 17
suid 355,0
)
declText (MLText
uid 24351,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*184 (PortIoIn
uid 24352,0
shape (CompositeShape
uid 24353,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24354,0
sl 0
ro 270
xt "-50000,-19375,-48500,-18625"
)
(Line
uid 24355,0
sl 0
ro 270
xt "-48500,-19000,-48000,-19000"
pts [
"-48500,-19000"
"-48000,-19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24356,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24357,0
va (VaSet
isHidden 1
)
xt "-55900,-19500,-51000,-18500"
st "serdata16_i"
ju 2
blo "-51000,-18700"
tm "WireNameMgr"
)
)
)
*185 (PortIoIn
uid 24358,0
shape (CompositeShape
uid 24359,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24360,0
sl 0
ro 270
xt "-50000,-17375,-48500,-16625"
)
(Line
uid 24361,0
sl 0
ro 270
xt "-48500,-17000,-48000,-17000"
pts [
"-48500,-17000"
"-48000,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 24362,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24363,0
va (VaSet
isHidden 1
)
xt "-55900,-17500,-51000,-16500"
st "serdata32_i"
ju 2
blo "-51000,-16700"
tm "WireNameMgr"
)
)
)
*186 (MWC
uid 24553,0
optionalChildren [
*187 (CptPort
uid 24562,0
optionalChildren [
*188 (Line
uid 24567,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,27000,-37999,27000"
pts [
"-39000,27000"
"-37999,27000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 24563,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,26625,-39000,27375"
)
tg (CPTG
uid 24564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24565,0
sl 0
va (VaSet
isHidden 1
)
xt "-40725,24275,-39025,25275"
st "din7"
blo "-40725,25075"
)
s (Text
uid 24566,0
sl 0
va (VaSet
)
xt "-40725,25275,-40725,25275"
blo "-40725,25275"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din7"
t "std_logic"
o 20
)
)
)
*189 (CptPort
uid 24568,0
optionalChildren [
*190 (Line
uid 24573,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,25000,-37999,25000"
pts [
"-39000,25000"
"-37999,25000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 24569,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,24625,-39000,25375"
)
tg (CPTG
uid 24570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24571,0
sl 0
va (VaSet
isHidden 1
)
xt "-38000,24000,-36300,25000"
st "din6"
blo "-38000,24800"
)
s (Text
uid 24572,0
sl 0
va (VaSet
)
xt "-38000,25000,-38000,25000"
blo "-38000,25000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din6"
t "std_logic"
o 19
)
)
)
*191 (CptPort
uid 24574,0
optionalChildren [
*192 (Line
uid 24579,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,23000,-37999,23000"
pts [
"-39000,23000"
"-37999,23000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 24575,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,22625,-39000,23375"
)
tg (CPTG
uid 24576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24577,0
sl 0
va (VaSet
isHidden 1
)
xt "-38000,22000,-36300,23000"
st "din5"
blo "-38000,22800"
)
s (Text
uid 24578,0
sl 0
va (VaSet
)
xt "-38000,23000,-38000,23000"
blo "-38000,23000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din5"
t "std_logic"
o 9
)
)
)
*193 (CptPort
uid 24580,0
optionalChildren [
*194 (Line
uid 24585,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,21000,-37999,21000"
pts [
"-39000,21000"
"-37999,21000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 24581,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,20625,-39000,21375"
)
tg (CPTG
uid 24582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24583,0
sl 0
va (VaSet
isHidden 1
)
xt "-38000,20000,-36300,21000"
st "din4"
blo "-38000,20800"
)
s (Text
uid 24584,0
sl 0
va (VaSet
)
xt "-38000,21000,-38000,21000"
blo "-38000,21000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din4"
t "std_logic"
o 8
)
)
)
*195 (CptPort
uid 24586,0
optionalChildren [
*196 (Line
uid 24591,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,19000,-37999,19000"
pts [
"-39000,19000"
"-37999,19000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 24587,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,18625,-39000,19375"
)
tg (CPTG
uid 24588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24589,0
sl 0
va (VaSet
isHidden 1
)
xt "-38000,18000,-36300,19000"
st "din3"
blo "-38000,18800"
)
s (Text
uid 24590,0
sl 0
va (VaSet
)
xt "-38000,19000,-38000,19000"
blo "-38000,19000"
)
)
thePort (LogicalPort
decl (Decl
n "din3"
t "std_logic"
o 27
)
)
)
*197 (CptPort
uid 24592,0
optionalChildren [
*198 (Line
uid 24597,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,17000,-37999,17000"
pts [
"-39000,17000"
"-37999,17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 24593,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,16625,-39000,17375"
)
tg (CPTG
uid 24594,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24595,0
sl 0
va (VaSet
isHidden 1
)
xt "-38000,16000,-36300,17000"
st "din2"
blo "-38000,16800"
)
s (Text
uid 24596,0
sl 0
va (VaSet
)
xt "-38000,17000,-38000,17000"
blo "-38000,17000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din2"
t "std_logic"
o 18
)
)
)
*199 (CptPort
uid 24598,0
optionalChildren [
*200 (Line
uid 24603,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,15000,-37999,15000"
pts [
"-39000,15000"
"-37999,15000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 24599,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,14625,-39000,15375"
)
tg (CPTG
uid 24600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24601,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-38000,14100,-36000,15000"
st "din1"
blo "-38000,14800"
)
s (Text
uid 24602,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-38000,15000,-38000,15000"
blo "-38000,15000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din1"
t "std_logic"
o 18
)
)
)
*201 (CptPort
uid 24604,0
optionalChildren [
*202 (Line
uid 24609,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,13000,-37999,13000"
pts [
"-39000,13000"
"-37999,13000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 24605,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,12625,-39000,13375"
)
tg (CPTG
uid 24606,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24607,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-38000,12100,-36000,13000"
st "din0"
blo "-38000,12800"
)
s (Text
uid 24608,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-38000,13000,-38000,13000"
blo "-38000,13000"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din0"
t "std_logic"
o 18
)
)
)
*203 (CptPort
uid 24610,0
optionalChildren [
*204 (Line
uid 24615,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-35999,20000,-35000,20000"
pts [
"-35000,20000"
"-35999,20000"
]
)
*205 (Property
uid 24616,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 24611,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-35000,19625,-34250,20375"
)
tg (CPTG
uid 24612,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24613,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-34449,19527,-32449,20427"
st "dout"
ju 2
blo "-32449,20227"
)
s (Text
uid 24614,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-32449,20427,-32449,20427"
ju 2
blo "-32449,20427"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
o 64
)
)
)
*206 (CptPort
uid 24617,0
optionalChildren [
*207 (Line
uid 24622,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-37000,12000,-37000,18668"
pts [
"-37000,12000"
"-37000,18668"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 24618,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-37375,11250,-36625,12000"
)
tg (CPTG
uid 24619,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24620,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-37473,9433,-36573,10933"
st "sel"
ju 2
blo "-36773,9433"
)
s (Text
uid 24621,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "-36573,9433,-36573,9433"
ju 2
blo "-36573,9433"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(2 downto 0)"
o 70
)
)
)
*208 (CommentGraphic
uid 24623,0
shape (CustomPolygon
pts [
"-38000,18000"
"-36000,19334"
"-36000,20666"
"-38000,22000"
"-38000,18000"
]
uid 24624,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,18000,-36000,22000"
)
oxt "7000,7000,9000,11000"
)
*209 (CommentGraphic
uid 24625,0
optionalChildren [
*210 (Property
uid 24627,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-38000,22000"
"-38000,27000"
]
uid 24626,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-38000,22000,-38000,27000"
)
oxt "7000,11000,7000,11000"
)
*211 (CommentGraphic
uid 24628,0
optionalChildren [
*212 (Property
uid 24630,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-38000,18000"
"-38000,13000"
]
uid 24629,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-38000,13000,-38000,18000"
)
oxt "7000,7000,7000,7000"
)
*213 (CommentText
uid 24631,0
shape (Rectangle
uid 24632,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-38000,18494,-36000,20000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 24633,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37800,18694,-36800,19594"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*214 (CommentText
uid 24634,0
shape (Rectangle
uid 24635,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-37998,20444,-36000,22000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 24636,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37798,20644,-36798,21544"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*215 (CommentText
uid 24637,0
shape (Rectangle
uid 24638,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-37889,19483,-35889,20483"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 24639,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37689,19683,-36189,20583"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 24554,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "-39000,12000,-35000,28000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 24555,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*216 (Text
uid 24556,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-37650,26200,-32350,27200"
st "moduleware"
blo "-37650,27000"
)
*217 (Text
uid 24557,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-37650,27100,-35850,28100"
st "mux"
blo "-37650,27900"
)
*218 (Text
uid 24558,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-37650,27200,-32950,28200"
st "Udatamux2"
blo "-37650,28000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24559,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24560,0
text (MLText
uid 24561,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-5700,-42000,-5700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*219 (Net
uid 24700,0
lang 2
decl (Decl
n "serdata_histo"
t "std_logic"
o 64
suid 363,0
)
declText (MLText
uid 24701,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*220 (Net
uid 24712,0
decl (Decl
n "para_histo_en"
t "std_logic"
posAdd 0
o 58
suid 364,0
)
declText (MLText
uid 24713,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*221 (Net
uid 25230,0
decl (Decl
n "STREAM_ID"
t "integer"
o 4
suid 366,0
)
declText (MLText
uid 25231,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*222 (Net
uid 25647,0
decl (Decl
n "f_lls"
t "t_llsrc"
prec "--out"
preAdd 0
o 44
suid 367,0
)
declText (MLText
uid 25648,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*223 (Net
uid 25657,0
decl (Decl
n "RAW_EN"
t "std_logic"
o 2
suid 369,0
)
declText (MLText
uid 25658,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*224 (Net
uid 25704,0
decl (Decl
n "p_lls"
t "t_llsrc"
prec "--out"
preAdd 0
o 57
suid 370,0
)
declText (MLText
uid 25705,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*225 (Net
uid 25706,0
decl (Decl
n "HST_EN"
t "std_logic"
o 1
suid 371,0
)
declText (MLText
uid 25707,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*226 (SaComponent
uid 25752,0
optionalChildren [
*227 (CptPort
uid 25716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25717,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,19625,34000,20375"
)
tg (CPTG
uid 25718,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25719,0
va (VaSet
)
xt "35000,19500,38600,20500"
st "abcdata_i"
blo "35000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "abcdata_i"
t "std_logic"
o 4
suid 1,0
)
)
)
*228 (CptPort
uid 25720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25721,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,14625,34000,15375"
)
tg (CPTG
uid 25722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25723,0
va (VaSet
)
xt "35000,14500,36000,15500"
st "clk"
blo "35000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
o 9
suid 2,0
)
)
)
*229 (CptPort
uid 25724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25725,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,24625,34000,25375"
)
tg (CPTG
uid 25726,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25727,0
va (VaSet
)
xt "35000,24500,41000,25500"
st "debug_mode_i"
blo "35000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "debug_mode_i"
t "std_logic"
o 6
suid 3,0
)
)
)
*230 (CptPort
uid 25728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25729,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,17625,34000,18375"
)
tg (CPTG
uid 25730,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25731,0
va (VaSet
)
xt "35000,17500,35900,18500"
st "en"
blo "35000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
preAdd 0
o 3
suid 4,0
)
)
)
*231 (CptPort
uid 25732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25733,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,15625,34000,16375"
)
tg (CPTG
uid 25734,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25735,0
va (VaSet
)
xt "35000,15500,36000,16500"
st "rst"
blo "35000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "-- HSIO switch2, code_reload#"
posAdd 0
o 2
suid 12,0
)
)
)
*232 (CptPort
uid 25736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25737,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,22625,34000,23375"
)
tg (CPTG
uid 25738,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25739,0
va (VaSet
)
xt "35000,22500,40400,23500"
st "start_hstro_i"
blo "35000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "start_hstro_i"
t "std_logic"
o 5
suid 13,0
)
)
)
*233 (CptPort
uid 25740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25741,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,16625,53750,17375"
)
tg (CPTG
uid 25742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25743,0
va (VaSet
)
xt "50400,16500,52000,17500"
st "lld_i"
ju 2
blo "52000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 8
suid 15,0
)
)
)
*234 (CptPort
uid 25744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,12625,53750,13375"
)
tg (CPTG
uid 25746,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25747,0
va (VaSet
)
xt "50200,12500,52000,13500"
st "lls_o"
ju 2
blo "52000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
o 7
suid 16,0
)
)
)
*235 (CptPort
uid 25748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,12625,34000,13375"
)
tg (CPTG
uid 25750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25751,0
va (VaSet
)
xt "35000,12500,39800,13500"
st "STREAM_ID"
blo "35000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "STREAM_ID"
t "integer"
o 1
suid 17,0
)
)
)
]
shape (Rectangle
uid 25753,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,12000,53000,28000"
)
oxt "15000,13000,34000,27000"
ttg (MlTextGroup
uid 25754,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*236 (Text
uid 25755,0
va (VaSet
font "helvetica,8,1"
)
xt "38550,15000,41150,16000"
st "parser"
blo "38550,15800"
tm "BdLibraryNameMgr"
)
*237 (Text
uid 25756,0
va (VaSet
font "helvetica,8,1"
)
xt "38550,16000,45450,17000"
st "parser_tom_top"
blo "38550,16800"
tm "CptNameMgr"
)
*238 (Text
uid 25757,0
va (VaSet
font "helvetica,8,1"
)
xt "38550,17000,43550,18000"
st "Uparsertop"
blo "38550,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 25758,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 25759,0
text (MLText
uid 25760,0
va (VaSet
font "clean,8,0"
)
xt "36000,10400,55000,12000"
st "-- STREAM_ID       : integer := 0;
histogram_width = 16    ( integer )  "
)
header ""
)
elements [
(GiElement
name "histogram_width"
type "integer"
value "16"
pr "-- STREAM_ID       : integer := 0;"
apr 0
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*239 (SaComponent
uid 25839,0
optionalChildren [
*240 (CptPort
uid 25767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,33625,34000,34375"
)
tg (CPTG
uid 25769,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25770,0
va (VaSet
)
xt "35000,33500,36000,34500"
st "clk"
blo "35000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 17
suid 1,0
)
)
)
*241 (CptPort
uid 25771,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25772,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,38625,34000,39375"
)
tg (CPTG
uid 25773,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25774,0
va (VaSet
)
xt "35000,38500,39300,39500"
st "req_stat_i"
blo "35000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "req_stat_i"
t "std_logic"
prec "-- stats"
preAdd 0
o 4
suid 5,0
)
)
)
*242 (CptPort
uid 25775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,34625,34000,35375"
)
tg (CPTG
uid 25777,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25778,0
va (VaSet
)
xt "35000,34500,36000,35500"
st "rst"
blo "35000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 18
suid 6,0
)
)
)
*243 (CptPort
uid 25779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,40625,34000,41375"
)
tg (CPTG
uid 25781,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25782,0
va (VaSet
)
xt "35000,40500,39500,41500"
st "strm_reg_i"
blo "35000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "strm_reg_i"
t "slv16"
posAdd 0
o 5
suid 9,0
)
)
)
*244 (CptPort
uid 25783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,41625,34000,42375"
)
tg (CPTG
uid 25785,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25786,0
va (VaSet
)
xt "35000,41500,41500,42500"
st "dropped_pkts_i"
blo "35000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "dropped_pkts_i"
t "slv8"
o 9
suid 10,0
)
)
)
*245 (CptPort
uid 25787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,51625,34000,52375"
)
tg (CPTG
uid 25789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25790,0
va (VaSet
)
xt "35000,51500,41600,52500"
st "busy_en_delta_i"
blo "35000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "busy_en_delta_i"
t "std_logic"
o 12
suid 11,0
)
)
)
*246 (CptPort
uid 25791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25792,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,50625,34000,51375"
)
tg (CPTG
uid 25793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25794,0
va (VaSet
)
xt "35000,50500,41100,51500"
st "busy_en_fifo_i"
blo "35000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "busy_en_fifo_i"
t "std_logic"
posAdd 0
o 13
suid 12,0
)
)
)
*247 (CptPort
uid 25795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25796,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,51625,53750,52375"
)
tg (CPTG
uid 25797,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25798,0
va (VaSet
)
xt "49300,51500,52000,52500"
st "busy_o"
ju 2
blo "52000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "busy_o"
t "std_logic"
preAdd 0
o 16
suid 13,0
)
)
)
*248 (CptPort
uid 25799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,42625,34000,43375"
)
tg (CPTG
uid 25801,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25802,0
va (VaSet
)
xt "35000,42500,40100,43500"
st "fifo_count_i"
blo "35000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_count_i"
t "slv2"
o 10
suid 14,0
)
)
)
*249 (CptPort
uid 25803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,43625,34000,44375"
)
tg (CPTG
uid 25805,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25806,0
va (VaSet
)
xt "35000,43500,41700,44500"
st "len_fifo_count_i"
blo "35000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "len_fifo_count_i"
t "slv2"
o 11
suid 15,0
)
)
)
*250 (CptPort
uid 25807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,49625,34000,50375"
)
tg (CPTG
uid 25809,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25810,0
va (VaSet
)
xt "35000,49500,40900,50500"
st "header_seen_i"
blo "35000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "header_seen_i"
t "std_logic"
o 7
suid 16,0
)
)
)
*251 (CptPort
uid 25811,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25812,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,36625,34000,37375"
)
tg (CPTG
uid 25813,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25814,0
va (VaSet
)
xt "35000,36500,38000,37500"
st "trig80_i"
blo "35000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "trig80_i"
t "std_logic"
o 8
suid 17,0
)
)
)
*252 (CptPort
uid 25815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25816,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,37625,53750,38375"
)
tg (CPTG
uid 25817,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25818,0
va (VaSet
)
xt "50400,37500,52000,38500"
st "lld_i"
ju 2
blo "52000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 3
suid 19,0
)
)
)
*253 (CptPort
uid 25819,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25820,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,36625,53750,37375"
)
tg (CPTG
uid 25821,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25822,0
va (VaSet
)
xt "50200,36500,52000,37500"
st "lls_o"
ju 2
blo "52000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "-- locallink tx interface"
preAdd 0
o 2
suid 20,0
)
)
)
*254 (CptPort
uid 25823,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25824,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,46625,34000,47375"
)
tg (CPTG
uid 25825,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25826,0
va (VaSet
)
xt "35000,46500,39600,47500"
st "deser_en_i"
blo "35000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "deser_en_i"
t "std_logic"
prec "--hd_delta_max_i   : in  slv6;"
preAdd 0
o 14
suid 21,0
)
)
)
*255 (CptPort
uid 25827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,45625,34000,46375"
)
tg (CPTG
uid 25829,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25830,0
va (VaSet
)
xt "35000,45500,39500,46500"
st "histo_en_i"
blo "35000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "histo_en_i"
t "std_logic"
posAdd 0
o 15
suid 22,0
)
)
)
*256 (CptPort
uid 25831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,52625,34000,53375"
)
tg (CPTG
uid 25833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25834,0
va (VaSet
)
xt "35000,52500,41900,53500"
st "reg_busy_delta_i"
blo "35000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "reg_busy_delta_i"
t "slv16"
o 6
suid 23,0
)
)
)
*257 (CptPort
uid 25835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,31625,34000,32375"
)
tg (CPTG
uid 25837,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25838,0
va (VaSet
)
xt "35000,31500,39800,32500"
st "STREAM_ID"
blo "35000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "STREAM_ID"
t "integer"
o 1
suid 24,0
)
)
)
]
shape (Rectangle
uid 25840,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,31000,53000,55000"
)
oxt "15000,13000,34000,35000"
ttg (MlTextGroup
uid 25841,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*258 (Text
uid 25842,0
va (VaSet
font "helvetica,8,1"
)
xt "44800,33000,46500,34000"
st "hsio"
blo "44800,33800"
tm "BdLibraryNameMgr"
)
*259 (Text
uid 25843,0
va (VaSet
font "helvetica,8,1"
)
xt "44800,34000,50200,35000"
st "ro_unit_stat"
blo "44800,34800"
tm "CptNameMgr"
)
*260 (Text
uid 25844,0
va (VaSet
font "helvetica,8,1"
)
xt "44800,35000,47800,36000"
st "Urustat"
blo "44800,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 25845,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 25846,0
text (MLText
uid 25847,0
va (VaSet
font "clean,8,0"
)
xt "37000,32000,37000,32000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*261 (SaComponent
uid 26236,0
optionalChildren [
*262 (CptPort
uid 26116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-24375,34000,-23625"
)
tg (CPTG
uid 26118,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26119,0
va (VaSet
)
xt "35000,-24500,36000,-23500"
st "clk"
blo "35000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 30
suid 1,0
)
)
)
*263 (CptPort
uid 26120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26121,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-23375,34000,-22625"
)
tg (CPTG
uid 26122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26123,0
va (VaSet
)
xt "35000,-23500,36000,-22500"
st "rst"
blo "35000,-22700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 31
suid 2,0
)
)
)
*264 (CptPort
uid 26124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-13375,53750,-12625"
)
tg (CPTG
uid 26126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26127,0
va (VaSet
)
xt "47100,-13500,52000,-12500"
st "fifo_data_o"
ju 2
blo "52000,-12700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_data_o"
t "slv16"
o 18
suid 11,0
)
)
)
*265 (CptPort
uid 26128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-16375,53750,-15625"
)
tg (CPTG
uid 26130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26131,0
va (VaSet
)
xt "48200,-16500,52000,-15500"
st "fifo_we_o"
ju 2
blo "52000,-15700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_we_o"
t "std_logic"
prec "-- output fifo interface"
preAdd 0
o 15
suid 12,0
)
)
)
*266 (CptPort
uid 26132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-14375,53750,-13625"
)
tg (CPTG
uid 26134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26135,0
va (VaSet
)
xt "47500,-14500,52000,-13500"
st "fifo_eof_o"
ju 2
blo "52000,-13700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_eof_o"
t "std_logic"
o 16
suid 13,0
)
)
)
*267 (CptPort
uid 26136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-15375,53750,-14625"
)
tg (CPTG
uid 26138,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26139,0
va (VaSet
)
xt "47500,-15500,52000,-14500"
st "fifo_sof_o"
ju 2
blo "52000,-14700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_sof_o"
t "std_logic"
o 17
suid 14,0
)
)
)
*268 (CptPort
uid 26140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-2375,34000,-1625"
)
tg (CPTG
uid 26142,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26143,0
va (VaSet
)
xt "35000,-2500,40700,-1500"
st "bcid_i : (11:0)"
blo "35000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "bcid_i"
t "std_logic_vector"
b "(11 downto 0)"
posAdd 0
o 27
suid 34,0
)
)
)
*269 (CptPort
uid 26144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-19375,34000,-18625"
)
tg (CPTG
uid 26146,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26147,0
va (VaSet
)
xt "35000,-19500,41400,-18500"
st "capture_mode_i"
blo "35000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "capture_mode_i"
t "std_logic"
o 9
suid 36,0
)
)
)
*270 (CptPort
uid 26148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-20375,34000,-19625"
)
tg (CPTG
uid 26150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26151,0
va (VaSet
)
xt "35000,-20500,35900,-19500"
st "en"
blo "35000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
prec "-- infra"
preAdd 0
o 29
suid 37,0
)
)
)
*271 (CptPort
uid 26152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-18375,34000,-17625"
)
tg (CPTG
uid 26154,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26155,0
va (VaSet
)
xt "35000,-18500,40700,-17500"
st "gendata_sel_i"
blo "35000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "gendata_sel_i"
t "std_logic"
o 8
suid 38,0
)
)
)
*272 (CptPort
uid 26156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-1375,34000,-625"
)
tg (CPTG
uid 26158,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26159,0
va (VaSet
)
xt "35000,-1500,40500,-500"
st "l1id_i : (23:0)"
blo "35000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "l1id_i"
t "std_logic_vector"
b "(23 downto 0)"
prec "-- header details"
preAdd 0
o 26
suid 40,0
)
)
)
*273 (CptPort
uid 26160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,6625,53750,7375"
)
tg (CPTG
uid 26162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26163,0
va (VaSet
)
xt "45200,6500,52000,7500"
st "dropped_pkts_o"
ju 2
blo "52000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dropped_pkts_o"
t "slv8"
prec "-- deser monitoring"
preAdd 0
o 28
suid 43,0
)
)
)
*274 (CptPort
uid 26164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26165,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-8375,53750,-7625"
)
tg (CPTG
uid 26166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26167,0
va (VaSet
)
xt "46000,-8500,52000,-7500"
st "data_truncd_o"
ju 2
blo "52000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_truncd_o"
t "std_logic"
posAdd 0
o 21
suid 46,0
)
)
)
*275 (CptPort
uid 26168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26169,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,1625,34000,2375"
)
tg (CPTG
uid 26170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26171,0
va (VaSet
)
xt "35000,1500,41200,2500"
st "fifo_near_full_i"
blo "35000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_near_full_i"
t "std_logic"
prec "-- fifo monitoring"
preAdd 0
o 22
suid 47,0
)
)
)
*276 (CptPort
uid 26172,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26173,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,625,34000,1375"
)
tg (CPTG
uid 26174,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26175,0
va (VaSet
)
xt "35000,500,39100,1500"
st "fifo_full_i"
blo "35000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_full_i"
t "std_logic"
o 23
suid 49,0
)
)
)
*277 (CptPort
uid 26176,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26177,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-16375,34000,-15625"
)
tg (CPTG
uid 26178,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26179,0
va (VaSet
)
xt "35000,-16500,41100,-15500"
st "capture_start_i"
blo "35000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "capture_start_i"
t "std_logic"
posAdd 0
o 13
suid 50,0
)
)
)
*278 (CptPort
uid 26180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26181,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-11375,53750,-10625"
)
tg (CPTG
uid 26182,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26183,0
va (VaSet
)
xt "44400,-11500,52000,-10500"
st "data_len_o : (10:0)"
ju 2
blo "52000,-10700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_len_o"
t "std_logic_vector"
b "(10 downto 0)"
o 19
suid 51,0
)
)
)
*279 (CptPort
uid 26184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,-10375,53750,-9625"
)
tg (CPTG
uid 26186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26187,0
va (VaSet
)
xt "45900,-10500,52000,-9500"
st "data_len_wr_o"
ju 2
blo "52000,-9700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_len_wr_o"
t "std_logic"
o 20
suid 52,0
)
)
)
*280 (CptPort
uid 26188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,3625,34000,4375"
)
tg (CPTG
uid 26190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26191,0
va (VaSet
)
xt "35000,3500,40700,4500"
st "len_fifo_full_i"
blo "35000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "len_fifo_full_i"
t "std_logic"
o 25
suid 53,0
)
)
)
*281 (CptPort
uid 26192,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26193,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,4625,34000,5375"
)
tg (CPTG
uid 26194,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26195,0
va (VaSet
)
xt "35000,4500,42800,5500"
st "len_fifo_near_full_i"
blo "35000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "len_fifo_near_full_i"
t "std_logic"
o 24
suid 54,0
)
)
)
*282 (CptPort
uid 26196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-22375,34000,-21625"
)
tg (CPTG
uid 26198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26199,0
va (VaSet
)
xt "35000,-22500,42100,-21500"
st "mode40_strobe_i"
blo "35000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "mode40_strobe_i"
t "std_logic"
prec "--ocrawcom_start_i     : in     std_logic;"
preAdd 0
o 14
suid 56,0
)
)
)
*283 (CptPort
uid 26200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-5375,34000,-4625"
)
tg (CPTG
uid 26202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26203,0
va (VaSet
)
xt "35000,-5500,44300,-4500"
st "sr_data_word_i : (15:0)"
blo "35000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "sr_data_word_i"
t "std_logic_vector"
b "(15 downto 0)"
o 3
suid 58,0
)
)
)
*284 (CptPort
uid 26204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26205,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-7375,34000,-6625"
)
tg (CPTG
uid 26206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26207,0
va (VaSet
)
xt "35000,-7500,41500,-6500"
st "tseen_lch_clr_o"
blo "35000,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tseen_lch_clr_o"
t "std_logic"
o 7
suid 59,0
)
)
)
*285 (CptPort
uid 26208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-8375,34000,-7625"
)
tg (CPTG
uid 26210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26211,0
va (VaSet
)
xt "35000,-8500,39800,-7500"
st "tseen_lch_i"
blo "35000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "tseen_lch_i"
t "std_logic"
o 6
suid 60,0
)
)
)
*286 (CptPort
uid 26212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-15375,34000,-14625"
)
tg (CPTG
uid 26214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26215,0
va (VaSet
)
xt "35000,-15500,42900,-14500"
st "capture_len_i : (8:0)"
blo "35000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "capture_len_i"
t "std_logic_vector"
b "(8 downto 0)"
o 11
suid 62,0
)
)
)
*287 (CptPort
uid 26216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-13375,34000,-12625"
)
tg (CPTG
uid 26218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26219,0
va (VaSet
)
xt "35000,-13500,40900,-12500"
st "header_seen_i"
blo "35000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "header_seen_i"
t "std_logic"
o 4
suid 63,0
)
)
)
*288 (CptPort
uid 26220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-9375,34000,-8625"
)
tg (CPTG
uid 26222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26223,0
va (VaSet
)
xt "35000,-9500,40500,-8500"
st "trailer_seen_i"
blo "35000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "trailer_seen_i"
t "std_logic"
o 5
suid 64,0
)
)
)
*289 (CptPort
uid 26224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,6625,34000,7375"
)
tg (CPTG
uid 26226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26227,0
va (VaSet
)
xt "35000,6500,41800,7500"
st "strm_src_i : (2:0)"
blo "35000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "strm_src_i"
t "std_logic_vector"
b "(2 downto 0)"
o 12
suid 65,0
)
)
)
*290 (CptPort
uid 26228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-27375,34000,-26625"
)
tg (CPTG
uid 26230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26231,0
va (VaSet
)
xt "35000,-27500,39800,-26500"
st "STREAM_ID"
blo "35000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "STREAM_ID"
t "integer"
o 1
suid 66,0
)
)
)
*291 (CptPort
uid 26232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-26375,34000,-25625"
)
tg (CPTG
uid 26234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26235,0
va (VaSet
)
xt "35000,-26500,42000,-25500"
st "RAW_MULTI_EN"
blo "35000,-25700"
)
)
thePort (LogicalPort
decl (Decl
n "RAW_MULTI_EN"
t "std_logic"
o 2
suid 67,0
)
)
)
*292 (CptPort
uid 27209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,-17375,34000,-16625"
)
tg (CPTG
uid 27211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27212,0
va (VaSet
)
xt "35000,-17500,42200,-16500"
st "wide_cap_mode_i"
blo "35000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "wide_cap_mode_i"
t "std_logic"
o 10
suid 68,0
)
)
)
]
shape (Rectangle
uid 26237,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,-28000,53000,9000"
)
oxt "24000,-26000,46000,11000"
ttg (MlTextGroup
uid 26238,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*293 (Text
uid 26239,0
va (VaSet
font "helvetica,8,1"
)
xt "45350,-28000,47050,-27000"
st "hsio"
blo "45350,-27200"
tm "BdLibraryNameMgr"
)
*294 (Text
uid 26240,0
va (VaSet
font "helvetica,8,1"
)
xt "45350,-27000,48950,-26000"
st "ro_deser"
blo "45350,-26200"
tm "CptNameMgr"
)
*295 (Text
uid 26241,0
va (VaSet
font "helvetica,8,1"
)
xt "45350,-26000,48250,-25000"
st "Udeser"
blo "45350,-25200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26242,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26243,0
text (MLText
uid 26244,0
va (VaSet
font "clean,8,0"
)
xt "37000,-27800,37000,-27800"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*296 (PortIoIn
uid 26275,0
shape (CompositeShape
uid 26276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26277,0
sl 0
ro 270
xt "-50000,32625,-48500,33375"
)
(Line
uid 26278,0
sl 0
ro 270
xt "-48500,33000,-48000,33000"
pts [
"-48500,33000"
"-48000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26279,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26280,0
va (VaSet
isHidden 1
)
xt "-54600,32500,-51000,33500"
st "RAW_EN"
ju 2
blo "-51000,33300"
tm "WireNameMgr"
)
)
)
*297 (PortIoIn
uid 26289,0
shape (CompositeShape
uid 26290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26291,0
sl 0
ro 270
xt "-50000,31625,-48500,32375"
)
(Line
uid 26292,0
sl 0
ro 270
xt "-48500,32000,-48000,32000"
pts [
"-48500,32000"
"-48000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26293,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26294,0
va (VaSet
isHidden 1
)
xt "-54300,31500,-51000,32500"
st "HST_EN"
ju 2
blo "-51000,32300"
tm "WireNameMgr"
)
)
)
*298 (PortIoIn
uid 26295,0
shape (CompositeShape
uid 26296,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26297,0
sl 0
ro 270
xt "-50000,29625,-48500,30375"
)
(Line
uid 26298,0
sl 0
ro 270
xt "-48500,30000,-48000,30000"
pts [
"-48500,30000"
"-48000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26299,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26300,0
va (VaSet
isHidden 1
)
xt "-55800,29500,-51000,30500"
st "STREAM_ID"
ju 2
blo "-51000,30300"
tm "WireNameMgr"
)
)
)
*299 (PortIoIn
uid 26301,0
shape (CompositeShape
uid 26302,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26303,0
sl 0
ro 270
xt "-50000,30625,-48500,31375"
)
(Line
uid 26304,0
sl 0
ro 270
xt "-48500,31000,-48000,31000"
pts [
"-48500,31000"
"-48000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26305,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26306,0
va (VaSet
isHidden 1
)
xt "-58000,30500,-51000,31500"
st "RAW_MULTI_EN"
ju 2
blo "-51000,31300"
tm "WireNameMgr"
)
)
)
*300 (Net
uid 26319,0
decl (Decl
n "RAW_MULTI_EN"
t "std_logic"
o 3
suid 373,0
)
declText (MLText
uid 26320,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*301 (Net
uid 26335,0
decl (Decl
n "f_data_count"
t "std_logic_vector"
b "(1 downto 0)"
o 41
suid 374,0
)
declText (MLText
uid 26336,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*302 (Net
uid 26337,0
decl (Decl
n "f_len_fifo_data_count"
t "std_logic_vector"
b "(1 downto 0)"
o 43
suid 375,0
)
declText (MLText
uid 26338,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*303 (CommentText
uid 26351,0
shape (Rectangle
uid 26352,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "95000,-6000,126000,-4000"
)
oxt "0,0,15000,5000"
text (MLText
uid 26353,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "95200,-5800,125100,-4600"
st "
*** Hack to account for lack of generics in synth-block building
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 30600
)
)
*304 (Net
uid 26354,0
decl (Decl
n "f_dropped_pkts"
t "slv8"
prec "-- deser monitoring"
preAdd 0
o 42
suid 376,0
)
declText (MLText
uid 26355,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*305 (SaComponent
uid 27520,0
optionalChildren [
*306 (CptPort
uid 27496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,18625,97000,19375"
)
tg (CPTG
uid 27498,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27499,0
va (VaSet
)
xt "98000,18500,99000,19500"
st "clk"
blo "98000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 6
suid 1,0
)
)
)
*307 (CptPort
uid 27500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,19625,97000,20375"
)
tg (CPTG
uid 27502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27503,0
va (VaSet
)
xt "98000,19500,99000,20500"
st "rst"
blo "98000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 5
suid 8,0
)
)
)
*308 (CptPort
uid 27504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27505,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109000,25625,109750,26375"
)
tg (CPTG
uid 27506,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27507,0
va (VaSet
)
xt "106400,25500,108000,26500"
st "lld_i"
ju 2
blo "108000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 4
suid 15,0
)
)
)
*309 (CptPort
uid 27508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27509,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,22625,97000,23375"
)
tg (CPTG
uid 27510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27511,0
va (VaSet
)
xt "98000,22500,108200,23500"
st "lld_o : ((2**LEVELS)-1:0)"
blo "98000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lld_o"
t "std_logic_vector"
b "((2**LEVELS)-1 downto 0)"
posAdd 0
o 2
suid 16,0
)
)
)
*310 (CptPort
uid 27512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96250,21625,97000,22375"
)
tg (CPTG
uid 27514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27515,0
va (VaSet
)
xt "98000,21500,107800,22500"
st "lls_i : ((2**LEVELS)-1:0)"
blo "98000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "lls_i"
t "t_llsrc_array"
b "((2**LEVELS)-1 downto 0)"
prec "-- locallink interfaces
--in"
preAdd 0
o 1
suid 17,0
)
)
)
*311 (CptPort
uid 27516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109000,24625,109750,25375"
)
tg (CPTG
uid 27518,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27519,0
va (VaSet
)
xt "106200,24500,108000,25500"
st "lls_o"
ju 2
blo "108000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "--out"
preAdd 0
o 3
suid 18,0
)
)
)
]
shape (Rectangle
uid 27521,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "97000,18000,109000,29000"
)
oxt "34000,20000,46000,31000"
ttg (MlTextGroup
uid 27522,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*312 (Text
uid 27523,0
va (VaSet
font "helvetica,8,1"
)
xt "100700,18500,103900,19500"
st "locallink"
blo "100700,19300"
tm "BdLibraryNameMgr"
)
*313 (Text
uid 27524,0
va (VaSet
font "helvetica,8,1"
)
xt "100700,19500,105700,20500"
st "ll_automux"
blo "100700,20300"
tm "CptNameMgr"
)
*314 (Text
uid 27525,0
va (VaSet
font "helvetica,8,1"
)
xt "100700,20500,105800,21500"
st "Ullautomux"
blo "100700,21300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27526,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27527,0
text (MLText
uid 27528,0
va (VaSet
)
xt "101000,18000,111000,19000"
st "LEVELS = 2    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LEVELS"
type "integer"
value "2"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*315 (SaComponent
uid 27541,0
optionalChildren [
*316 (CptPort
uid 27529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,-16375,95000,-15625"
)
tg (CPTG
uid 27531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27532,0
va (VaSet
)
xt "96000,-16500,97500,-15500"
st "lls_i"
blo "96000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "lls_i"
t "t_llsrc"
o 1
)
)
)
*317 (CptPort
uid 27533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,-16375,106750,-15625"
)
tg (CPTG
uid 27535,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27536,0
va (VaSet
)
xt "103200,-16500,105000,-15500"
st "lls_o"
ju 2
blo "105000,-15700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
o 2
)
)
)
*318 (CptPort
uid 27537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,-15375,95000,-14625"
)
tg (CPTG
uid 27539,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27540,0
va (VaSet
)
xt "96000,-15500,97600,-14500"
st "en_i"
blo "96000,-14700"
)
)
thePort (LogicalPort
decl (Decl
n "en_i"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 27542,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "95000,-17000,106000,-14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 27543,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*319 (Text
uid 27544,0
va (VaSet
font "helvetica,8,1"
)
xt "98400,-17000,101600,-16000"
st "locallink"
blo "98400,-16200"
tm "BdLibraryNameMgr"
)
*320 (Text
uid 27545,0
va (VaSet
font "helvetica,8,1"
)
xt "98400,-16000,103600,-15000"
st "lls_en_zero"
blo "98400,-15200"
tm "CptNameMgr"
)
*321 (Text
uid 27546,0
va (VaSet
font "helvetica,8,1"
)
xt "98400,-15000,101400,-14000"
st "Ullsez0"
blo "98400,-14200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27547,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27548,0
text (MLText
uid 27549,0
va (VaSet
font "clean,8,0"
)
xt "104000,-17000,104000,-17000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*322 (SaComponent
uid 27554,0
optionalChildren [
*323 (CptPort
uid 27550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,60625,58750,61375"
)
tg (CPTG
uid 27552,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27553,0
va (VaSet
)
xt "55200,60500,57000,61500"
st "lls_o"
ju 2
blo "57000,61300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
o 1
suid 1,0
)
)
)
]
shape (Rectangle
uid 27555,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,60000,58000,63000"
)
oxt "15000,23000,28000,26000"
ttg (MlTextGroup
uid 27556,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*324 (Text
uid 27557,0
va (VaSet
font "helvetica,8,1"
)
xt "49400,60000,52600,61000"
st "locallink"
blo "49400,60800"
tm "BdLibraryNameMgr"
)
*325 (Text
uid 27558,0
va (VaSet
font "helvetica,8,1"
)
xt "49400,61000,52600,62000"
st "lls_zero"
blo "49400,61800"
tm "CptNameMgr"
)
*326 (Text
uid 27559,0
va (VaSet
font "helvetica,8,1"
)
xt "49400,62000,51900,63000"
st "Ullsz3"
blo "49400,62800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27560,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27561,0
text (MLText
uid 27562,0
va (VaSet
)
xt "35000,69000,35000,69000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*327 (SaComponent
uid 27575,0
optionalChildren [
*328 (CptPort
uid 27563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27564,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,12625,63000,13375"
)
tg (CPTG
uid 27565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27566,0
va (VaSet
)
xt "64000,12500,65500,13500"
st "lls_i"
blo "64000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "lls_i"
t "t_llsrc"
o 1
)
)
)
*329 (CptPort
uid 27567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27568,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,12625,75750,13375"
)
tg (CPTG
uid 27569,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27570,0
va (VaSet
)
xt "72200,12500,74000,13500"
st "lls_o"
ju 2
blo "74000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
o 2
)
)
)
*330 (CptPort
uid 27571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27572,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,13625,63000,14375"
)
tg (CPTG
uid 27573,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27574,0
va (VaSet
)
xt "64000,13500,65600,14500"
st "en_i"
blo "64000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "en_i"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 27576,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "63000,12000,75000,15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 27577,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*331 (Text
uid 27578,0
va (VaSet
font "helvetica,8,1"
)
xt "66400,12000,69600,13000"
st "locallink"
blo "66400,12800"
tm "BdLibraryNameMgr"
)
*332 (Text
uid 27579,0
va (VaSet
font "helvetica,8,1"
)
xt "66400,13000,71600,14000"
st "lls_en_zero"
blo "66400,13800"
tm "CptNameMgr"
)
*333 (Text
uid 27580,0
va (VaSet
font "helvetica,8,1"
)
xt "66400,14000,69400,15000"
st "Ullsez2"
blo "66400,14800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27581,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27582,0
text (MLText
uid 27583,0
va (VaSet
font "clean,8,0"
)
xt "67000,12000,67000,12000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*334 (Wire
uid 556,0
shape (OrthoPolyLine
uid 557,0
va (VaSet
vasetType 3
)
xt "-48000,39000,-42000,39000"
pts [
"-48000,39000"
"-42000,39000"
]
)
start &19
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 561,0
va (VaSet
)
xt "-48000,38000,-47000,39000"
st "clk"
blo "-48000,38800"
tm "WireNameMgr"
)
)
on &16
)
*335 (Wire
uid 562,0
shape (OrthoPolyLine
uid 563,0
va (VaSet
vasetType 3
)
xt "-48000,40000,-42000,40000"
pts [
"-48000,40000"
"-42000,40000"
]
)
start &20
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 567,0
va (VaSet
)
xt "-48000,39000,-47000,40000"
st "rst"
blo "-48000,39800"
tm "WireNameMgr"
)
)
on &12
)
*336 (Wire
uid 756,0
shape (OrthoPolyLine
uid 757,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-13000,63250,-13000"
pts [
"53750,-13000"
"63250,-13000"
]
)
start &264
end &27
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 761,0
va (VaSet
)
xt "55000,-14000,59600,-13000"
st "deser_data"
blo "55000,-13200"
tm "WireNameMgr"
)
)
on &21
)
*337 (Wire
uid 929,0
shape (OrthoPolyLine
uid 930,0
va (VaSet
vasetType 3
)
xt "53750,-16000,63250,-16000"
pts [
"53750,-16000"
"63250,-16000"
]
)
start &265
end &30
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 934,0
va (VaSet
)
xt "55000,-17000,58500,-16000"
st "deser_we"
blo "55000,-16200"
tm "WireNameMgr"
)
)
on &24
)
*338 (Wire
uid 937,0
shape (OrthoPolyLine
uid 938,0
va (VaSet
vasetType 3
)
xt "53750,-14000,63250,-14000"
pts [
"53750,-14000"
"63250,-14000"
]
)
start &266
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 942,0
va (VaSet
)
xt "55000,-15000,58700,-14000"
st "deser_eof"
blo "55000,-14200"
tm "WireNameMgr"
)
)
on &23
)
*339 (Wire
uid 949,0
shape (OrthoPolyLine
uid 950,0
va (VaSet
vasetType 3
)
xt "56000,-21000,63250,-21000"
pts [
"56000,-21000"
"63250,-21000"
]
)
end &37
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 956,0
va (VaSet
)
xt "57000,-22000,58000,-21000"
st "clk"
blo "57000,-21200"
tm "WireNameMgr"
)
)
on &16
)
*340 (Wire
uid 957,0
shape (OrthoPolyLine
uid 958,0
va (VaSet
vasetType 3
)
xt "56000,-20000,63250,-20000"
pts [
"56000,-20000"
"63250,-20000"
]
)
end &38
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 964,0
va (VaSet
)
xt "57000,-21000,61400,-20000"
st "strm_reset"
blo "57000,-20200"
tm "WireNameMgr"
)
)
on &108
)
*341 (Wire
uid 973,0
shape (OrthoPolyLine
uid 974,0
va (VaSet
vasetType 3
)
xt "81750,-6000,90000,-6000"
pts [
"81750,-6000"
"90000,-6000"
]
)
start &29
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 978,0
va (VaSet
)
xt "83000,-7000,85900,-6000"
st "fifo_full"
blo "83000,-6200"
tm "WireNameMgr"
)
)
on &90
)
*342 (Wire
uid 1276,0
shape (OrthoPolyLine
uid 1277,0
va (VaSet
vasetType 3
)
xt "53750,-15000,63250,-15000"
pts [
"53750,-15000"
"63250,-15000"
]
)
start &267
end &31
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1283,0
va (VaSet
)
xt "55000,-16000,58700,-15000"
st "deser_sof"
blo "55000,-15200"
tm "WireNameMgr"
)
)
on &22
)
*343 (Wire
uid 1559,0
shape (OrthoPolyLine
uid 1560,0
va (VaSet
vasetType 3
)
xt "-48000,-21000,-39000,-21000"
pts [
"-48000,-21000"
"-39000,-21000"
]
)
start &13
end &70
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1566,0
va (VaSet
)
xt "-48000,-22000,-44600,-21000"
st "serdata_i"
blo "-48000,-21200"
tm "WireNameMgr"
)
)
on &181
)
*344 (Wire
uid 2131,0
shape (OrthoPolyLine
uid 2132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,-11000,63250,-11000"
pts [
"53750,-11000"
"63250,-11000"
]
)
start &278
end &40
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2136,0
va (VaSet
)
xt "55000,-12000,61200,-11000"
st "deser_data_len"
blo "55000,-11200"
tm "WireNameMgr"
)
)
on &25
)
*345 (Wire
uid 5520,0
shape (OrthoPolyLine
uid 5521,0
va (VaSet
vasetType 3
)
xt "22000,15000,33250,15000"
pts [
"22000,15000"
"33250,15000"
]
)
end &228
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5525,0
va (VaSet
)
xt "23000,14000,24000,15000"
st "clk"
blo "23000,14800"
tm "WireNameMgr"
)
)
on &16
)
*346 (Wire
uid 5528,0
shape (OrthoPolyLine
uid 5529,0
va (VaSet
vasetType 3
)
xt "22000,16000,33250,16000"
pts [
"22000,16000"
"33250,16000"
]
)
end &231
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5533,0
va (VaSet
)
xt "23000,15000,27400,16000"
st "strm_reset"
blo "23000,15800"
tm "WireNameMgr"
)
)
on &108
)
*347 (Wire
uid 5544,0
shape (OrthoPolyLine
uid 5545,0
va (VaSet
vasetType 3
)
xt "22000,23000,33250,23000"
pts [
"22000,23000"
"33250,23000"
]
)
end &232
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5549,0
va (VaSet
)
xt "23000,22000,28800,23000"
st "strm_histo_ro"
blo "23000,22800"
tm "WireNameMgr"
)
)
on &112
)
*348 (Wire
uid 5708,0
shape (OrthoPolyLine
uid 5709,0
va (VaSet
vasetType 3
)
xt "22000,-20000,33250,-20000"
pts [
"22000,-20000"
"33250,-20000"
]
)
end &270
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5713,0
va (VaSet
)
xt "23000,-21000,26400,-20000"
st "deser_en"
blo "23000,-20200"
tm "WireNameMgr"
)
)
on &103
)
*349 (Wire
uid 5726,0
shape (OrthoPolyLine
uid 5727,0
va (VaSet
vasetType 3
)
xt "22000,18000,33250,18000"
pts [
"22000,18000"
"33250,18000"
]
)
end &230
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5731,0
va (VaSet
)
xt "23000,17000,26300,18000"
st "histo_en"
blo "23000,17800"
tm "WireNameMgr"
)
)
on &17
)
*350 (Wire
uid 6450,0
shape (OrthoPolyLine
uid 6451,0
va (VaSet
vasetType 3
)
xt "-10000,59000,-1000,59000"
pts [
"-10000,59000"
"-1000,59000"
]
)
start &95
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6457,0
va (VaSet
)
xt "-8000,58000,-4700,59000"
st "histo_en"
blo "-8000,58800"
tm "WireNameMgr"
)
)
on &17
)
*351 (Wire
uid 6510,0
shape (OrthoPolyLine
uid 6511,0
va (VaSet
vasetType 3
)
xt "56000,-18000,63250,-18000"
pts [
"56000,-18000"
"63250,-18000"
]
)
end &32
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6515,0
va (VaSet
)
xt "57000,-19000,60400,-18000"
st "deser_en"
blo "57000,-18200"
tm "WireNameMgr"
)
)
on &103
)
*352 (Wire
uid 6526,0
shape (OrthoPolyLine
uid 6527,0
va (VaSet
vasetType 3
)
xt "-35000,20000,33250,20000"
pts [
"-35000,20000"
"33250,20000"
]
)
start &203
end &227
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6533,0
va (VaSet
)
xt "-34000,19000,-28400,20000"
st "serdata_histo"
blo "-34000,19800"
tm "WireNameMgr"
)
)
on &219
)
*353 (Wire
uid 6585,0
shape (OrthoPolyLine
uid 6586,0
va (VaSet
vasetType 3
)
xt "-35000,-14000,-10750,-14000"
pts [
"-35000,-14000"
"-10750,-14000"
]
)
start &72
end &149
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6590,0
va (VaSet
)
xt "-34000,-15000,-31300,-14000"
st "serdata"
blo "-34000,-14200"
tm "WireNameMgr"
)
)
on &104
)
*354 (Wire
uid 6617,0
shape (OrthoPolyLine
uid 6618,0
va (VaSet
vasetType 3
)
xt "-48000,-13000,-39000,-13000"
pts [
"-48000,-13000"
"-39000,-13000"
]
)
start &18
end &62
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6624,0
va (VaSet
)
xt "-48000,-14000,-43300,-13000"
st "gendata0_i"
blo "-48000,-13200"
tm "WireNameMgr"
)
)
on &88
)
*355 (Wire
uid 6691,0
shape (OrthoPolyLine
uid 6692,0
va (VaSet
vasetType 3
)
xt "-10000,61000,-1000,61000"
pts [
"-10000,61000"
"-1000,61000"
]
)
start &95
es 0
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6696,0
va (VaSet
)
xt "-8000,60000,-2300,61000"
st "capture_mode"
blo "-8000,60800"
tm "WireNameMgr"
)
)
on &102
)
*356 (Wire
uid 7750,0
shape (OrthoPolyLine
uid 7751,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,-15000,33250,-15000"
pts [
"22000,-15000"
"33250,-15000"
]
)
end &286
sat 16
eat 32
sty 1
sl "(8 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7754,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7755,0
va (VaSet
)
xt "23000,-16000,28600,-15000"
st "reg_len0(8:0)"
blo "23000,-15200"
tm "WireNameMgr"
)
)
on &173
)
*357 (Wire
uid 7853,0
shape (OrthoPolyLine
uid 7854,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23000,-2000,33250,-2000"
pts [
"23000,-2000"
"33250,-2000"
]
)
start &52
end &268
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7858,0
va (VaSet
)
xt "23000,-3000,25300,-2000"
st "bcid_i"
blo "23000,-2200"
tm "WireNameMgr"
)
)
on &50
)
*358 (Wire
uid 7861,0
shape (OrthoPolyLine
uid 7862,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23000,-1000,33250,-1000"
pts [
"23000,-1000"
"33250,-1000"
]
)
start &53
end &272
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7866,0
va (VaSet
)
xt "23000,-2000,25100,-1000"
st "l1id_i"
blo "23000,-1200"
tm "WireNameMgr"
)
)
on &51
)
*359 (Wire
uid 8697,0
shape (OrthoPolyLine
uid 8698,0
va (VaSet
vasetType 3
)
xt "-48000,-11000,-39000,-11000"
pts [
"-48000,-11000"
"-39000,-11000"
]
)
start &54
end &60
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8702,0
va (VaSet
)
xt "-48000,-12000,-43300,-11000"
st "gendata1_i"
blo "-48000,-11200"
tm "WireNameMgr"
)
)
on &89
)
*360 (Wire
uid 8764,0
shape (OrthoPolyLine
uid 8765,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-49000,-25000,-37000,-22000"
pts [
"-49000,-25000"
"-38000,-25000"
"-37000,-25000"
"-37000,-22000"
]
)
end &75
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8769,0
va (VaSet
)
xt "-47000,-26000,-43800,-25000"
st "strm_src"
blo "-47000,-25200"
tm "WireNameMgr"
)
)
on &99
)
*361 (Wire
uid 8847,0
shape (OrthoPolyLine
uid 8848,0
va (VaSet
vasetType 3
)
xt "22000,25000,33250,25000"
pts [
"22000,25000"
"33250,25000"
]
)
end &229
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8852,0
va (VaSet
)
xt "23000,24000,30700,25000"
st "histo_debug_mode"
blo "23000,24800"
tm "WireNameMgr"
)
)
on &174
)
*362 (Wire
uid 9476,0
shape (OrthoPolyLine
uid 9477,0
va (VaSet
vasetType 3
)
xt "81750,-5000,90000,-5000"
pts [
"81750,-5000"
"90000,-5000"
]
)
start &36
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9481,0
va (VaSet
)
xt "83000,-6000,88500,-5000"
st "fifo_near_full"
blo "83000,-5200"
tm "WireNameMgr"
)
)
on &94
)
*363 (Wire
uid 9486,0
shape (OrthoPolyLine
uid 9487,0
va (VaSet
vasetType 3
)
xt "81750,-9000,90000,-9000"
pts [
"81750,-9000"
"90000,-9000"
]
)
start &33
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9490,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9491,0
va (VaSet
)
xt "83000,-10000,88600,-9000"
st "fifo_overflow"
blo "83000,-9200"
tm "WireNameMgr"
)
)
on &91
)
*364 (Wire
uid 9494,0
shape (OrthoPolyLine
uid 9495,0
va (VaSet
vasetType 3
)
xt "81750,-8000,90000,-8000"
pts [
"81750,-8000"
"90000,-8000"
]
)
start &34
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9499,0
va (VaSet
)
xt "83000,-9000,89000,-8000"
st "fifo_underflow"
blo "83000,-8200"
tm "WireNameMgr"
)
)
on &92
)
*365 (Wire
uid 9538,0
shape (OrthoPolyLine
uid 9539,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,4000,96000,7000"
pts [
"53750,7000"
"83000,7000"
"83000,4000"
"96000,4000"
]
)
start &273
end &177
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9543,0
va (VaSet
)
xt "83000,3000,89600,4000"
st "f_dropped_pkts"
blo "83000,3800"
tm "WireNameMgr"
)
)
on &304
)
*366 (Wire
uid 9619,0
shape (OrthoPolyLine
uid 9620,0
va (VaSet
vasetType 3
)
xt "53750,-8000,63250,-8000"
pts [
"53750,-8000"
"63250,-8000"
]
)
start &274
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9624,0
va (VaSet
)
xt "55000,-9000,62500,-8000"
st "deser_data_truncd"
blo "55000,-8200"
tm "WireNameMgr"
)
)
on &93
)
*367 (Wire
uid 10570,0
shape (OrthoPolyLine
uid 10571,0
va (VaSet
vasetType 3
)
xt "22000,-24000,33250,-24000"
pts [
"22000,-24000"
"33250,-24000"
]
)
end &262
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10575,0
va (VaSet
)
xt "23000,-25000,24000,-24000"
st "clk"
blo "23000,-24200"
tm "WireNameMgr"
)
)
on &16
)
*368 (Wire
uid 10576,0
shape (OrthoPolyLine
uid 10577,0
va (VaSet
vasetType 3
)
xt "22000,-23000,33250,-23000"
pts [
"22000,-23000"
"33250,-23000"
]
)
end &263
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10581,0
va (VaSet
)
xt "23000,-24000,27400,-23000"
st "strm_reset"
blo "23000,-23200"
tm "WireNameMgr"
)
)
on &108
)
*369 (Wire
uid 11993,0
shape (OrthoPolyLine
uid 11994,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-48000,52000,-40000,52000"
pts [
"-48000,52000"
"-40000,52000"
]
)
start &101
end &95
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12000,0
va (VaSet
)
xt "-47000,51000,-42500,52000"
st "strm_reg_i"
blo "-47000,51800"
tm "WireNameMgr"
)
)
on &100
)
*370 (Wire
uid 12069,0
shape (OrthoPolyLine
uid 12070,0
va (VaSet
vasetType 3
)
xt "-45000,-15000,-39000,-15000"
pts [
"-45000,-15000"
"-39000,-15000"
]
)
end &64
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12074,0
va (VaSet
)
xt "-43000,-16000,-41900,-15000"
st "LO"
blo "-43000,-15200"
tm "WireNameMgr"
)
)
on &15
)
*371 (Wire
uid 12117,0
shape (OrthoPolyLine
uid 12118,0
va (VaSet
vasetType 3
)
xt "-10000,58000,-1000,58000"
pts [
"-10000,58000"
"-1000,58000"
]
)
start &95
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12124,0
va (VaSet
)
xt "-8000,57000,-4600,58000"
st "deser_en"
blo "-8000,57800"
tm "WireNameMgr"
)
)
on &103
)
*372 (Wire
uid 12153,0
shape (OrthoPolyLine
uid 12154,0
va (VaSet
vasetType 3
)
xt "22000,-18000,33250,-18000"
pts [
"22000,-18000"
"33250,-18000"
]
)
end &271
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12158,0
va (VaSet
)
xt "23000,-19000,28000,-18000"
st "gendata_sel"
blo "23000,-18200"
tm "WireNameMgr"
)
)
on &106
)
*373 (Wire
uid 12161,0
shape (OrthoPolyLine
uid 12162,0
va (VaSet
vasetType 3
)
xt "-10000,62000,-1000,62000"
pts [
"-10000,62000"
"-1000,62000"
]
)
start &95
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12168,0
va (VaSet
)
xt "-8000,61000,-3000,62000"
st "gendata_sel"
blo "-8000,61800"
tm "WireNameMgr"
)
)
on &106
)
*374 (Wire
uid 12169,0
shape (OrthoPolyLine
uid 12170,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-10000,52000,-1000,52000"
pts [
"-10000,52000"
"-1000,52000"
]
)
start &95
es 0
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12176,0
va (VaSet
)
xt "-8000,51000,-4800,52000"
st "strm_src"
blo "-8000,51800"
tm "WireNameMgr"
)
)
on &99
)
*375 (Wire
uid 12177,0
shape (OrthoPolyLine
uid 12178,0
va (VaSet
vasetType 3
)
xt "22000,-19000,33250,-19000"
pts [
"22000,-19000"
"33250,-19000"
]
)
end &269
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12182,0
va (VaSet
)
xt "23000,-20000,28700,-19000"
st "capture_mode"
blo "23000,-19200"
tm "WireNameMgr"
)
)
on &102
)
*376 (Wire
uid 12191,0
shape (OrthoPolyLine
uid 12192,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-10000,51000,-1000,51000"
pts [
"-10000,51000"
"-1000,51000"
]
)
start &95
es 0
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12198,0
va (VaSet
)
xt "-8000,50000,-3900,51000"
st "strm_mode"
blo "-8000,50800"
tm "WireNameMgr"
)
)
on &107
)
*377 (Wire
uid 12201,0
shape (OrthoPolyLine
uid 12202,0
va (VaSet
vasetType 3
)
xt "-10000,69000,-1000,69000"
pts [
"-10000,69000"
"-1000,69000"
]
)
start &95
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12208,0
va (VaSet
)
xt "-8000,68000,-3600,69000"
st "strm_reset"
blo "-8000,68800"
tm "WireNameMgr"
)
)
on &108
)
*378 (Wire
uid 12217,0
shape (OrthoPolyLine
uid 12218,0
va (VaSet
vasetType 3
)
xt "-10000,53000,-1000,53000"
pts [
"-10000,53000"
"-1000,53000"
]
)
start &95
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12224,0
va (VaSet
)
xt "-8000,52000,-5000,53000"
st "strm_en"
blo "-8000,52800"
tm "WireNameMgr"
)
)
on &109
)
*379 (Wire
uid 12235,0
shape (OrthoPolyLine
uid 12236,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-48000,69000,-40000,69000"
pts [
"-48000,69000"
"-40000,69000"
]
)
start &110
end &95
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12239,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12240,0
va (VaSet
)
xt "-47000,68000,-42200,69000"
st "strm_cmd_i"
blo "-47000,68800"
tm "WireNameMgr"
)
)
on &111
)
*380 (Wire
uid 12245,0
shape (OrthoPolyLine
uid 12246,0
va (VaSet
vasetType 3
)
xt "-10000,70000,-1000,70000"
pts [
"-10000,70000"
"-1000,70000"
]
)
start &95
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12252,0
va (VaSet
)
xt "-8000,69000,-2200,70000"
st "strm_histo_ro"
blo "-8000,69800"
tm "WireNameMgr"
)
)
on &112
)
*381 (Wire
uid 12388,0
shape (OrthoPolyLine
uid 12389,0
va (VaSet
vasetType 3
)
xt "23000,39000,33250,39000"
pts [
"23000,39000"
"33250,39000"
]
)
start &114
end &241
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12395,0
va (VaSet
)
xt "23000,38000,27300,39000"
st "req_stat_i"
blo "23000,38800"
tm "WireNameMgr"
)
)
on &113
)
*382 (Wire
uid 12551,0
shape (OrthoPolyLine
uid 12552,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,41000,33250,41000"
pts [
"22000,41000"
"33250,41000"
]
)
end &243
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12558,0
va (VaSet
)
xt "23000,40000,27500,41000"
st "strm_reg_i"
blo "23000,40800"
tm "WireNameMgr"
)
)
on &100
)
*383 (Wire
uid 12886,0
shape (OrthoPolyLine
uid 12887,0
va (VaSet
vasetType 3
)
xt "89000,20000,96250,20000"
pts [
"89000,20000"
"96250,20000"
]
)
end &307
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12891,0
va (VaSet
)
xt "90000,19000,94400,20000"
st "strm_reset"
blo "90000,19800"
tm "WireNameMgr"
)
)
on &108
)
*384 (Wire
uid 12892,0
shape (OrthoPolyLine
uid 12893,0
va (VaSet
vasetType 3
)
xt "89000,19000,96250,19000"
pts [
"89000,19000"
"96250,19000"
]
)
end &306
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12896,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12897,0
va (VaSet
)
xt "90000,18000,91000,19000"
st "clk"
blo "90000,18800"
tm "WireNameMgr"
)
)
on &16
)
*385 (Wire
uid 13474,0
shape (OrthoPolyLine
uid 13475,0
va (VaSet
vasetType 3
)
xt "22000,34000,33250,34000"
pts [
"22000,34000"
"33250,34000"
]
)
end &240
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13478,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13479,0
va (VaSet
)
xt "23000,33000,24000,34000"
st "clk"
blo "23000,33800"
tm "WireNameMgr"
)
)
on &16
)
*386 (Wire
uid 13480,0
shape (OrthoPolyLine
uid 13481,0
va (VaSet
vasetType 3
)
xt "22000,35000,33250,35000"
pts [
"22000,35000"
"33250,35000"
]
)
end &242
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13485,0
va (VaSet
)
xt "23000,34000,27400,35000"
st "strm_reset"
blo "23000,34800"
tm "WireNameMgr"
)
)
on &108
)
*387 (Wire
uid 15150,0
shape (OrthoPolyLine
uid 15151,0
va (VaSet
vasetType 3
)
xt "23000,-22000,33250,-22000"
pts [
"23000,-22000"
"33250,-22000"
]
)
start &115
end &282
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15157,0
va (VaSet
)
xt "23000,-23000,30100,-22000"
st "mode40_strobe_i"
blo "23000,-22200"
tm "WireNameMgr"
)
)
on &135
)
*388 (Wire
uid 16260,0
shape (OrthoPolyLine
uid 16261,0
va (VaSet
vasetType 3
)
xt "23000,-16000,33250,-16000"
pts [
"23000,-16000"
"33250,-16000"
]
)
start &117
end &277
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16265,0
va (VaSet
)
xt "23000,-17000,29100,-16000"
st "capture_start_i"
blo "23000,-16200"
tm "WireNameMgr"
)
)
on &116
)
*389 (Wire
uid 16720,0
shape (OrthoPolyLine
uid 16721,0
va (VaSet
vasetType 3
)
xt "-48000,-7000,-39000,-7000"
pts [
"-48000,-7000"
"-39000,-7000"
]
)
start &119
end &56
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16725,0
va (VaSet
)
xt "-48000,-8000,-43500,-7000"
st "simdata1_i"
blo "-48000,-7200"
tm "WireNameMgr"
)
)
on &121
)
*390 (Wire
uid 16726,0
shape (OrthoPolyLine
uid 16727,0
va (VaSet
vasetType 3
)
xt "-48000,-9000,-39000,-9000"
pts [
"-48000,-9000"
"-39000,-9000"
]
)
start &118
end &58
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16731,0
va (VaSet
)
xt "-48000,-10000,-43500,-9000"
st "simdata0_i"
blo "-48000,-9200"
tm "WireNameMgr"
)
)
on &120
)
*391 (Wire
uid 17860,0
shape (OrthoPolyLine
uid 17861,0
va (VaSet
vasetType 3
)
xt "53750,-10000,63250,-10000"
pts [
"53750,-10000"
"63250,-10000"
]
)
start &279
end &41
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17865,0
va (VaSet
)
xt "55000,-11000,62600,-10000"
st "deser_data_len_wr"
blo "55000,-10200"
tm "WireNameMgr"
)
)
on &122
)
*392 (Wire
uid 17878,0
shape (OrthoPolyLine
uid 17879,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,42000,33250,42000"
pts [
"22000,42000"
"33250,42000"
]
)
end &244
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17885,0
va (VaSet
)
xt "23000,41000,28800,42000"
st "dropped_pkts"
blo "23000,41800"
tm "WireNameMgr"
)
)
on &105
)
*393 (Wire
uid 17900,0
shape (OrthoPolyLine
uid 17901,0
va (VaSet
vasetType 3
)
xt "81750,-3000,90000,-3000"
pts [
"81750,-3000"
"90000,-3000"
]
)
start &42
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17905,0
va (VaSet
)
xt "83000,-4000,88000,-3000"
st "len_fifo_full"
blo "83000,-3200"
tm "WireNameMgr"
)
)
on &123
)
*394 (Wire
uid 17908,0
shape (OrthoPolyLine
uid 17909,0
va (VaSet
vasetType 3
)
xt "81750,-2000,90000,-2000"
pts [
"81750,-2000"
"90000,-2000"
]
)
start &43
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17913,0
va (VaSet
)
xt "83000,-3000,90100,-2000"
st "len_fifo_near_full"
blo "83000,-2200"
tm "WireNameMgr"
)
)
on &124
)
*395 (Wire
uid 18229,0
shape (OrthoPolyLine
uid 18230,0
va (VaSet
vasetType 3
)
xt "-48000,43000,-42000,43000"
pts [
"-48000,43000"
"-42000,43000"
]
)
start &126
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18234,0
va (VaSet
)
xt "-48000,42000,-45000,43000"
st "trig80_i"
blo "-48000,42800"
tm "WireNameMgr"
)
)
on &127
)
*396 (Wire
uid 18279,0
shape (OrthoPolyLine
uid 18280,0
va (VaSet
vasetType 3
)
xt "22000,52000,33250,52000"
pts [
"22000,52000"
"33250,52000"
]
)
end &245
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18284,0
va (VaSet
)
xt "23000,51000,28900,52000"
st "busy_en_delta"
blo "23000,51800"
tm "WireNameMgr"
)
)
on &129
)
*397 (Wire
uid 18287,0
shape (OrthoPolyLine
uid 18288,0
va (VaSet
vasetType 3
)
xt "22000,51000,33250,51000"
pts [
"22000,51000"
"33250,51000"
]
)
end &246
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18292,0
va (VaSet
)
xt "23000,50000,28400,51000"
st "busy_en_fifo"
blo "23000,50800"
tm "WireNameMgr"
)
)
on &128
)
*398 (Wire
uid 18303,0
shape (OrthoPolyLine
uid 18304,0
va (VaSet
vasetType 3
)
xt "53750,52000,66000,52000"
pts [
"53750,52000"
"66000,52000"
]
)
start &247
end &131
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18308,0
va (VaSet
)
xt "59000,51000,61700,52000"
st "busy_o"
blo "59000,51800"
tm "WireNameMgr"
)
)
on &130
)
*399 (Wire
uid 18315,0
shape (OrthoPolyLine
uid 18316,0
va (VaSet
vasetType 3
)
xt "-10000,48000,-1000,48000"
pts [
"-10000,48000"
"-1000,48000"
]
)
start &95
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18322,0
va (VaSet
)
xt "-9000,47000,-3600,48000"
st "busy_en_fifo"
blo "-9000,47800"
tm "WireNameMgr"
)
)
on &128
)
*400 (Wire
uid 18323,0
shape (OrthoPolyLine
uid 18324,0
va (VaSet
vasetType 3
)
xt "-10000,49000,-1000,49000"
pts [
"-10000,49000"
"-1000,49000"
]
)
start &95
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18330,0
va (VaSet
)
xt "-9000,48000,-3100,49000"
st "busy_en_delta"
blo "-9000,48800"
tm "WireNameMgr"
)
)
on &129
)
*401 (Wire
uid 18347,0
shape (OrthoPolyLine
uid 18348,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81750,2000,96000,2000"
pts [
"81750,2000"
"96000,2000"
]
)
start &39
end &177
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18352,0
va (VaSet
)
xt "83000,1000,88500,2000"
st "f_data_count"
blo "83000,1800"
tm "WireNameMgr"
)
)
on &301
)
*402 (Wire
uid 18355,0
shape (OrthoPolyLine
uid 18356,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,43000,33250,43000"
pts [
"22000,43000"
"33250,43000"
]
)
end &248
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18362,0
va (VaSet
)
xt "23000,42000,27700,43000"
st "data_count"
blo "23000,42800"
tm "WireNameMgr"
)
)
on &132
)
*403 (Wire
uid 18377,0
shape (OrthoPolyLine
uid 18378,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81750,3000,96000,3000"
pts [
"81750,3000"
"96000,3000"
]
)
start &44
end &177
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18382,0
va (VaSet
)
xt "83000,2000,91900,3000"
st "f_len_fifo_data_count"
blo "83000,2800"
tm "WireNameMgr"
)
)
on &302
)
*404 (Wire
uid 18385,0
shape (OrthoPolyLine
uid 18386,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,44000,33250,44000"
pts [
"22000,44000"
"33250,44000"
]
)
end &249
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18392,0
va (VaSet
)
xt "23000,43000,31100,44000"
st "len_fifo_data_count"
blo "23000,43800"
tm "WireNameMgr"
)
)
on &133
)
*405 (Wire
uid 18405,0
shape (OrthoPolyLine
uid 18406,0
va (VaSet
vasetType 3
)
xt "22000,50000,33250,50000"
pts [
"22000,50000"
"33250,50000"
]
)
end &250
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18410,0
va (VaSet
)
xt "23000,49000,28200,50000"
st "header_seen"
blo "23000,49800"
tm "WireNameMgr"
)
)
on &125
)
*406 (Wire
uid 18411,0
shape (OrthoPolyLine
uid 18412,0
va (VaSet
vasetType 3
)
xt "23000,37000,33250,37000"
pts [
"23000,37000"
"33250,37000"
]
)
start &134
end &251
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 18415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18416,0
va (VaSet
)
xt "23000,36000,26000,37000"
st "trig80_i"
blo "23000,36800"
tm "WireNameMgr"
)
)
on &127
)
*407 (Wire
uid 19829,0
shape (OrthoPolyLine
uid 19830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106750,-16000,113000,-16000"
pts [
"106750,-16000"
"113000,-16000"
]
)
start &317
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19834,0
va (VaSet
)
xt "109000,-17000,111700,-16000"
st "r_lls(0)"
blo "109000,-16200"
tm "WireNameMgr"
)
)
on &136
)
*408 (Wire
uid 19863,0
shape (OrthoPolyLine
uid 19864,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,22000,96250,22000"
pts [
"89000,22000"
"96250,22000"
]
)
end &310
ss 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19868,0
va (VaSet
)
xt "90000,21000,91600,22000"
st "r_lls"
blo "90000,21800"
tm "WireNameMgr"
)
)
on &136
)
*409 (Wire
uid 19875,0
shape (OrthoPolyLine
uid 19876,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,37000,65000,37000"
pts [
"53750,37000"
"65000,37000"
]
)
start &253
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19880,0
va (VaSet
)
xt "59000,36000,61700,37000"
st "r_lls(1)"
blo "59000,36800"
tm "WireNameMgr"
)
)
on &136
)
*410 (Wire
uid 20387,0
shape (OrthoPolyLine
uid 20388,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81750,-13000,113000,-13000"
pts [
"113000,-13000"
"81750,-13000"
]
)
end &45
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20392,0
va (VaSet
)
xt "109000,-14000,111800,-13000"
st "r_lld(0)"
blo "109000,-13200"
tm "WireNameMgr"
)
)
on &137
)
*411 (Wire
uid 20415,0
shape (OrthoPolyLine
uid 20416,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,38000,65000,38000"
pts [
"65000,38000"
"53750,38000"
]
)
end &252
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20420,0
va (VaSet
)
xt "59000,37000,61800,38000"
st "r_lld(1)"
blo "59000,37800"
tm "WireNameMgr"
)
)
on &137
)
*412 (Wire
uid 20429,0
shape (OrthoPolyLine
uid 20430,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,17000,82000,17000"
pts [
"82000,17000"
"53750,17000"
]
)
end &233
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20436,0
va (VaSet
)
xt "77000,16000,79800,17000"
st "r_lld(2)"
blo "77000,16800"
tm "WireNameMgr"
)
)
on &137
)
*413 (Wire
uid 20453,0
shape (OrthoPolyLine
uid 20454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,23000,96250,23000"
pts [
"96250,23000"
"89000,23000"
]
)
start &309
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20460,0
va (VaSet
)
xt "90000,22000,91700,23000"
st "r_lld"
blo "90000,22800"
tm "WireNameMgr"
)
)
on &137
)
*414 (Wire
uid 20463,0
shape (OrthoPolyLine
uid 20464,0
va (VaSet
vasetType 3
)
xt "109750,26000,114000,26000"
pts [
"114000,26000"
"109750,26000"
]
)
start &140
end &308
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20467,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20468,0
va (VaSet
)
xt "111000,25000,112600,26000"
st "lld_i"
blo "111000,25800"
tm "WireNameMgr"
)
)
on &138
)
*415 (Wire
uid 20471,0
shape (OrthoPolyLine
uid 20472,0
va (VaSet
vasetType 3
)
xt "109750,25000,114000,25000"
pts [
"109750,25000"
"114000,25000"
]
)
start &311
end &141
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20476,0
va (VaSet
)
xt "111000,24000,112800,25000"
st "lls_o"
blo "111000,24800"
tm "WireNameMgr"
)
)
on &139
)
*416 (Wire
uid 21158,0
shape (OrthoPolyLine
uid 21159,0
va (VaSet
vasetType 3
)
xt "107750,39000,111000,39000"
pts [
"107750,39000"
"111000,39000"
]
)
start &143
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21162,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21163,0
va (VaSet
)
xt "109000,38000,109800,39000"
st "HI"
blo "109000,38800"
tm "WireNameMgr"
)
)
on &14
)
*417 (Wire
uid 21164,0
shape (OrthoPolyLine
uid 21165,0
va (VaSet
vasetType 3
)
xt "107750,40000,111000,40000"
pts [
"107750,40000"
"111000,40000"
]
)
start &144
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21168,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21169,0
va (VaSet
)
xt "109000,39000,110100,40000"
st "LO"
blo "109000,39800"
tm "WireNameMgr"
)
)
on &15
)
*418 (Wire
uid 21905,0
shape (OrthoPolyLine
uid 21906,0
va (VaSet
vasetType 3
)
xt "22000,47000,33250,47000"
pts [
"22000,47000"
"33250,47000"
]
)
end &254
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21910,0
va (VaSet
)
xt "23000,46000,26400,47000"
st "deser_en"
blo "23000,46800"
tm "WireNameMgr"
)
)
on &103
)
*419 (Wire
uid 21913,0
shape (OrthoPolyLine
uid 21914,0
va (VaSet
vasetType 3
)
xt "22000,46000,33250,46000"
pts [
"22000,46000"
"33250,46000"
]
)
end &255
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21918,0
va (VaSet
)
xt "23000,45000,26300,46000"
st "histo_en"
blo "23000,45800"
tm "WireNameMgr"
)
)
on &17
)
*420 (Wire
uid 22338,0
shape (OrthoPolyLine
uid 22339,0
va (VaSet
vasetType 3
)
xt "-20000,-16000,-10750,-16000"
pts [
"-20000,-16000"
"-10750,-16000"
]
)
end &157
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22343,0
va (VaSet
)
xt "-19000,-17000,-11900,-16000"
st "mode40_strobe_i"
blo "-19000,-16200"
tm "WireNameMgr"
)
)
on &135
)
*421 (Wire
uid 22346,0
shape (OrthoPolyLine
uid 22347,0
va (VaSet
vasetType 3
)
xt "4750,-8000,33250,-8000"
pts [
"4750,-8000"
"33250,-8000"
]
)
start &155
end &285
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22351,0
va (VaSet
)
xt "6000,-9000,9600,-8000"
st "tseen_lch"
blo "6000,-8200"
tm "WireNameMgr"
)
)
on &163
)
*422 (Wire
uid 22356,0
shape (OrthoPolyLine
uid 22357,0
va (VaSet
vasetType 3
)
xt "4750,-7000,33250,-7000"
pts [
"33250,-7000"
"4750,-7000"
]
)
start &284
end &156
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22361,0
va (VaSet
)
xt "6000,-8000,11500,-7000"
st "tseen_lch_clr"
blo "6000,-7200"
tm "WireNameMgr"
)
)
on &164
)
*423 (Wire
uid 22374,0
shape (OrthoPolyLine
uid 22375,0
va (VaSet
vasetType 3
)
xt "4750,-11000,9000,-11000"
pts [
"9000,-11000"
"4750,-11000"
]
)
end &153
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22379,0
va (VaSet
)
xt "6000,-12000,7100,-11000"
st "LO"
blo "6000,-11200"
tm "WireNameMgr"
)
)
on &15
)
*424 (Wire
uid 22382,0
shape (OrthoPolyLine
uid 22383,0
va (VaSet
vasetType 3
)
xt "4750,-13000,33250,-13000"
pts [
"4750,-13000"
"33250,-13000"
]
)
start &151
end &287
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22387,0
va (VaSet
)
xt "6000,-14000,11200,-13000"
st "header_seen"
blo "6000,-13200"
tm "WireNameMgr"
)
)
on &125
)
*425 (Wire
uid 22390,0
shape (OrthoPolyLine
uid 22391,0
va (VaSet
vasetType 3
)
xt "4750,-9000,33250,-9000"
pts [
"4750,-9000"
"33250,-9000"
]
)
start &154
end &288
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22395,0
va (VaSet
)
xt "6000,-10000,10800,-9000"
st "trailer_seen"
blo "6000,-9200"
tm "WireNameMgr"
)
)
on &165
)
*426 (Wire
uid 22400,0
shape (OrthoPolyLine
uid 22401,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4750,-5000,14000,-5000"
pts [
"4750,-5000"
"14000,-5000"
]
)
start &150
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22405,0
va (VaSet
)
xt "6000,-6000,9800,-5000"
st "sr_data_o"
blo "6000,-5200"
tm "WireNameMgr"
)
)
on &166
)
*427 (Wire
uid 22406,0
shape (OrthoPolyLine
uid 22407,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,-5000,33250,-5000"
pts [
"22000,-5000"
"33250,-5000"
]
)
end &283
sat 16
eat 32
sty 1
sl "(34 downto 19)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22413,0
va (VaSet
)
xt "23000,-6000,30100,-5000"
st "sr_data_o(34:19)"
blo "23000,-5200"
tm "WireNameMgr"
)
)
on &166
)
*428 (Wire
uid 22416,0
shape (OrthoPolyLine
uid 22417,0
va (VaSet
vasetType 3
)
xt "4750,-12000,12000,-12000"
pts [
"4750,-12000"
"12000,-12000"
]
)
start &152
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22421,0
va (VaSet
)
xt "6000,-13000,9800,-12000"
st "hseen_lch"
blo "6000,-12200"
tm "WireNameMgr"
)
)
on &167
)
*429 (Wire
uid 22434,0
shape (OrthoPolyLine
uid 22435,0
va (VaSet
vasetType 3
)
xt "-14000,-19000,-10750,-19000"
pts [
"-14000,-19000"
"-10750,-19000"
]
)
end &158
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22439,0
va (VaSet
)
xt "-13000,-20000,-12000,-19000"
st "clk"
blo "-13000,-19200"
tm "WireNameMgr"
)
)
on &16
)
*430 (Wire
uid 22440,0
shape (OrthoPolyLine
uid 22441,0
va (VaSet
vasetType 3
)
xt "-14000,-18000,-10750,-18000"
pts [
"-14000,-18000"
"-10750,-18000"
]
)
end &159
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22445,0
va (VaSet
)
xt "-13000,-19000,-12000,-18000"
st "rst"
blo "-13000,-18200"
tm "WireNameMgr"
)
)
on &12
)
*431 (Wire
uid 22649,0
shape (OrthoPolyLine
uid 22650,0
va (VaSet
vasetType 3
)
xt "22000,1000,33250,1000"
pts [
"22000,1000"
"33250,1000"
]
)
end &276
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22654,0
va (VaSet
)
xt "23000,0,25900,1000"
st "fifo_full"
blo "23000,800"
tm "WireNameMgr"
)
)
on &90
)
*432 (Wire
uid 22655,0
shape (OrthoPolyLine
uid 22656,0
va (VaSet
vasetType 3
)
xt "22000,2000,33250,2000"
pts [
"22000,2000"
"33250,2000"
]
)
end &275
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22660,0
va (VaSet
)
xt "23000,1000,28500,2000"
st "fifo_near_full"
blo "23000,1800"
tm "WireNameMgr"
)
)
on &94
)
*433 (Wire
uid 22661,0
shape (OrthoPolyLine
uid 22662,0
va (VaSet
vasetType 3
)
xt "22000,4000,33250,4000"
pts [
"22000,4000"
"33250,4000"
]
)
end &280
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22666,0
va (VaSet
)
xt "23000,3000,28000,4000"
st "len_fifo_full"
blo "23000,3800"
tm "WireNameMgr"
)
)
on &123
)
*434 (Wire
uid 22667,0
shape (OrthoPolyLine
uid 22668,0
va (VaSet
vasetType 3
)
xt "22000,5000,33250,5000"
pts [
"22000,5000"
"33250,5000"
]
)
end &281
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22672,0
va (VaSet
)
xt "23000,4000,30100,5000"
st "len_fifo_near_full"
blo "23000,4800"
tm "WireNameMgr"
)
)
on &124
)
*435 (Wire
uid 22688,0
shape (OrthoPolyLine
uid 22689,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,-39000,-23000,-39000"
pts [
"-33000,-39000"
"-23000,-39000"
]
)
start &169
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22695,0
va (VaSet
)
xt "-32000,-40000,-28700,-39000"
st "reg_len0"
blo "-32000,-39200"
tm "WireNameMgr"
)
)
on &173
)
*436 (Wire
uid 22704,0
shape (OrthoPolyLine
uid 22705,0
va (VaSet
vasetType 3
)
xt "-33000,-36000,-23000,-36000"
pts [
"-33000,-36000"
"-23000,-36000"
]
)
start &169
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22711,0
va (VaSet
)
xt "-32000,-37000,-24300,-36000"
st "histo_debug_mode"
blo "-32000,-36200"
tm "WireNameMgr"
)
)
on &174
)
*437 (Wire
uid 22728,0
shape (OrthoPolyLine
uid 22729,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-48000,-39000,-41000,-39000"
pts [
"-48000,-39000"
"-41000,-39000"
]
)
start &168
end &169
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22733,0
va (VaSet
)
xt "-47000,-40000,-45800,-39000"
st "reg"
blo "-47000,-39200"
tm "WireNameMgr"
)
)
on &175
)
*438 (Wire
uid 22758,0
shape (OrthoPolyLine
uid 22759,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-33000,-38000,-23000,-38000"
pts [
"-33000,-38000"
"-23000,-38000"
]
)
start &169
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22765,0
va (VaSet
)
xt "-32000,-39000,-25800,-38000"
st "reg_busy_delta"
blo "-32000,-38200"
tm "WireNameMgr"
)
)
on &176
)
*439 (Wire
uid 22776,0
shape (OrthoPolyLine
uid 22777,0
va (VaSet
vasetType 3
)
xt "22000,53000,33250,53000"
pts [
"22000,53000"
"33250,53000"
]
)
end &256
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22781,0
va (VaSet
)
xt "23000,52000,29200,53000"
st "reg_busy_delta"
blo "23000,52800"
tm "WireNameMgr"
)
)
on &176
)
*440 (Wire
uid 24035,0
shape (OrthoPolyLine
uid 24036,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,3000,126000,3000"
pts [
"116000,3000"
"126000,3000"
]
)
start &177
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24042,0
va (VaSet
)
xt "117000,2000,122800,3000"
st "dropped_pkts"
blo "117000,2800"
tm "WireNameMgr"
)
)
on &105
)
*441 (Wire
uid 24043,0
shape (OrthoPolyLine
uid 24044,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,1000,126000,1000"
pts [
"116000,1000"
"126000,1000"
]
)
start &177
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24050,0
va (VaSet
)
xt "117000,0,121700,1000"
st "data_count"
blo "117000,800"
tm "WireNameMgr"
)
)
on &132
)
*442 (Wire
uid 24093,0
shape (OrthoPolyLine
uid 24094,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,61000,75000,61000"
pts [
"58750,61000"
"75000,61000"
]
)
start &323
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24098,0
va (VaSet
)
xt "63000,60000,65700,61000"
st "r_lls(3)"
blo "63000,60800"
tm "WireNameMgr"
)
)
on &136
)
*443 (Wire
uid 24332,0
shape (OrthoPolyLine
uid 24333,0
va (VaSet
vasetType 3
)
xt "-48000,-19000,-39000,-19000"
pts [
"-48000,-19000"
"-39000,-19000"
]
)
start &184
end &68
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24339,0
va (VaSet
)
xt "-48000,-20000,-43100,-19000"
st "serdata16_i"
blo "-48000,-19200"
tm "WireNameMgr"
)
)
on &182
)
*444 (Wire
uid 24342,0
shape (OrthoPolyLine
uid 24343,0
va (VaSet
vasetType 3
)
xt "-48000,-17000,-39000,-17000"
pts [
"-48000,-17000"
"-39000,-17000"
]
)
start &185
end &66
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24349,0
va (VaSet
)
xt "-48000,-18000,-43100,-17000"
st "serdata32_i"
blo "-48000,-17200"
tm "WireNameMgr"
)
)
on &183
)
*445 (Wire
uid 24640,0
shape (OrthoPolyLine
uid 24641,0
va (VaSet
vasetType 3
)
xt "-49000,13000,-39000,13000"
pts [
"-49000,13000"
"-39000,13000"
]
)
end &201
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24645,0
va (VaSet
)
xt "-48000,12000,-44600,13000"
st "serdata_i"
blo "-48000,12800"
tm "WireNameMgr"
)
)
on &181
)
*446 (Wire
uid 24652,0
shape (OrthoPolyLine
uid 24653,0
va (VaSet
vasetType 3
)
xt "-49000,21000,-39000,21000"
pts [
"-49000,21000"
"-39000,21000"
]
)
end &193
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24656,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24657,0
va (VaSet
)
xt "-48000,20000,-43300,21000"
st "gendata0_i"
blo "-48000,20800"
tm "WireNameMgr"
)
)
on &88
)
*447 (Wire
uid 24658,0
shape (OrthoPolyLine
uid 24659,0
va (VaSet
vasetType 3
)
xt "-49000,23000,-39000,23000"
pts [
"-49000,23000"
"-39000,23000"
]
)
end &191
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24663,0
va (VaSet
)
xt "-48000,22000,-43300,23000"
st "gendata1_i"
blo "-48000,22800"
tm "WireNameMgr"
)
)
on &89
)
*448 (Wire
uid 24664,0
shape (OrthoPolyLine
uid 24665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-50000,9000,-37000,12000"
pts [
"-50000,9000"
"-37000,9000"
"-37000,12000"
]
)
end &206
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24669,0
va (VaSet
)
xt "-48000,8000,-44800,9000"
st "strm_src"
blo "-48000,8800"
tm "WireNameMgr"
)
)
on &99
)
*449 (Wire
uid 24670,0
shape (OrthoPolyLine
uid 24671,0
va (VaSet
vasetType 3
)
xt "-45000,19000,-39000,19000"
pts [
"-45000,19000"
"-39000,19000"
]
)
end &195
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24675,0
va (VaSet
)
xt "-43000,18000,-41900,19000"
st "LO"
blo "-43000,18800"
tm "WireNameMgr"
)
)
on &15
)
*450 (Wire
uid 24676,0
shape (OrthoPolyLine
uid 24677,0
va (VaSet
vasetType 3
)
xt "-49000,27000,-39000,27000"
pts [
"-49000,27000"
"-39000,27000"
]
)
end &187
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24681,0
va (VaSet
)
xt "-48000,26000,-43500,27000"
st "simdata1_i"
blo "-48000,26800"
tm "WireNameMgr"
)
)
on &121
)
*451 (Wire
uid 24682,0
shape (OrthoPolyLine
uid 24683,0
va (VaSet
vasetType 3
)
xt "-49000,25000,-39000,25000"
pts [
"-49000,25000"
"-39000,25000"
]
)
end &189
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24687,0
va (VaSet
)
xt "-48000,24000,-43500,25000"
st "simdata0_i"
blo "-48000,24800"
tm "WireNameMgr"
)
)
on &120
)
*452 (Wire
uid 24688,0
shape (OrthoPolyLine
uid 24689,0
va (VaSet
vasetType 3
)
xt "-49000,15000,-39000,15000"
pts [
"-49000,15000"
"-39000,15000"
]
)
end &199
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24693,0
va (VaSet
)
xt "-48000,14000,-44600,15000"
st "serdata_i"
blo "-48000,14800"
tm "WireNameMgr"
)
)
on &181
)
*453 (Wire
uid 24694,0
shape (OrthoPolyLine
uid 24695,0
va (VaSet
vasetType 3
)
xt "-49000,17000,-39000,17000"
pts [
"-49000,17000"
"-39000,17000"
]
)
end &197
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24699,0
va (VaSet
)
xt "-48000,16000,-44600,17000"
st "serdata_i"
blo "-48000,16800"
tm "WireNameMgr"
)
)
on &181
)
*454 (Wire
uid 24704,0
shape (OrthoPolyLine
uid 24705,0
va (VaSet
vasetType 3
)
xt "-10000,47000,-1000,47000"
pts [
"-10000,47000"
"-1000,47000"
]
)
start &95
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24711,0
va (VaSet
)
xt "-9000,46000,-3100,47000"
st "para_histo_en"
blo "-9000,46800"
tm "WireNameMgr"
)
)
on &220
)
*455 (Wire
uid 24722,0
shape (OrthoPolyLine
uid 24723,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,7000,33250,7000"
pts [
"22000,7000"
"33250,7000"
]
)
end &289
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24727,0
va (VaSet
)
xt "23000,6000,26200,7000"
st "strm_src"
blo "23000,6800"
tm "WireNameMgr"
)
)
on &99
)
*456 (Wire
uid 25641,0
shape (OrthoPolyLine
uid 25642,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "81750,-16000,94250,-16000"
pts [
"81750,-16000"
"94250,-16000"
]
)
start &46
end &316
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25646,0
va (VaSet
)
xt "83000,-17000,84600,-16000"
st "f_lls"
blo "83000,-16200"
tm "WireNameMgr"
)
)
on &222
)
*457 (Wire
uid 25651,0
shape (OrthoPolyLine
uid 25652,0
va (VaSet
vasetType 3
)
xt "89000,-15000,94250,-15000"
pts [
"89000,-15000"
"94250,-15000"
]
)
end &318
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25656,0
va (VaSet
)
xt "90000,-16000,93600,-15000"
st "RAW_EN"
blo "90000,-15200"
tm "WireNameMgr"
)
)
on &223
)
*458 (Wire
uid 25684,0
shape (OrthoPolyLine
uid 25685,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "53750,13000,62250,13000"
pts [
"53750,13000"
"62250,13000"
]
)
start &234
end &328
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25689,0
va (VaSet
)
xt "57000,12000,58800,13000"
st "p_lls"
blo "57000,12800"
tm "WireNameMgr"
)
)
on &224
)
*459 (Wire
uid 25690,0
shape (OrthoPolyLine
uid 25691,0
va (VaSet
vasetType 3
)
xt "57000,14000,62250,14000"
pts [
"57000,14000"
"62250,14000"
]
)
end &330
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25695,0
va (VaSet
)
xt "58000,13000,61300,14000"
st "HST_EN"
blo "58000,13800"
tm "WireNameMgr"
)
)
on &225
)
*460 (Wire
uid 25696,0
shape (OrthoPolyLine
uid 25697,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,13000,82000,13000"
pts [
"75750,13000"
"82000,13000"
]
)
start &329
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25702,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25703,0
va (VaSet
)
xt "77000,12000,79700,13000"
st "r_lls(2)"
blo "77000,12800"
tm "WireNameMgr"
)
)
on &136
)
*461 (Wire
uid 25761,0
shape (OrthoPolyLine
uid 25762,0
va (VaSet
vasetType 3
)
xt "22000,13000,33250,13000"
pts [
"22000,13000"
"33250,13000"
]
)
end &235
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25765,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25766,0
va (VaSet
)
xt "23000,12000,27800,13000"
st "STREAM_ID"
blo "23000,12800"
tm "WireNameMgr"
)
)
on &221
)
*462 (Wire
uid 25848,0
shape (OrthoPolyLine
uid 25849,0
va (VaSet
vasetType 3
)
xt "22000,32000,33250,32000"
pts [
"22000,32000"
"33250,32000"
]
)
end &257
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 25852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25853,0
va (VaSet
)
xt "23000,31000,27800,32000"
st "STREAM_ID"
blo "23000,31800"
tm "WireNameMgr"
)
)
on &221
)
*463 (Wire
uid 26267,0
shape (OrthoPolyLine
uid 26268,0
va (VaSet
vasetType 3
)
xt "-48000,33000,-42750,33000"
pts [
"-48000,33000"
"-42750,33000"
]
)
start &296
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26274,0
va (VaSet
)
xt "-48000,32000,-44400,33000"
st "RAW_EN"
blo "-48000,32800"
tm "WireNameMgr"
)
)
on &223
)
*464 (Wire
uid 26281,0
shape (OrthoPolyLine
uid 26282,0
va (VaSet
vasetType 3
)
xt "-48000,32000,-42750,32000"
pts [
"-48000,32000"
"-42750,32000"
]
)
start &297
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26288,0
va (VaSet
)
xt "-48000,31000,-44700,32000"
st "HST_EN"
blo "-48000,31800"
tm "WireNameMgr"
)
)
on &225
)
*465 (Wire
uid 26307,0
shape (OrthoPolyLine
uid 26308,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-48000,30000,-37750,30000"
pts [
"-48000,30000"
"-37750,30000"
]
)
start &298
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26312,0
va (VaSet
)
xt "-48000,29000,-43200,30000"
st "STREAM_ID"
blo "-48000,29800"
tm "WireNameMgr"
)
)
on &221
)
*466 (Wire
uid 26313,0
shape (OrthoPolyLine
uid 26314,0
va (VaSet
vasetType 3
)
xt "-48000,31000,-37750,31000"
pts [
"-48000,31000"
"-37750,31000"
]
)
start &299
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26318,0
va (VaSet
)
xt "-48000,30000,-41000,31000"
st "RAW_MULTI_EN"
blo "-48000,30800"
tm "WireNameMgr"
)
)
on &300
)
*467 (Wire
uid 26321,0
shape (OrthoPolyLine
uid 26322,0
va (VaSet
vasetType 3
)
xt "22000,-27000,33250,-27000"
pts [
"22000,-27000"
"33250,-27000"
]
)
end &290
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26326,0
va (VaSet
)
xt "23000,-28000,27800,-27000"
st "STREAM_ID"
blo "23000,-27200"
tm "WireNameMgr"
)
)
on &221
)
*468 (Wire
uid 26327,0
shape (OrthoPolyLine
uid 26328,0
va (VaSet
vasetType 3
)
xt "22000,-26000,33250,-26000"
pts [
"22000,-26000"
"33250,-26000"
]
)
end &291
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26332,0
va (VaSet
)
xt "23000,-27000,30000,-26000"
st "RAW_MULTI_EN"
blo "23000,-26200"
tm "WireNameMgr"
)
)
on &300
)
*469 (Wire
uid 26339,0
shape (OrthoPolyLine
uid 26340,0
va (VaSet
vasetType 3
)
xt "90000,0,96000,0"
pts [
"90000,0"
"96000,0"
]
)
end &177
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26346,0
va (VaSet
)
xt "91000,-1000,94600,0"
st "RAW_EN"
blo "91000,-200"
tm "WireNameMgr"
)
)
on &223
)
*470 (Wire
uid 26356,0
shape (OrthoPolyLine
uid 26357,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "116000,2000,126000,2000"
pts [
"116000,2000"
"126000,2000"
]
)
start &177
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26363,0
va (VaSet
)
xt "117000,1000,125100,2000"
st "len_fifo_data_count"
blo "117000,1800"
tm "WireNameMgr"
)
)
on &133
)
*471 (Wire
uid 27215,0
shape (OrthoPolyLine
uid 27216,0
va (VaSet
vasetType 3
)
xt "29000,-17000,33250,-17000"
pts [
"29000,-17000"
"33250,-17000"
]
)
end &292
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 27219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27220,0
va (VaSet
)
xt "30000,-18000,31100,-17000"
st "LO"
blo "30000,-17200"
tm "WireNameMgr"
)
)
on &15
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *472 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*473 (Text
uid 43,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "21000,16100,27500,17000"
st "Package List"
blo "21000,16800"
)
*474 (MLText
uid 44,0
va (VaSet
isHidden 1
)
xt "21000,17000,33200,28000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
LIBRARY UNISIM;
USE UNISIM.VComponents.all;
library utils;
use utils.pkg_types.all;

library hsio;
use hsio.pkg_core_globals.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*475 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*476 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*477 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*478 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*479 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*480 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*481 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "-53100,-42700,115802,82910"
cachedDiagramExtent "-58000,-40000,126400,73000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 27858,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*482 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*483 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*484 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*485 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*486 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*487 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*488 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*489 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*490 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*491 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*492 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*493 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*494 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*495 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*496 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*497 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*498 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*499 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*500 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*501 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*502 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,25500,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,22400,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,23700,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,27200,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 377,0
usingSuid 1
emptyRow *503 (LEmptyRow
)
uid 54,0
optionalChildren [
*504 (RefLabelRowHdr
)
*505 (TitleRowHdr
)
*506 (FilterRowHdr
)
*507 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*508 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*509 (GroupColHdr
tm "GroupColHdrMgr"
)
*510 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*511 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*512 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*513 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*514 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*515 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*516 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 15
suid 3,0
)
)
uid 682,0
)
*517 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 26
suid 60,0
)
)
uid 1917,0
)
*518 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 27
suid 61,0
)
)
uid 1950,0
)
*519 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 7
suid 130,0
)
)
uid 4774,0
)
*520 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "histo_en"
t "std_logic"
posAdd 0
o 52
suid 173,0
)
)
uid 6502,0
)
*521 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "deser_data"
t "std_logic_vector"
b "(15 downto 0)"
o 32
suid 187,0
)
)
uid 7175,0
)
*522 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "deser_sof"
t "std_logic"
o 38
suid 188,0
)
)
uid 7177,0
)
*523 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "deser_eof"
t "std_logic"
o 37
suid 189,0
)
)
uid 7179,0
)
*524 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "deser_we"
t "std_logic"
o 39
suid 190,0
)
)
uid 7181,0
)
*525 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "deser_data_len"
t "std_logic_vector"
b "(10 downto 0)"
o 33
suid 191,0
)
)
uid 7183,0
)
*526 (LeafLogPort
port (LogicalPort
decl (Decl
n "bcid_i"
t "std_logic_vector"
b "(11 DOWNTO 0)"
o 5
suid 195,0
k 1
)
)
uid 7879,0
)
*527 (LeafLogPort
port (LogicalPort
decl (Decl
n "l1id_i"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 10
suid 196,0
k 1
)
)
uid 7881,0
)
*528 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gendata0_i"
t "std_logic"
o 8
suid 201,0
)
)
uid 8786,0
)
*529 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gendata1_i"
t "std_logic"
o 9
suid 202,0
)
)
uid 8788,0
)
*530 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_full"
t "std_logic"
o 45
suid 216,0
)
)
uid 9514,0
)
*531 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_overflow"
t "std_logic"
o 47
suid 218,0
)
)
uid 9518,0
)
*532 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_underflow"
t "std_logic"
o 48
suid 219,0
)
)
uid 9520,0
)
*533 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "deser_data_truncd"
t "std_logic"
o 35
suid 224,0
)
)
uid 9629,0
)
*534 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_near_full"
t "std_logic"
o 46
suid 226,0
)
)
uid 10027,0
)
*535 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm_src"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 70
suid 245,0
)
)
uid 11989,0
)
*536 (LeafLogPort
port (LogicalPort
decl (Decl
n "strm_reg_i"
t "std_logic_vector"
b "(15 downto 0)"
o 22
suid 247,0
)
)
uid 12009,0
)
*537 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "capture_mode"
t "std_logic"
posAdd 0
o 30
suid 251,0
)
)
uid 12125,0
)
*538 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "deser_en"
t "std_logic"
posAdd 0
o 36
suid 252,0
)
)
uid 12127,0
)
*539 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "serdata"
t "std_logic"
o 63
suid 253,0
)
)
uid 12133,0
)
*540 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dropped_pkts"
t "slv8"
prec "-- deser monitoring"
preAdd 0
o 40
suid 254,0
)
)
uid 12135,0
)
*541 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "gendata_sel"
t "std_logic"
o 49
suid 256,0
)
)
uid 12211,0
)
*542 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm_mode"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 68
suid 257,0
)
)
uid 12213,0
)
*543 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm_reset"
t "std_logic"
o 69
suid 258,0
)
)
uid 12215,0
)
*544 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm_en"
t "std_logic"
o 66
suid 259,0
)
)
uid 12227,0
)
*545 (LeafLogPort
port (LogicalPort
decl (Decl
n "strm_cmd_i"
t "std_logic_vector"
b "(15 downto 0)"
o 21
suid 260,0
)
)
uid 12243,0
)
*546 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm_histo_ro"
t "std_logic"
o 67
suid 262,0
)
)
uid 12257,0
)
*547 (LeafLogPort
port (LogicalPort
decl (Decl
n "req_stat_i"
t "std_logic"
o 14
suid 264,0
)
)
uid 12414,0
)
*548 (LeafLogPort
port (LogicalPort
decl (Decl
n "capture_start_i"
t "std_logic"
posAdd 0
o 6
suid 276,0
)
)
uid 16272,0
)
*549 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "simdata0_i"
t "std_logic"
o 19
suid 277,0
)
)
uid 16736,0
)
*550 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "simdata1_i"
t "std_logic"
o 20
suid 278,0
)
)
uid 16738,0
)
*551 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "deser_data_len_wr"
t "std_logic"
o 34
suid 280,0
)
)
uid 17876,0
)
*552 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "len_fifo_full"
t "std_logic"
o 55
suid 285,0
)
)
uid 17922,0
)
*553 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "len_fifo_near_full"
t "std_logic"
o 56
suid 286,0
)
)
uid 17924,0
)
*554 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "header_seen"
t "std_logic"
posAdd 0
o 50
suid 295,0
)
)
uid 18237,0
)
*555 (LeafLogPort
port (LogicalPort
decl (Decl
n "trig80_i"
t "std_logic"
o 23
suid 296,0
)
)
uid 18239,0
)
*556 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busy_en_fifo"
t "std_logic"
posAdd 0
o 29
suid 299,0
)
)
uid 18297,0
)
*557 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "busy_en_delta"
t "std_logic"
o 28
suid 300,0
)
)
uid 18299,0
)
*558 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "busy_o"
t "std_logic"
prec "--ht_delta_max_i   : in  slv6;"
preAdd 0
o 24
suid 301,0
)
)
uid 18331,0
)
*559 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_count"
t "std_logic_vector"
b "(1 downto 0)"
o 31
suid 305,0
)
)
uid 18363,0
)
*560 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "len_fifo_data_count"
t "std_logic_vector"
b "(1 downto 0)"
o 54
suid 309,0
)
)
uid 18393,0
)
*561 (LeafLogPort
port (LogicalPort
decl (Decl
n "mode40_strobe_i"
t "std_logic"
o 12
suid 311,0
)
)
uid 18662,0
)
*562 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r_lls"
t "t_llsrc_array"
b "(3 DOWNTO 0)"
prec "-- locallink tx interface"
preAdd 0
o 60
suid 318,0
)
)
uid 20489,0
)
*563 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r_lld"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 59
suid 320,0
)
)
uid 20491,0
)
*564 (LeafLogPort
port (LogicalPort
decl (Decl
n "lld_i"
t "std_logic"
o 11
suid 322,0
)
)
uid 20493,0
)
*565 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "lls_o"
t "t_llsrc"
prec "--out"
preAdd 0
o 25
suid 323,0
)
)
uid 20495,0
)
*566 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tseen_lch"
t "std_logic"
o 72
suid 327,0
)
)
uid 22424,0
)
*567 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tseen_lch_clr"
t "std_logic"
o 73
suid 329,0
)
)
uid 22426,0
)
*568 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "trailer_seen"
t "std_logic"
o 71
suid 333,0
)
)
uid 22428,0
)
*569 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sr_data_o"
t "std_logic_vector"
b "(34 downto 0)"
o 65
suid 334,0
)
)
uid 22430,0
)
*570 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hseen_lch"
t "std_logic"
o 53
suid 336,0
)
)
uid 22432,0
)
*571 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg_len0"
t "std_logic_vector"
b "(15 downto 0)"
o 62
suid 337,0
)
)
uid 22746,0
)
*572 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "histo_debug_mode"
t "std_logic"
o 51
suid 339,0
)
)
uid 22750,0
)
*573 (LeafLogPort
port (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 13
suid 342,0
)
)
uid 22756,0
)
*574 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg_busy_delta"
t "std_logic_vector"
b "(15 downto 0)"
o 61
suid 343,0
)
)
uid 22768,0
)
*575 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "serdata_i"
t "std_logic"
o 18
suid 353,0
)
)
uid 24364,0
)
*576 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "serdata16_i"
t "std_logic"
o 16
suid 354,0
)
)
uid 24366,0
)
*577 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "serdata32_i"
t "std_logic"
o 17
suid 355,0
)
)
uid 24368,0
)
*578 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "serdata_histo"
t "std_logic"
o 64
suid 363,0
)
)
uid 24702,0
)
*579 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "para_histo_en"
t "std_logic"
posAdd 0
o 58
suid 364,0
)
)
uid 24714,0
)
*580 (LeafLogPort
port (LogicalPort
decl (Decl
n "STREAM_ID"
t "integer"
o 4
suid 366,0
)
)
uid 25238,0
)
*581 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "f_lls"
t "t_llsrc"
prec "--out"
preAdd 0
o 44
suid 367,0
)
)
uid 25659,0
)
*582 (LeafLogPort
port (LogicalPort
decl (Decl
n "RAW_EN"
t "std_logic"
o 2
suid 369,0
)
)
uid 25661,0
)
*583 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "p_lls"
t "t_llsrc"
prec "--out"
preAdd 0
o 57
suid 370,0
)
)
uid 25708,0
)
*584 (LeafLogPort
port (LogicalPort
decl (Decl
n "HST_EN"
t "std_logic"
o 1
suid 371,0
)
)
uid 25710,0
)
*585 (LeafLogPort
port (LogicalPort
decl (Decl
n "RAW_MULTI_EN"
t "std_logic"
o 3
suid 373,0
)
)
uid 26333,0
)
*586 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "f_data_count"
t "std_logic_vector"
b "(1 downto 0)"
o 41
suid 374,0
)
)
uid 26347,0
)
*587 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "f_len_fifo_data_count"
t "std_logic_vector"
b "(1 downto 0)"
o 43
suid 375,0
)
)
uid 26349,0
)
*588 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "f_dropped_pkts"
t "slv8"
prec "-- deser monitoring"
preAdd 0
o 42
suid 376,0
)
)
uid 26372,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*589 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *590 (MRCItem
litem &503
pos 73
dimension 20
)
uid 69,0
optionalChildren [
*591 (MRCItem
litem &504
pos 0
dimension 20
uid 70,0
)
*592 (MRCItem
litem &505
pos 1
dimension 23
uid 71,0
)
*593 (MRCItem
litem &506
pos 2
hidden 1
dimension 20
uid 72,0
)
*594 (MRCItem
litem &516
pos 5
dimension 20
uid 683,0
)
*595 (MRCItem
litem &517
pos 39
dimension 20
uid 1918,0
)
*596 (MRCItem
litem &518
pos 41
dimension 20
uid 1951,0
)
*597 (MRCItem
litem &519
pos 1
dimension 20
uid 4775,0
)
*598 (MRCItem
litem &520
pos 40
dimension 20
uid 6503,0
)
*599 (MRCItem
litem &521
pos 26
dimension 20
uid 7176,0
)
*600 (MRCItem
litem &522
pos 31
dimension 20
uid 7178,0
)
*601 (MRCItem
litem &523
pos 30
dimension 20
uid 7180,0
)
*602 (MRCItem
litem &524
pos 32
dimension 20
uid 7182,0
)
*603 (MRCItem
litem &525
pos 27
dimension 20
uid 7184,0
)
*604 (MRCItem
litem &526
pos 0
dimension 20
uid 7880,0
)
*605 (MRCItem
litem &527
pos 4
dimension 20
uid 7882,0
)
*606 (MRCItem
litem &528
pos 2
dimension 20
uid 8787,0
)
*607 (MRCItem
litem &529
pos 3
dimension 20
uid 8789,0
)
*608 (MRCItem
litem &530
pos 34
dimension 20
uid 9515,0
)
*609 (MRCItem
litem &531
pos 36
dimension 20
uid 9519,0
)
*610 (MRCItem
litem &532
pos 37
dimension 20
uid 9521,0
)
*611 (MRCItem
litem &533
pos 28
dimension 20
uid 9630,0
)
*612 (MRCItem
litem &534
pos 35
dimension 20
uid 10028,0
)
*613 (MRCItem
litem &535
pos 46
dimension 20
uid 11990,0
)
*614 (MRCItem
litem &536
pos 6
dimension 20
uid 12010,0
)
*615 (MRCItem
litem &537
pos 25
dimension 20
uid 12126,0
)
*616 (MRCItem
litem &538
pos 29
dimension 20
uid 12128,0
)
*617 (MRCItem
litem &539
pos 42
dimension 20
uid 12134,0
)
*618 (MRCItem
litem &540
pos 33
dimension 20
uid 12136,0
)
*619 (MRCItem
litem &541
pos 38
dimension 20
uid 12212,0
)
*620 (MRCItem
litem &542
pos 44
dimension 20
uid 12214,0
)
*621 (MRCItem
litem &543
pos 45
dimension 20
uid 12216,0
)
*622 (MRCItem
litem &544
pos 43
dimension 20
uid 12228,0
)
*623 (MRCItem
litem &545
pos 7
dimension 20
uid 12244,0
)
*624 (MRCItem
litem &546
pos 47
dimension 20
uid 12258,0
)
*625 (MRCItem
litem &547
pos 8
dimension 20
uid 12415,0
)
*626 (MRCItem
litem &548
pos 9
dimension 20
uid 16273,0
)
*627 (MRCItem
litem &549
pos 10
dimension 20
uid 16737,0
)
*628 (MRCItem
litem &550
pos 11
dimension 20
uid 16739,0
)
*629 (MRCItem
litem &551
pos 48
dimension 20
uid 17877,0
)
*630 (MRCItem
litem &552
pos 49
dimension 20
uid 17923,0
)
*631 (MRCItem
litem &553
pos 50
dimension 20
uid 17925,0
)
*632 (MRCItem
litem &554
pos 51
dimension 20
uid 18238,0
)
*633 (MRCItem
litem &555
pos 12
dimension 20
uid 18240,0
)
*634 (MRCItem
litem &556
pos 52
dimension 20
uid 18298,0
)
*635 (MRCItem
litem &557
pos 53
dimension 20
uid 18300,0
)
*636 (MRCItem
litem &558
pos 13
dimension 20
uid 18332,0
)
*637 (MRCItem
litem &559
pos 54
dimension 20
uid 18364,0
)
*638 (MRCItem
litem &560
pos 55
dimension 20
uid 18394,0
)
*639 (MRCItem
litem &561
pos 14
dimension 20
uid 18663,0
)
*640 (MRCItem
litem &562
pos 56
dimension 20
uid 20490,0
)
*641 (MRCItem
litem &563
pos 57
dimension 20
uid 20492,0
)
*642 (MRCItem
litem &564
pos 15
dimension 20
uid 20494,0
)
*643 (MRCItem
litem &565
pos 16
dimension 20
uid 20496,0
)
*644 (MRCItem
litem &566
pos 58
dimension 20
uid 22425,0
)
*645 (MRCItem
litem &567
pos 59
dimension 20
uid 22427,0
)
*646 (MRCItem
litem &568
pos 60
dimension 20
uid 22429,0
)
*647 (MRCItem
litem &569
pos 61
dimension 20
uid 22431,0
)
*648 (MRCItem
litem &570
pos 62
dimension 20
uid 22433,0
)
*649 (MRCItem
litem &571
pos 63
dimension 20
uid 22747,0
)
*650 (MRCItem
litem &572
pos 64
dimension 20
uid 22751,0
)
*651 (MRCItem
litem &573
pos 17
dimension 20
uid 22757,0
)
*652 (MRCItem
litem &574
pos 65
dimension 20
uid 22769,0
)
*653 (MRCItem
litem &575
pos 18
dimension 20
uid 24365,0
)
*654 (MRCItem
litem &576
pos 19
dimension 20
uid 24367,0
)
*655 (MRCItem
litem &577
pos 20
dimension 20
uid 24369,0
)
*656 (MRCItem
litem &578
pos 66
dimension 20
uid 24703,0
)
*657 (MRCItem
litem &579
pos 67
dimension 20
uid 24715,0
)
*658 (MRCItem
litem &580
pos 21
dimension 20
uid 25239,0
)
*659 (MRCItem
litem &581
pos 68
dimension 20
uid 25660,0
)
*660 (MRCItem
litem &582
pos 22
dimension 20
uid 25662,0
)
*661 (MRCItem
litem &583
pos 69
dimension 20
uid 25709,0
)
*662 (MRCItem
litem &584
pos 23
dimension 20
uid 25711,0
)
*663 (MRCItem
litem &585
pos 24
dimension 20
uid 26334,0
)
*664 (MRCItem
litem &586
pos 70
dimension 20
uid 26348,0
)
*665 (MRCItem
litem &587
pos 71
dimension 20
uid 26350,0
)
*666 (MRCItem
litem &588
pos 72
dimension 20
uid 26373,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*667 (MRCItem
litem &507
pos 0
dimension 20
uid 74,0
)
*668 (MRCItem
litem &509
pos 1
dimension 50
uid 75,0
)
*669 (MRCItem
litem &510
pos 2
dimension 124
uid 76,0
)
*670 (MRCItem
litem &511
pos 3
dimension 50
uid 77,0
)
*671 (MRCItem
litem &512
pos 4
dimension 100
uid 78,0
)
*672 (MRCItem
litem &513
pos 5
dimension 100
uid 79,0
)
*673 (MRCItem
litem &514
pos 6
dimension 50
uid 80,0
)
*674 (MRCItem
litem &515
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *675 (LEmptyRow
)
uid 83,0
optionalChildren [
*676 (RefLabelRowHdr
)
*677 (TitleRowHdr
)
*678 (FilterRowHdr
)
*679 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*680 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*681 (GroupColHdr
tm "GroupColHdrMgr"
)
*682 (NameColHdr
tm "GenericNameColHdrMgr"
)
*683 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*684 (InitColHdr
tm "GenericValueColHdrMgr"
)
*685 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*686 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*687 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *688 (MRCItem
litem &675
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*689 (MRCItem
litem &676
pos 0
dimension 20
uid 98,0
)
*690 (MRCItem
litem &677
pos 1
dimension 23
uid 99,0
)
*691 (MRCItem
litem &678
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*692 (MRCItem
litem &679
pos 0
dimension 20
uid 102,0
)
*693 (MRCItem
litem &681
pos 1
dimension 50
uid 103,0
)
*694 (MRCItem
litem &682
pos 2
dimension 100
uid 104,0
)
*695 (MRCItem
litem &683
pos 3
dimension 100
uid 105,0
)
*696 (MRCItem
litem &684
pos 4
dimension 50
uid 106,0
)
*697 (MRCItem
litem &685
pos 5
dimension 50
uid 107,0
)
*698 (MRCItem
litem &686
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
