{
  "creator": "Yosys 0.61+21 (git sha1 967b47d98-dirty, x86_64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000011",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$10537": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000010",
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\\CCU2C": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000100",
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "CCU2C",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:3.1-61.10"
      },
      "parameter_default_values": {
        "INIT0": "1001011010101010",
        "INIT1": "1001011010101010",
        "INJECT1_0": "NO",
        "INJECT1_1": "NO"
      },
      "ports": {
        "CIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "S1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.9-6.11"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.25-6.27"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.13-6.15"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.29-6.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.17-6.19"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.33-6.35"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:5.9-5.12"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.21-6.23"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.37-6.39"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:7.9-7.11"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:7.13-7.15"
          }
        }
      }
    },
    "\\$__ABC9_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:22.1-30.10"
      },
      "ports": {
        "M0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$89": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010111",
            "T_FALL_MIN": "00000000000000000000000010010111",
            "T_FALL_TYP": "00000000000000000000000010010111",
            "T_RISE_MAX": "00000000000000000000000010010111",
            "T_RISE_MIN": "00000000000000000000000010010111",
            "T_RISE_TYP": "00000000000000000000000010010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:24.9-24.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011101111",
            "T_FALL_MIN": "00000000000000000000000011101111",
            "T_FALL_TYP": "00000000000000000000000011101111",
            "T_RISE_MAX": "00000000000000000000000011101111",
            "T_RISE_MIN": "00000000000000000000000011101111",
            "T_RISE_TYP": "00000000000000000000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:25.9-25.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101110101",
            "T_FALL_MIN": "00000000000000000000000101110101",
            "T_FALL_TYP": "00000000000000000000000101110101",
            "T_RISE_MAX": "00000000000000000000000101110101",
            "T_RISE_MIN": "00000000000000000000000101110101",
            "T_RISE_TYP": "00000000000000000000000101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:26.9-26.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:27.9-27.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:28.9-28.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:22.42-22.43"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:22.39-22.40"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:22.36-22.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:22.33-22.34"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:22.29-22.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:22.52-22.53"
          }
        }
      }
    },
    "\\$__ABC9_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:36.1-45.10"
      },
      "ports": {
        "M1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$94": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:38.9-38.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100100",
            "T_FALL_MIN": "00000000000000000000000100100100",
            "T_FALL_TYP": "00000000000000000000000100100100",
            "T_RISE_MAX": "00000000000000000000000100100100",
            "T_RISE_MIN": "00000000000000000000000100100100",
            "T_RISE_TYP": "00000000000000000000000100100100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:39.9-39.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111100",
            "T_FALL_MIN": "00000000000000000000000101111100",
            "T_FALL_TYP": "00000000000000000000000101111100",
            "T_RISE_MAX": "00000000000000000000000101111100",
            "T_RISE_MIN": "00000000000000000000000101111100",
            "T_RISE_TYP": "00000000000000000000000101111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:40.9-40.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000000010",
            "T_FALL_MIN": "00000000000000000000001000000010",
            "T_FALL_TYP": "00000000000000000000001000000010",
            "T_RISE_MAX": "00000000000000000000001000000010",
            "T_RISE_MIN": "00000000000000000000001000000010",
            "T_RISE_TYP": "00000000000000000000001000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:41.9-41.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:42.9-42.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$99": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:43.9-43.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:36.46-36.47"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:36.43-36.44"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:36.40-36.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:36.37-36.38"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:36.33-36.35"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:36.29-36.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:36.56-36.57"
          }
        }
      }
    },
    "\\$__ABC9_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:51.1-61.10"
      },
      "ports": {
        "M2": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$100": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:53.9-53.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$101": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100001",
            "T_FALL_MIN": "00000000000000000000000100100001",
            "T_FALL_TYP": "00000000000000000000000100100001",
            "T_RISE_MAX": "00000000000000000000000100100001",
            "T_RISE_MIN": "00000000000000000000000100100001",
            "T_RISE_TYP": "00000000000000000000000100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:54.9-54.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$102": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110110001",
            "T_FALL_MIN": "00000000000000000000000110110001",
            "T_FALL_TYP": "00000000000000000000000110110001",
            "T_RISE_MAX": "00000000000000000000000110110001",
            "T_RISE_MIN": "00000000000000000000000110110001",
            "T_RISE_TYP": "00000000000000000000000110110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:55.9-55.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$103": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000001001",
            "T_FALL_MIN": "00000000000000000000001000001001",
            "T_FALL_TYP": "00000000000000000000001000001001",
            "T_RISE_MAX": "00000000000000000000001000001001",
            "T_RISE_MIN": "00000000000000000000001000001001",
            "T_RISE_TYP": "00000000000000000000001000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:56.9-56.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$104": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010001111",
            "T_FALL_MIN": "00000000000000000000001010001111",
            "T_FALL_TYP": "00000000000000000000001010001111",
            "T_RISE_MAX": "00000000000000000000001010001111",
            "T_RISE_MIN": "00000000000000000000001010001111",
            "T_RISE_TYP": "00000000000000000000001010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:57.9-57.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$105": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:58.9-58.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$106": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:59.9-59.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:51.50-51.51"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:51.47-51.48"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:51.44-51.45"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:51.41-51.42"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:51.37-51.39"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:51.33-51.35"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:51.29-51.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:51.60-51.61"
          }
        }
      }
    },
    "ALU54B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:473.1-970.10"
      },
      "parameter_default_values": {
        "CLK0_DIV": "ENABLED",
        "CLK1_DIV": "ENABLED",
        "CLK2_DIV": "ENABLED",
        "CLK3_DIV": "ENABLED",
        "FORCE_ZERO_BARREL_SHIFT": "DISABLED",
        "GSR": "ENABLED",
        "LEGACY": "DISABLED",
        "MASK01": "0x00000000000000 ",
        "MASKPAT": "0x00000000000000 ",
        "MASKPAT_SOURCE": "STATIC",
        "MCPAT": "0x00000000000000 ",
        "MCPAT_SOURCE": "STATIC",
        "MULT9_MODE": "DISABLED",
        "REG_FLAG_CE": "CE0",
        "REG_FLAG_CLK": "NONE",
        "REG_FLAG_RST": "RST0",
        "REG_INPUTC0_CE": "CE0",
        "REG_INPUTC0_CLK": "NONE",
        "REG_INPUTC0_RST": "RST0",
        "REG_INPUTC1_CE": "CE0",
        "REG_INPUTC1_CLK": "NONE",
        "REG_INPUTC1_RST": "RST0",
        "REG_INPUTCFB_CE": "CE0",
        "REG_INPUTCFB_CLK": "NONE",
        "REG_INPUTCFB_RST": "RST0",
        "REG_OPCODEIN_0_CE": "CE0",
        "REG_OPCODEIN_0_CLK": "NONE",
        "REG_OPCODEIN_0_RST": "RST0",
        "REG_OPCODEIN_1_CE": "CE0",
        "REG_OPCODEIN_1_CLK": "NONE",
        "REG_OPCODEIN_1_RST": "RST0",
        "REG_OPCODEOP0_0_CE": "CE0",
        "REG_OPCODEOP0_0_CLK": "NONE",
        "REG_OPCODEOP0_0_RST": "RST0",
        "REG_OPCODEOP0_1_CE": "CE0",
        "REG_OPCODEOP0_1_CLK": "NONE",
        "REG_OPCODEOP0_1_RST": "RST0",
        "REG_OPCODEOP1_0_CLK": "NONE",
        "REG_OPCODEOP1_1_CLK": "NONE",
        "REG_OUTPUT0_CE": "CE0",
        "REG_OUTPUT0_CLK": "NONE",
        "REG_OUTPUT0_RST": "RST0",
        "REG_OUTPUT1_CE": "CE0",
        "REG_OUTPUT1_CLK": "NONE",
        "REG_OUTPUT1_RST": "RST0",
        "RESETMODE": "SYNC",
        "RNDPAT": "0x00000000000000 "
      },
      "ports": {
        "CE3": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SIGNEDIA": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SIGNEDIB": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SIGNEDCIN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A35": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A34": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A33": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "A32": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "A31": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "A30": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "A29": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "A28": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "A27": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "A26": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "A25": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "A24": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "A23": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "A22": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "A21": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "A20": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "A19": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "A18": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "B35": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "B34": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "B33": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "B32": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "B31": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "B30": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "B29": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "B28": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "B27": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "B26": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "B25": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "B24": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "B23": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "B22": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "B21": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "B20": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "B19": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "B18": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "C53": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "C52": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "C51": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "C50": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "C49": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "C48": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "C47": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "C46": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "C45": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "C44": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "C43": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "C42": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "C41": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "C40": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "C39": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "C38": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "C37": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "C36": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "C35": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "C34": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "C33": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "C32": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "C31": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "C30": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "C29": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "C28": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "C27": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "C26": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "C25": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "C24": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "C23": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "C22": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "C21": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "C20": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "C19": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "C18": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "CFB53": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "CFB52": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "CFB51": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "CFB50": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "CFB49": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "CFB48": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "CFB47": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "CFB46": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "CFB45": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "CFB44": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "CFB43": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "CFB42": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "CFB41": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "CFB40": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "CFB39": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "CFB38": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "CFB37": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "CFB36": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "CFB35": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "CFB34": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CFB33": {
          "direction": "input",
          "bits": [ 163 ]
        },
        "CFB32": {
          "direction": "input",
          "bits": [ 164 ]
        },
        "CFB31": {
          "direction": "input",
          "bits": [ 165 ]
        },
        "CFB30": {
          "direction": "input",
          "bits": [ 166 ]
        },
        "CFB29": {
          "direction": "input",
          "bits": [ 167 ]
        },
        "CFB28": {
          "direction": "input",
          "bits": [ 168 ]
        },
        "CFB27": {
          "direction": "input",
          "bits": [ 169 ]
        },
        "CFB26": {
          "direction": "input",
          "bits": [ 170 ]
        },
        "CFB25": {
          "direction": "input",
          "bits": [ 171 ]
        },
        "CFB24": {
          "direction": "input",
          "bits": [ 172 ]
        },
        "CFB23": {
          "direction": "input",
          "bits": [ 173 ]
        },
        "CFB22": {
          "direction": "input",
          "bits": [ 174 ]
        },
        "CFB21": {
          "direction": "input",
          "bits": [ 175 ]
        },
        "CFB20": {
          "direction": "input",
          "bits": [ 176 ]
        },
        "CFB19": {
          "direction": "input",
          "bits": [ 177 ]
        },
        "CFB18": {
          "direction": "input",
          "bits": [ 178 ]
        },
        "CFB17": {
          "direction": "input",
          "bits": [ 179 ]
        },
        "CFB16": {
          "direction": "input",
          "bits": [ 180 ]
        },
        "CFB15": {
          "direction": "input",
          "bits": [ 181 ]
        },
        "CFB14": {
          "direction": "input",
          "bits": [ 182 ]
        },
        "CFB13": {
          "direction": "input",
          "bits": [ 183 ]
        },
        "CFB12": {
          "direction": "input",
          "bits": [ 184 ]
        },
        "CFB11": {
          "direction": "input",
          "bits": [ 185 ]
        },
        "CFB10": {
          "direction": "input",
          "bits": [ 186 ]
        },
        "CFB9": {
          "direction": "input",
          "bits": [ 187 ]
        },
        "CFB8": {
          "direction": "input",
          "bits": [ 188 ]
        },
        "CFB7": {
          "direction": "input",
          "bits": [ 189 ]
        },
        "CFB6": {
          "direction": "input",
          "bits": [ 190 ]
        },
        "CFB5": {
          "direction": "input",
          "bits": [ 191 ]
        },
        "CFB4": {
          "direction": "input",
          "bits": [ 192 ]
        },
        "CFB3": {
          "direction": "input",
          "bits": [ 193 ]
        },
        "CFB2": {
          "direction": "input",
          "bits": [ 194 ]
        },
        "CFB1": {
          "direction": "input",
          "bits": [ 195 ]
        },
        "CFB0": {
          "direction": "input",
          "bits": [ 196 ]
        },
        "MA35": {
          "direction": "input",
          "bits": [ 197 ]
        },
        "MA34": {
          "direction": "input",
          "bits": [ 198 ]
        },
        "MA33": {
          "direction": "input",
          "bits": [ 199 ]
        },
        "MA32": {
          "direction": "input",
          "bits": [ 200 ]
        },
        "MA31": {
          "direction": "input",
          "bits": [ 201 ]
        },
        "MA30": {
          "direction": "input",
          "bits": [ 202 ]
        },
        "MA29": {
          "direction": "input",
          "bits": [ 203 ]
        },
        "MA28": {
          "direction": "input",
          "bits": [ 204 ]
        },
        "MA27": {
          "direction": "input",
          "bits": [ 205 ]
        },
        "MA26": {
          "direction": "input",
          "bits": [ 206 ]
        },
        "MA25": {
          "direction": "input",
          "bits": [ 207 ]
        },
        "MA24": {
          "direction": "input",
          "bits": [ 208 ]
        },
        "MA23": {
          "direction": "input",
          "bits": [ 209 ]
        },
        "MA22": {
          "direction": "input",
          "bits": [ 210 ]
        },
        "MA21": {
          "direction": "input",
          "bits": [ 211 ]
        },
        "MA20": {
          "direction": "input",
          "bits": [ 212 ]
        },
        "MA19": {
          "direction": "input",
          "bits": [ 213 ]
        },
        "MA18": {
          "direction": "input",
          "bits": [ 214 ]
        },
        "MA17": {
          "direction": "input",
          "bits": [ 215 ]
        },
        "MA16": {
          "direction": "input",
          "bits": [ 216 ]
        },
        "MA15": {
          "direction": "input",
          "bits": [ 217 ]
        },
        "MA14": {
          "direction": "input",
          "bits": [ 218 ]
        },
        "MA13": {
          "direction": "input",
          "bits": [ 219 ]
        },
        "MA12": {
          "direction": "input",
          "bits": [ 220 ]
        },
        "MA11": {
          "direction": "input",
          "bits": [ 221 ]
        },
        "MA10": {
          "direction": "input",
          "bits": [ 222 ]
        },
        "MA9": {
          "direction": "input",
          "bits": [ 223 ]
        },
        "MA8": {
          "direction": "input",
          "bits": [ 224 ]
        },
        "MA7": {
          "direction": "input",
          "bits": [ 225 ]
        },
        "MA6": {
          "direction": "input",
          "bits": [ 226 ]
        },
        "MA5": {
          "direction": "input",
          "bits": [ 227 ]
        },
        "MA4": {
          "direction": "input",
          "bits": [ 228 ]
        },
        "MA3": {
          "direction": "input",
          "bits": [ 229 ]
        },
        "MA2": {
          "direction": "input",
          "bits": [ 230 ]
        },
        "MA1": {
          "direction": "input",
          "bits": [ 231 ]
        },
        "MA0": {
          "direction": "input",
          "bits": [ 232 ]
        },
        "MB35": {
          "direction": "input",
          "bits": [ 233 ]
        },
        "MB34": {
          "direction": "input",
          "bits": [ 234 ]
        },
        "MB33": {
          "direction": "input",
          "bits": [ 235 ]
        },
        "MB32": {
          "direction": "input",
          "bits": [ 236 ]
        },
        "MB31": {
          "direction": "input",
          "bits": [ 237 ]
        },
        "MB30": {
          "direction": "input",
          "bits": [ 238 ]
        },
        "MB29": {
          "direction": "input",
          "bits": [ 239 ]
        },
        "MB28": {
          "direction": "input",
          "bits": [ 240 ]
        },
        "MB27": {
          "direction": "input",
          "bits": [ 241 ]
        },
        "MB26": {
          "direction": "input",
          "bits": [ 242 ]
        },
        "MB25": {
          "direction": "input",
          "bits": [ 243 ]
        },
        "MB24": {
          "direction": "input",
          "bits": [ 244 ]
        },
        "MB23": {
          "direction": "input",
          "bits": [ 245 ]
        },
        "MB22": {
          "direction": "input",
          "bits": [ 246 ]
        },
        "MB21": {
          "direction": "input",
          "bits": [ 247 ]
        },
        "MB20": {
          "direction": "input",
          "bits": [ 248 ]
        },
        "MB19": {
          "direction": "input",
          "bits": [ 249 ]
        },
        "MB18": {
          "direction": "input",
          "bits": [ 250 ]
        },
        "MB17": {
          "direction": "input",
          "bits": [ 251 ]
        },
        "MB16": {
          "direction": "input",
          "bits": [ 252 ]
        },
        "MB15": {
          "direction": "input",
          "bits": [ 253 ]
        },
        "MB14": {
          "direction": "input",
          "bits": [ 254 ]
        },
        "MB13": {
          "direction": "input",
          "bits": [ 255 ]
        },
        "MB12": {
          "direction": "input",
          "bits": [ 256 ]
        },
        "MB11": {
          "direction": "input",
          "bits": [ 257 ]
        },
        "MB10": {
          "direction": "input",
          "bits": [ 258 ]
        },
        "MB9": {
          "direction": "input",
          "bits": [ 259 ]
        },
        "MB8": {
          "direction": "input",
          "bits": [ 260 ]
        },
        "MB7": {
          "direction": "input",
          "bits": [ 261 ]
        },
        "MB6": {
          "direction": "input",
          "bits": [ 262 ]
        },
        "MB5": {
          "direction": "input",
          "bits": [ 263 ]
        },
        "MB4": {
          "direction": "input",
          "bits": [ 264 ]
        },
        "MB3": {
          "direction": "input",
          "bits": [ 265 ]
        },
        "MB2": {
          "direction": "input",
          "bits": [ 266 ]
        },
        "MB1": {
          "direction": "input",
          "bits": [ 267 ]
        },
        "MB0": {
          "direction": "input",
          "bits": [ 268 ]
        },
        "CIN53": {
          "direction": "input",
          "bits": [ 269 ]
        },
        "CIN52": {
          "direction": "input",
          "bits": [ 270 ]
        },
        "CIN51": {
          "direction": "input",
          "bits": [ 271 ]
        },
        "CIN50": {
          "direction": "input",
          "bits": [ 272 ]
        },
        "CIN49": {
          "direction": "input",
          "bits": [ 273 ]
        },
        "CIN48": {
          "direction": "input",
          "bits": [ 274 ]
        },
        "CIN47": {
          "direction": "input",
          "bits": [ 275 ]
        },
        "CIN46": {
          "direction": "input",
          "bits": [ 276 ]
        },
        "CIN45": {
          "direction": "input",
          "bits": [ 277 ]
        },
        "CIN44": {
          "direction": "input",
          "bits": [ 278 ]
        },
        "CIN43": {
          "direction": "input",
          "bits": [ 279 ]
        },
        "CIN42": {
          "direction": "input",
          "bits": [ 280 ]
        },
        "CIN41": {
          "direction": "input",
          "bits": [ 281 ]
        },
        "CIN40": {
          "direction": "input",
          "bits": [ 282 ]
        },
        "CIN39": {
          "direction": "input",
          "bits": [ 283 ]
        },
        "CIN38": {
          "direction": "input",
          "bits": [ 284 ]
        },
        "CIN37": {
          "direction": "input",
          "bits": [ 285 ]
        },
        "CIN36": {
          "direction": "input",
          "bits": [ 286 ]
        },
        "CIN35": {
          "direction": "input",
          "bits": [ 287 ]
        },
        "CIN34": {
          "direction": "input",
          "bits": [ 288 ]
        },
        "CIN33": {
          "direction": "input",
          "bits": [ 289 ]
        },
        "CIN32": {
          "direction": "input",
          "bits": [ 290 ]
        },
        "CIN31": {
          "direction": "input",
          "bits": [ 291 ]
        },
        "CIN30": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "CIN29": {
          "direction": "input",
          "bits": [ 293 ]
        },
        "CIN28": {
          "direction": "input",
          "bits": [ 294 ]
        },
        "CIN27": {
          "direction": "input",
          "bits": [ 295 ]
        },
        "CIN26": {
          "direction": "input",
          "bits": [ 296 ]
        },
        "CIN25": {
          "direction": "input",
          "bits": [ 297 ]
        },
        "CIN24": {
          "direction": "input",
          "bits": [ 298 ]
        },
        "CIN23": {
          "direction": "input",
          "bits": [ 299 ]
        },
        "CIN22": {
          "direction": "input",
          "bits": [ 300 ]
        },
        "CIN21": {
          "direction": "input",
          "bits": [ 301 ]
        },
        "CIN20": {
          "direction": "input",
          "bits": [ 302 ]
        },
        "CIN19": {
          "direction": "input",
          "bits": [ 303 ]
        },
        "CIN18": {
          "direction": "input",
          "bits": [ 304 ]
        },
        "CIN17": {
          "direction": "input",
          "bits": [ 305 ]
        },
        "CIN16": {
          "direction": "input",
          "bits": [ 306 ]
        },
        "CIN15": {
          "direction": "input",
          "bits": [ 307 ]
        },
        "CIN14": {
          "direction": "input",
          "bits": [ 308 ]
        },
        "CIN13": {
          "direction": "input",
          "bits": [ 309 ]
        },
        "CIN12": {
          "direction": "input",
          "bits": [ 310 ]
        },
        "CIN11": {
          "direction": "input",
          "bits": [ 311 ]
        },
        "CIN10": {
          "direction": "input",
          "bits": [ 312 ]
        },
        "CIN9": {
          "direction": "input",
          "bits": [ 313 ]
        },
        "CIN8": {
          "direction": "input",
          "bits": [ 314 ]
        },
        "CIN7": {
          "direction": "input",
          "bits": [ 315 ]
        },
        "CIN6": {
          "direction": "input",
          "bits": [ 316 ]
        },
        "CIN5": {
          "direction": "input",
          "bits": [ 317 ]
        },
        "CIN4": {
          "direction": "input",
          "bits": [ 318 ]
        },
        "CIN3": {
          "direction": "input",
          "bits": [ 319 ]
        },
        "CIN2": {
          "direction": "input",
          "bits": [ 320 ]
        },
        "CIN1": {
          "direction": "input",
          "bits": [ 321 ]
        },
        "CIN0": {
          "direction": "input",
          "bits": [ 322 ]
        },
        "OP10": {
          "direction": "input",
          "bits": [ 323 ]
        },
        "OP9": {
          "direction": "input",
          "bits": [ 324 ]
        },
        "OP8": {
          "direction": "input",
          "bits": [ 325 ]
        },
        "OP7": {
          "direction": "input",
          "bits": [ 326 ]
        },
        "OP6": {
          "direction": "input",
          "bits": [ 327 ]
        },
        "OP5": {
          "direction": "input",
          "bits": [ 328 ]
        },
        "OP4": {
          "direction": "input",
          "bits": [ 329 ]
        },
        "OP3": {
          "direction": "input",
          "bits": [ 330 ]
        },
        "OP2": {
          "direction": "input",
          "bits": [ 331 ]
        },
        "OP1": {
          "direction": "input",
          "bits": [ 332 ]
        },
        "OP0": {
          "direction": "input",
          "bits": [ 333 ]
        },
        "R53": {
          "direction": "output",
          "bits": [ 334 ]
        },
        "R52": {
          "direction": "output",
          "bits": [ 335 ]
        },
        "R51": {
          "direction": "output",
          "bits": [ 336 ]
        },
        "R50": {
          "direction": "output",
          "bits": [ 337 ]
        },
        "R49": {
          "direction": "output",
          "bits": [ 338 ]
        },
        "R48": {
          "direction": "output",
          "bits": [ 339 ]
        },
        "R47": {
          "direction": "output",
          "bits": [ 340 ]
        },
        "R46": {
          "direction": "output",
          "bits": [ 341 ]
        },
        "R45": {
          "direction": "output",
          "bits": [ 342 ]
        },
        "R44": {
          "direction": "output",
          "bits": [ 343 ]
        },
        "R43": {
          "direction": "output",
          "bits": [ 344 ]
        },
        "R42": {
          "direction": "output",
          "bits": [ 345 ]
        },
        "R41": {
          "direction": "output",
          "bits": [ 346 ]
        },
        "R40": {
          "direction": "output",
          "bits": [ 347 ]
        },
        "R39": {
          "direction": "output",
          "bits": [ 348 ]
        },
        "R38": {
          "direction": "output",
          "bits": [ 349 ]
        },
        "R37": {
          "direction": "output",
          "bits": [ 350 ]
        },
        "R36": {
          "direction": "output",
          "bits": [ 351 ]
        },
        "R35": {
          "direction": "output",
          "bits": [ 352 ]
        },
        "R34": {
          "direction": "output",
          "bits": [ 353 ]
        },
        "R33": {
          "direction": "output",
          "bits": [ 354 ]
        },
        "R32": {
          "direction": "output",
          "bits": [ 355 ]
        },
        "R31": {
          "direction": "output",
          "bits": [ 356 ]
        },
        "R30": {
          "direction": "output",
          "bits": [ 357 ]
        },
        "R29": {
          "direction": "output",
          "bits": [ 358 ]
        },
        "R28": {
          "direction": "output",
          "bits": [ 359 ]
        },
        "R27": {
          "direction": "output",
          "bits": [ 360 ]
        },
        "R26": {
          "direction": "output",
          "bits": [ 361 ]
        },
        "R25": {
          "direction": "output",
          "bits": [ 362 ]
        },
        "R24": {
          "direction": "output",
          "bits": [ 363 ]
        },
        "R23": {
          "direction": "output",
          "bits": [ 364 ]
        },
        "R22": {
          "direction": "output",
          "bits": [ 365 ]
        },
        "R21": {
          "direction": "output",
          "bits": [ 366 ]
        },
        "R20": {
          "direction": "output",
          "bits": [ 367 ]
        },
        "R19": {
          "direction": "output",
          "bits": [ 368 ]
        },
        "R18": {
          "direction": "output",
          "bits": [ 369 ]
        },
        "R17": {
          "direction": "output",
          "bits": [ 370 ]
        },
        "R16": {
          "direction": "output",
          "bits": [ 371 ]
        },
        "R15": {
          "direction": "output",
          "bits": [ 372 ]
        },
        "R14": {
          "direction": "output",
          "bits": [ 373 ]
        },
        "R13": {
          "direction": "output",
          "bits": [ 374 ]
        },
        "R12": {
          "direction": "output",
          "bits": [ 375 ]
        },
        "R11": {
          "direction": "output",
          "bits": [ 376 ]
        },
        "R10": {
          "direction": "output",
          "bits": [ 377 ]
        },
        "R9": {
          "direction": "output",
          "bits": [ 378 ]
        },
        "R8": {
          "direction": "output",
          "bits": [ 379 ]
        },
        "R7": {
          "direction": "output",
          "bits": [ 380 ]
        },
        "R6": {
          "direction": "output",
          "bits": [ 381 ]
        },
        "R5": {
          "direction": "output",
          "bits": [ 382 ]
        },
        "R4": {
          "direction": "output",
          "bits": [ 383 ]
        },
        "R3": {
          "direction": "output",
          "bits": [ 384 ]
        },
        "R2": {
          "direction": "output",
          "bits": [ 385 ]
        },
        "R1": {
          "direction": "output",
          "bits": [ 386 ]
        },
        "R0": {
          "direction": "output",
          "bits": [ 387 ]
        },
        "CO53": {
          "direction": "output",
          "bits": [ 388 ]
        },
        "CO52": {
          "direction": "output",
          "bits": [ 389 ]
        },
        "CO51": {
          "direction": "output",
          "bits": [ 390 ]
        },
        "CO50": {
          "direction": "output",
          "bits": [ 391 ]
        },
        "CO49": {
          "direction": "output",
          "bits": [ 392 ]
        },
        "CO48": {
          "direction": "output",
          "bits": [ 393 ]
        },
        "CO47": {
          "direction": "output",
          "bits": [ 394 ]
        },
        "CO46": {
          "direction": "output",
          "bits": [ 395 ]
        },
        "CO45": {
          "direction": "output",
          "bits": [ 396 ]
        },
        "CO44": {
          "direction": "output",
          "bits": [ 397 ]
        },
        "CO43": {
          "direction": "output",
          "bits": [ 398 ]
        },
        "CO42": {
          "direction": "output",
          "bits": [ 399 ]
        },
        "CO41": {
          "direction": "output",
          "bits": [ 400 ]
        },
        "CO40": {
          "direction": "output",
          "bits": [ 401 ]
        },
        "CO39": {
          "direction": "output",
          "bits": [ 402 ]
        },
        "CO38": {
          "direction": "output",
          "bits": [ 403 ]
        },
        "CO37": {
          "direction": "output",
          "bits": [ 404 ]
        },
        "CO36": {
          "direction": "output",
          "bits": [ 405 ]
        },
        "CO35": {
          "direction": "output",
          "bits": [ 406 ]
        },
        "CO34": {
          "direction": "output",
          "bits": [ 407 ]
        },
        "CO33": {
          "direction": "output",
          "bits": [ 408 ]
        },
        "CO32": {
          "direction": "output",
          "bits": [ 409 ]
        },
        "CO31": {
          "direction": "output",
          "bits": [ 410 ]
        },
        "CO30": {
          "direction": "output",
          "bits": [ 411 ]
        },
        "CO29": {
          "direction": "output",
          "bits": [ 412 ]
        },
        "CO28": {
          "direction": "output",
          "bits": [ 413 ]
        },
        "CO27": {
          "direction": "output",
          "bits": [ 414 ]
        },
        "CO26": {
          "direction": "output",
          "bits": [ 415 ]
        },
        "CO25": {
          "direction": "output",
          "bits": [ 416 ]
        },
        "CO24": {
          "direction": "output",
          "bits": [ 417 ]
        },
        "CO23": {
          "direction": "output",
          "bits": [ 418 ]
        },
        "CO22": {
          "direction": "output",
          "bits": [ 419 ]
        },
        "CO21": {
          "direction": "output",
          "bits": [ 420 ]
        },
        "CO20": {
          "direction": "output",
          "bits": [ 421 ]
        },
        "CO19": {
          "direction": "output",
          "bits": [ 422 ]
        },
        "CO18": {
          "direction": "output",
          "bits": [ 423 ]
        },
        "CO17": {
          "direction": "output",
          "bits": [ 424 ]
        },
        "CO16": {
          "direction": "output",
          "bits": [ 425 ]
        },
        "CO15": {
          "direction": "output",
          "bits": [ 426 ]
        },
        "CO14": {
          "direction": "output",
          "bits": [ 427 ]
        },
        "CO13": {
          "direction": "output",
          "bits": [ 428 ]
        },
        "CO12": {
          "direction": "output",
          "bits": [ 429 ]
        },
        "CO11": {
          "direction": "output",
          "bits": [ 430 ]
        },
        "CO10": {
          "direction": "output",
          "bits": [ 431 ]
        },
        "CO9": {
          "direction": "output",
          "bits": [ 432 ]
        },
        "CO8": {
          "direction": "output",
          "bits": [ 433 ]
        },
        "CO7": {
          "direction": "output",
          "bits": [ 434 ]
        },
        "CO6": {
          "direction": "output",
          "bits": [ 435 ]
        },
        "CO5": {
          "direction": "output",
          "bits": [ 436 ]
        },
        "CO4": {
          "direction": "output",
          "bits": [ 437 ]
        },
        "CO3": {
          "direction": "output",
          "bits": [ 438 ]
        },
        "CO2": {
          "direction": "output",
          "bits": [ 439 ]
        },
        "CO1": {
          "direction": "output",
          "bits": [ 440 ]
        },
        "CO0": {
          "direction": "output",
          "bits": [ 441 ]
        },
        "EQZ": {
          "direction": "output",
          "bits": [ 442 ]
        },
        "EQZM": {
          "direction": "output",
          "bits": [ 443 ]
        },
        "EQOM": {
          "direction": "output",
          "bits": [ 444 ]
        },
        "EQPAT": {
          "direction": "output",
          "bits": [ 445 ]
        },
        "EQPATB": {
          "direction": "output",
          "bits": [ 446 ]
        },
        "OVER": {
          "direction": "output",
          "bits": [ 447 ]
        },
        "UNDER": {
          "direction": "output",
          "bits": [ 448 ]
        },
        "OVERUNDER": {
          "direction": "output",
          "bits": [ 449 ]
        },
        "SIGNEDR": {
          "direction": "output",
          "bits": [ 450 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:571.11-571.13"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:570.11-570.13"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:561.11-561.14"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:560.11-560.14"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:559.11-559.14"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:558.11-558.14"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:557.11-557.14"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:556.11-556.14"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:555.11-555.14"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:554.11-554.14"
          }
        },
        "A18": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:553.11-553.14"
          }
        },
        "A19": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:552.11-552.14"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:569.11-569.13"
          }
        },
        "A20": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:551.11-551.14"
          }
        },
        "A21": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:550.11-550.14"
          }
        },
        "A22": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:549.11-549.14"
          }
        },
        "A23": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:548.11-548.14"
          }
        },
        "A24": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:547.11-547.14"
          }
        },
        "A25": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:546.11-546.14"
          }
        },
        "A26": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:545.11-545.14"
          }
        },
        "A27": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:544.11-544.14"
          }
        },
        "A28": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:543.11-543.14"
          }
        },
        "A29": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:542.11-542.14"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:568.11-568.13"
          }
        },
        "A30": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:541.11-541.14"
          }
        },
        "A31": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:540.11-540.14"
          }
        },
        "A32": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:539.11-539.14"
          }
        },
        "A33": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:538.11-538.14"
          }
        },
        "A34": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:537.11-537.14"
          }
        },
        "A35": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:536.11-536.14"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:567.11-567.13"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:566.11-566.13"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:565.11-565.13"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:564.11-564.13"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:563.11-563.13"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:562.11-562.13"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:607.11-607.13"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:606.11-606.13"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:597.11-597.14"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:596.11-596.14"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:595.11-595.14"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:594.11-594.14"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:593.11-593.14"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:592.11-592.14"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:591.11-591.14"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:590.11-590.14"
          }
        },
        "B18": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:589.11-589.14"
          }
        },
        "B19": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:588.11-588.14"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:605.11-605.13"
          }
        },
        "B20": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:587.11-587.14"
          }
        },
        "B21": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:586.11-586.14"
          }
        },
        "B22": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:585.11-585.14"
          }
        },
        "B23": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:584.11-584.14"
          }
        },
        "B24": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:583.11-583.14"
          }
        },
        "B25": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:582.11-582.14"
          }
        },
        "B26": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:581.11-581.14"
          }
        },
        "B27": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:580.11-580.14"
          }
        },
        "B28": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:579.11-579.14"
          }
        },
        "B29": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:578.11-578.14"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:604.11-604.13"
          }
        },
        "B30": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:577.11-577.14"
          }
        },
        "B31": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:576.11-576.14"
          }
        },
        "B32": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:575.11-575.14"
          }
        },
        "B33": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:574.11-574.14"
          }
        },
        "B34": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:573.11-573.14"
          }
        },
        "B35": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:572.11-572.14"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:603.11-603.13"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:602.11-602.13"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:601.11-601.13"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:600.11-600.13"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:599.11-599.13"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:598.11-598.13"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:661.11-661.13"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:660.11-660.13"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:651.11-651.14"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:650.11-650.14"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:649.11-649.14"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:648.11-648.14"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:647.11-647.14"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:646.11-646.14"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:645.11-645.14"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:644.11-644.14"
          }
        },
        "C18": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:643.11-643.14"
          }
        },
        "C19": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:642.11-642.14"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:659.11-659.13"
          }
        },
        "C20": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:641.11-641.14"
          }
        },
        "C21": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:640.11-640.14"
          }
        },
        "C22": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:639.11-639.14"
          }
        },
        "C23": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:638.11-638.14"
          }
        },
        "C24": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:637.11-637.14"
          }
        },
        "C25": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:636.11-636.14"
          }
        },
        "C26": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:635.11-635.14"
          }
        },
        "C27": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:634.11-634.14"
          }
        },
        "C28": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:633.11-633.14"
          }
        },
        "C29": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:632.11-632.14"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:658.11-658.13"
          }
        },
        "C30": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:631.11-631.14"
          }
        },
        "C31": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:630.11-630.14"
          }
        },
        "C32": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:629.11-629.14"
          }
        },
        "C33": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:628.11-628.14"
          }
        },
        "C34": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:627.11-627.14"
          }
        },
        "C35": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:626.11-626.14"
          }
        },
        "C36": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:625.11-625.14"
          }
        },
        "C37": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:624.11-624.14"
          }
        },
        "C38": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:623.11-623.14"
          }
        },
        "C39": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:622.11-622.14"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:657.11-657.13"
          }
        },
        "C40": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:621.11-621.14"
          }
        },
        "C41": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:620.11-620.14"
          }
        },
        "C42": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:619.11-619.14"
          }
        },
        "C43": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:618.11-618.14"
          }
        },
        "C44": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:617.11-617.14"
          }
        },
        "C45": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:616.11-616.14"
          }
        },
        "C46": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:615.11-615.14"
          }
        },
        "C47": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:614.11-614.14"
          }
        },
        "C48": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:613.11-613.14"
          }
        },
        "C49": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:612.11-612.14"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:656.11-656.13"
          }
        },
        "C50": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:611.11-611.14"
          }
        },
        "C51": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:610.11-610.14"
          }
        },
        "C52": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:609.11-609.14"
          }
        },
        "C53": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:608.11-608.14"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:655.11-655.13"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:654.11-654.13"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:653.11-653.13"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:652.11-652.13"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:524.11-524.14"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:523.11-523.14"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:522.11-522.14"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:521.11-521.14"
          }
        },
        "CFB0": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:715.11-715.15"
          }
        },
        "CFB1": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:714.11-714.15"
          }
        },
        "CFB10": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:705.11-705.16"
          }
        },
        "CFB11": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:704.11-704.16"
          }
        },
        "CFB12": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:703.11-703.16"
          }
        },
        "CFB13": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:702.11-702.16"
          }
        },
        "CFB14": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:701.11-701.16"
          }
        },
        "CFB15": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:700.11-700.16"
          }
        },
        "CFB16": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:699.11-699.16"
          }
        },
        "CFB17": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:698.11-698.16"
          }
        },
        "CFB18": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:697.11-697.16"
          }
        },
        "CFB19": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:696.11-696.16"
          }
        },
        "CFB2": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:713.11-713.15"
          }
        },
        "CFB20": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:695.11-695.16"
          }
        },
        "CFB21": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:694.11-694.16"
          }
        },
        "CFB22": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:693.11-693.16"
          }
        },
        "CFB23": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:692.11-692.16"
          }
        },
        "CFB24": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:691.11-691.16"
          }
        },
        "CFB25": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:690.11-690.16"
          }
        },
        "CFB26": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:689.11-689.16"
          }
        },
        "CFB27": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:688.11-688.16"
          }
        },
        "CFB28": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:687.11-687.16"
          }
        },
        "CFB29": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:686.11-686.16"
          }
        },
        "CFB3": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:712.11-712.15"
          }
        },
        "CFB30": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:685.11-685.16"
          }
        },
        "CFB31": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:684.11-684.16"
          }
        },
        "CFB32": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:683.11-683.16"
          }
        },
        "CFB33": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:682.11-682.16"
          }
        },
        "CFB34": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:681.11-681.16"
          }
        },
        "CFB35": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:680.11-680.16"
          }
        },
        "CFB36": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:679.11-679.16"
          }
        },
        "CFB37": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:678.11-678.16"
          }
        },
        "CFB38": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:677.11-677.16"
          }
        },
        "CFB39": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:676.11-676.16"
          }
        },
        "CFB4": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:711.11-711.15"
          }
        },
        "CFB40": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:675.11-675.16"
          }
        },
        "CFB41": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:674.11-674.16"
          }
        },
        "CFB42": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:673.11-673.16"
          }
        },
        "CFB43": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:672.11-672.16"
          }
        },
        "CFB44": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:671.11-671.16"
          }
        },
        "CFB45": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:670.11-670.16"
          }
        },
        "CFB46": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:669.11-669.16"
          }
        },
        "CFB47": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:668.11-668.16"
          }
        },
        "CFB48": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:667.11-667.16"
          }
        },
        "CFB49": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:666.11-666.16"
          }
        },
        "CFB5": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:710.11-710.15"
          }
        },
        "CFB50": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:665.11-665.16"
          }
        },
        "CFB51": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:664.11-664.16"
          }
        },
        "CFB52": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:663.11-663.16"
          }
        },
        "CFB53": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:662.11-662.16"
          }
        },
        "CFB6": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:709.11-709.15"
          }
        },
        "CFB7": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:708.11-708.15"
          }
        },
        "CFB8": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:707.11-707.15"
          }
        },
        "CFB9": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:706.11-706.15"
          }
        },
        "CIN0": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:841.11-841.15"
          }
        },
        "CIN1": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:840.11-840.15"
          }
        },
        "CIN10": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:831.11-831.16"
          }
        },
        "CIN11": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:830.11-830.16"
          }
        },
        "CIN12": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:829.11-829.16"
          }
        },
        "CIN13": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:828.11-828.16"
          }
        },
        "CIN14": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:827.11-827.16"
          }
        },
        "CIN15": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:826.11-826.16"
          }
        },
        "CIN16": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:825.11-825.16"
          }
        },
        "CIN17": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:824.11-824.16"
          }
        },
        "CIN18": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:823.11-823.16"
          }
        },
        "CIN19": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:822.11-822.16"
          }
        },
        "CIN2": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:839.11-839.15"
          }
        },
        "CIN20": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:821.11-821.16"
          }
        },
        "CIN21": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:820.11-820.16"
          }
        },
        "CIN22": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:819.11-819.16"
          }
        },
        "CIN23": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:818.11-818.16"
          }
        },
        "CIN24": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:817.11-817.16"
          }
        },
        "CIN25": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:816.11-816.16"
          }
        },
        "CIN26": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:815.11-815.16"
          }
        },
        "CIN27": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:814.11-814.16"
          }
        },
        "CIN28": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:813.11-813.16"
          }
        },
        "CIN29": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:812.11-812.16"
          }
        },
        "CIN3": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:838.11-838.15"
          }
        },
        "CIN30": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:811.11-811.16"
          }
        },
        "CIN31": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:810.11-810.16"
          }
        },
        "CIN32": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:809.11-809.16"
          }
        },
        "CIN33": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:808.11-808.16"
          }
        },
        "CIN34": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:807.11-807.16"
          }
        },
        "CIN35": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:806.11-806.16"
          }
        },
        "CIN36": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:805.11-805.16"
          }
        },
        "CIN37": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:804.11-804.16"
          }
        },
        "CIN38": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:803.11-803.16"
          }
        },
        "CIN39": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:802.11-802.16"
          }
        },
        "CIN4": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:837.11-837.15"
          }
        },
        "CIN40": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:801.11-801.16"
          }
        },
        "CIN41": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:800.11-800.16"
          }
        },
        "CIN42": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:799.11-799.16"
          }
        },
        "CIN43": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:798.11-798.16"
          }
        },
        "CIN44": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:797.11-797.16"
          }
        },
        "CIN45": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:796.11-796.16"
          }
        },
        "CIN46": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:795.11-795.16"
          }
        },
        "CIN47": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:794.11-794.16"
          }
        },
        "CIN48": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:793.11-793.16"
          }
        },
        "CIN49": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:792.11-792.16"
          }
        },
        "CIN5": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:836.11-836.15"
          }
        },
        "CIN50": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:791.11-791.16"
          }
        },
        "CIN51": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:790.11-790.16"
          }
        },
        "CIN52": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:789.11-789.16"
          }
        },
        "CIN53": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:788.11-788.16"
          }
        },
        "CIN6": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:835.11-835.15"
          }
        },
        "CIN7": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:834.11-834.15"
          }
        },
        "CIN8": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:833.11-833.15"
          }
        },
        "CIN9": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:832.11-832.15"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:528.11-528.15"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:527.11-527.15"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:526.11-526.15"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:525.11-525.15"
          }
        },
        "CO0": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:960.12-960.15"
          }
        },
        "CO1": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:959.12-959.15"
          }
        },
        "CO10": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:950.12-950.16"
          }
        },
        "CO11": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:949.12-949.16"
          }
        },
        "CO12": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:948.12-948.16"
          }
        },
        "CO13": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:947.12-947.16"
          }
        },
        "CO14": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:946.12-946.16"
          }
        },
        "CO15": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:945.12-945.16"
          }
        },
        "CO16": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:944.12-944.16"
          }
        },
        "CO17": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:943.12-943.16"
          }
        },
        "CO18": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:942.12-942.16"
          }
        },
        "CO19": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:941.12-941.16"
          }
        },
        "CO2": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:958.12-958.15"
          }
        },
        "CO20": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:940.12-940.16"
          }
        },
        "CO21": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:939.12-939.16"
          }
        },
        "CO22": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:938.12-938.16"
          }
        },
        "CO23": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:937.12-937.16"
          }
        },
        "CO24": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:936.12-936.16"
          }
        },
        "CO25": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:935.12-935.16"
          }
        },
        "CO26": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:934.12-934.16"
          }
        },
        "CO27": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:933.12-933.16"
          }
        },
        "CO28": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:932.12-932.16"
          }
        },
        "CO29": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:931.12-931.16"
          }
        },
        "CO3": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:957.12-957.15"
          }
        },
        "CO30": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:930.12-930.16"
          }
        },
        "CO31": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:929.12-929.16"
          }
        },
        "CO32": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:928.12-928.16"
          }
        },
        "CO33": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:927.12-927.16"
          }
        },
        "CO34": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:926.12-926.16"
          }
        },
        "CO35": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:925.12-925.16"
          }
        },
        "CO36": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:924.12-924.16"
          }
        },
        "CO37": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:923.12-923.16"
          }
        },
        "CO38": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:922.12-922.16"
          }
        },
        "CO39": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:921.12-921.16"
          }
        },
        "CO4": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:956.12-956.15"
          }
        },
        "CO40": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:920.12-920.16"
          }
        },
        "CO41": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:919.12-919.16"
          }
        },
        "CO42": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:918.12-918.16"
          }
        },
        "CO43": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:917.12-917.16"
          }
        },
        "CO44": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:916.12-916.16"
          }
        },
        "CO45": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:915.12-915.16"
          }
        },
        "CO46": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:914.12-914.16"
          }
        },
        "CO47": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:913.12-913.16"
          }
        },
        "CO48": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:912.12-912.16"
          }
        },
        "CO49": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:911.12-911.16"
          }
        },
        "CO5": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:955.12-955.15"
          }
        },
        "CO50": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:910.12-910.16"
          }
        },
        "CO51": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:909.12-909.16"
          }
        },
        "CO52": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:908.12-908.16"
          }
        },
        "CO53": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:907.12-907.16"
          }
        },
        "CO6": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:954.12-954.15"
          }
        },
        "CO7": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:953.12-953.15"
          }
        },
        "CO8": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:952.12-952.15"
          }
        },
        "CO9": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:951.12-951.15"
          }
        },
        "EQOM": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:963.12-963.16"
          }
        },
        "EQPAT": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:964.12-964.17"
          }
        },
        "EQPATB": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:965.12-965.18"
          }
        },
        "EQZ": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:961.12-961.15"
          }
        },
        "EQZM": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:962.12-962.16"
          }
        },
        "MA0": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:751.11-751.14"
          }
        },
        "MA1": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:750.11-750.14"
          }
        },
        "MA10": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:741.11-741.15"
          }
        },
        "MA11": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:740.11-740.15"
          }
        },
        "MA12": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:739.11-739.15"
          }
        },
        "MA13": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:738.11-738.15"
          }
        },
        "MA14": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:737.11-737.15"
          }
        },
        "MA15": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:736.11-736.15"
          }
        },
        "MA16": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:735.11-735.15"
          }
        },
        "MA17": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:734.11-734.15"
          }
        },
        "MA18": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:733.11-733.15"
          }
        },
        "MA19": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:732.11-732.15"
          }
        },
        "MA2": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:749.11-749.14"
          }
        },
        "MA20": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:731.11-731.15"
          }
        },
        "MA21": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:730.11-730.15"
          }
        },
        "MA22": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:729.11-729.15"
          }
        },
        "MA23": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:728.11-728.15"
          }
        },
        "MA24": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:727.11-727.15"
          }
        },
        "MA25": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:726.11-726.15"
          }
        },
        "MA26": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:725.11-725.15"
          }
        },
        "MA27": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:724.11-724.15"
          }
        },
        "MA28": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:723.11-723.15"
          }
        },
        "MA29": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:722.11-722.15"
          }
        },
        "MA3": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:748.11-748.14"
          }
        },
        "MA30": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:721.11-721.15"
          }
        },
        "MA31": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:720.11-720.15"
          }
        },
        "MA32": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:719.11-719.15"
          }
        },
        "MA33": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:718.11-718.15"
          }
        },
        "MA34": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:717.11-717.15"
          }
        },
        "MA35": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:716.11-716.15"
          }
        },
        "MA4": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:747.11-747.14"
          }
        },
        "MA5": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:746.11-746.14"
          }
        },
        "MA6": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:745.11-745.14"
          }
        },
        "MA7": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:744.11-744.14"
          }
        },
        "MA8": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:743.11-743.14"
          }
        },
        "MA9": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:742.11-742.14"
          }
        },
        "MB0": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:787.11-787.14"
          }
        },
        "MB1": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:786.11-786.14"
          }
        },
        "MB10": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:777.11-777.15"
          }
        },
        "MB11": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:776.11-776.15"
          }
        },
        "MB12": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:775.11-775.15"
          }
        },
        "MB13": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:774.11-774.15"
          }
        },
        "MB14": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:773.11-773.15"
          }
        },
        "MB15": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:772.11-772.15"
          }
        },
        "MB16": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:771.11-771.15"
          }
        },
        "MB17": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:770.11-770.15"
          }
        },
        "MB18": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:769.11-769.15"
          }
        },
        "MB19": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:768.11-768.15"
          }
        },
        "MB2": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:785.11-785.14"
          }
        },
        "MB20": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:767.11-767.15"
          }
        },
        "MB21": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:766.11-766.15"
          }
        },
        "MB22": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:765.11-765.15"
          }
        },
        "MB23": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:764.11-764.15"
          }
        },
        "MB24": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:763.11-763.15"
          }
        },
        "MB25": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:762.11-762.15"
          }
        },
        "MB26": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:761.11-761.15"
          }
        },
        "MB27": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:760.11-760.15"
          }
        },
        "MB28": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:759.11-759.15"
          }
        },
        "MB29": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:758.11-758.15"
          }
        },
        "MB3": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:784.11-784.14"
          }
        },
        "MB30": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:757.11-757.15"
          }
        },
        "MB31": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:756.11-756.15"
          }
        },
        "MB32": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:755.11-755.15"
          }
        },
        "MB33": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:754.11-754.15"
          }
        },
        "MB34": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:753.11-753.15"
          }
        },
        "MB35": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:752.11-752.15"
          }
        },
        "MB4": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:783.11-783.14"
          }
        },
        "MB5": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:782.11-782.14"
          }
        },
        "MB6": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:781.11-781.14"
          }
        },
        "MB7": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:780.11-780.14"
          }
        },
        "MB8": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:779.11-779.14"
          }
        },
        "MB9": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:778.11-778.14"
          }
        },
        "OP0": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:852.11-852.14"
          }
        },
        "OP1": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:851.11-851.14"
          }
        },
        "OP10": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:842.11-842.15"
          }
        },
        "OP2": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:850.11-850.14"
          }
        },
        "OP3": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:849.11-849.14"
          }
        },
        "OP4": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:848.11-848.14"
          }
        },
        "OP5": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:847.11-847.14"
          }
        },
        "OP6": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:846.11-846.14"
          }
        },
        "OP7": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:845.11-845.14"
          }
        },
        "OP8": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:844.11-844.14"
          }
        },
        "OP9": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:843.11-843.14"
          }
        },
        "OVER": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:966.12-966.16"
          }
        },
        "OVERUNDER": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:968.12-968.21"
          }
        },
        "R0": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:906.12-906.14"
          }
        },
        "R1": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:905.12-905.14"
          }
        },
        "R10": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:896.12-896.15"
          }
        },
        "R11": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:895.12-895.15"
          }
        },
        "R12": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:894.12-894.15"
          }
        },
        "R13": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:893.12-893.15"
          }
        },
        "R14": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:892.12-892.15"
          }
        },
        "R15": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:891.12-891.15"
          }
        },
        "R16": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:890.12-890.15"
          }
        },
        "R17": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:889.12-889.15"
          }
        },
        "R18": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:888.12-888.15"
          }
        },
        "R19": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:887.12-887.15"
          }
        },
        "R2": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:904.12-904.14"
          }
        },
        "R20": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:886.12-886.15"
          }
        },
        "R21": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:885.12-885.15"
          }
        },
        "R22": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:884.12-884.15"
          }
        },
        "R23": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:883.12-883.15"
          }
        },
        "R24": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:882.12-882.15"
          }
        },
        "R25": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:881.12-881.15"
          }
        },
        "R26": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:880.12-880.15"
          }
        },
        "R27": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:879.12-879.15"
          }
        },
        "R28": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:878.12-878.15"
          }
        },
        "R29": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:877.12-877.15"
          }
        },
        "R3": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:903.12-903.14"
          }
        },
        "R30": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:876.12-876.15"
          }
        },
        "R31": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:875.12-875.15"
          }
        },
        "R32": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:874.12-874.15"
          }
        },
        "R33": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:873.12-873.15"
          }
        },
        "R34": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:872.12-872.15"
          }
        },
        "R35": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:871.12-871.15"
          }
        },
        "R36": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:870.12-870.15"
          }
        },
        "R37": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:869.12-869.15"
          }
        },
        "R38": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:868.12-868.15"
          }
        },
        "R39": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:867.12-867.15"
          }
        },
        "R4": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:902.12-902.14"
          }
        },
        "R40": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:866.12-866.15"
          }
        },
        "R41": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:865.12-865.15"
          }
        },
        "R42": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:864.12-864.15"
          }
        },
        "R43": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:863.12-863.15"
          }
        },
        "R44": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:862.12-862.15"
          }
        },
        "R45": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:861.12-861.15"
          }
        },
        "R46": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:860.12-860.15"
          }
        },
        "R47": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:859.12-859.15"
          }
        },
        "R48": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:858.12-858.15"
          }
        },
        "R49": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:857.12-857.15"
          }
        },
        "R5": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:901.12-901.14"
          }
        },
        "R50": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:856.12-856.15"
          }
        },
        "R51": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:855.12-855.15"
          }
        },
        "R52": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:854.12-854.15"
          }
        },
        "R53": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:853.12-853.15"
          }
        },
        "R6": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:900.12-900.14"
          }
        },
        "R7": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:899.12-899.14"
          }
        },
        "R8": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:898.12-898.14"
          }
        },
        "R9": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:897.12-897.14"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:532.11-532.15"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:531.11-531.15"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:530.11-530.15"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:529.11-529.15"
          }
        },
        "SIGNEDCIN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:535.11-535.20"
          }
        },
        "SIGNEDIA": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:533.11-533.19"
          }
        },
        "SIGNEDIB": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:534.11-534.19"
          }
        },
        "SIGNEDR": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:969.12-969.19"
          }
        },
        "UNDER": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:967.12-967.17"
          }
        }
      }
    },
    "BB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:10.1-10.179"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:10.68-10.69"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:10.20-10.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:10.34-10.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:10.23-10.24"
          }
        }
      }
    },
    "BBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:12.1-12.179"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:12.68-12.69"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:12.20-12.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:12.34-12.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:12.23-12.24"
          }
        }
      }
    },
    "BBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:11.1-11.179"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:11.68-11.69"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:11.20-11.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:11.34-11.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:11.23-11.24"
          }
        }
      }
    },
    "CCU2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "abc9_box_id": "00000000000000000000000000000101",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:3.1-61.10"
      },
      "parameter_default_values": {
        "INIT0": "0000000000000000",
        "INIT1": "0000000000000000",
        "INJECT1_0": "YES",
        "INJECT1_1": "YES"
      },
      "ports": {
        "CIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "S1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.9-6.11"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.25-6.27"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.13-6.15"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.29-6.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.17-6.19"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.33-6.35"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:5.9-5.12"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.21-6.23"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:6.37-6.39"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:7.9-7.11"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:7.13-7.15"
          }
        }
      }
    },
    "CLKDIVF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:973.1-980.10"
      },
      "parameter_default_values": {
        "DIV": "2.0",
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:978.11-978.18"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:979.12-979.17"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:976.11-976.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:977.11-977.14"
          }
        }
      }
    },
    "DCCA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1006.1-1010.10"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1008.11-1008.13"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1007.11-1007.15"
          }
        },
        "CLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1009.12-1009.16"
          }
        }
      }
    },
    "DCSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:995.1-1003.10"
      },
      "parameter_default_values": {
        "DCSMODE": "POS"
      },
      "ports": {
        "CLK1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DCSOUT": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:998.11-998.15"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:997.11-997.15"
          }
        },
        "DCSOUT": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1002.12-1002.18"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1001.11-1001.18"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1000.11-1000.15"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:999.11-999.15"
          }
        }
      }
    },
    "DCUA": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1417.1-1980.10"
      },
      "parameter_default_values": {
        "CH0_AUTO_CALIB_EN": "DONTCARE",
        "CH0_AUTO_FACQ_EN": "DONTCARE",
        "CH0_BAND_THRESHOLD": "DONTCARE",
        "CH0_CALIB_CK_MODE": "DONTCARE",
        "CH0_CC_MATCH_1": "DONTCARE",
        "CH0_CC_MATCH_2": "DONTCARE",
        "CH0_CC_MATCH_3": "DONTCARE",
        "CH0_CC_MATCH_4": "DONTCARE",
        "CH0_CDR_CNT4SEL": "DONTCARE",
        "CH0_CDR_CNT8SEL": "DONTCARE",
        "CH0_CDR_MAX_RATE": "DONTCARE",
        "CH0_CTC_BYPASS": "DONTCARE",
        "CH0_DCOATDCFG": "DONTCARE",
        "CH0_DCOATDDLY": "DONTCARE",
        "CH0_DCOBYPSATD": "DONTCARE",
        "CH0_DCOCALDIV": "DONTCARE",
        "CH0_DCOCTLGI": "DONTCARE",
        "CH0_DCODISBDAVOID": "DONTCARE",
        "CH0_DCOFLTDAC": "DONTCARE",
        "CH0_DCOFTNRG": "DONTCARE",
        "CH0_DCOIOSTUNE": "DONTCARE",
        "CH0_DCOITUNE": "DONTCARE",
        "CH0_DCOITUNE4LSB": "DONTCARE",
        "CH0_DCOIUPDNX2": "DONTCARE",
        "CH0_DCONUOFLSB": "DONTCARE",
        "CH0_DCOSCALEI": "DONTCARE",
        "CH0_DCOSTARTVAL": "DONTCARE",
        "CH0_DCOSTEP": "DONTCARE",
        "CH0_DEC_BYPASS": "DONTCARE",
        "CH0_ENABLE_CG_ALIGN": "DONTCARE",
        "CH0_ENC_BYPASS": "DONTCARE",
        "CH0_FF_RX_F_CLK_DIS": "DONTCARE",
        "CH0_FF_RX_H_CLK_EN": "DONTCARE",
        "CH0_FF_TX_F_CLK_DIS": "DONTCARE",
        "CH0_FF_TX_H_CLK_EN": "DONTCARE",
        "CH0_GE_AN_ENABLE": "DONTCARE",
        "CH0_INVERT_RX": "DONTCARE",
        "CH0_INVERT_TX": "DONTCARE",
        "CH0_LDR_CORE2TX_SEL": "DONTCARE",
        "CH0_LDR_RX2CORE_SEL": "DONTCARE",
        "CH0_LEQ_OFFSET_SEL": "DONTCARE",
        "CH0_LEQ_OFFSET_TRIM": "DONTCARE",
        "CH0_LSM_DISABLE": "DONTCARE",
        "CH0_MATCH_2_ENABLE": "DONTCARE",
        "CH0_MATCH_4_ENABLE": "DONTCARE",
        "CH0_MIN_IPG_CNT": "DONTCARE",
        "CH0_PCIE_EI_EN": "DONTCARE",
        "CH0_PCIE_MODE": "DONTCARE",
        "CH0_PCS_DET_TIME_SEL": "DONTCARE",
        "CH0_PDEN_SEL": "DONTCARE",
        "CH0_PRBS_ENABLE": "DONTCARE",
        "CH0_PRBS_LOCK": "DONTCARE",
        "CH0_PRBS_SELECTION": "DONTCARE",
        "CH0_PROTOCOL": "DONTCARE",
        "CH0_RATE_MODE_RX": "DONTCARE",
        "CH0_RATE_MODE_TX": "DONTCARE",
        "CH0_RCV_DCC_EN": "DONTCARE",
        "CH0_REG_BAND_OFFSET": "DONTCARE",
        "CH0_REG_BAND_SEL": "DONTCARE",
        "CH0_REG_IDAC_EN": "DONTCARE",
        "CH0_REG_IDAC_SEL": "DONTCARE",
        "CH0_REQ_EN": "DONTCARE",
        "CH0_REQ_LVL_SET": "DONTCARE",
        "CH0_RIO_MODE": "DONTCARE",
        "CH0_RLOS_SEL": "DONTCARE",
        "CH0_RPWDNB": "DONTCARE",
        "CH0_RTERM_RX": "DONTCARE",
        "CH0_RTERM_TX": "DONTCARE",
        "CH0_RXIN_CM": "DONTCARE",
        "CH0_RXTERM_CM": "DONTCARE",
        "CH0_RX_DCO_CK_DIV": "DONTCARE",
        "CH0_RX_DIV11_SEL": "DONTCARE",
        "CH0_RX_GEAR_BYPASS": "DONTCARE",
        "CH0_RX_GEAR_MODE": "DONTCARE",
        "CH0_RX_LOS_CEQ": "DONTCARE",
        "CH0_RX_LOS_EN": "DONTCARE",
        "CH0_RX_LOS_HYST_EN": "DONTCARE",
        "CH0_RX_LOS_LVL": "DONTCARE",
        "CH0_RX_RATE_SEL": "DONTCARE",
        "CH0_RX_SB_BYPASS": "DONTCARE",
        "CH0_SB_BYPASS": "DONTCARE",
        "CH0_SEL_SD_RX_CLK": "DONTCARE",
        "CH0_TDRV_DAT_SEL": "DONTCARE",
        "CH0_TDRV_POST_EN": "DONTCARE",
        "CH0_TDRV_PRE_EN": "DONTCARE",
        "CH0_TDRV_SLICE0_CUR": "DONTCARE",
        "CH0_TDRV_SLICE0_SEL": "DONTCARE",
        "CH0_TDRV_SLICE1_CUR": "DONTCARE",
        "CH0_TDRV_SLICE1_SEL": "DONTCARE",
        "CH0_TDRV_SLICE2_CUR": "DONTCARE",
        "CH0_TDRV_SLICE2_SEL": "DONTCARE",
        "CH0_TDRV_SLICE3_CUR": "DONTCARE",
        "CH0_TDRV_SLICE3_SEL": "DONTCARE",
        "CH0_TDRV_SLICE4_CUR": "DONTCARE",
        "CH0_TDRV_SLICE4_SEL": "DONTCARE",
        "CH0_TDRV_SLICE5_CUR": "DONTCARE",
        "CH0_TDRV_SLICE5_SEL": "DONTCARE",
        "CH0_TPWDNB": "DONTCARE",
        "CH0_TXAMPLITUDE": "DONTCARE",
        "CH0_TXDEPOST": "DONTCARE",
        "CH0_TXDEPRE": "DONTCARE",
        "CH0_TX_CM_SEL": "DONTCARE",
        "CH0_TX_DIV11_SEL": "DONTCARE",
        "CH0_TX_GEAR_BYPASS": "DONTCARE",
        "CH0_TX_GEAR_MODE": "DONTCARE",
        "CH0_TX_POST_SIGN": "DONTCARE",
        "CH0_TX_PRE_SIGN": "DONTCARE",
        "CH0_UC_MODE": "DONTCARE",
        "CH0_UDF_COMMA_A": "DONTCARE",
        "CH0_UDF_COMMA_B": "DONTCARE",
        "CH0_UDF_COMMA_MASK": "DONTCARE",
        "CH0_WA_BYPASS": "DONTCARE",
        "CH0_WA_MODE": "DONTCARE",
        "CH1_AUTO_CALIB_EN": "DONTCARE",
        "CH1_AUTO_FACQ_EN": "DONTCARE",
        "CH1_BAND_THRESHOLD": "DONTCARE",
        "CH1_CALIB_CK_MODE": "DONTCARE",
        "CH1_CC_MATCH_1": "DONTCARE",
        "CH1_CC_MATCH_2": "DONTCARE",
        "CH1_CC_MATCH_3": "DONTCARE",
        "CH1_CC_MATCH_4": "DONTCARE",
        "CH1_CDR_CNT4SEL": "DONTCARE",
        "CH1_CDR_CNT8SEL": "DONTCARE",
        "CH1_CDR_MAX_RATE": "DONTCARE",
        "CH1_CTC_BYPASS": "DONTCARE",
        "CH1_DCOATDCFG": "DONTCARE",
        "CH1_DCOATDDLY": "DONTCARE",
        "CH1_DCOBYPSATD": "DONTCARE",
        "CH1_DCOCALDIV": "DONTCARE",
        "CH1_DCOCTLGI": "DONTCARE",
        "CH1_DCODISBDAVOID": "DONTCARE",
        "CH1_DCOFLTDAC": "DONTCARE",
        "CH1_DCOFTNRG": "DONTCARE",
        "CH1_DCOIOSTUNE": "DONTCARE",
        "CH1_DCOITUNE": "DONTCARE",
        "CH1_DCOITUNE4LSB": "DONTCARE",
        "CH1_DCOIUPDNX2": "DONTCARE",
        "CH1_DCONUOFLSB": "DONTCARE",
        "CH1_DCOSCALEI": "DONTCARE",
        "CH1_DCOSTARTVAL": "DONTCARE",
        "CH1_DCOSTEP": "DONTCARE",
        "CH1_DEC_BYPASS": "DONTCARE",
        "CH1_ENABLE_CG_ALIGN": "DONTCARE",
        "CH1_ENC_BYPASS": "DONTCARE",
        "CH1_FF_RX_F_CLK_DIS": "DONTCARE",
        "CH1_FF_RX_H_CLK_EN": "DONTCARE",
        "CH1_FF_TX_F_CLK_DIS": "DONTCARE",
        "CH1_FF_TX_H_CLK_EN": "DONTCARE",
        "CH1_GE_AN_ENABLE": "DONTCARE",
        "CH1_INVERT_RX": "DONTCARE",
        "CH1_INVERT_TX": "DONTCARE",
        "CH1_LDR_CORE2TX_SEL": "DONTCARE",
        "CH1_LDR_RX2CORE_SEL": "DONTCARE",
        "CH1_LEQ_OFFSET_SEL": "DONTCARE",
        "CH1_LEQ_OFFSET_TRIM": "DONTCARE",
        "CH1_LSM_DISABLE": "DONTCARE",
        "CH1_MATCH_2_ENABLE": "DONTCARE",
        "CH1_MATCH_4_ENABLE": "DONTCARE",
        "CH1_MIN_IPG_CNT": "DONTCARE",
        "CH1_PCIE_EI_EN": "DONTCARE",
        "CH1_PCIE_MODE": "DONTCARE",
        "CH1_PCS_DET_TIME_SEL": "DONTCARE",
        "CH1_PDEN_SEL": "DONTCARE",
        "CH1_PRBS_ENABLE": "DONTCARE",
        "CH1_PRBS_LOCK": "DONTCARE",
        "CH1_PRBS_SELECTION": "DONTCARE",
        "CH1_PROTOCOL": "DONTCARE",
        "CH1_RATE_MODE_RX": "DONTCARE",
        "CH1_RATE_MODE_TX": "DONTCARE",
        "CH1_RCV_DCC_EN": "DONTCARE",
        "CH1_REG_BAND_OFFSET": "DONTCARE",
        "CH1_REG_BAND_SEL": "DONTCARE",
        "CH1_REG_IDAC_EN": "DONTCARE",
        "CH1_REG_IDAC_SEL": "DONTCARE",
        "CH1_REQ_EN": "DONTCARE",
        "CH1_REQ_LVL_SET": "DONTCARE",
        "CH1_RIO_MODE": "DONTCARE",
        "CH1_RLOS_SEL": "DONTCARE",
        "CH1_RPWDNB": "DONTCARE",
        "CH1_RTERM_RX": "DONTCARE",
        "CH1_RTERM_TX": "DONTCARE",
        "CH1_RXIN_CM": "DONTCARE",
        "CH1_RXTERM_CM": "DONTCARE",
        "CH1_RX_DCO_CK_DIV": "DONTCARE",
        "CH1_RX_DIV11_SEL": "DONTCARE",
        "CH1_RX_GEAR_BYPASS": "DONTCARE",
        "CH1_RX_GEAR_MODE": "DONTCARE",
        "CH1_RX_LOS_CEQ": "DONTCARE",
        "CH1_RX_LOS_EN": "DONTCARE",
        "CH1_RX_LOS_HYST_EN": "DONTCARE",
        "CH1_RX_LOS_LVL": "DONTCARE",
        "CH1_RX_RATE_SEL": "DONTCARE",
        "CH1_RX_SB_BYPASS": "DONTCARE",
        "CH1_SB_BYPASS": "DONTCARE",
        "CH1_SEL_SD_RX_CLK": "DONTCARE",
        "CH1_TDRV_DAT_SEL": "DONTCARE",
        "CH1_TDRV_POST_EN": "DONTCARE",
        "CH1_TDRV_PRE_EN": "DONTCARE",
        "CH1_TDRV_SLICE0_CUR": "DONTCARE",
        "CH1_TDRV_SLICE0_SEL": "DONTCARE",
        "CH1_TDRV_SLICE1_CUR": "DONTCARE",
        "CH1_TDRV_SLICE1_SEL": "DONTCARE",
        "CH1_TDRV_SLICE2_CUR": "DONTCARE",
        "CH1_TDRV_SLICE2_SEL": "DONTCARE",
        "CH1_TDRV_SLICE3_CUR": "DONTCARE",
        "CH1_TDRV_SLICE3_SEL": "DONTCARE",
        "CH1_TDRV_SLICE4_CUR": "DONTCARE",
        "CH1_TDRV_SLICE4_SEL": "DONTCARE",
        "CH1_TDRV_SLICE5_CUR": "DONTCARE",
        "CH1_TDRV_SLICE5_SEL": "DONTCARE",
        "CH1_TPWDNB": "DONTCARE",
        "CH1_TXAMPLITUDE": "DONTCARE",
        "CH1_TXDEPOST": "DONTCARE",
        "CH1_TXDEPRE": "DONTCARE",
        "CH1_TX_CM_SEL": "DONTCARE",
        "CH1_TX_DIV11_SEL": "DONTCARE",
        "CH1_TX_GEAR_BYPASS": "DONTCARE",
        "CH1_TX_GEAR_MODE": "DONTCARE",
        "CH1_TX_POST_SIGN": "DONTCARE",
        "CH1_TX_PRE_SIGN": "DONTCARE",
        "CH1_UC_MODE": "DONTCARE",
        "CH1_UDF_COMMA_A": "DONTCARE",
        "CH1_UDF_COMMA_B": "DONTCARE",
        "CH1_UDF_COMMA_MASK": "DONTCARE",
        "CH1_WA_BYPASS": "DONTCARE",
        "CH1_WA_MODE": "DONTCARE",
        "D_BITCLK_FROM_ND_EN": "DONTCARE",
        "D_BITCLK_LOCAL_EN": "DONTCARE",
        "D_BITCLK_ND_EN": "DONTCARE",
        "D_BUS8BIT_SEL": "DONTCARE",
        "D_CDR_LOL_SET": "DONTCARE",
        "D_CMUSETBIASI": "DONTCARE",
        "D_CMUSETI4CPP": "DONTCARE",
        "D_CMUSETI4CPZ": "DONTCARE",
        "D_CMUSETI4VCO": "DONTCARE",
        "D_CMUSETICP4P": "DONTCARE",
        "D_CMUSETICP4Z": "DONTCARE",
        "D_CMUSETINITVCT": "DONTCARE",
        "D_CMUSETISCL4VCO": "DONTCARE",
        "D_CMUSETP1GM": "DONTCARE",
        "D_CMUSETP2AGM": "DONTCARE",
        "D_CMUSETZGM": "DONTCARE",
        "D_DCO_CALIB_TIME_SEL": "DONTCARE",
        "D_HIGH_MARK": "DONTCARE",
        "D_IB_PWDNB": "DONTCARE",
        "D_ISETLOS": "DONTCARE",
        "D_LOW_MARK": "DONTCARE",
        "D_MACROPDB": "DONTCARE",
        "D_PD_ISET": "DONTCARE",
        "D_PLL_LOL_SET": "DONTCARE",
        "D_REFCK_MODE": "DONTCARE",
        "D_REQ_ISET": "DONTCARE",
        "D_RG_EN": "DONTCARE",
        "D_RG_SET": "DONTCARE",
        "D_SETICONST_AUX": "DONTCARE",
        "D_SETICONST_CH": "DONTCARE",
        "D_SETIRPOLY_AUX": "DONTCARE",
        "D_SETIRPOLY_CH": "DONTCARE",
        "D_SETPLLRC": "DONTCARE",
        "D_SYNC_LOCAL_EN": "DONTCARE",
        "D_SYNC_ND_EN": "DONTCARE",
        "D_TXPLL_PWDNB": "DONTCARE",
        "D_TX_MAX_RATE": "DONTCARE",
        "D_TX_VCO_CK_DIV": "DONTCARE",
        "D_XGE_MODE": "DONTCARE"
      },
      "ports": {
        "CH0_HDINP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CH1_HDINP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CH0_HDINN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CH1_HDINN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_SYNC_ND": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_TXPLL_LOL_FROM_ND": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "CH0_RX_REFCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CH1_RX_REFCLK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CH0_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CH1_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CH0_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CH1_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CH0_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CH1_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "CH0_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CH1_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "CH0_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CH1_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "CH0_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "CH1_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "CH0_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "CH1_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "CH0_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "CH1_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "CH0_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "CH1_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "CH0_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "CH1_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "CH0_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "CH1_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CH0_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "CH1_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CH0_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CH1_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CH0_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CH1_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CH0_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CH1_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "CH0_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "CH1_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "CH0_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "CH1_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "CH0_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "CH1_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "CH0_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "CH1_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "CH0_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CH1_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CH0_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CH1_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CH0_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CH1_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "CH0_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "CH1_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "CH0_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "CH1_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CH0_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CH1_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CH0_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CH1_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CH0_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CH1_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CH0_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CH1_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "CH0_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "CH1_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CH0_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "CH1_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CH0_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CH1_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "CH0_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CH1_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CH0_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "CH1_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CH0_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CH1_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "CH0_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "CH1_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CH0_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CH1_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CH0_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CH1_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CH0_FFC_RRST": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "CH1_FFC_RRST": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "CH0_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "CH1_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "CH0_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CH1_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CH0_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CH1_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "D_SCIWDATA0": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "D_SCIWDATA1": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "D_SCIWDATA2": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "D_SCIWDATA3": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "D_SCIWDATA4": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "D_SCIWDATA5": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "D_SCIWDATA6": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "D_SCIWDATA7": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "D_SCIADDR0": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "D_SCIADDR1": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "D_SCIADDR2": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "D_SCIADDR3": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "D_SCIADDR4": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "D_SCIADDR5": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "D_SCIENAUX": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "D_SCISELAUX": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "CH0_SCIEN": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "CH1_SCIEN": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "CH0_SCISEL": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "CH1_SCISEL": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "D_SCIRD": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "D_SCIWSTN": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "D_CYAWSTN": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "D_FFC_SYNC_TOGGLE": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "D_FFC_DUAL_RST": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "D_FFC_MACRO_RST": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "D_FFC_MACROPDB": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "D_FFC_TRST": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "CH0_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "D_SCAN_ENABLE": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "D_SCAN_IN_0": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "D_SCAN_IN_1": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "D_SCAN_IN_2": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "D_SCAN_IN_3": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "D_SCAN_IN_4": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "D_SCAN_IN_5": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "D_SCAN_IN_6": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "D_SCAN_IN_7": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "D_SCAN_MODE": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "D_SCAN_RESET": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "D_CIN0": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "D_CIN1": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "D_CIN2": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "D_CIN3": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "D_CIN4": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "D_CIN5": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "D_CIN6": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "D_CIN7": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "D_CIN8": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "D_CIN9": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "D_CIN10": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "D_CIN11": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CH0_HDOUTP": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "CH1_HDOUTP": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "CH0_HDOUTN": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "CH1_HDOUTN": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "D_TXBIT_CLKP_TO_ND": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "D_TXBIT_CLKN_TO_ND": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "D_SYNC_PULSE2ND": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "D_TXPLL_LOL_TO_ND": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "CH0_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "CH1_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "CH0_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "CH1_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "CH0_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "CH1_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "CH0_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "CH1_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "CH0_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "CH1_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "CH0_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "CH1_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "CH0_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "CH1_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "CH0_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "CH1_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "CH0_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "CH1_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "CH0_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "CH1_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "CH0_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "CH1_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "CH0_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "CH1_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "CH0_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "CH1_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "CH0_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "CH1_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "CH0_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "CH1_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "CH0_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "CH1_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "CH0_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "CH1_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "CH0_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "CH1_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "CH0_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "CH1_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "CH0_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "CH1_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "CH0_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "CH1_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "CH0_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "CH1_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "CH0_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "CH1_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "CH0_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "CH1_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "CH0_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "CH1_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "CH0_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "CH1_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "CH0_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "CH1_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "CH0_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "CH1_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "CH0_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "CH1_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "CH0_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "CH1_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "CH0_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "CH1_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "CH0_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "CH1_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 234 ]
        },
        "CH0_FFS_RLOS": {
          "direction": "output",
          "bits": [ 235 ]
        },
        "CH1_FFS_RLOS": {
          "direction": "output",
          "bits": [ 236 ]
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 237 ]
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 238 ]
        },
        "CH0_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 239 ]
        },
        "CH1_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 240 ]
        },
        "CH0_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 241 ]
        },
        "CH1_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 242 ]
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 243 ]
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 244 ]
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 245 ]
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 246 ]
        },
        "CH0_FFS_RLOL": {
          "direction": "output",
          "bits": [ 247 ]
        },
        "CH1_FFS_RLOL": {
          "direction": "output",
          "bits": [ 248 ]
        },
        "CH0_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 249 ]
        },
        "CH1_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 250 ]
        },
        "CH0_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 251 ]
        },
        "CH1_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 252 ]
        },
        "CH0_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 253 ]
        },
        "CH1_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 254 ]
        },
        "D_SCIRDATA0": {
          "direction": "output",
          "bits": [ 255 ]
        },
        "D_SCIRDATA1": {
          "direction": "output",
          "bits": [ 256 ]
        },
        "D_SCIRDATA2": {
          "direction": "output",
          "bits": [ 257 ]
        },
        "D_SCIRDATA3": {
          "direction": "output",
          "bits": [ 258 ]
        },
        "D_SCIRDATA4": {
          "direction": "output",
          "bits": [ 259 ]
        },
        "D_SCIRDATA5": {
          "direction": "output",
          "bits": [ 260 ]
        },
        "D_SCIRDATA6": {
          "direction": "output",
          "bits": [ 261 ]
        },
        "D_SCIRDATA7": {
          "direction": "output",
          "bits": [ 262 ]
        },
        "D_SCIINT": {
          "direction": "output",
          "bits": [ 263 ]
        },
        "D_SCAN_OUT_0": {
          "direction": "output",
          "bits": [ 264 ]
        },
        "D_SCAN_OUT_1": {
          "direction": "output",
          "bits": [ 265 ]
        },
        "D_SCAN_OUT_2": {
          "direction": "output",
          "bits": [ 266 ]
        },
        "D_SCAN_OUT_3": {
          "direction": "output",
          "bits": [ 267 ]
        },
        "D_SCAN_OUT_4": {
          "direction": "output",
          "bits": [ 268 ]
        },
        "D_SCAN_OUT_5": {
          "direction": "output",
          "bits": [ 269 ]
        },
        "D_SCAN_OUT_6": {
          "direction": "output",
          "bits": [ 270 ]
        },
        "D_SCAN_OUT_7": {
          "direction": "output",
          "bits": [ 271 ]
        },
        "D_COUT0": {
          "direction": "output",
          "bits": [ 272 ]
        },
        "D_COUT1": {
          "direction": "output",
          "bits": [ 273 ]
        },
        "D_COUT2": {
          "direction": "output",
          "bits": [ 274 ]
        },
        "D_COUT3": {
          "direction": "output",
          "bits": [ 275 ]
        },
        "D_COUT4": {
          "direction": "output",
          "bits": [ 276 ]
        },
        "D_COUT5": {
          "direction": "output",
          "bits": [ 277 ]
        },
        "D_COUT6": {
          "direction": "output",
          "bits": [ 278 ]
        },
        "D_COUT7": {
          "direction": "output",
          "bits": [ 279 ]
        },
        "D_COUT8": {
          "direction": "output",
          "bits": [ 280 ]
        },
        "D_COUT9": {
          "direction": "output",
          "bits": [ 281 ]
        },
        "D_COUT10": {
          "direction": "output",
          "bits": [ 282 ]
        },
        "D_COUT11": {
          "direction": "output",
          "bits": [ 283 ]
        },
        "D_COUT12": {
          "direction": "output",
          "bits": [ 284 ]
        },
        "D_COUT13": {
          "direction": "output",
          "bits": [ 285 ]
        },
        "D_COUT14": {
          "direction": "output",
          "bits": [ 286 ]
        },
        "D_COUT15": {
          "direction": "output",
          "bits": [ 287 ]
        },
        "D_COUT16": {
          "direction": "output",
          "bits": [ 288 ]
        },
        "D_COUT17": {
          "direction": "output",
          "bits": [ 289 ]
        },
        "D_COUT18": {
          "direction": "output",
          "bits": [ 290 ]
        },
        "D_COUT19": {
          "direction": "output",
          "bits": [ 291 ]
        },
        "D_REFCLKI": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "D_FFS_PLOL": {
          "direction": "output",
          "bits": [ 293 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CH0_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1824.11-1824.33"
          }
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1774.11-1774.32"
          }
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1780.11-1780.32"
          }
        },
        "CH0_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1752.11-1752.24"
          }
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1760.11-1760.33"
          }
        },
        "CH0_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1764.11-1764.30"
          }
        },
        "CH0_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1786.11-1786.30"
          }
        },
        "CH0_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1784.11-1784.30"
          }
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1782.11-1782.33"
          }
        },
        "CH0_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1756.11-1756.26"
          }
        },
        "CH0_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1754.11-1754.30"
          }
        },
        "CH0_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1768.11-1768.28"
          }
        },
        "CH0_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1770.11-1770.31"
          }
        },
        "CH0_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1772.11-1772.31"
          }
        },
        "CH0_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1788.11-1788.23"
          }
        },
        "CH0_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1792.11-1792.26"
          }
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1776.11-1776.31"
          }
        },
        "CH0_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1758.11-1758.28"
          }
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1766.11-1766.30"
          }
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1762.11-1762.32"
          }
        },
        "CH0_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1790.11-1790.26"
          }
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1778.11-1778.31"
          }
        },
        "CH0_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1927.12-1927.30"
          }
        },
        "CH0_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1925.12-1925.31"
          }
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1923.12-1923.34"
          }
        },
        "CH0_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1919.12-1919.28"
          }
        },
        "CH0_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1917.12-1917.29"
          }
        },
        "CH0_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1933.12-1933.24"
          }
        },
        "CH0_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1921.12-1921.24"
          }
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1929.12-1929.34"
          }
        },
        "CH0_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1935.12-1935.29"
          }
        },
        "CH0_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1937.12-1937.31"
          }
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1931.12-1931.34"
          }
        },
        "CH0_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1702.11-1702.26"
          }
        },
        "CH0_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1698.11-1698.25"
          }
        },
        "CH0_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1869.12-1869.25"
          }
        },
        "CH0_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1871.12-1871.25"
          }
        },
        "CH0_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1889.12-1889.26"
          }
        },
        "CH0_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1891.12-1891.26"
          }
        },
        "CH0_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1893.12-1893.26"
          }
        },
        "CH0_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1895.12-1895.26"
          }
        },
        "CH0_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1897.12-1897.26"
          }
        },
        "CH0_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1899.12-1899.26"
          }
        },
        "CH0_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1901.12-1901.26"
          }
        },
        "CH0_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1903.12-1903.26"
          }
        },
        "CH0_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1905.12-1905.26"
          }
        },
        "CH0_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1907.12-1907.26"
          }
        },
        "CH0_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1873.12-1873.25"
          }
        },
        "CH0_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1909.12-1909.26"
          }
        },
        "CH0_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1911.12-1911.26"
          }
        },
        "CH0_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1913.12-1913.26"
          }
        },
        "CH0_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1915.12-1915.26"
          }
        },
        "CH0_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1875.12-1875.25"
          }
        },
        "CH0_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1877.12-1877.25"
          }
        },
        "CH0_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1879.12-1879.25"
          }
        },
        "CH0_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1881.12-1881.25"
          }
        },
        "CH0_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1883.12-1883.25"
          }
        },
        "CH0_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1885.12-1885.25"
          }
        },
        "CH0_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1887.12-1887.25"
          }
        },
        "CH0_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1857.12-1857.27"
          }
        },
        "CH0_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1859.12-1859.27"
          }
        },
        "CH0_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1865.12-1865.26"
          }
        },
        "CH0_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1700.11-1700.25"
          }
        },
        "CH0_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1704.11-1704.24"
          }
        },
        "CH0_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1706.11-1706.24"
          }
        },
        "CH0_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1724.11-1724.25"
          }
        },
        "CH0_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1726.11-1726.25"
          }
        },
        "CH0_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1728.11-1728.25"
          }
        },
        "CH0_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1730.11-1730.25"
          }
        },
        "CH0_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1732.11-1732.25"
          }
        },
        "CH0_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1734.11-1734.25"
          }
        },
        "CH0_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1736.11-1736.25"
          }
        },
        "CH0_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1738.11-1738.25"
          }
        },
        "CH0_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1740.11-1740.25"
          }
        },
        "CH0_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1742.11-1742.25"
          }
        },
        "CH0_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1708.11-1708.24"
          }
        },
        "CH0_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1744.11-1744.25"
          }
        },
        "CH0_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1746.11-1746.25"
          }
        },
        "CH0_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1748.11-1748.25"
          }
        },
        "CH0_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1750.11-1750.25"
          }
        },
        "CH0_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1710.11-1710.24"
          }
        },
        "CH0_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1712.11-1712.24"
          }
        },
        "CH0_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1714.11-1714.24"
          }
        },
        "CH0_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1716.11-1716.24"
          }
        },
        "CH0_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1718.11-1718.24"
          }
        },
        "CH0_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1720.11-1720.24"
          }
        },
        "CH0_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1722.11-1722.24"
          }
        },
        "CH0_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1861.12-1861.27"
          }
        },
        "CH0_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1863.12-1863.27"
          }
        },
        "CH0_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1867.12-1867.26"
          }
        },
        "CH0_HDINN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1689.11-1689.20"
          }
        },
        "CH0_HDINP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1685.11-1685.20"
          }
        },
        "CH0_HDOUTN": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1851.12-1851.22"
          }
        },
        "CH0_HDOUTP": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1849.12-1849.22"
          }
        },
        "CH0_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1794.11-1794.26"
          }
        },
        "CH0_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1939.12-1939.27"
          }
        },
        "CH0_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1696.11-1696.24"
          }
        },
        "CH0_SCIEN": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1812.11-1812.20"
          }
        },
        "CH0_SCISEL": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1814.11-1814.21"
          }
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1825.11-1825.33"
          }
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1775.11-1775.32"
          }
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1781.11-1781.32"
          }
        },
        "CH1_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1753.11-1753.24"
          }
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1761.11-1761.33"
          }
        },
        "CH1_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1765.11-1765.30"
          }
        },
        "CH1_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1787.11-1787.30"
          }
        },
        "CH1_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1785.11-1785.30"
          }
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1783.11-1783.33"
          }
        },
        "CH1_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1757.11-1757.26"
          }
        },
        "CH1_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1755.11-1755.30"
          }
        },
        "CH1_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1769.11-1769.28"
          }
        },
        "CH1_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1771.11-1771.31"
          }
        },
        "CH1_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1773.11-1773.31"
          }
        },
        "CH1_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1789.11-1789.23"
          }
        },
        "CH1_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1793.11-1793.26"
          }
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1777.11-1777.31"
          }
        },
        "CH1_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1759.11-1759.28"
          }
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1767.11-1767.30"
          }
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1763.11-1763.32"
          }
        },
        "CH1_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1791.11-1791.26"
          }
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1779.11-1779.31"
          }
        },
        "CH1_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1928.12-1928.30"
          }
        },
        "CH1_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1926.12-1926.31"
          }
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1924.12-1924.34"
          }
        },
        "CH1_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1920.12-1920.28"
          }
        },
        "CH1_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1918.12-1918.29"
          }
        },
        "CH1_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1934.12-1934.24"
          }
        },
        "CH1_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1922.12-1922.24"
          }
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1930.12-1930.34"
          }
        },
        "CH1_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1936.12-1936.29"
          }
        },
        "CH1_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1938.12-1938.31"
          }
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1932.12-1932.34"
          }
        },
        "CH1_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1703.11-1703.26"
          }
        },
        "CH1_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1699.11-1699.25"
          }
        },
        "CH1_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1870.12-1870.25"
          }
        },
        "CH1_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1872.12-1872.25"
          }
        },
        "CH1_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1890.12-1890.26"
          }
        },
        "CH1_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1892.12-1892.26"
          }
        },
        "CH1_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1894.12-1894.26"
          }
        },
        "CH1_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1896.12-1896.26"
          }
        },
        "CH1_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1898.12-1898.26"
          }
        },
        "CH1_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1900.12-1900.26"
          }
        },
        "CH1_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1902.12-1902.26"
          }
        },
        "CH1_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1904.12-1904.26"
          }
        },
        "CH1_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1906.12-1906.26"
          }
        },
        "CH1_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1908.12-1908.26"
          }
        },
        "CH1_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1874.12-1874.25"
          }
        },
        "CH1_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1910.12-1910.26"
          }
        },
        "CH1_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1912.12-1912.26"
          }
        },
        "CH1_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1914.12-1914.26"
          }
        },
        "CH1_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1916.12-1916.26"
          }
        },
        "CH1_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1876.12-1876.25"
          }
        },
        "CH1_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1878.12-1878.25"
          }
        },
        "CH1_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1880.12-1880.25"
          }
        },
        "CH1_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1882.12-1882.25"
          }
        },
        "CH1_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1884.12-1884.25"
          }
        },
        "CH1_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1886.12-1886.25"
          }
        },
        "CH1_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1888.12-1888.25"
          }
        },
        "CH1_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1858.12-1858.27"
          }
        },
        "CH1_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1860.12-1860.27"
          }
        },
        "CH1_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1866.12-1866.26"
          }
        },
        "CH1_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1701.11-1701.25"
          }
        },
        "CH1_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1705.11-1705.24"
          }
        },
        "CH1_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1707.11-1707.24"
          }
        },
        "CH1_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1725.11-1725.25"
          }
        },
        "CH1_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1727.11-1727.25"
          }
        },
        "CH1_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1729.11-1729.25"
          }
        },
        "CH1_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1731.11-1731.25"
          }
        },
        "CH1_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1733.11-1733.25"
          }
        },
        "CH1_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1735.11-1735.25"
          }
        },
        "CH1_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1737.11-1737.25"
          }
        },
        "CH1_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1739.11-1739.25"
          }
        },
        "CH1_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1741.11-1741.25"
          }
        },
        "CH1_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1743.11-1743.25"
          }
        },
        "CH1_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1709.11-1709.24"
          }
        },
        "CH1_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1745.11-1745.25"
          }
        },
        "CH1_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1747.11-1747.25"
          }
        },
        "CH1_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1749.11-1749.25"
          }
        },
        "CH1_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1751.11-1751.25"
          }
        },
        "CH1_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1711.11-1711.24"
          }
        },
        "CH1_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1713.11-1713.24"
          }
        },
        "CH1_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1715.11-1715.24"
          }
        },
        "CH1_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1717.11-1717.24"
          }
        },
        "CH1_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1719.11-1719.24"
          }
        },
        "CH1_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1721.11-1721.24"
          }
        },
        "CH1_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1723.11-1723.24"
          }
        },
        "CH1_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1862.12-1862.27"
          }
        },
        "CH1_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1864.12-1864.27"
          }
        },
        "CH1_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1868.12-1868.26"
          }
        },
        "CH1_HDINN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1691.11-1691.20"
          }
        },
        "CH1_HDINP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1687.11-1687.20"
          }
        },
        "CH1_HDOUTN": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1852.12-1852.22"
          }
        },
        "CH1_HDOUTP": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1850.12-1850.22"
          }
        },
        "CH1_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1795.11-1795.26"
          }
        },
        "CH1_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1940.12-1940.27"
          }
        },
        "CH1_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1697.11-1697.24"
          }
        },
        "CH1_SCIEN": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1813.11-1813.20"
          }
        },
        "CH1_SCISEL": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1815.11-1815.21"
          }
        },
        "D_CIN0": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1837.11-1837.17"
          }
        },
        "D_CIN1": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1838.11-1838.17"
          }
        },
        "D_CIN10": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1847.11-1847.18"
          }
        },
        "D_CIN11": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1848.11-1848.18"
          }
        },
        "D_CIN2": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1839.11-1839.17"
          }
        },
        "D_CIN3": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1840.11-1840.17"
          }
        },
        "D_CIN4": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1841.11-1841.17"
          }
        },
        "D_CIN5": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1842.11-1842.17"
          }
        },
        "D_CIN6": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1843.11-1843.17"
          }
        },
        "D_CIN7": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1844.11-1844.17"
          }
        },
        "D_CIN8": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1845.11-1845.17"
          }
        },
        "D_CIN9": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1846.11-1846.17"
          }
        },
        "D_COUT0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1958.12-1958.19"
          }
        },
        "D_COUT1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1959.12-1959.19"
          }
        },
        "D_COUT10": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1968.12-1968.20"
          }
        },
        "D_COUT11": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1969.12-1969.20"
          }
        },
        "D_COUT12": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1970.12-1970.20"
          }
        },
        "D_COUT13": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1971.12-1971.20"
          }
        },
        "D_COUT14": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1972.12-1972.20"
          }
        },
        "D_COUT15": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1973.12-1973.20"
          }
        },
        "D_COUT16": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1974.12-1974.20"
          }
        },
        "D_COUT17": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1975.12-1975.20"
          }
        },
        "D_COUT18": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1976.12-1976.20"
          }
        },
        "D_COUT19": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1977.12-1977.20"
          }
        },
        "D_COUT2": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1960.12-1960.19"
          }
        },
        "D_COUT3": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1961.12-1961.19"
          }
        },
        "D_COUT4": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1962.12-1962.19"
          }
        },
        "D_COUT5": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1963.12-1963.19"
          }
        },
        "D_COUT6": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1964.12-1964.19"
          }
        },
        "D_COUT7": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1965.12-1965.19"
          }
        },
        "D_COUT8": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1966.12-1966.19"
          }
        },
        "D_COUT9": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1967.12-1967.19"
          }
        },
        "D_CYAWSTN": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1818.11-1818.20"
          }
        },
        "D_FFC_DUAL_RST": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1820.11-1820.25"
          }
        },
        "D_FFC_MACROPDB": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1822.11-1822.25"
          }
        },
        "D_FFC_MACRO_RST": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1821.11-1821.26"
          }
        },
        "D_FFC_SYNC_TOGGLE": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1819.11-1819.28"
          }
        },
        "D_FFC_TRST": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1823.11-1823.21"
          }
        },
        "D_FFS_PLOL": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1979.12-1979.22"
          }
        },
        "D_REFCLKI": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1978.11-1978.20"
          }
        },
        "D_SCAN_ENABLE": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1826.11-1826.24"
          }
        },
        "D_SCAN_IN_0": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1827.11-1827.22"
          }
        },
        "D_SCAN_IN_1": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1828.11-1828.22"
          }
        },
        "D_SCAN_IN_2": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1829.11-1829.22"
          }
        },
        "D_SCAN_IN_3": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1830.11-1830.22"
          }
        },
        "D_SCAN_IN_4": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1831.11-1831.22"
          }
        },
        "D_SCAN_IN_5": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1832.11-1832.22"
          }
        },
        "D_SCAN_IN_6": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1833.11-1833.22"
          }
        },
        "D_SCAN_IN_7": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1834.11-1834.22"
          }
        },
        "D_SCAN_MODE": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1835.11-1835.22"
          }
        },
        "D_SCAN_OUT_0": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1950.12-1950.24"
          }
        },
        "D_SCAN_OUT_1": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1951.12-1951.24"
          }
        },
        "D_SCAN_OUT_2": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1952.12-1952.24"
          }
        },
        "D_SCAN_OUT_3": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1953.12-1953.24"
          }
        },
        "D_SCAN_OUT_4": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1954.12-1954.24"
          }
        },
        "D_SCAN_OUT_5": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1955.12-1955.24"
          }
        },
        "D_SCAN_OUT_6": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1956.12-1956.24"
          }
        },
        "D_SCAN_OUT_7": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1957.12-1957.24"
          }
        },
        "D_SCAN_RESET": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1836.11-1836.23"
          }
        },
        "D_SCIADDR0": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1804.11-1804.21"
          }
        },
        "D_SCIADDR1": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1805.11-1805.21"
          }
        },
        "D_SCIADDR2": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1806.11-1806.21"
          }
        },
        "D_SCIADDR3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1807.11-1807.21"
          }
        },
        "D_SCIADDR4": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1808.11-1808.21"
          }
        },
        "D_SCIADDR5": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1809.11-1809.21"
          }
        },
        "D_SCIENAUX": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1810.11-1810.21"
          }
        },
        "D_SCIINT": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1949.12-1949.20"
          }
        },
        "D_SCIRD": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1816.11-1816.18"
          }
        },
        "D_SCIRDATA0": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1941.12-1941.23"
          }
        },
        "D_SCIRDATA1": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1942.12-1942.23"
          }
        },
        "D_SCIRDATA2": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1943.12-1943.23"
          }
        },
        "D_SCIRDATA3": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1944.12-1944.23"
          }
        },
        "D_SCIRDATA4": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1945.12-1945.23"
          }
        },
        "D_SCIRDATA5": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1946.12-1946.23"
          }
        },
        "D_SCIRDATA6": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1947.12-1947.23"
          }
        },
        "D_SCIRDATA7": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1948.12-1948.23"
          }
        },
        "D_SCISELAUX": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1811.11-1811.22"
          }
        },
        "D_SCIWDATA0": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1796.11-1796.22"
          }
        },
        "D_SCIWDATA1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1797.11-1797.22"
          }
        },
        "D_SCIWDATA2": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1798.11-1798.22"
          }
        },
        "D_SCIWDATA3": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1799.11-1799.22"
          }
        },
        "D_SCIWDATA4": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1800.11-1800.22"
          }
        },
        "D_SCIWDATA5": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1801.11-1801.22"
          }
        },
        "D_SCIWDATA6": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1802.11-1802.22"
          }
        },
        "D_SCIWDATA7": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1803.11-1803.22"
          }
        },
        "D_SCIWSTN": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1817.11-1817.20"
          }
        },
        "D_SYNC_ND": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1694.11-1694.20"
          }
        },
        "D_SYNC_PULSE2ND": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1855.12-1855.27"
          }
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1693.11-1693.31"
          }
        },
        "D_TXBIT_CLKN_TO_ND": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1854.12-1854.30"
          }
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1692.11-1692.31"
          }
        },
        "D_TXBIT_CLKP_TO_ND": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1853.12-1853.30"
          }
        },
        "D_TXPLL_LOL_FROM_ND": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1695.11-1695.30"
          }
        },
        "D_TXPLL_LOL_TO_ND": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1856.12-1856.29"
          }
        }
      }
    },
    "DDRDLLA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1101.1-1118.10"
      },
      "parameter_default_values": {
        "FORCE_MAX_DELAY": "NO",
        "GSR": "ENABLED"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "UDDCNTLN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "FREEZE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DDRDEL": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DCNTL7": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DCNTL6": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DCNTL5": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DCNTL4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "DCNTL3": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "DCNTL2": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "DCNTL1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DCNTL0": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1104.11-1104.14"
          }
        },
        "DCNTL0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1117.12-1117.18"
          }
        },
        "DCNTL1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1116.12-1116.18"
          }
        },
        "DCNTL2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1115.12-1115.18"
          }
        },
        "DCNTL3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1114.12-1114.18"
          }
        },
        "DCNTL4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1113.12-1113.18"
          }
        },
        "DCNTL5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1112.12-1112.18"
          }
        },
        "DCNTL6": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1111.12-1111.18"
          }
        },
        "DCNTL7": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1110.12-1110.18"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1108.12-1108.18"
          }
        },
        "FREEZE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1107.11-1107.17"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1109.12-1109.16"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1105.11-1105.14"
          }
        },
        "UDDCNTLN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1106.11-1106.19"
          }
        }
      }
    },
    "DELAYF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1028.1-1037.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1031.11-1031.12"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1036.12-1036.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1034.11-1034.20"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1032.11-1032.16"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1033.11-1033.15"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1035.12-1035.13"
          }
        }
      }
    },
    "DELAYG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1040.1-1045.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1043.11-1043.12"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1044.12-1044.13"
          }
        }
      }
    },
    "DLLDELD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1121.1-1129.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1122.11-1122.12"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1128.12-1128.17"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1123.11-1123.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1126.11-1126.20"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1124.11-1124.16"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1125.11-1125.15"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1127.12-1127.13"
          }
        }
      }
    },
    "DP16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:5.1-219.10"
      },
      "parameter_default_values": {
        "ADA0MUX": "ADA0",
        "ADA10MUX": "ADA10",
        "ADA11MUX": "ADA11",
        "ADA12MUX": "ADA12",
        "ADA13MUX": "ADA13",
        "ADA1MUX": "ADA1",
        "ADA2MUX": "ADA2",
        "ADA3MUX": "ADA3",
        "ADA4MUX": "ADA4",
        "ADA5MUX": "ADA5",
        "ADA6MUX": "ADA6",
        "ADA7MUX": "ADA7",
        "ADA8MUX": "ADA8",
        "ADA9MUX": "ADA9",
        "ADB0MUX": "ADB0",
        "ADB10MUX": "ADB10",
        "ADB11MUX": "ADB11",
        "ADB12MUX": "ADB12",
        "ADB13MUX": "ADB13",
        "ADB1MUX": "ADB1",
        "ADB2MUX": "ADB2",
        "ADB3MUX": "ADB3",
        "ADB4MUX": "ADB4",
        "ADB5MUX": "ADB5",
        "ADB6MUX": "ADB6",
        "ADB7MUX": "ADB7",
        "ADB8MUX": "ADB8",
        "ADB9MUX": "ADB9",
        "ASYNC_RESET_RELEASE": "SYNC",
        "CEAMUX": "CEA",
        "CEBMUX": "CEB",
        "CLKAMUX": "CLKA",
        "CLKBMUX": "CLKB",
        "CSA0MUX": "CSA0",
        "CSA1MUX": "CSA1",
        "CSA2MUX": "CSA2",
        "CSB0MUX": "CSB0",
        "CSB1MUX": "CSB1",
        "CSB2MUX": "CSB2",
        "CSDECODE_A": "0b000",
        "CSDECODE_B": "0b000",
        "DATA_WIDTH_A": "00000000000000000000000000010010",
        "DATA_WIDTH_B": "00000000000000000000000000010010",
        "DIA0MUX": "DIA0",
        "DIA10MUX": "DIA10",
        "DIA11MUX": "DIA11",
        "DIA12MUX": "DIA12",
        "DIA13MUX": "DIA13",
        "DIA14MUX": "DIA14",
        "DIA15MUX": "DIA15",
        "DIA16MUX": "DIA16",
        "DIA17MUX": "DIA17",
        "DIA1MUX": "DIA1",
        "DIA2MUX": "DIA2",
        "DIA3MUX": "DIA3",
        "DIA4MUX": "DIA4",
        "DIA5MUX": "DIA5",
        "DIA6MUX": "DIA6",
        "DIA7MUX": "DIA7",
        "DIA8MUX": "DIA8",
        "DIA9MUX": "DIA9",
        "DIB0MUX": "DIB0",
        "DIB10MUX": "DIB10",
        "DIB11MUX": "DIB11",
        "DIB12MUX": "DIB12",
        "DIB13MUX": "DIB13",
        "DIB14MUX": "DIB14",
        "DIB15MUX": "DIB15",
        "DIB16MUX": "DIB16",
        "DIB17MUX": "DIB17",
        "DIB1MUX": "DIB1",
        "DIB2MUX": "DIB2",
        "DIB3MUX": "DIB3",
        "DIB4MUX": "DIB4",
        "DIB5MUX": "DIB5",
        "DIB6MUX": "DIB6",
        "DIB7MUX": "DIB7",
        "DIB8MUX": "DIB8",
        "DIB9MUX": "DIB9",
        "DOA0MUX": "DOA0",
        "DOA10MUX": "DOA10",
        "DOA11MUX": "DOA11",
        "DOA12MUX": "DOA12",
        "DOA13MUX": "DOA13",
        "DOA14MUX": "DOA14",
        "DOA15MUX": "DOA15",
        "DOA16MUX": "DOA16",
        "DOA17MUX": "DOA17",
        "DOA1MUX": "DOA1",
        "DOA2MUX": "DOA2",
        "DOA3MUX": "DOA3",
        "DOA4MUX": "DOA4",
        "DOA5MUX": "DOA5",
        "DOA6MUX": "DOA6",
        "DOA7MUX": "DOA7",
        "DOA8MUX": "DOA8",
        "DOA9MUX": "DOA9",
        "DOB0MUX": "DOB0",
        "DOB10MUX": "DOB10",
        "DOB11MUX": "DOB11",
        "DOB12MUX": "DOB12",
        "DOB13MUX": "DOB13",
        "DOB14MUX": "DOB14",
        "DOB15MUX": "DOB15",
        "DOB16MUX": "DOB16",
        "DOB17MUX": "DOB17",
        "DOB1MUX": "DOB1",
        "DOB2MUX": "DOB2",
        "DOB3MUX": "DOB3",
        "DOB4MUX": "DOB4",
        "DOB5MUX": "DOB5",
        "DOB6MUX": "DOB6",
        "DOB7MUX": "DOB7",
        "DOB8MUX": "DOB8",
        "DOB9MUX": "DOB9",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_DATA": "STATIC",
        "OCEAMUX": "OCEA",
        "OCEBMUX": "OCEB",
        "REGMODE_A": "NOREG",
        "REGMODE_B": "NOREG",
        "RESETMODE": "SYNC",
        "RSTAMUX": "RSTA",
        "RSTBMUX": "RSTB",
        "WEAMUX": "WEA",
        "WEBMUX": "WEB",
        "WID": "00000000000000000000000000000000",
        "WRITEMODE_A": "NORMAL",
        "WRITEMODE_B": "NORMAL"
      },
      "ports": {
        "DIA17": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DIA16": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DIA15": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIA14": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIA13": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DIA12": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DIA11": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DIA10": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIA9": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DIA8": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DIA7": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DIA6": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DIA5": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DIA4": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DIA3": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DIA2": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DIA1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DIA0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "ADA13": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "ADA12": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "ADA11": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "ADA10": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "ADA9": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "ADA8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "ADA7": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "ADA6": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "ADA5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "ADA4": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "ADA3": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "ADA2": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "ADA1": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "ADA0": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WEA": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "RSTA": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CSA2": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CSA1": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CSA0": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DOA17": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "DOA16": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "DOA15": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "DOA14": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "DOA13": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "DOA12": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "DOA11": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "DOA10": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "DOA9": {
          "direction": "output",
          "bits": [ 50 ]
        },
        "DOA8": {
          "direction": "output",
          "bits": [ 51 ]
        },
        "DOA7": {
          "direction": "output",
          "bits": [ 52 ]
        },
        "DOA6": {
          "direction": "output",
          "bits": [ 53 ]
        },
        "DOA5": {
          "direction": "output",
          "bits": [ 54 ]
        },
        "DOA4": {
          "direction": "output",
          "bits": [ 55 ]
        },
        "DOA3": {
          "direction": "output",
          "bits": [ 56 ]
        },
        "DOA2": {
          "direction": "output",
          "bits": [ 57 ]
        },
        "DOA1": {
          "direction": "output",
          "bits": [ 58 ]
        },
        "DOA0": {
          "direction": "output",
          "bits": [ 59 ]
        },
        "DIB17": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "DIB16": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "DIB15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "DIB14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "DIB13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "DIB12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "DIB11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "DIB10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "DIB9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "DIB8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "DIB7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DIB6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "DIB5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "DIB4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "DIB3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "DIB2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "DIB1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DIB0": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADB13": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADB12": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "ADB11": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "ADB10": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "ADB9": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ADB8": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "ADB7": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "ADB6": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "ADB5": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "ADB4": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "ADB3": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "ADB2": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "ADB1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "ADB0": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "WEB": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "RSTB": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CSB2": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CSB1": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CSB0": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "DOB17": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DOB16": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DOB15": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DOB14": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DOB13": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DOB12": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DOB11": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DOB10": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DOB9": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DOB8": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DOB7": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DOB6": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DOB5": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "DOB4": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "DOB3": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "DOB2": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "DOB1": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "DOB0": {
          "direction": "output",
          "bits": [ 117 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.91-7.95"
          }
        },
        "ADA1": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.85-7.89"
          }
        },
        "ADA10": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.30-7.35"
          }
        },
        "ADA11": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.23-7.28"
          }
        },
        "ADA12": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.16-7.21"
          }
        },
        "ADA13": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.9-7.14"
          }
        },
        "ADA2": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.79-7.83"
          }
        },
        "ADA3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.73-7.77"
          }
        },
        "ADA4": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.67-7.71"
          }
        },
        "ADA5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.61-7.65"
          }
        },
        "ADA6": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.55-7.59"
          }
        },
        "ADA7": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.49-7.53"
          }
        },
        "ADA8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.43-7.47"
          }
        },
        "ADA9": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:7.37-7.41"
          }
        },
        "ADB0": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.91-13.95"
          }
        },
        "ADB1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.85-13.89"
          }
        },
        "ADB10": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.30-13.35"
          }
        },
        "ADB11": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.23-13.28"
          }
        },
        "ADB12": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.16-13.21"
          }
        },
        "ADB13": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.9-13.14"
          }
        },
        "ADB2": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.79-13.83"
          }
        },
        "ADB3": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.73-13.77"
          }
        },
        "ADB4": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.67-13.71"
          }
        },
        "ADB5": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.61-13.65"
          }
        },
        "ADB6": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.55-13.59"
          }
        },
        "ADB7": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.49-13.53"
          }
        },
        "ADB8": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.43-13.47"
          }
        },
        "ADB9": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:13.37-13.41"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:8.9-8.12"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:14.9-14.12"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:8.20-8.24"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:14.20-14.24"
          }
        },
        "CSA0": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:9.21-9.25"
          }
        },
        "CSA1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:9.15-9.19"
          }
        },
        "CSA2": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:9.9-9.13"
          }
        },
        "CSB0": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:15.21-15.25"
          }
        },
        "CSB1": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:15.15-15.19"
          }
        },
        "CSB2": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:15.9-15.13"
          }
        },
        "DIA0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.119-6.123"
          }
        },
        "DIA1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.113-6.117"
          }
        },
        "DIA10": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.58-6.63"
          }
        },
        "DIA11": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.51-6.56"
          }
        },
        "DIA12": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.44-6.49"
          }
        },
        "DIA13": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.37-6.42"
          }
        },
        "DIA14": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.30-6.35"
          }
        },
        "DIA15": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.23-6.28"
          }
        },
        "DIA16": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.16-6.21"
          }
        },
        "DIA17": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.9-6.14"
          }
        },
        "DIA2": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.107-6.111"
          }
        },
        "DIA3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.101-6.105"
          }
        },
        "DIA4": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.95-6.99"
          }
        },
        "DIA5": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.89-6.93"
          }
        },
        "DIA6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.83-6.87"
          }
        },
        "DIA7": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.77-6.81"
          }
        },
        "DIA8": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.71-6.75"
          }
        },
        "DIA9": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:6.65-6.69"
          }
        },
        "DIB0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.119-12.123"
          }
        },
        "DIB1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.113-12.117"
          }
        },
        "DIB10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.58-12.63"
          }
        },
        "DIB11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.51-12.56"
          }
        },
        "DIB12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.44-12.49"
          }
        },
        "DIB13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.37-12.42"
          }
        },
        "DIB14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.30-12.35"
          }
        },
        "DIB15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.23-12.28"
          }
        },
        "DIB16": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.16-12.21"
          }
        },
        "DIB17": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.9-12.14"
          }
        },
        "DIB2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.107-12.111"
          }
        },
        "DIB3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.101-12.105"
          }
        },
        "DIB4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.95-12.99"
          }
        },
        "DIB5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.89-12.93"
          }
        },
        "DIB6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.83-12.87"
          }
        },
        "DIB7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.77-12.81"
          }
        },
        "DIB8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.71-12.75"
          }
        },
        "DIB9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:12.65-12.69"
          }
        },
        "DOA0": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.120-10.124"
          }
        },
        "DOA1": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.114-10.118"
          }
        },
        "DOA10": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.59-10.64"
          }
        },
        "DOA11": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.52-10.57"
          }
        },
        "DOA12": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.45-10.50"
          }
        },
        "DOA13": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.38-10.43"
          }
        },
        "DOA14": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.31-10.36"
          }
        },
        "DOA15": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.24-10.29"
          }
        },
        "DOA16": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.17-10.22"
          }
        },
        "DOA17": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.10-10.15"
          }
        },
        "DOA2": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.108-10.112"
          }
        },
        "DOA3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.102-10.106"
          }
        },
        "DOA4": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.96-10.100"
          }
        },
        "DOA5": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.90-10.94"
          }
        },
        "DOA6": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.84-10.88"
          }
        },
        "DOA7": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.78-10.82"
          }
        },
        "DOA8": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.72-10.76"
          }
        },
        "DOA9": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:10.66-10.70"
          }
        },
        "DOB0": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.120-16.124"
          }
        },
        "DOB1": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.114-16.118"
          }
        },
        "DOB10": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.59-16.64"
          }
        },
        "DOB11": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.52-16.57"
          }
        },
        "DOB12": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.45-16.50"
          }
        },
        "DOB13": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.38-16.43"
          }
        },
        "DOB14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.31-16.36"
          }
        },
        "DOB15": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.24-16.29"
          }
        },
        "DOB16": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.17-16.22"
          }
        },
        "DOB17": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.10-16.15"
          }
        },
        "DOB2": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.108-16.112"
          }
        },
        "DOB3": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.102-16.106"
          }
        },
        "DOB4": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.96-16.100"
          }
        },
        "DOB5": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.90-16.94"
          }
        },
        "DOB6": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.84-16.88"
          }
        },
        "DOB7": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.78-16.82"
          }
        },
        "DOB8": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.72-16.76"
          }
        },
        "DOB9": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:16.66-16.70"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:8.14-8.18"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:14.14-14.18"
          }
        },
        "RSTA": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:8.31-8.35"
          }
        },
        "RSTB": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:14.31-14.35"
          }
        },
        "WEA": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:8.26-8.29"
          }
        },
        "WEB": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v:14.26-14.29"
          }
        }
      }
    },
    "DPR16X4C": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000110",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:174.1-233.10"
      },
      "parameter_default_values": {
        "INITVAL": "0x0000000000000000 "
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:175.15-175.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:179.16-179.18"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:177.15-177.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:178.15-178.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:176.9-176.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:176.14-176.17"
          }
        }
      }
    },
    "DQSBUFM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1054.1-1098.10"
      },
      "parameter_default_values": {
        "DQS_LI_DEL_ADJ": "FACTORYONLY",
        "DQS_LI_DEL_VAL": "00000000000000000000000000000100",
        "DQS_LO_DEL_ADJ": "FACTORYONLY",
        "DQS_LO_DEL_VAL": "00000000000000000000000000000000",
        "GSR": "ENABLED"
      },
      "ports": {
        "DQSI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "READ1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "READ0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "READCLKSEL2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "READCLKSEL1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "READCLKSEL0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DYNDELAY7": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DYNDELAY6": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DYNDELAY5": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DYNDELAY4": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DYNDELAY3": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DYNDELAY2": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DYNDELAY1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DYNDELAY0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "PAUSE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RDLOADN": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RDMOVE": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RDDIRECTION": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WRLOADN": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WRMOVE": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "WRDIRECTION": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DQSR90": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "DQSW": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "DQSW270": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "RDPNTR2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "RDPNTR1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "RDPNTR0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "WRPNTR2": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "WRPNTR1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WRPNTR0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "DATAVALID": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "BURSTDET": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "RDCFLAG": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WRCFLAG": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BURSTDET": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1095.12-1095.20"
          }
        },
        "DATAVALID": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1094.12-1094.21"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1066.11-1066.17"
          }
        },
        "DQSI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1060.11-1060.15"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1085.12-1085.18"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1086.12-1086.16"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1087.12-1087.19"
          }
        },
        "DYNDELAY0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1077.11-1077.20"
          }
        },
        "DYNDELAY1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1076.11-1076.20"
          }
        },
        "DYNDELAY2": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1075.11-1075.20"
          }
        },
        "DYNDELAY3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1074.11-1074.20"
          }
        },
        "DYNDELAY4": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1073.11-1073.20"
          }
        },
        "DYNDELAY5": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1072.11-1072.20"
          }
        },
        "DYNDELAY6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1071.11-1071.20"
          }
        },
        "DYNDELAY7": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1070.11-1070.20"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1067.11-1067.15"
          }
        },
        "PAUSE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1078.11-1078.16"
          }
        },
        "RDCFLAG": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1096.12-1096.19"
          }
        },
        "RDDIRECTION": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1081.11-1081.22"
          }
        },
        "RDLOADN": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1079.11-1079.18"
          }
        },
        "RDMOVE": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1080.11-1080.17"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1090.12-1090.19"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1089.12-1089.19"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1088.12-1088.19"
          }
        },
        "READ0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1062.11-1062.16"
          }
        },
        "READ1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1061.11-1061.16"
          }
        },
        "READCLKSEL0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1065.11-1065.22"
          }
        },
        "READCLKSEL1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1064.11-1064.22"
          }
        },
        "READCLKSEL2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1063.11-1063.22"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1069.11-1069.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1068.11-1068.15"
          }
        },
        "WRCFLAG": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1097.12-1097.19"
          }
        },
        "WRDIRECTION": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1084.11-1084.22"
          }
        },
        "WRLOADN": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1082.11-1082.18"
          }
        },
        "WRMOVE": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1083.11-1083.17"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1093.12-1093.19"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1092.12-1092.19"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1091.12-1091.19"
          }
        }
      }
    },
    "DTR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1360.1-1371.10"
      },
      "parameter_default_values": {
        "DTR_TEMP": "00000000000000000000000000011001"
      },
      "ports": {
        "STARTPULSE": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DTROUT7": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "DTROUT6": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "DTROUT5": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "DTROUT4": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DTROUT3": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DTROUT2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DTROUT1": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DTROUT0": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DTROUT0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1370.12-1370.19"
          }
        },
        "DTROUT1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1369.12-1369.19"
          }
        },
        "DTROUT2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1368.12-1368.19"
          }
        },
        "DTROUT3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1367.12-1367.19"
          }
        },
        "DTROUT4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1366.12-1366.19"
          }
        },
        "DTROUT5": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1365.12-1365.19"
          }
        },
        "DTROUT6": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1364.12-1364.19"
          }
        },
        "DTROUT7": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1363.12-1363.19"
          }
        },
        "STARTPULSE": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1362.11-1362.21"
          }
        }
      }
    },
    "ECLKBRIDGECS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1020.1-1025.10"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECSOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1021.11-1021.15"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1022.11-1022.15"
          }
        },
        "ECSOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1024.12-1024.18"
          }
        },
        "SEL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1023.11-1023.14"
          }
        }
      }
    },
    "ECLKSYNCB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1013.1-1017.10"
      },
      "ports": {
        "ECLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "STOP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ECLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1014.11-1014.16"
          }
        },
        "ECLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1016.12-1016.17"
          }
        },
        "STOP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1015.11-1015.15"
          }
        }
      }
    },
    "EHXPLLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1298.1-1357.10"
      },
      "parameter_default_values": {
        "CLKFB_DIV": "00000000000000000000000000000001",
        "CLKI_DIV": "00000000000000000000000000000001",
        "CLKOP_CPHASE": "00000000000000000000000000000000",
        "CLKOP_DIV": "00000000000000000000000000001000",
        "CLKOP_ENABLE": "ENABLED",
        "CLKOP_FPHASE": "00000000000000000000000000000000",
        "CLKOP_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOP_TRIM_POL": "RISING",
        "CLKOS2_CPHASE": "00000000000000000000000000000000",
        "CLKOS2_DIV": "00000000000000000000000000001000",
        "CLKOS2_ENABLE": "DISABLED",
        "CLKOS2_FPHASE": "00000000000000000000000000000000",
        "CLKOS3_CPHASE": "00000000000000000000000000000000",
        "CLKOS3_DIV": "00000000000000000000000000001000",
        "CLKOS3_ENABLE": "DISABLED",
        "CLKOS3_FPHASE": "00000000000000000000000000000000",
        "CLKOS_CPHASE": "00000000000000000000000000000000",
        "CLKOS_DIV": "00000000000000000000000000001000",
        "CLKOS_ENABLE": "DISABLED",
        "CLKOS_FPHASE": "00000000000000000000000000000000",
        "CLKOS_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOS_TRIM_POL": "RISING",
        "DPHASE_SOURCE": "DISABLED",
        "FEEDBK_PATH": "CLKOP",
        "INTFB_WAKE": "DISABLED",
        "INT_LOCK_STICKY": "ENABLED",
        "OUTDIVIDER_MUXA": "DIVA",
        "OUTDIVIDER_MUXB": "DIVB",
        "OUTDIVIDER_MUXC": "DIVC",
        "OUTDIVIDER_MUXD": "DIVD",
        "PLLRST_ENA": "DISABLED",
        "PLL_LOCK_DELAY": "00000000000000000000000011001000",
        "PLL_LOCK_MODE": "00000000000000000000000000000000",
        "REFIN_RESET": "DISABLED",
        "STDBY_ENABLE": "DISABLED",
        "SYNC_ENABLE": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PHASESEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PHASESEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PHASEDIR": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "PHASESTEP": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "PHASELOADREG": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "STDBY": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PLLWAKESYNC": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ENCLKOP": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "ENCLKOS": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "ENCLKOS2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "ENCLKOS3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CLKOP": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "CLKOS": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "CLKOS2": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "CLKOS3": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "INTLOCK": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "REFCLK": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "CLKINTFB": {
          "direction": "output",
          "bits": [ 23 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1336.11-1336.16"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1335.11-1335.15"
          }
        },
        "CLKINTFB": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1356.12-1356.20"
          }
        },
        "CLKOP": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1349.12-1349.17"
          }
        },
        "CLKOS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1350.12-1350.17"
          }
        },
        "CLKOS2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1351.12-1351.18"
          }
        },
        "CLKOS3": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1352.12-1352.18"
          }
        },
        "ENCLKOP": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1345.11-1345.18"
          }
        },
        "ENCLKOS": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1346.11-1346.18"
          }
        },
        "ENCLKOS2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1347.11-1347.19"
          }
        },
        "ENCLKOS3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1348.11-1348.19"
          }
        },
        "INTLOCK": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1354.12-1354.19"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1353.12-1353.16"
          }
        },
        "PHASEDIR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1339.11-1339.19"
          }
        },
        "PHASELOADREG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1341.11-1341.23"
          }
        },
        "PHASESEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1338.11-1338.20"
          }
        },
        "PHASESEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1337.11-1337.20"
          }
        },
        "PHASESTEP": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1340.11-1340.20"
          }
        },
        "PLLWAKESYNC": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1343.11-1343.22"
          }
        },
        "REFCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1355.12-1355.18"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1344.11-1344.14"
          }
        },
        "STDBY": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1342.11-1342.16"
          }
        }
      }
    },
    "EXTREFB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1380.1-1389.10"
      },
      "parameter_default_values": {
        "REFCK_DCBIAS_EN": "DONTCARE",
        "REFCK_PWDNB": "DONTCARE",
        "REFCK_RTERM": "DONTCARE"
      },
      "ports": {
        "REFCLKP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "REFCLKN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "REFCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "REFCLKN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1387.11-1387.18"
          }
        },
        "REFCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1388.12-1388.19"
          }
        },
        "REFCLKP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1385.11-1385.18"
          }
        }
      }
    },
    "FD1P3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:2.1-2.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:2.33-2.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:2.26-2.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:2.44-2.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:2.29-2.31"
          }
        }
      }
    },
    "FD1P3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:3.1-3.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:3.33-3.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:3.26-3.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:3.44-3.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:3.29-3.31"
          }
        }
      }
    },
    "FD1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:4.1-4.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:4.33-4.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:4.26-4.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:4.22-4.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:4.44-4.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:4.29-4.31"
          }
        }
      }
    },
    "FD1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:5.1-5.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:5.22-5.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:5.33-5.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:5.26-5.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:5.44-5.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:5.29-5.31"
          }
        }
      }
    },
    "FD1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:6.1-6.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:6.22-6.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:6.33-6.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:6.26-6.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:6.44-6.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:6.29-6.31"
          }
        }
      }
    },
    "FD1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:7.1-7.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:7.33-7.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:7.26-7.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:7.22-7.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:7.44-7.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:7.29-7.31"
          }
        }
      }
    },
    "FD1S3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:8.1-8.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:8.33-8.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:8.26-8.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:8.44-8.45"
          }
        }
      }
    },
    "FD1S3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:9.1-9.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:9.33-9.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:9.26-9.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:9.44-9.45"
          }
        }
      }
    },
    "FD1S3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:10.1-10.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:10.33-10.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:10.26-10.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:10.22-10.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:10.44-10.45"
          }
        }
      }
    },
    "FD1S3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:11.1-11.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:11.22-11.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:11.33-11.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:11.26-11.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:11.44-11.45"
          }
        }
      }
    },
    "FD1S3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:12.1-12.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:12.22-12.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:12.33-12.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:12.26-12.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:12.44-12.45"
          }
        }
      }
    },
    "FD1S3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:13.1-13.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:13.33-13.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:13.26-13.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:13.22-13.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:13.44-13.45"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:4.1-6.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:5.11-5.14"
          }
        }
      }
    },
    "IB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:2.1-2.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:2.45-2.46"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:2.59-2.60"
          }
        }
      }
    },
    "IBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:4.1-4.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:4.45-4.46"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:4.59-4.60"
          }
        }
      }
    },
    "IBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:3.1-3.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:3.45-3.46"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:3.59-3.60"
          }
        }
      }
    },
    "IDDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1156.1-1170.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1162.11-1162.18"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1158.11-1158.12"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1160.11-1160.15"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1169.12-1169.14"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1168.12-1168.14"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1167.12-1167.14"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1166.12-1166.14"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1165.12-1165.14"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1164.12-1164.14"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1163.12-1163.14"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1161.11-1161.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1159.11-1159.15"
          }
        }
      }
    },
    "IDDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1132.1-1139.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1134.11-1134.12"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1137.12-1137.14"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1138.12-1138.14"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1136.11-1136.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1135.11-1135.15"
          }
        }
      }
    },
    "IDDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1173.1-1191.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DQSR90": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RDPNTR2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RDPNTR1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RDPNTR0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WRPNTR2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WRPNTR1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WRPNTR0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "QWL": {
          "direction": "output",
          "bits": [ 17 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1178.11-1178.12"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1177.11-1177.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1176.11-1176.15"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1189.12-1189.14"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1188.12-1188.14"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1187.12-1187.14"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1186.12-1186.14"
          }
        },
        "QWL": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1190.12-1190.15"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1182.11-1182.18"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1181.11-1181.18"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1180.11-1180.18"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1179.11-1179.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1175.11-1175.15"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1185.11-1185.18"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1184.11-1184.18"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1183.11-1183.18"
          }
        }
      }
    },
    "IDDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1142.1-1153.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1148.11-1148.18"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1144.11-1144.12"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1146.11-1146.15"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1152.12-1152.14"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1151.12-1151.14"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1150.12-1150.14"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1149.12-1149.14"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1147.11-1147.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1145.11-1145.15"
          }
        }
      }
    },
    "IFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:26.1-26.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:26.27-26.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:26.23-26.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:26.47-26.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:26.34-26.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:26.30-26.32"
          }
        }
      }
    },
    "IFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:27.1-27.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:27.23-27.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:27.27-27.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:27.47-27.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:27.34-27.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:27.30-27.32"
          }
        }
      }
    },
    "IFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:28.1-28.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:28.23-28.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:28.27-28.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:28.47-28.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:28.34-28.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:28.30-28.32"
          }
        }
      }
    },
    "IFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:29.1-29.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:29.27-29.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:29.23-29.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:29.47-29.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:29.34-29.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:29.30-29.32"
          }
        }
      }
    },
    "ILVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:13.1-13.139"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "AN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:13.20-13.21"
          }
        },
        "AN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:13.23-13.25"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:13.59-13.60"
          }
        }
      }
    },
    "INV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:348.1-350.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:348.18-348.19"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:348.28-348.29"
          }
        }
      }
    },
    "JTAGG": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1392.1-1414.10"
      },
      "parameter_default_values": {
        "ER1": "ENABLED",
        "ER2": "ENABLED"
      },
      "ports": {
        "TCK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TMS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TDI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "JTDO2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "JTDO1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TDO": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "JTDI": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "JTCK": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "JRTI2": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "JRTI1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "JSHIFT": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "JUPDATE": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "JRSTN": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "JCE2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "JCE1": {
          "direction": "output",
          "bits": [ 16 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "JCE1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1413.12-1413.16"
          }
        },
        "JCE2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1412.12-1412.16"
          }
        },
        "JRSTN": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1411.12-1411.17"
          }
        },
        "JRTI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1408.12-1408.17"
          }
        },
        "JRTI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1407.12-1407.17"
          }
        },
        "JSHIFT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1409.12-1409.18"
          }
        },
        "JTCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1406.12-1406.16"
          }
        },
        "JTDI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1405.12-1405.16"
          }
        },
        "JTDO1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1402.11-1402.16"
          }
        },
        "JTDO2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1401.11-1401.16"
          }
        },
        "JUPDATE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1410.12-1410.19"
          }
        },
        "TCK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1396.11-1396.14"
          }
        },
        "TDI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1400.11-1400.14"
          }
        },
        "TDO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1404.12-1404.15"
          }
        },
        "TMS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1398.11-1398.14"
          }
        }
      }
    },
    "L6MUX21": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000111",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:65.1-72.10"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:65.23-65.25"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:65.27-65.29"
          }
        },
        "SD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:65.31-65.33"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:65.42-65.43"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:238.1-242.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:238.19-238.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:238.22-238.23"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:238.32-238.33"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:4.1-16.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:4.19-4.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:4.22-4.23"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:4.25-4.26"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:4.28-4.29"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:4.38-4.39"
          }
        }
      }
    },
    "MULT18X18D": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:211.1-470.10"
      },
      "parameter_default_values": {
        "CAS_MATCH_REG": "FALSE",
        "CLK0_DIV": "ENABLED",
        "CLK1_DIV": "ENABLED",
        "CLK2_DIV": "ENABLED",
        "CLK3_DIV": "ENABLED",
        "GSR": "ENABLED",
        "HIGHSPEED_CLK": "NONE",
        "MULT_BYPASS": "DISABLED",
        "REG_INPUTA_CE": "CE0",
        "REG_INPUTA_CLK": "NONE",
        "REG_INPUTA_RST": "RST0",
        "REG_INPUTB_CE": "CE0",
        "REG_INPUTB_CLK": "NONE",
        "REG_INPUTB_RST": "RST0",
        "REG_INPUTC_CE": "CE0",
        "REG_INPUTC_CLK": "NONE",
        "REG_INPUTC_RST": "RST0",
        "REG_OUTPUT_CE": "CE0",
        "REG_OUTPUT_CLK": "NONE",
        "REG_OUTPUT_RST": "RST0",
        "REG_PIPELINE_CE": "CE0",
        "REG_PIPELINE_CLK": "NONE",
        "REG_PIPELINE_RST": "RST0",
        "RESETMODE": "SYNC",
        "SOURCEB_MODE": "B_SHIFT"
      },
      "ports": {
        "A17": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "SIGNEDA": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "SIGNEDB": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "SOURCEA": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "SOURCEB": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "SRIA17": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "SRIA16": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "SRIA15": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "SRIA14": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "SRIA13": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "SRIA12": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "SRIA11": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "SRIA10": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "SRIA9": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "SRIA8": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "SRIA7": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "SRIA6": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SRIA5": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "SRIA4": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "SRIA3": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "SRIA2": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "SRIA1": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "SRIA0": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "SRIB17": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "SRIB16": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "SRIB15": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "SRIB14": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "SRIB13": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "SRIB12": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "SRIB11": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "SRIB10": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "SRIB9": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "SRIB8": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "SRIB7": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "SRIB6": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "SRIB5": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "SRIB4": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "SRIB3": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "SRIB2": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "SRIB1": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "SRIB0": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "SROA17": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "SROA16": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "SROA15": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "SROA14": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "SROA13": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "SROA12": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "SROA11": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "SROA10": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "SROA9": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "SROA8": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "SROA7": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SROA6": {
          "direction": "output",
          "bits": [ 119 ]
        },
        "SROA5": {
          "direction": "output",
          "bits": [ 120 ]
        },
        "SROA4": {
          "direction": "output",
          "bits": [ 121 ]
        },
        "SROA3": {
          "direction": "output",
          "bits": [ 122 ]
        },
        "SROA2": {
          "direction": "output",
          "bits": [ 123 ]
        },
        "SROA1": {
          "direction": "output",
          "bits": [ 124 ]
        },
        "SROA0": {
          "direction": "output",
          "bits": [ 125 ]
        },
        "SROB17": {
          "direction": "output",
          "bits": [ 126 ]
        },
        "SROB16": {
          "direction": "output",
          "bits": [ 127 ]
        },
        "SROB15": {
          "direction": "output",
          "bits": [ 128 ]
        },
        "SROB14": {
          "direction": "output",
          "bits": [ 129 ]
        },
        "SROB13": {
          "direction": "output",
          "bits": [ 130 ]
        },
        "SROB12": {
          "direction": "output",
          "bits": [ 131 ]
        },
        "SROB11": {
          "direction": "output",
          "bits": [ 132 ]
        },
        "SROB10": {
          "direction": "output",
          "bits": [ 133 ]
        },
        "SROB9": {
          "direction": "output",
          "bits": [ 134 ]
        },
        "SROB8": {
          "direction": "output",
          "bits": [ 135 ]
        },
        "SROB7": {
          "direction": "output",
          "bits": [ 136 ]
        },
        "SROB6": {
          "direction": "output",
          "bits": [ 137 ]
        },
        "SROB5": {
          "direction": "output",
          "bits": [ 138 ]
        },
        "SROB4": {
          "direction": "output",
          "bits": [ 139 ]
        },
        "SROB3": {
          "direction": "output",
          "bits": [ 140 ]
        },
        "SROB2": {
          "direction": "output",
          "bits": [ 141 ]
        },
        "SROB1": {
          "direction": "output",
          "bits": [ 142 ]
        },
        "SROB0": {
          "direction": "output",
          "bits": [ 143 ]
        },
        "ROA17": {
          "direction": "output",
          "bits": [ 144 ]
        },
        "ROA16": {
          "direction": "output",
          "bits": [ 145 ]
        },
        "ROA15": {
          "direction": "output",
          "bits": [ 146 ]
        },
        "ROA14": {
          "direction": "output",
          "bits": [ 147 ]
        },
        "ROA13": {
          "direction": "output",
          "bits": [ 148 ]
        },
        "ROA12": {
          "direction": "output",
          "bits": [ 149 ]
        },
        "ROA11": {
          "direction": "output",
          "bits": [ 150 ]
        },
        "ROA10": {
          "direction": "output",
          "bits": [ 151 ]
        },
        "ROA9": {
          "direction": "output",
          "bits": [ 152 ]
        },
        "ROA8": {
          "direction": "output",
          "bits": [ 153 ]
        },
        "ROA7": {
          "direction": "output",
          "bits": [ 154 ]
        },
        "ROA6": {
          "direction": "output",
          "bits": [ 155 ]
        },
        "ROA5": {
          "direction": "output",
          "bits": [ 156 ]
        },
        "ROA4": {
          "direction": "output",
          "bits": [ 157 ]
        },
        "ROA3": {
          "direction": "output",
          "bits": [ 158 ]
        },
        "ROA2": {
          "direction": "output",
          "bits": [ 159 ]
        },
        "ROA1": {
          "direction": "output",
          "bits": [ 160 ]
        },
        "ROA0": {
          "direction": "output",
          "bits": [ 161 ]
        },
        "ROB17": {
          "direction": "output",
          "bits": [ 162 ]
        },
        "ROB16": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "ROB15": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "ROB14": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "ROB13": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "ROB12": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "ROB11": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "ROB10": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "ROB9": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "ROB8": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "ROB7": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "ROB6": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "ROB5": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "ROB4": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "ROB3": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "ROB2": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "ROB1": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "ROB0": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "ROC17": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "ROC16": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "ROC15": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "ROC14": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "ROC13": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "ROC12": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "ROC11": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "ROC10": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "ROC9": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "ROC8": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "ROC7": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "ROC6": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "ROC5": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "ROC4": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "ROC3": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "ROC2": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "ROC1": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "ROC0": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "P35": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "P34": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "P33": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "P32": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "P31": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "P30": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "P29": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "P28": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "P27": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "P26": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "P25": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "P24": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "P23": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "P22": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "P21": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "P20": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "P19": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "P18": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "P17": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "P16": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "P15": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "P14": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "P13": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "P12": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "P11": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "P10": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "P9": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "P8": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "P7": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "P6": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "P5": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "P4": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "P3": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "P2": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "P1": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "P0": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "SIGNEDP": {
          "direction": "output",
          "bits": [ 234 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:254.11-254.13"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:253.11-253.13"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:244.11-244.14"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:243.11-243.14"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:242.11-242.14"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:241.11-241.14"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:240.11-240.14"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:239.11-239.14"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:238.11-238.14"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:237.11-237.14"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:252.11-252.13"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:251.11-251.13"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:250.11-250.13"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:249.11-249.13"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:248.11-248.13"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:247.11-247.13"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:246.11-246.13"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:245.11-245.13"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:272.11-272.13"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:271.11-271.13"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:262.11-262.14"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:261.11-261.14"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:260.11-260.14"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:259.11-259.14"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:258.11-258.14"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:257.11-257.14"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:256.11-256.14"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:255.11-255.14"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:270.11-270.13"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:269.11-269.13"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:268.11-268.13"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:267.11-267.13"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:266.11-266.13"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:265.11-265.13"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:264.11-264.13"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:263.11-263.13"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:290.11-290.13"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:289.11-289.13"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:280.11-280.14"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:279.11-279.14"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:278.11-278.14"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:277.11-277.14"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:276.11-276.14"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:275.11-275.14"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:274.11-274.14"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:273.11-273.14"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:288.11-288.13"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:287.11-287.13"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:286.11-286.13"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:285.11-285.13"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:284.11-284.13"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:283.11-283.13"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:282.11-282.13"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:281.11-281.13"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:302.11-302.14"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:301.11-301.14"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:300.11-300.14"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:299.11-299.14"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:298.11-298.15"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:297.11-297.15"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:296.11-296.15"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:295.11-295.15"
          }
        },
        "P0": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:468.12-468.14"
          }
        },
        "P1": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:467.12-467.14"
          }
        },
        "P10": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:458.12-458.15"
          }
        },
        "P11": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:457.12-457.15"
          }
        },
        "P12": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:456.12-456.15"
          }
        },
        "P13": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:455.12-455.15"
          }
        },
        "P14": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:454.12-454.15"
          }
        },
        "P15": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:453.12-453.15"
          }
        },
        "P16": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:452.12-452.15"
          }
        },
        "P17": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:451.12-451.15"
          }
        },
        "P18": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:450.12-450.15"
          }
        },
        "P19": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:449.12-449.15"
          }
        },
        "P2": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:466.12-466.14"
          }
        },
        "P20": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:448.12-448.15"
          }
        },
        "P21": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:447.12-447.15"
          }
        },
        "P22": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:446.12-446.15"
          }
        },
        "P23": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:445.12-445.15"
          }
        },
        "P24": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:444.12-444.15"
          }
        },
        "P25": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:443.12-443.15"
          }
        },
        "P26": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:442.12-442.15"
          }
        },
        "P27": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:441.12-441.15"
          }
        },
        "P28": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:440.12-440.15"
          }
        },
        "P29": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:439.12-439.15"
          }
        },
        "P3": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:465.12-465.14"
          }
        },
        "P30": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:438.12-438.15"
          }
        },
        "P31": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:437.12-437.15"
          }
        },
        "P32": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:436.12-436.15"
          }
        },
        "P33": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:435.12-435.15"
          }
        },
        "P34": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:434.12-434.15"
          }
        },
        "P35": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:433.12-433.15"
          }
        },
        "P4": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:464.12-464.14"
          }
        },
        "P5": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:463.12-463.14"
          }
        },
        "P6": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:462.12-462.14"
          }
        },
        "P7": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:461.12-461.14"
          }
        },
        "P8": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:460.12-460.14"
          }
        },
        "P9": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:459.12-459.14"
          }
        },
        "ROA0": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:396.12-396.16"
          }
        },
        "ROA1": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:395.12-395.16"
          }
        },
        "ROA10": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:386.12-386.17"
          }
        },
        "ROA11": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:385.12-385.17"
          }
        },
        "ROA12": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:384.12-384.17"
          }
        },
        "ROA13": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:383.12-383.17"
          }
        },
        "ROA14": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:382.12-382.17"
          }
        },
        "ROA15": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:381.12-381.17"
          }
        },
        "ROA16": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:380.12-380.17"
          }
        },
        "ROA17": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:379.12-379.17"
          }
        },
        "ROA2": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:394.12-394.16"
          }
        },
        "ROA3": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:393.12-393.16"
          }
        },
        "ROA4": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:392.12-392.16"
          }
        },
        "ROA5": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:391.12-391.16"
          }
        },
        "ROA6": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:390.12-390.16"
          }
        },
        "ROA7": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:389.12-389.16"
          }
        },
        "ROA8": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:388.12-388.16"
          }
        },
        "ROA9": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:387.12-387.16"
          }
        },
        "ROB0": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:414.12-414.16"
          }
        },
        "ROB1": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:413.12-413.16"
          }
        },
        "ROB10": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:404.12-404.17"
          }
        },
        "ROB11": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:403.12-403.17"
          }
        },
        "ROB12": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:402.12-402.17"
          }
        },
        "ROB13": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:401.12-401.17"
          }
        },
        "ROB14": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:400.12-400.17"
          }
        },
        "ROB15": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:399.12-399.17"
          }
        },
        "ROB16": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:398.12-398.17"
          }
        },
        "ROB17": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:397.12-397.17"
          }
        },
        "ROB2": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:412.12-412.16"
          }
        },
        "ROB3": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:411.12-411.16"
          }
        },
        "ROB4": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:410.12-410.16"
          }
        },
        "ROB5": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:409.12-409.16"
          }
        },
        "ROB6": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:408.12-408.16"
          }
        },
        "ROB7": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:407.12-407.16"
          }
        },
        "ROB8": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:406.12-406.16"
          }
        },
        "ROB9": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:405.12-405.16"
          }
        },
        "ROC0": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:432.12-432.16"
          }
        },
        "ROC1": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:431.12-431.16"
          }
        },
        "ROC10": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:422.12-422.17"
          }
        },
        "ROC11": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:421.12-421.17"
          }
        },
        "ROC12": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:420.12-420.17"
          }
        },
        "ROC13": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:419.12-419.17"
          }
        },
        "ROC14": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:418.12-418.17"
          }
        },
        "ROC15": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:417.12-417.17"
          }
        },
        "ROC16": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:416.12-416.17"
          }
        },
        "ROC17": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:415.12-415.17"
          }
        },
        "ROC2": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:430.12-430.16"
          }
        },
        "ROC3": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:429.12-429.16"
          }
        },
        "ROC4": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:428.12-428.16"
          }
        },
        "ROC5": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:427.12-427.16"
          }
        },
        "ROC6": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:426.12-426.16"
          }
        },
        "ROC7": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:425.12-425.16"
          }
        },
        "ROC8": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:424.12-424.16"
          }
        },
        "ROC9": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:423.12-423.16"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:306.11-306.15"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:305.11-305.15"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:304.11-304.15"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:303.11-303.15"
          }
        },
        "SIGNEDA": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:291.11-291.18"
          }
        },
        "SIGNEDB": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:292.11-292.18"
          }
        },
        "SIGNEDP": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:469.12-469.19"
          }
        },
        "SOURCEA": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:293.11-293.18"
          }
        },
        "SOURCEB": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:294.11-294.18"
          }
        },
        "SRIA0": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:324.11-324.16"
          }
        },
        "SRIA1": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:323.11-323.16"
          }
        },
        "SRIA10": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:314.11-314.17"
          }
        },
        "SRIA11": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:313.11-313.17"
          }
        },
        "SRIA12": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:312.11-312.17"
          }
        },
        "SRIA13": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:311.11-311.17"
          }
        },
        "SRIA14": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:310.11-310.17"
          }
        },
        "SRIA15": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:309.11-309.17"
          }
        },
        "SRIA16": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:308.11-308.17"
          }
        },
        "SRIA17": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:307.11-307.17"
          }
        },
        "SRIA2": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:322.11-322.16"
          }
        },
        "SRIA3": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:321.11-321.16"
          }
        },
        "SRIA4": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:320.11-320.16"
          }
        },
        "SRIA5": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:319.11-319.16"
          }
        },
        "SRIA6": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:318.11-318.16"
          }
        },
        "SRIA7": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:317.11-317.16"
          }
        },
        "SRIA8": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:316.11-316.16"
          }
        },
        "SRIA9": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:315.11-315.16"
          }
        },
        "SRIB0": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:342.11-342.16"
          }
        },
        "SRIB1": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:341.11-341.16"
          }
        },
        "SRIB10": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:332.11-332.17"
          }
        },
        "SRIB11": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:331.11-331.17"
          }
        },
        "SRIB12": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:330.11-330.17"
          }
        },
        "SRIB13": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:329.11-329.17"
          }
        },
        "SRIB14": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:328.11-328.17"
          }
        },
        "SRIB15": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:327.11-327.17"
          }
        },
        "SRIB16": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:326.11-326.17"
          }
        },
        "SRIB17": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:325.11-325.17"
          }
        },
        "SRIB2": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:340.11-340.16"
          }
        },
        "SRIB3": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:339.11-339.16"
          }
        },
        "SRIB4": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:338.11-338.16"
          }
        },
        "SRIB5": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:337.11-337.16"
          }
        },
        "SRIB6": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:336.11-336.16"
          }
        },
        "SRIB7": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:335.11-335.16"
          }
        },
        "SRIB8": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:334.11-334.16"
          }
        },
        "SRIB9": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:333.11-333.16"
          }
        },
        "SROA0": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:360.12-360.17"
          }
        },
        "SROA1": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:359.12-359.17"
          }
        },
        "SROA10": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:350.12-350.18"
          }
        },
        "SROA11": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:349.12-349.18"
          }
        },
        "SROA12": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:348.12-348.18"
          }
        },
        "SROA13": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:347.12-347.18"
          }
        },
        "SROA14": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:346.12-346.18"
          }
        },
        "SROA15": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:345.12-345.18"
          }
        },
        "SROA16": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:344.12-344.18"
          }
        },
        "SROA17": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:343.12-343.18"
          }
        },
        "SROA2": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:358.12-358.17"
          }
        },
        "SROA3": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:357.12-357.17"
          }
        },
        "SROA4": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:356.12-356.17"
          }
        },
        "SROA5": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:355.12-355.17"
          }
        },
        "SROA6": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:354.12-354.17"
          }
        },
        "SROA7": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:353.12-353.17"
          }
        },
        "SROA8": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:352.12-352.17"
          }
        },
        "SROA9": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:351.12-351.17"
          }
        },
        "SROB0": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:378.12-378.17"
          }
        },
        "SROB1": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:377.12-377.17"
          }
        },
        "SROB10": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:368.12-368.18"
          }
        },
        "SROB11": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:367.12-367.18"
          }
        },
        "SROB12": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:366.12-366.18"
          }
        },
        "SROB13": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:365.12-365.18"
          }
        },
        "SROB14": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:364.12-364.18"
          }
        },
        "SROB15": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:363.12-363.18"
          }
        },
        "SROB16": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:362.12-362.18"
          }
        },
        "SROB17": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:361.12-361.18"
          }
        },
        "SROB2": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:376.12-376.17"
          }
        },
        "SROB3": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:375.12-375.17"
          }
        },
        "SROB4": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:374.12-374.17"
          }
        },
        "SROB5": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:373.12-373.17"
          }
        },
        "SROB6": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:372.12-372.17"
          }
        },
        "SROB7": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:371.12-371.17"
          }
        },
        "SROB8": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:370.12-370.17"
          }
        },
        "SROB9": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:369.12-369.17"
          }
        }
      }
    },
    "OB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:5.1-5.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:5.20-5.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:5.59-5.60"
          }
        }
      }
    },
    "OBCO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:9.1-9.90"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "OT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OC": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:9.20-9.21"
          }
        },
        "OC": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:9.38-9.40"
          }
        },
        "OT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:9.34-9.36"
          }
        }
      }
    },
    "OBZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:6.1-6.164"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:6.20-6.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:6.59-6.60"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:6.23-6.24"
          }
        }
      }
    },
    "OBZPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:8.1-8.164"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:8.20-8.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:8.59-8.60"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:8.23-8.24"
          }
        }
      }
    },
    "OBZPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:7.1-7.164"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:7.20-7.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:7.59-7.60"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:7.23-7.24"
          }
        }
      }
    },
    "ODDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1217.1-1230.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1228.11-1228.13"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1227.11-1227.13"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1226.11-1226.13"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1225.11-1225.13"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1224.11-1224.13"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1223.11-1223.13"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1222.11-1222.13"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1220.11-1220.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1229.12-1229.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1221.11-1221.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1219.11-1219.15"
          }
        }
      }
    },
    "ODDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1194.1-1201.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1198.11-1198.13"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1199.11-1199.13"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1200.12-1200.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1197.11-1197.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1196.11-1196.15"
          }
        }
      }
    },
    "ODDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1270.1-1281.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D3": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1275.11-1275.13"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1274.11-1274.13"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1273.11-1273.13"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1272.11-1272.13"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1276.11-1276.18"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1278.11-1278.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1280.12-1280.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1279.11-1279.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1277.11-1277.15"
          }
        }
      }
    },
    "ODDRX2DQSB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1284.1-1295.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D3": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1289.11-1289.13"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1288.11-1288.13"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1287.11-1287.13"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1286.11-1286.13"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1292.11-1292.15"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1291.11-1291.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1294.12-1294.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1293.11-1293.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1290.11-1290.15"
          }
        }
      }
    },
    "ODDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1204.1-1214.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1212.11-1212.13"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1211.11-1211.13"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1210.11-1210.13"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1209.11-1209.13"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1207.11-1207.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1213.12-1213.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1208.11-1208.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1206.11-1206.15"
          }
        }
      }
    },
    "OFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:31.1-31.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:31.27-31.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:31.23-31.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:31.47-31.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:31.34-31.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:31.30-31.32"
          }
        }
      }
    },
    "OFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:32.1-32.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:32.23-32.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:32.27-32.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:32.47-32.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:32.34-32.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:32.30-32.32"
          }
        }
      }
    },
    "OFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:33.1-33.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:33.23-33.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:33.27-33.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:33.47-33.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:33.34-33.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:33.30-33.32"
          }
        }
      }
    },
    "OFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:34.1-34.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:34.27-34.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:34.23-34.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:34.47-34.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:34.34-34.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:34.30-34.32"
          }
        }
      }
    },
    "OLVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:14.1-14.146"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:14.20-14.21"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:14.59-14.60"
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:14.69-14.71"
          }
        }
      }
    },
    "OSCG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1374.1-1377.10"
      },
      "parameter_default_values": {
        "DIV": "00000000000000000000000010000000"
      },
      "ports": {
        "OSC": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSC": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1376.12-1376.15"
          }
        }
      }
    },
    "OSHX2A": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1233.1-1241.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1236.11-1236.13"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1235.11-1235.13"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1238.11-1238.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1240.12-1240.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1239.11-1239.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1237.11-1237.15"
          }
        }
      }
    },
    "PCSCLKDIV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:983.1-992.10"
      },
      "parameter_default_values": {
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CDIV1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CDIV1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:990.12-990.17"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:991.12-991.17"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:985.11-985.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:986.11-986.14"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:989.11-989.15"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:988.11-988.15"
          }
        },
        "SEL2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:987.11-987.15"
          }
        }
      }
    },
    "PDPW16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:21.1-208.10"
      },
      "parameter_default_values": {
        "ASYNC_RESET_RELEASE": "SYNC",
        "CLKRMUX": "CLKR",
        "CLKWMUX": "CLKW",
        "CSDECODE_R": "0b000",
        "CSDECODE_W": "0b000",
        "DATA_WIDTH_R": "00000000000000000000000000100100",
        "DATA_WIDTH_W": "00000000000000000000000000100100",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_DATA": "STATIC",
        "REGMODE": "NOREG",
        "RESETMODE": "SYNC"
      },
      "ports": {
        "DI35": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI34": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DI33": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI32": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DI31": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DI30": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DI29": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DI28": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DI27": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DI26": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DI25": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DI24": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DI23": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DI22": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DI21": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DI20": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI19": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI18": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DI17": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "DI16": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "DI15": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "DI14": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "DI13": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "DI12": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "DI11": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DI10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "DI9": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "DI8": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "DI7": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "DI6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "DI5": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "DI4": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "DI3": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "DI2": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "ADW8": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "ADW7": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "ADW6": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "ADW5": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "ADW4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "ADW3": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "ADW2": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "ADW1": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "ADW0": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "BE3": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "BE2": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "BE1": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "BE0": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CEW": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CLKW": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CSW2": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CSW1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CSW0": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "ADR13": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "ADR12": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "ADR11": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "ADR10": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "ADR9": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "ADR8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "ADR7": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "ADR6": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "ADR5": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "ADR4": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "ADR3": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "ADR2": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "ADR1": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "ADR0": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CER": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "OCER": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CLKR": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CSR2": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CSR1": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CSR0": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DO35": {
          "direction": "output",
          "bits": [ 77 ]
        },
        "DO34": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "DO33": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "DO32": {
          "direction": "output",
          "bits": [ 80 ]
        },
        "DO31": {
          "direction": "output",
          "bits": [ 81 ]
        },
        "DO30": {
          "direction": "output",
          "bits": [ 82 ]
        },
        "DO29": {
          "direction": "output",
          "bits": [ 83 ]
        },
        "DO28": {
          "direction": "output",
          "bits": [ 84 ]
        },
        "DO27": {
          "direction": "output",
          "bits": [ 85 ]
        },
        "DO26": {
          "direction": "output",
          "bits": [ 86 ]
        },
        "DO25": {
          "direction": "output",
          "bits": [ 87 ]
        },
        "DO24": {
          "direction": "output",
          "bits": [ 88 ]
        },
        "DO23": {
          "direction": "output",
          "bits": [ 89 ]
        },
        "DO22": {
          "direction": "output",
          "bits": [ 90 ]
        },
        "DO21": {
          "direction": "output",
          "bits": [ 91 ]
        },
        "DO20": {
          "direction": "output",
          "bits": [ 92 ]
        },
        "DO19": {
          "direction": "output",
          "bits": [ 93 ]
        },
        "DO18": {
          "direction": "output",
          "bits": [ 94 ]
        },
        "DO17": {
          "direction": "output",
          "bits": [ 95 ]
        },
        "DO16": {
          "direction": "output",
          "bits": [ 96 ]
        },
        "DO15": {
          "direction": "output",
          "bits": [ 97 ]
        },
        "DO14": {
          "direction": "output",
          "bits": [ 98 ]
        },
        "DO13": {
          "direction": "output",
          "bits": [ 99 ]
        },
        "DO12": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DO11": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DO10": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DO9": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DO8": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DO7": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DO6": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DO5": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DO4": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DO3": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DO2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 112 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADR0": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:164.11-164.15"
          }
        },
        "ADR1": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:163.11-163.15"
          }
        },
        "ADR10": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:154.11-154.16"
          }
        },
        "ADR11": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:153.11-153.16"
          }
        },
        "ADR12": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:152.11-152.16"
          }
        },
        "ADR13": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:151.11-151.16"
          }
        },
        "ADR2": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:162.11-162.15"
          }
        },
        "ADR3": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:161.11-161.15"
          }
        },
        "ADR4": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:160.11-160.15"
          }
        },
        "ADR5": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:159.11-159.15"
          }
        },
        "ADR6": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:158.11-158.15"
          }
        },
        "ADR7": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:157.11-157.15"
          }
        },
        "ADR8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:156.11-156.15"
          }
        },
        "ADR9": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:155.11-155.15"
          }
        },
        "ADW0": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:141.11-141.15"
          }
        },
        "ADW1": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:140.11-140.15"
          }
        },
        "ADW2": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:139.11-139.15"
          }
        },
        "ADW3": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:138.11-138.15"
          }
        },
        "ADW4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:137.11-137.15"
          }
        },
        "ADW5": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:136.11-136.15"
          }
        },
        "ADW6": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:135.11-135.15"
          }
        },
        "ADW7": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:134.11-134.15"
          }
        },
        "ADW8": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:133.11-133.15"
          }
        },
        "BE0": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:145.11-145.14"
          }
        },
        "BE1": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:144.11-144.14"
          }
        },
        "BE2": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:143.11-143.14"
          }
        },
        "BE3": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:142.11-142.14"
          }
        },
        "CER": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:165.11-165.14"
          }
        },
        "CEW": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:146.11-146.14"
          }
        },
        "CLKR": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:167.11-167.15"
          }
        },
        "CLKW": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:147.11-147.15"
          }
        },
        "CSR0": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:170.11-170.15"
          }
        },
        "CSR1": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:169.11-169.15"
          }
        },
        "CSR2": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:168.11-168.15"
          }
        },
        "CSW0": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:150.11-150.15"
          }
        },
        "CSW1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:149.11-149.15"
          }
        },
        "CSW2": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:148.11-148.15"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:132.11-132.14"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:131.11-131.14"
          }
        },
        "DI10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:122.11-122.15"
          }
        },
        "DI11": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:121.11-121.15"
          }
        },
        "DI12": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:120.11-120.15"
          }
        },
        "DI13": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:119.11-119.15"
          }
        },
        "DI14": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:118.11-118.15"
          }
        },
        "DI15": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:117.11-117.15"
          }
        },
        "DI16": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:116.11-116.15"
          }
        },
        "DI17": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:115.11-115.15"
          }
        },
        "DI18": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:114.11-114.15"
          }
        },
        "DI19": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:113.11-113.15"
          }
        },
        "DI2": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:130.11-130.14"
          }
        },
        "DI20": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:112.11-112.15"
          }
        },
        "DI21": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:111.11-111.15"
          }
        },
        "DI22": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:110.11-110.15"
          }
        },
        "DI23": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:109.11-109.15"
          }
        },
        "DI24": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:108.11-108.15"
          }
        },
        "DI25": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:107.11-107.15"
          }
        },
        "DI26": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:106.11-106.15"
          }
        },
        "DI27": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:105.11-105.15"
          }
        },
        "DI28": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:104.11-104.15"
          }
        },
        "DI29": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:103.11-103.15"
          }
        },
        "DI3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:129.11-129.14"
          }
        },
        "DI30": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:102.11-102.15"
          }
        },
        "DI31": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:101.11-101.15"
          }
        },
        "DI32": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:100.11-100.15"
          }
        },
        "DI33": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:99.11-99.15"
          }
        },
        "DI34": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:98.11-98.15"
          }
        },
        "DI35": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:97.11-97.15"
          }
        },
        "DI4": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:128.11-128.14"
          }
        },
        "DI5": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:127.11-127.14"
          }
        },
        "DI6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:126.11-126.14"
          }
        },
        "DI7": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:125.11-125.14"
          }
        },
        "DI8": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:124.11-124.14"
          }
        },
        "DI9": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:123.11-123.14"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:207.12-207.15"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:206.12-206.15"
          }
        },
        "DO10": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:197.12-197.16"
          }
        },
        "DO11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:196.12-196.16"
          }
        },
        "DO12": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:195.12-195.16"
          }
        },
        "DO13": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:194.12-194.16"
          }
        },
        "DO14": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:193.12-193.16"
          }
        },
        "DO15": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:192.12-192.16"
          }
        },
        "DO16": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:191.12-191.16"
          }
        },
        "DO17": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:190.12-190.16"
          }
        },
        "DO18": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:189.12-189.16"
          }
        },
        "DO19": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:188.12-188.16"
          }
        },
        "DO2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:205.12-205.15"
          }
        },
        "DO20": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:187.12-187.16"
          }
        },
        "DO21": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:186.12-186.16"
          }
        },
        "DO22": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:185.12-185.16"
          }
        },
        "DO23": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:184.12-184.16"
          }
        },
        "DO24": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:183.12-183.16"
          }
        },
        "DO25": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:182.12-182.16"
          }
        },
        "DO26": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:181.12-181.16"
          }
        },
        "DO27": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:180.12-180.16"
          }
        },
        "DO28": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:179.12-179.16"
          }
        },
        "DO29": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:178.12-178.16"
          }
        },
        "DO3": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:204.12-204.15"
          }
        },
        "DO30": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:177.12-177.16"
          }
        },
        "DO31": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:176.12-176.16"
          }
        },
        "DO32": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:175.12-175.16"
          }
        },
        "DO33": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:174.12-174.16"
          }
        },
        "DO34": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:173.12-173.16"
          }
        },
        "DO35": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:172.12-172.16"
          }
        },
        "DO4": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:203.12-203.15"
          }
        },
        "DO5": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:202.12-202.15"
          }
        },
        "DO6": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:201.12-201.15"
          }
        },
        "DO7": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:200.12-200.15"
          }
        },
        "DO8": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:199.12-199.15"
          }
        },
        "DO9": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:198.12-198.15"
          }
        },
        "OCER": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:166.11-166.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:171.11-171.14"
          }
        }
      }
    },
    "PFUMX": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001000",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:117.1-124.10"
      },
      "ports": {
        "ALUT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "BLUT": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:117.21-117.25"
          }
        },
        "BLUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:117.27-117.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:117.33-117.35"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:117.44-117.45"
          }
        }
      }
    },
    "PUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:9.1-12.10"
      },
      "parameter_default_values": {
        "RST_PULSE": "00000000000000000000000000000001"
      },
      "ports": {
        "PUR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "PUR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:11.11-11.14"
          }
        }
      }
    },
    "SGSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:15.1-18.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:17.11-17.14"
          }
        },
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:16.11-16.14"
          }
        }
      }
    },
    "TRELLIS_COMB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:354.1-395.10"
      },
      "parameter_default_values": {
        "CCU2_INJECT1": "NO",
        "INITVAL": "0000000000000000",
        "IS_Z1": "0",
        "MODE": "LOGIC",
        "WREMUX": "WRE"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "FCI": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "F1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FXA": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "FXB": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WD": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "F": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "FCO": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "OFX": {
          "direction": "output",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:355.8-355.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:355.11-355.12"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:355.14-355.15"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:355.17-355.18"
          }
        },
        "F": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:360.9-360.10"
          }
        },
        "F1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:356.13-356.15"
          }
        },
        "FCI": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:356.8-356.11"
          }
        },
        "FCO": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:360.12-360.15"
          }
        },
        "FXA": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:356.17-356.20"
          }
        },
        "FXB": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:356.22-356.25"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:355.20-355.21"
          }
        },
        "OFX": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:360.17-360.20"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:358.8-358.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:358.14-358.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:358.20-358.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:358.26-358.30"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:359.13-359.16"
          }
        },
        "WD": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:357.8-357.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:359.8-359.11"
          }
        }
      }
    },
    "TRELLIS_DPR16X4": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001001",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:128.1-169.10"
      },
      "parameter_default_values": {
        "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:129.15-129.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:134.15-134.17"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:133.15-133.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:130.15-130.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:132.15-132.18"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:131.15-131.18"
          }
        }
      }
    },
    "TRELLIS_FF": {
      "attributes": {
        "abc9_flop": "1",
        "abc9_box": "0",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:249.1-314.10"
      },
      "parameter_default_values": {
        "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001",
        "CLKMUX": "CLK",
        "GSR": "ENABLED",
        "LSRMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000101001101010010",
        "LSRMUX": "LSR",
        "REGSET": "RESET",
        "SRMODE": "LSR_OVER_CE"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:249.35-249.37"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:249.25-249.28"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:249.39-249.41"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:249.30-249.33"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:249.43-249.44"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:249.57-249.58"
          }
        }
      }
    },
    "TRELLIS_IO": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:318.1-344.10"
      },
      "parameter_default_values": {
        "DIR": "INPUT"
      },
      "ports": {
        "B": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:320.8-320.9"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:321.8-321.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:323.9-323.10"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:322.8-322.9"
          }
        }
      }
    },
    "TRELLIS_RAM16X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:76.1-113.10"
      },
      "parameter_default_values": {
        "INITVAL_0": "0000000000000000",
        "INITVAL_1": "0000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RAD0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RAD1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RAD3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:77.8-77.11"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:77.13-77.16"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:81.9-81.12"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:81.14-81.17"
          }
        },
        "RAD0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:80.8-80.12"
          }
        },
        "RAD1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:80.14-80.18"
          }
        },
        "RAD2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:80.20-80.24"
          }
        },
        "RAD3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:80.26-80.30"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:78.8-78.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:78.14-78.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:78.20-78.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:78.26-78.30"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:79.13-79.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:79.8-79.11"
          }
        }
      }
    },
    "TSHX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1244.1-1254.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1251.11-1251.18"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1250.11-1250.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1253.12-1253.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1252.11-1252.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1249.11-1249.15"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1248.11-1248.13"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1247.11-1247.13"
          }
        }
      }
    },
    "TSHX2DQSA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1257.1-1267.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1264.11-1264.15"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1263.11-1263.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1266.12-1266.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1265.11-1265.14"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1262.11-1262.15"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1261.11-1261.13"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1260.11-1260.13"
          }
        }
      }
    },
    "USRMCLK": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1048.1-1051.10"
      },
      "ports": {
        "USRMCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "USRMCLKTS": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "USRMCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1049.11-1049.19"
          }
        },
        "USRMCLKTS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v:1050.11-1050.20"
          }
        }
      }
    },
    "VHI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:402.1-404.10"
      },
      "ports": {
        "Z": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "Z": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:402.19-402.20"
          }
        }
      }
    },
    "VLO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:398.1-400.10"
      },
      "ports": {
        "Z": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "Z": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:398.19-398.20"
          }
        }
      }
    },
    "part2": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../verilog/part2.v:1.1-390.10"
      },
      "ports": {
        "clear": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clock": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "digit": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "digit_valid": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "end_of_line": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "total": {
          "direction": "output",
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "line_result": {
          "direction": "output",
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121 ]
        }
      },
      "cells": {
        "_103_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 122 ],
            "B1": [ 123 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 124 ],
            "COUT": [ 125 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 126 ],
            "S1": [ 127 ]
          }
        },
        "_103_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 128 ],
            "B1": [ 129 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 130 ],
            "COUT": [ 124 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 131 ],
            "S1": [ 132 ]
          }
        },
        "_103_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 133 ],
            "B1": [ 134 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 135 ],
            "COUT": [ 136 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 137 ],
            "S1": [ 138 ]
          }
        },
        "_103_CCU2C_S0_10_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 139 ],
            "A1": [ 140 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 141 ],
            "COUT": [ 142 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 133 ],
            "S1": [ 134 ]
          }
        },
        "_103_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 143 ],
            "B1": [ 144 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 145 ],
            "COUT": [ 135 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 146 ],
            "S1": [ 147 ]
          }
        },
        "_103_CCU2C_S0_11_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 148 ],
            "A1": [ 149 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 150 ],
            "COUT": [ 141 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 143 ],
            "S1": [ 144 ]
          }
        },
        "_103_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 7 ],
            "A1": [ "0" ],
            "B0": [ 151 ],
            "B1": [ 152 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 153 ],
            "COUT": [ 154 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 155 ],
            "S1": [ 156 ]
          }
        },
        "_103_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 157 ],
            "B1": [ 158 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 159 ],
            "COUT": [ 145 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 160 ],
            "S1": [ 161 ]
          }
        },
        "_103_CCU2C_S0_13_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 162 ],
            "A1": [ 163 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 164 ],
            "COUT": [ 150 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 157 ],
            "S1": [ 158 ]
          }
        },
        "_103_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 165 ],
            "B1": [ 166 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 167 ],
            "COUT": [ 159 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 168 ],
            "S1": [ 169 ]
          }
        },
        "_103_CCU2C_S0_14_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 170 ],
            "A1": [ 171 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 172 ],
            "COUT": [ 164 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 165 ],
            "S1": [ 166 ]
          }
        },
        "_103_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 173 ],
            "B1": [ 174 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 175 ],
            "COUT": [ 167 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 176 ],
            "S1": [ 177 ]
          }
        },
        "_103_CCU2C_S0_15_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 178 ],
            "A1": [ 179 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 180 ],
            "COUT": [ 172 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 173 ],
            "S1": [ 174 ]
          }
        },
        "_103_CCU2C_S0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 181 ],
            "B1": [ 182 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 183 ],
            "COUT": [ 175 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 184 ],
            "S1": [ 185 ]
          }
        },
        "_103_CCU2C_S0_16_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 186 ],
            "A1": [ 187 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 188 ],
            "COUT": [ 180 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 181 ],
            "S1": [ 182 ]
          }
        },
        "_103_CCU2C_S0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 189 ],
            "B1": [ 190 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 191 ],
            "COUT": [ 183 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 192 ],
            "S1": [ 193 ]
          }
        },
        "_103_CCU2C_S0_17_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 194 ],
            "A1": [ 195 ],
            "B0": [ 196 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 197 ],
            "COUT": [ 188 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 189 ],
            "S1": [ 190 ]
          }
        },
        "_103_CCU2C_S0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 198 ],
            "B1": [ 199 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 200 ],
            "COUT": [ 191 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 201 ],
            "S1": [ 202 ]
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 203 ],
            "A1": [ 204 ],
            "B0": [ 205 ],
            "B1": [ 206 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 207 ],
            "COUT": [ 197 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 198 ],
            "S1": [ 199 ]
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 208 ],
            "A1": [ 209 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 210 ],
            "COUT": [ 207 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 211 ],
            "S1": [ 212 ]
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 213 ],
            "A1": [ 214 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 215 ],
            "COUT": [ 210 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 216 ],
            "S1": [ 217 ]
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 218 ],
            "A1": [ 219 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 220 ],
            "COUT": [ 215 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 221 ],
            "S1": [ 222 ]
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 223 ],
            "A1": [ 224 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 225 ],
            "COUT": [ 220 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 226 ],
            "S1": [ 227 ]
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 122 ],
            "A1": [ 123 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 228 ],
            "COUT": [ 225 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 229 ],
            "S1": [ 230 ]
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 128 ],
            "A1": [ 129 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 231 ],
            "COUT": [ 228 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 232 ],
            "S1": [ 233 ]
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 234 ],
            "A1": [ 235 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 236 ],
            "COUT": [ 231 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 237 ],
            "S1": [ 238 ]
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 151 ],
            "A1": [ 152 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 239 ],
            "COUT": [ 236 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 240 ],
            "S1": [ 241 ]
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 242 ],
            "A1": [ 243 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 239 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 244 ],
            "S1": [ 245 ]
          }
        },
        "_103_CCU2C_S0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 208 ],
            "B1": [ 209 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 246 ],
            "COUT": [ 200 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 247 ],
            "S1": [ 248 ]
          }
        },
        "_103_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 234 ],
            "B1": [ 235 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 154 ],
            "COUT": [ 130 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 249 ],
            "S1": [ 250 ]
          }
        },
        "_103_CCU2C_S0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 213 ],
            "B1": [ 214 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 251 ],
            "COUT": [ 246 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 252 ],
            "S1": [ 253 ]
          }
        },
        "_103_CCU2C_S0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 218 ],
            "B1": [ 219 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 254 ],
            "COUT": [ 251 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 255 ],
            "S1": [ 256 ]
          }
        },
        "_103_CCU2C_S0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 223 ],
            "B1": [ 224 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 125 ],
            "COUT": [ 254 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 257 ],
            "S1": [ 258 ]
          }
        },
        "_103_CCU2C_S0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 5 ],
            "A1": [ 6 ],
            "B0": [ 242 ],
            "B1": [ 243 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 153 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 259 ],
            "S1": [ 260 ]
          }
        },
        "_103_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 261 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 262 ],
            "COUT": [ 263 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 264 ],
            "S1": [ 265 ]
          }
        },
        "_103_CCU2C_S0_3_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 266 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 267 ],
            "COUT": [ 268 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 261 ],
            "S1": [ 269 ]
          }
        },
        "_103_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 270 ],
            "B1": [ 271 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 272 ],
            "COUT": [ 262 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 273 ],
            "S1": [ 274 ]
          }
        },
        "_103_CCU2C_S0_4_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 275 ],
            "A1": [ 276 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 277 ],
            "COUT": [ 267 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 270 ],
            "S1": [ 271 ]
          }
        },
        "_103_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 278 ],
            "B1": [ 279 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 280 ],
            "COUT": [ 272 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 281 ],
            "S1": [ 282 ]
          }
        },
        "_103_CCU2C_S0_5_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 283 ],
            "A1": [ 284 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 285 ],
            "COUT": [ 277 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 278 ],
            "S1": [ 279 ]
          }
        },
        "_103_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 286 ],
            "B1": [ 287 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 288 ],
            "COUT": [ 280 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 289 ],
            "S1": [ 290 ]
          }
        },
        "_103_CCU2C_S0_6_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 291 ],
            "A1": [ 292 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 293 ],
            "COUT": [ 285 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 286 ],
            "S1": [ 287 ]
          }
        },
        "_103_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 294 ],
            "B1": [ 295 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 296 ],
            "COUT": [ 288 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 297 ],
            "S1": [ 298 ]
          }
        },
        "_103_CCU2C_S0_7_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 299 ],
            "A1": [ 300 ],
            "B0": [ 301 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 302 ],
            "COUT": [ 293 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 294 ],
            "S1": [ 295 ]
          }
        },
        "_103_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 303 ],
            "B1": [ 304 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 305 ],
            "COUT": [ 296 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 306 ],
            "S1": [ 307 ]
          }
        },
        "_103_CCU2C_S0_8_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 308 ],
            "A1": [ 309 ],
            "B0": [ 310 ],
            "B1": [ 311 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 312 ],
            "COUT": [ 302 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 303 ],
            "S1": [ 304 ]
          }
        },
        "_103_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:254.18-254.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 313 ],
            "A1": [ 314 ],
            "A10": [ 315 ],
            "A11": [ 316 ],
            "A12": [ 317 ],
            "A13": [ 318 ],
            "A14": [ 319 ],
            "A15": [ 320 ],
            "A16": [ 321 ],
            "A17": [ 322 ],
            "A2": [ 323 ],
            "A3": [ 324 ],
            "A4": [ 325 ],
            "A5": [ 326 ],
            "A6": [ 327 ],
            "A7": [ 328 ],
            "A8": [ 329 ],
            "A9": [ 330 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 205 ],
            "P1": [ 206 ],
            "P10": [ 162 ],
            "P11": [ 163 ],
            "P12": [ 148 ],
            "P13": [ 149 ],
            "P14": [ 139 ],
            "P15": [ 140 ],
            "P16": [ 331 ],
            "P17": [ 332 ],
            "P18": [ 310 ],
            "P19": [ 311 ],
            "P2": [ 196 ],
            "P20": [ 301 ],
            "P21": [ 333 ],
            "P22": [ 334 ],
            "P23": [ 335 ],
            "P24": [ 336 ],
            "P25": [ 337 ],
            "P26": [ 338 ],
            "P27": [ 339 ],
            "P28": [ 340 ],
            "P29": [ 341 ],
            "P3": [ 195 ],
            "P30": [ 342 ],
            "P31": [ 343 ],
            "P32": [ 344 ],
            "P33": [ 345 ],
            "P34": [ 346 ],
            "P35": [ 347 ],
            "P4": [ 186 ],
            "P5": [ 187 ],
            "P6": [ 178 ],
            "P7": [ 179 ],
            "P8": [ 170 ],
            "P9": [ 171 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_103_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:254.18-254.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 348 ],
            "A1": [ 349 ],
            "A10": [ 350 ],
            "A11": [ 351 ],
            "A12": [ 352 ],
            "A13": [ 353 ],
            "A14": [ 354 ],
            "A15": [ 355 ],
            "A16": [ 356 ],
            "A17": [ 357 ],
            "A2": [ 358 ],
            "A3": [ 359 ],
            "A4": [ 360 ],
            "A5": [ 361 ],
            "A6": [ 362 ],
            "A7": [ 363 ],
            "A8": [ 364 ],
            "A9": [ 365 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 242 ],
            "P1": [ 243 ],
            "P10": [ 223 ],
            "P11": [ 224 ],
            "P12": [ 218 ],
            "P13": [ 219 ],
            "P14": [ 213 ],
            "P15": [ 214 ],
            "P16": [ 208 ],
            "P17": [ 209 ],
            "P18": [ 203 ],
            "P19": [ 204 ],
            "P2": [ 151 ],
            "P20": [ 194 ],
            "P21": [ 366 ],
            "P22": [ 367 ],
            "P23": [ 368 ],
            "P24": [ 369 ],
            "P25": [ 370 ],
            "P26": [ 371 ],
            "P27": [ 372 ],
            "P28": [ 373 ],
            "P29": [ 374 ],
            "P3": [ 152 ],
            "P30": [ 375 ],
            "P31": [ 376 ],
            "P32": [ 377 ],
            "P33": [ 378 ],
            "P34": [ 379 ],
            "P35": [ 380 ],
            "P4": [ 234 ],
            "P5": [ 235 ],
            "P6": [ 128 ],
            "P7": [ 129 ],
            "P8": [ 122 ],
            "P9": [ 123 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_103_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:254.18-254.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 381 ],
            "A1": [ 382 ],
            "A10": [ 383 ],
            "A11": [ 384 ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ 385 ],
            "A3": [ 386 ],
            "A4": [ 387 ],
            "A5": [ 388 ],
            "A6": [ 389 ],
            "A7": [ 390 ],
            "A8": [ 391 ],
            "A9": [ 392 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 308 ],
            "P1": [ 309 ],
            "P10": [ 266 ],
            "P11": [ 393 ],
            "P12": [ 394 ],
            "P13": [ 395 ],
            "P14": [ 396 ],
            "P15": [ 397 ],
            "P16": [ 398 ],
            "P17": [ 399 ],
            "P18": [ 400 ],
            "P19": [ 401 ],
            "P2": [ 299 ],
            "P20": [ 402 ],
            "P21": [ 403 ],
            "P22": [ 404 ],
            "P23": [ 405 ],
            "P24": [ 406 ],
            "P25": [ 407 ],
            "P26": [ 408 ],
            "P27": [ 409 ],
            "P28": [ 410 ],
            "P29": [ 411 ],
            "P3": [ 300 ],
            "P30": [ 412 ],
            "P31": [ 413 ],
            "P32": [ 414 ],
            "P33": [ 415 ],
            "P34": [ 416 ],
            "P35": [ 417 ],
            "P4": [ 291 ],
            "P5": [ 292 ],
            "P6": [ 283 ],
            "P7": [ 284 ],
            "P8": [ 275 ],
            "P9": [ 276 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_103_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 418 ],
            "B1": [ 419 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 136 ],
            "COUT": [ 305 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 420 ],
            "S1": [ 421 ]
          }
        },
        "_103_CCU2C_S0_9_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 331 ],
            "A1": [ 332 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 142 ],
            "COUT": [ 312 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 418 ],
            "S1": [ 419 ]
          }
        },
        "_105_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 8 ],
            "D": [ 422 ],
            "Z": [ 423 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 424 ],
            "A1": [ 425 ],
            "B0": [ 274 ],
            "B1": [ 264 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 426 ],
            "COUT": [ 422 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 427 ],
            "S1": [ 428 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 429 ],
            "A1": [ 430 ],
            "B0": [ 282 ],
            "B1": [ 273 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 431 ],
            "COUT": [ 426 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 432 ],
            "S1": [ 433 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 434 ],
            "A1": [ 435 ],
            "B0": [ 290 ],
            "B1": [ 281 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 436 ],
            "COUT": [ 431 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 437 ],
            "S1": [ 438 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 439 ],
            "A1": [ 440 ],
            "B0": [ 298 ],
            "B1": [ 289 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 441 ],
            "COUT": [ 436 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 442 ],
            "S1": [ 443 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 444 ],
            "A1": [ 445 ],
            "B0": [ 307 ],
            "B1": [ 297 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 446 ],
            "COUT": [ 441 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 447 ],
            "S1": [ 448 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 449 ],
            "A1": [ 450 ],
            "B0": [ 421 ],
            "B1": [ 306 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 451 ],
            "COUT": [ 446 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 452 ],
            "S1": [ 453 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 454 ],
            "A1": [ 455 ],
            "B0": [ 138 ],
            "B1": [ 420 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 456 ],
            "COUT": [ 451 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 457 ],
            "S1": [ 458 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 459 ],
            "A1": [ 460 ],
            "B0": [ 147 ],
            "B1": [ 137 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 461 ],
            "COUT": [ 456 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 462 ],
            "S1": [ 463 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 464 ],
            "A1": [ 465 ],
            "B0": [ 161 ],
            "B1": [ 146 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 466 ],
            "COUT": [ 461 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 467 ],
            "S1": [ 468 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 469 ],
            "A1": [ 470 ],
            "B0": [ 169 ],
            "B1": [ 160 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 471 ],
            "COUT": [ 466 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 472 ],
            "S1": [ 473 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 474 ],
            "A1": [ 475 ],
            "B0": [ 177 ],
            "B1": [ 168 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 476 ],
            "COUT": [ 471 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 477 ],
            "S1": [ 478 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 479 ],
            "A1": [ 480 ],
            "B0": [ 185 ],
            "B1": [ 176 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 481 ],
            "COUT": [ 476 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 482 ],
            "S1": [ 483 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 484 ],
            "A1": [ 485 ],
            "B0": [ 193 ],
            "B1": [ 184 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 486 ],
            "COUT": [ 481 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 487 ],
            "S1": [ 488 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 489 ],
            "A1": [ 490 ],
            "B0": [ 202 ],
            "B1": [ 192 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 491 ],
            "COUT": [ 486 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 492 ],
            "S1": [ 493 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 494 ],
            "A1": [ 495 ],
            "B0": [ 248 ],
            "B1": [ 201 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 496 ],
            "COUT": [ 491 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 497 ],
            "S1": [ 498 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 499 ],
            "A1": [ 500 ],
            "B0": [ 253 ],
            "B1": [ 247 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 501 ],
            "COUT": [ 496 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 502 ],
            "S1": [ 503 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 504 ],
            "A1": [ 505 ],
            "B0": [ 256 ],
            "B1": [ 252 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 506 ],
            "COUT": [ 501 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 507 ],
            "S1": [ 508 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 509 ],
            "A1": [ 510 ],
            "B0": [ 258 ],
            "B1": [ 255 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 511 ],
            "COUT": [ 506 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 512 ],
            "S1": [ 513 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 514 ],
            "A1": [ 515 ],
            "B0": [ 127 ],
            "B1": [ 257 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 516 ],
            "COUT": [ 511 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 517 ],
            "S1": [ 518 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 519 ],
            "A1": [ 520 ],
            "B0": [ 132 ],
            "B1": [ 126 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 521 ],
            "COUT": [ 516 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 522 ],
            "S1": [ 523 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 524 ],
            "A1": [ 525 ],
            "B0": [ 250 ],
            "B1": [ 131 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 526 ],
            "COUT": [ 521 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 527 ],
            "S1": [ 528 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 529 ],
            "A1": [ 530 ],
            "B0": [ 156 ],
            "B1": [ 249 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 531 ],
            "COUT": [ 526 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 532 ],
            "S1": [ 533 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 534 ],
            "A1": [ 535 ],
            "B0": [ 260 ],
            "B1": [ 155 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 536 ],
            "COUT": [ 531 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 537 ],
            "S1": [ 538 ]
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 539 ],
            "A1": [ 540 ],
            "B0": [ 4 ],
            "B1": [ 259 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 536 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 541 ],
            "S1": [ 542 ]
          }
        },
        "_111_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 544 ],
            "LSR": [ 545 ],
            "Q": [ 546 ]
          }
        },
        "_111_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 547 ],
            "LSR": [ 545 ],
            "Q": [ 548 ]
          }
        },
        "_111_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 549 ],
            "LSR": [ 545 ],
            "Q": [ 550 ]
          }
        },
        "_111_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 551 ],
            "LSR": [ 545 ],
            "Q": [ 552 ]
          }
        },
        "_111_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 553 ],
            "LSR": [ 545 ],
            "Q": [ 554 ]
          }
        },
        "_111_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 555 ],
            "LSR": [ 545 ],
            "Q": [ 556 ]
          }
        },
        "_111_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 557 ],
            "LSR": [ 545 ],
            "Q": [ 558 ]
          }
        },
        "_111_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 559 ],
            "LSR": [ 545 ],
            "Q": [ 560 ]
          }
        },
        "_111_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 561 ],
            "LSR": [ 545 ],
            "Q": [ 562 ]
          }
        },
        "_111_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 563 ],
            "LSR": [ 545 ],
            "Q": [ 564 ]
          }
        },
        "_111_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 565 ],
            "LSR": [ 545 ],
            "Q": [ 566 ]
          }
        },
        "_111_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 567 ],
            "LSR": [ 545 ],
            "Q": [ 568 ]
          }
        },
        "_111_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 569 ],
            "LSR": [ 545 ],
            "Q": [ 570 ]
          }
        },
        "_111_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 571 ],
            "LSR": [ 545 ],
            "Q": [ 572 ]
          }
        },
        "_111_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 573 ],
            "LSR": [ 545 ],
            "Q": [ 574 ]
          }
        },
        "_111_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 575 ],
            "LSR": [ 545 ],
            "Q": [ 576 ]
          }
        },
        "_111_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 577 ],
            "LSR": [ 545 ],
            "Q": [ 578 ]
          }
        },
        "_111_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 579 ],
            "LSR": [ 545 ],
            "Q": [ 580 ]
          }
        },
        "_111_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 581 ],
            "LSR": [ 545 ],
            "Q": [ 582 ]
          }
        },
        "_111_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 583 ],
            "LSR": [ 545 ],
            "Q": [ 584 ]
          }
        },
        "_111_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 585 ],
            "LSR": [ 545 ],
            "Q": [ 586 ]
          }
        },
        "_111_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 587 ],
            "LSR": [ 545 ],
            "Q": [ 588 ]
          }
        },
        "_111_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 589 ],
            "LSR": [ 545 ],
            "Q": [ 590 ]
          }
        },
        "_111_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 591 ],
            "LSR": [ 545 ],
            "Q": [ 592 ]
          }
        },
        "_111_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 593 ],
            "LSR": [ 545 ],
            "Q": [ 594 ]
          }
        },
        "_111_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 595 ],
            "LSR": [ 545 ],
            "Q": [ 596 ]
          }
        },
        "_111_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 597 ],
            "LSR": [ 545 ],
            "Q": [ 598 ]
          }
        },
        "_111_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 599 ],
            "LSR": [ 545 ],
            "Q": [ 600 ]
          }
        },
        "_111_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 601 ],
            "LSR": [ 545 ],
            "Q": [ 602 ]
          }
        },
        "_111_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 603 ],
            "LSR": [ 545 ],
            "Q": [ 604 ]
          }
        },
        "_111_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 605 ],
            "LSR": [ 545 ],
            "Q": [ 606 ]
          }
        },
        "_111_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 607 ],
            "LSR": [ 545 ],
            "Q": [ 608 ]
          }
        },
        "_111_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 609 ],
            "LSR": [ 545 ],
            "Q": [ 610 ]
          }
        },
        "_111_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 611 ],
            "LSR": [ 545 ],
            "Q": [ 612 ]
          }
        },
        "_111_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 613 ],
            "LSR": [ 545 ],
            "Q": [ 614 ]
          }
        },
        "_111_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 615 ],
            "LSR": [ 545 ],
            "Q": [ 616 ]
          }
        },
        "_111_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 617 ],
            "LSR": [ 545 ],
            "Q": [ 618 ]
          }
        },
        "_111_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 619 ],
            "LSR": [ 545 ],
            "Q": [ 620 ]
          }
        },
        "_111_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 621 ],
            "LSR": [ 545 ],
            "Q": [ 622 ]
          }
        },
        "_111_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 623 ],
            "LSR": [ 545 ],
            "Q": [ 624 ]
          }
        },
        "_111_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 625 ],
            "LSR": [ 545 ],
            "Q": [ 626 ]
          }
        },
        "_111_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 627 ],
            "LSR": [ 545 ],
            "Q": [ 628 ]
          }
        },
        "_111_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 4 ],
            "LSR": [ 545 ],
            "Q": [ 629 ]
          }
        },
        "_111_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 630 ],
            "LSR": [ 545 ],
            "Q": [ 631 ]
          }
        },
        "_111_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 632 ],
            "LSR": [ 545 ],
            "Q": [ 633 ]
          }
        },
        "_111_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 634 ],
            "LSR": [ 545 ],
            "Q": [ 635 ]
          }
        },
        "_111_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 636 ],
            "LSR": [ 545 ],
            "Q": [ 637 ]
          }
        },
        "_111_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:277.5-282.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 543 ],
            "CLK": [ 3 ],
            "DI": [ 638 ],
            "LSR": [ 545 ],
            "Q": [ 639 ]
          }
        },
        "_117_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 640 ],
            "B1": [ 641 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 642 ],
            "COUT": [ 643 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 609 ],
            "S1": [ 607 ]
          }
        },
        "_117_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 644 ],
            "B1": [ 645 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 646 ],
            "COUT": [ 642 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 615 ],
            "S1": [ 611 ]
          }
        },
        "_117_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 647 ],
            "B1": [ 648 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 649 ],
            "COUT": [ 650 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 557 ],
            "S1": [ 555 ]
          }
        },
        "_117_CCU2C_S0_10_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 651 ],
            "A1": [ 652 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 653 ],
            "COUT": [ 654 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 647 ],
            "S1": [ 648 ]
          }
        },
        "_117_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 655 ],
            "B1": [ 656 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 657 ],
            "COUT": [ 649 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 561 ],
            "S1": [ 559 ]
          }
        },
        "_117_CCU2C_S0_11_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 658 ],
            "A1": [ 659 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 660 ],
            "COUT": [ 653 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 655 ],
            "S1": [ 656 ]
          }
        },
        "_117_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 7 ],
            "A1": [ "0" ],
            "B0": [ 661 ],
            "B1": [ 662 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 663 ],
            "COUT": [ 664 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 623 ],
            "S1": [ 621 ]
          }
        },
        "_117_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 665 ],
            "B1": [ 666 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 667 ],
            "COUT": [ 657 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 565 ],
            "S1": [ 563 ]
          }
        },
        "_117_CCU2C_S0_13_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 668 ],
            "A1": [ 669 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 670 ],
            "COUT": [ 660 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 665 ],
            "S1": [ 666 ]
          }
        },
        "_117_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 671 ],
            "B1": [ 672 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 673 ],
            "COUT": [ 667 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 571 ],
            "S1": [ 567 ]
          }
        },
        "_117_CCU2C_S0_14_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 674 ],
            "A1": [ 675 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 676 ],
            "COUT": [ 670 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 671 ],
            "S1": [ 672 ]
          }
        },
        "_117_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 677 ],
            "B1": [ 678 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 679 ],
            "COUT": [ 673 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 575 ],
            "S1": [ 573 ]
          }
        },
        "_117_CCU2C_S0_15_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 680 ],
            "A1": [ 681 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 682 ],
            "COUT": [ 676 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 677 ],
            "S1": [ 678 ]
          }
        },
        "_117_CCU2C_S0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 683 ],
            "B1": [ 684 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 685 ],
            "COUT": [ 679 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 579 ],
            "S1": [ 577 ]
          }
        },
        "_117_CCU2C_S0_16_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 686 ],
            "A1": [ 687 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 688 ],
            "COUT": [ 682 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 683 ],
            "S1": [ 684 ]
          }
        },
        "_117_CCU2C_S0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 689 ],
            "B1": [ 690 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 691 ],
            "COUT": [ 685 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 583 ],
            "S1": [ 581 ]
          }
        },
        "_117_CCU2C_S0_17_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 692 ],
            "A1": [ 693 ],
            "B0": [ 694 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 695 ],
            "COUT": [ 688 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 689 ],
            "S1": [ 690 ]
          }
        },
        "_117_CCU2C_S0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 696 ],
            "B1": [ 697 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 698 ],
            "COUT": [ 691 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 587 ],
            "S1": [ 585 ]
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 699 ],
            "A1": [ 700 ],
            "B0": [ 701 ],
            "B1": [ 702 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 703 ],
            "COUT": [ 695 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 696 ],
            "S1": [ 697 ]
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 704 ],
            "A1": [ 705 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 706 ],
            "COUT": [ 703 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 707 ],
            "S1": [ 708 ]
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 709 ],
            "A1": [ 710 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 711 ],
            "COUT": [ 706 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 712 ],
            "S1": [ 713 ]
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 714 ],
            "A1": [ 715 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 716 ],
            "COUT": [ 711 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 717 ],
            "S1": [ 718 ]
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 719 ],
            "A1": [ 720 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 721 ],
            "COUT": [ 716 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 722 ],
            "S1": [ 723 ]
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 640 ],
            "A1": [ 641 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 724 ],
            "COUT": [ 721 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 725 ],
            "S1": [ 726 ]
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 644 ],
            "A1": [ 645 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 727 ],
            "COUT": [ 724 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 728 ],
            "S1": [ 729 ]
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 730 ],
            "A1": [ 731 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 732 ],
            "COUT": [ 727 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 733 ],
            "S1": [ 734 ]
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 661 ],
            "A1": [ 662 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 735 ],
            "COUT": [ 732 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 736 ],
            "S1": [ 737 ]
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 738 ],
            "A1": [ 739 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 735 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 740 ],
            "S1": [ 741 ]
          }
        },
        "_117_CCU2C_S0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 704 ],
            "B1": [ 705 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 742 ],
            "COUT": [ 698 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 593 ],
            "S1": [ 589 ]
          }
        },
        "_117_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 730 ],
            "B1": [ 731 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 664 ],
            "COUT": [ 646 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 619 ],
            "S1": [ 617 ]
          }
        },
        "_117_CCU2C_S0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 709 ],
            "B1": [ 710 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 743 ],
            "COUT": [ 742 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 597 ],
            "S1": [ 595 ]
          }
        },
        "_117_CCU2C_S0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 714 ],
            "B1": [ 715 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 744 ],
            "COUT": [ 743 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 601 ],
            "S1": [ 599 ]
          }
        },
        "_117_CCU2C_S0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 719 ],
            "B1": [ 720 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 643 ],
            "COUT": [ 744 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 605 ],
            "S1": [ 603 ]
          }
        },
        "_117_CCU2C_S0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 5 ],
            "A1": [ 6 ],
            "B0": [ 738 ],
            "B1": [ 739 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 663 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 627 ],
            "S1": [ 625 ]
          }
        },
        "_117_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 745 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 746 ],
            "COUT": [ 747 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 544 ],
            "S1": [ 748 ]
          }
        },
        "_117_CCU2C_S0_3_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 749 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 750 ],
            "COUT": [ 751 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 745 ],
            "S1": [ 752 ]
          }
        },
        "_117_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 753 ],
            "B1": [ 754 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 755 ],
            "COUT": [ 746 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 569 ],
            "S1": [ 547 ]
          }
        },
        "_117_CCU2C_S0_4_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 756 ],
            "A1": [ 757 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 758 ],
            "COUT": [ 750 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 753 ],
            "S1": [ 754 ]
          }
        },
        "_117_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 759 ],
            "B1": [ 760 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 761 ],
            "COUT": [ 755 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 613 ],
            "S1": [ 591 ]
          }
        },
        "_117_CCU2C_S0_5_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 762 ],
            "A1": [ 763 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 764 ],
            "COUT": [ 758 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 759 ],
            "S1": [ 760 ]
          }
        },
        "_117_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 765 ],
            "B1": [ 766 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 767 ],
            "COUT": [ 761 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 632 ],
            "S1": [ 630 ]
          }
        },
        "_117_CCU2C_S0_6_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 768 ],
            "A1": [ 769 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 770 ],
            "COUT": [ 764 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 765 ],
            "S1": [ 766 ]
          }
        },
        "_117_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 771 ],
            "B1": [ 772 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 773 ],
            "COUT": [ 767 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 636 ],
            "S1": [ 634 ]
          }
        },
        "_117_CCU2C_S0_7_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 774 ],
            "A1": [ 775 ],
            "B0": [ 776 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 777 ],
            "COUT": [ 770 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 771 ],
            "S1": [ 772 ]
          }
        },
        "_117_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 778 ],
            "B1": [ 779 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 780 ],
            "COUT": [ 773 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 549 ],
            "S1": [ 638 ]
          }
        },
        "_117_CCU2C_S0_8_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 781 ],
            "A1": [ 782 ],
            "B0": [ 783 ],
            "B1": [ 784 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 785 ],
            "COUT": [ 777 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 778 ],
            "S1": [ 779 ]
          }
        },
        "_117_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:269.19-269.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 494 ],
            "A1": [ 495 ],
            "A10": [ 469 ],
            "A11": [ 470 ],
            "A12": [ 464 ],
            "A13": [ 465 ],
            "A14": [ 459 ],
            "A15": [ 460 ],
            "A16": [ 454 ],
            "A17": [ 455 ],
            "A2": [ 489 ],
            "A3": [ 490 ],
            "A4": [ 484 ],
            "A5": [ 485 ],
            "A6": [ 479 ],
            "A7": [ 480 ],
            "A8": [ 474 ],
            "A9": [ 475 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 701 ],
            "P1": [ 702 ],
            "P10": [ 668 ],
            "P11": [ 669 ],
            "P12": [ 658 ],
            "P13": [ 659 ],
            "P14": [ 651 ],
            "P15": [ 652 ],
            "P16": [ 786 ],
            "P17": [ 787 ],
            "P18": [ 783 ],
            "P19": [ 784 ],
            "P2": [ 694 ],
            "P20": [ 776 ],
            "P21": [ 788 ],
            "P22": [ 789 ],
            "P23": [ 790 ],
            "P24": [ 791 ],
            "P25": [ 792 ],
            "P26": [ 793 ],
            "P27": [ 794 ],
            "P28": [ 795 ],
            "P29": [ 796 ],
            "P3": [ 693 ],
            "P30": [ 797 ],
            "P31": [ 798 ],
            "P32": [ 799 ],
            "P33": [ 800 ],
            "P34": [ 801 ],
            "P35": [ 802 ],
            "P4": [ 686 ],
            "P5": [ 687 ],
            "P6": [ 680 ],
            "P7": [ 681 ],
            "P8": [ 674 ],
            "P9": [ 675 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_117_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:269.19-269.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 539 ],
            "A1": [ 540 ],
            "A10": [ 514 ],
            "A11": [ 515 ],
            "A12": [ 509 ],
            "A13": [ 510 ],
            "A14": [ 504 ],
            "A15": [ 505 ],
            "A16": [ 499 ],
            "A17": [ 500 ],
            "A2": [ 534 ],
            "A3": [ 535 ],
            "A4": [ 529 ],
            "A5": [ 530 ],
            "A6": [ 524 ],
            "A7": [ 525 ],
            "A8": [ 519 ],
            "A9": [ 520 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 738 ],
            "P1": [ 739 ],
            "P10": [ 719 ],
            "P11": [ 720 ],
            "P12": [ 714 ],
            "P13": [ 715 ],
            "P14": [ 709 ],
            "P15": [ 710 ],
            "P16": [ 704 ],
            "P17": [ 705 ],
            "P18": [ 699 ],
            "P19": [ 700 ],
            "P2": [ 661 ],
            "P20": [ 692 ],
            "P21": [ 803 ],
            "P22": [ 804 ],
            "P23": [ 805 ],
            "P24": [ 806 ],
            "P25": [ 807 ],
            "P26": [ 808 ],
            "P27": [ 809 ],
            "P28": [ 810 ],
            "P29": [ 811 ],
            "P3": [ 662 ],
            "P30": [ 812 ],
            "P31": [ 813 ],
            "P32": [ 814 ],
            "P33": [ 815 ],
            "P34": [ 816 ],
            "P35": [ 817 ],
            "P4": [ 730 ],
            "P5": [ 731 ],
            "P6": [ 644 ],
            "P7": [ 645 ],
            "P8": [ 640 ],
            "P9": [ 641 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_117_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:269.19-269.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 449 ],
            "A1": [ 450 ],
            "A10": [ 424 ],
            "A11": [ 425 ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ 444 ],
            "A3": [ 445 ],
            "A4": [ 439 ],
            "A5": [ 440 ],
            "A6": [ 434 ],
            "A7": [ 435 ],
            "A8": [ 429 ],
            "A9": [ 430 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 781 ],
            "P1": [ 782 ],
            "P10": [ 749 ],
            "P11": [ 818 ],
            "P12": [ 819 ],
            "P13": [ 820 ],
            "P14": [ 821 ],
            "P15": [ 822 ],
            "P16": [ 823 ],
            "P17": [ 824 ],
            "P18": [ 825 ],
            "P19": [ 826 ],
            "P2": [ 774 ],
            "P20": [ 827 ],
            "P21": [ 828 ],
            "P22": [ 829 ],
            "P23": [ 830 ],
            "P24": [ 831 ],
            "P25": [ 832 ],
            "P26": [ 833 ],
            "P27": [ 834 ],
            "P28": [ 835 ],
            "P29": [ 836 ],
            "P3": [ 775 ],
            "P30": [ 837 ],
            "P31": [ 838 ],
            "P32": [ 839 ],
            "P33": [ 840 ],
            "P34": [ 841 ],
            "P35": [ 842 ],
            "P4": [ 768 ],
            "P5": [ 769 ],
            "P6": [ 762 ],
            "P7": [ 763 ],
            "P8": [ 756 ],
            "P9": [ 757 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_117_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 843 ],
            "B1": [ 844 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 650 ],
            "COUT": [ 780 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 553 ],
            "S1": [ 551 ]
          }
        },
        "_117_CCU2C_S0_9_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 786 ],
            "A1": [ 787 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 654 ],
            "COUT": [ 785 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 843 ],
            "S1": [ 844 ]
          }
        },
        "_119_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 8 ],
            "D": [ 845 ],
            "Z": [ 543 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 548 ],
            "A1": [ 546 ],
            "B0": [ 547 ],
            "B1": [ 544 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 846 ],
            "COUT": [ 845 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 847 ],
            "S1": [ 848 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 592 ],
            "A1": [ 570 ],
            "B0": [ 591 ],
            "B1": [ 569 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 849 ],
            "COUT": [ 846 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 850 ],
            "S1": [ 851 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 631 ],
            "A1": [ 614 ],
            "B0": [ 630 ],
            "B1": [ 613 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 852 ],
            "COUT": [ 849 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 853 ],
            "S1": [ 854 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 635 ],
            "A1": [ 633 ],
            "B0": [ 634 ],
            "B1": [ 632 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 855 ],
            "COUT": [ 852 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 856 ],
            "S1": [ 857 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 639 ],
            "A1": [ 637 ],
            "B0": [ 638 ],
            "B1": [ 636 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 858 ],
            "COUT": [ 855 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 859 ],
            "S1": [ 860 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 552 ],
            "A1": [ 550 ],
            "B0": [ 551 ],
            "B1": [ 549 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 861 ],
            "COUT": [ 858 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 862 ],
            "S1": [ 863 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 556 ],
            "A1": [ 554 ],
            "B0": [ 555 ],
            "B1": [ 553 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 864 ],
            "COUT": [ 861 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 865 ],
            "S1": [ 866 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 560 ],
            "A1": [ 558 ],
            "B0": [ 559 ],
            "B1": [ 557 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 867 ],
            "COUT": [ 864 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 868 ],
            "S1": [ 869 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 564 ],
            "A1": [ 562 ],
            "B0": [ 563 ],
            "B1": [ 561 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 870 ],
            "COUT": [ 867 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 871 ],
            "S1": [ 872 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 568 ],
            "A1": [ 566 ],
            "B0": [ 567 ],
            "B1": [ 565 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 873 ],
            "COUT": [ 870 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 874 ],
            "S1": [ 875 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 574 ],
            "A1": [ 572 ],
            "B0": [ 573 ],
            "B1": [ 571 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 876 ],
            "COUT": [ 873 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 877 ],
            "S1": [ 878 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 578 ],
            "A1": [ 576 ],
            "B0": [ 577 ],
            "B1": [ 575 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 879 ],
            "COUT": [ 876 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 880 ],
            "S1": [ 881 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 582 ],
            "A1": [ 580 ],
            "B0": [ 581 ],
            "B1": [ 579 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 882 ],
            "COUT": [ 879 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 883 ],
            "S1": [ 884 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 586 ],
            "A1": [ 584 ],
            "B0": [ 585 ],
            "B1": [ 583 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 885 ],
            "COUT": [ 882 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 886 ],
            "S1": [ 887 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 590 ],
            "A1": [ 588 ],
            "B0": [ 589 ],
            "B1": [ 587 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 888 ],
            "COUT": [ 885 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 889 ],
            "S1": [ 890 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 596 ],
            "A1": [ 594 ],
            "B0": [ 595 ],
            "B1": [ 593 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 891 ],
            "COUT": [ 888 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 892 ],
            "S1": [ 893 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 600 ],
            "A1": [ 598 ],
            "B0": [ 599 ],
            "B1": [ 597 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 894 ],
            "COUT": [ 891 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 895 ],
            "S1": [ 896 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 604 ],
            "A1": [ 602 ],
            "B0": [ 603 ],
            "B1": [ 601 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 897 ],
            "COUT": [ 894 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 898 ],
            "S1": [ 899 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 608 ],
            "A1": [ 606 ],
            "B0": [ 607 ],
            "B1": [ 605 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 900 ],
            "COUT": [ 897 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 901 ],
            "S1": [ 902 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 612 ],
            "A1": [ 610 ],
            "B0": [ 611 ],
            "B1": [ 609 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 903 ],
            "COUT": [ 900 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 904 ],
            "S1": [ 905 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 618 ],
            "A1": [ 616 ],
            "B0": [ 617 ],
            "B1": [ 615 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 906 ],
            "COUT": [ 903 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 907 ],
            "S1": [ 908 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 622 ],
            "A1": [ 620 ],
            "B0": [ 621 ],
            "B1": [ 619 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 909 ],
            "COUT": [ 906 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 910 ],
            "S1": [ 911 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 626 ],
            "A1": [ 624 ],
            "B0": [ 625 ],
            "B1": [ 623 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 912 ],
            "COUT": [ 909 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 913 ],
            "S1": [ 914 ]
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 629 ],
            "A1": [ 628 ],
            "B0": [ 4 ],
            "B1": [ 627 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 912 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 915 ],
            "S1": [ 916 ]
          }
        },
        "_125_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 918 ],
            "LSR": [ 545 ],
            "Q": [ 919 ]
          }
        },
        "_125_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 920 ],
            "LSR": [ 545 ],
            "Q": [ 921 ]
          }
        },
        "_125_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 922 ],
            "LSR": [ 545 ],
            "Q": [ 923 ]
          }
        },
        "_125_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 924 ],
            "LSR": [ 545 ],
            "Q": [ 925 ]
          }
        },
        "_125_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 926 ],
            "LSR": [ 545 ],
            "Q": [ 927 ]
          }
        },
        "_125_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 928 ],
            "LSR": [ 545 ],
            "Q": [ 929 ]
          }
        },
        "_125_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 930 ],
            "LSR": [ 545 ],
            "Q": [ 931 ]
          }
        },
        "_125_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 932 ],
            "LSR": [ 545 ],
            "Q": [ 933 ]
          }
        },
        "_125_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 934 ],
            "LSR": [ 545 ],
            "Q": [ 935 ]
          }
        },
        "_125_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 936 ],
            "LSR": [ 545 ],
            "Q": [ 937 ]
          }
        },
        "_125_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 938 ],
            "LSR": [ 545 ],
            "Q": [ 939 ]
          }
        },
        "_125_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 940 ],
            "LSR": [ 545 ],
            "Q": [ 941 ]
          }
        },
        "_125_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 942 ],
            "LSR": [ 545 ],
            "Q": [ 943 ]
          }
        },
        "_125_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 944 ],
            "LSR": [ 545 ],
            "Q": [ 945 ]
          }
        },
        "_125_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 946 ],
            "LSR": [ 545 ],
            "Q": [ 947 ]
          }
        },
        "_125_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 948 ],
            "LSR": [ 545 ],
            "Q": [ 949 ]
          }
        },
        "_125_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 950 ],
            "LSR": [ 545 ],
            "Q": [ 951 ]
          }
        },
        "_125_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 952 ],
            "LSR": [ 545 ],
            "Q": [ 953 ]
          }
        },
        "_125_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 954 ],
            "LSR": [ 545 ],
            "Q": [ 955 ]
          }
        },
        "_125_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 956 ],
            "LSR": [ 545 ],
            "Q": [ 957 ]
          }
        },
        "_125_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 958 ],
            "LSR": [ 545 ],
            "Q": [ 959 ]
          }
        },
        "_125_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 960 ],
            "LSR": [ 545 ],
            "Q": [ 961 ]
          }
        },
        "_125_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 962 ],
            "LSR": [ 545 ],
            "Q": [ 963 ]
          }
        },
        "_125_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 964 ],
            "LSR": [ 545 ],
            "Q": [ 965 ]
          }
        },
        "_125_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 966 ],
            "LSR": [ 545 ],
            "Q": [ 967 ]
          }
        },
        "_125_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 968 ],
            "LSR": [ 545 ],
            "Q": [ 969 ]
          }
        },
        "_125_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 970 ],
            "LSR": [ 545 ],
            "Q": [ 971 ]
          }
        },
        "_125_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 972 ],
            "LSR": [ 545 ],
            "Q": [ 973 ]
          }
        },
        "_125_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 974 ],
            "LSR": [ 545 ],
            "Q": [ 975 ]
          }
        },
        "_125_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 976 ],
            "LSR": [ 545 ],
            "Q": [ 977 ]
          }
        },
        "_125_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 978 ],
            "LSR": [ 545 ],
            "Q": [ 979 ]
          }
        },
        "_125_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 980 ],
            "LSR": [ 545 ],
            "Q": [ 981 ]
          }
        },
        "_125_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 982 ],
            "LSR": [ 545 ],
            "Q": [ 983 ]
          }
        },
        "_125_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 984 ],
            "LSR": [ 545 ],
            "Q": [ 985 ]
          }
        },
        "_125_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 986 ],
            "LSR": [ 545 ],
            "Q": [ 987 ]
          }
        },
        "_125_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 988 ],
            "LSR": [ 545 ],
            "Q": [ 989 ]
          }
        },
        "_125_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 990 ],
            "LSR": [ 545 ],
            "Q": [ 991 ]
          }
        },
        "_125_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 992 ],
            "LSR": [ 545 ],
            "Q": [ 993 ]
          }
        },
        "_125_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 994 ],
            "LSR": [ 545 ],
            "Q": [ 995 ]
          }
        },
        "_125_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 996 ],
            "LSR": [ 545 ],
            "Q": [ 997 ]
          }
        },
        "_125_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 998 ],
            "LSR": [ 545 ],
            "Q": [ 999 ]
          }
        },
        "_125_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 1000 ],
            "LSR": [ 545 ],
            "Q": [ 1001 ]
          }
        },
        "_125_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 4 ],
            "LSR": [ 545 ],
            "Q": [ 1002 ]
          }
        },
        "_125_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 1003 ],
            "LSR": [ 545 ],
            "Q": [ 1004 ]
          }
        },
        "_125_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 1005 ],
            "LSR": [ 545 ],
            "Q": [ 1006 ]
          }
        },
        "_125_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 1007 ],
            "LSR": [ 545 ],
            "Q": [ 1008 ]
          }
        },
        "_125_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 1009 ],
            "LSR": [ 545 ],
            "Q": [ 1010 ]
          }
        },
        "_125_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:292.5-297.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 917 ],
            "CLK": [ 3 ],
            "DI": [ 1011 ],
            "LSR": [ 545 ],
            "Q": [ 1012 ]
          }
        },
        "_131_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1013 ],
            "B1": [ 1014 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1015 ],
            "COUT": [ 1016 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 982 ],
            "S1": [ 980 ]
          }
        },
        "_131_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1017 ],
            "B1": [ 1018 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1019 ],
            "COUT": [ 1015 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 988 ],
            "S1": [ 984 ]
          }
        },
        "_131_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1020 ],
            "B1": [ 1021 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1022 ],
            "COUT": [ 1023 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 930 ],
            "S1": [ 928 ]
          }
        },
        "_131_CCU2C_S0_10_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1024 ],
            "A1": [ 1025 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1026 ],
            "COUT": [ 1027 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1020 ],
            "S1": [ 1021 ]
          }
        },
        "_131_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1028 ],
            "B1": [ 1029 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1030 ],
            "COUT": [ 1022 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 934 ],
            "S1": [ 932 ]
          }
        },
        "_131_CCU2C_S0_11_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1031 ],
            "A1": [ 1032 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1033 ],
            "COUT": [ 1026 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1028 ],
            "S1": [ 1029 ]
          }
        },
        "_131_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 7 ],
            "A1": [ "0" ],
            "B0": [ 1034 ],
            "B1": [ 1035 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1036 ],
            "COUT": [ 1037 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 996 ],
            "S1": [ 994 ]
          }
        },
        "_131_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1038 ],
            "B1": [ 1039 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1040 ],
            "COUT": [ 1030 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 938 ],
            "S1": [ 936 ]
          }
        },
        "_131_CCU2C_S0_13_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1041 ],
            "A1": [ 1042 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1043 ],
            "COUT": [ 1033 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1038 ],
            "S1": [ 1039 ]
          }
        },
        "_131_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1044 ],
            "B1": [ 1045 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1046 ],
            "COUT": [ 1040 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 944 ],
            "S1": [ 940 ]
          }
        },
        "_131_CCU2C_S0_14_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1047 ],
            "A1": [ 1048 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1049 ],
            "COUT": [ 1043 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1044 ],
            "S1": [ 1045 ]
          }
        },
        "_131_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1050 ],
            "B1": [ 1051 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1052 ],
            "COUT": [ 1046 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 948 ],
            "S1": [ 946 ]
          }
        },
        "_131_CCU2C_S0_15_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1053 ],
            "A1": [ 1054 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1055 ],
            "COUT": [ 1049 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1050 ],
            "S1": [ 1051 ]
          }
        },
        "_131_CCU2C_S0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1056 ],
            "B1": [ 1057 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1058 ],
            "COUT": [ 1052 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 952 ],
            "S1": [ 950 ]
          }
        },
        "_131_CCU2C_S0_16_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1059 ],
            "A1": [ 1060 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1061 ],
            "COUT": [ 1055 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1056 ],
            "S1": [ 1057 ]
          }
        },
        "_131_CCU2C_S0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1062 ],
            "B1": [ 1063 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1064 ],
            "COUT": [ 1058 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 956 ],
            "S1": [ 954 ]
          }
        },
        "_131_CCU2C_S0_17_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1065 ],
            "A1": [ 1066 ],
            "B0": [ 1067 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1068 ],
            "COUT": [ 1061 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1062 ],
            "S1": [ 1063 ]
          }
        },
        "_131_CCU2C_S0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1069 ],
            "B1": [ 1070 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1071 ],
            "COUT": [ 1064 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 960 ],
            "S1": [ 958 ]
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1072 ],
            "A1": [ 1073 ],
            "B0": [ 1074 ],
            "B1": [ 1075 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1076 ],
            "COUT": [ 1068 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1069 ],
            "S1": [ 1070 ]
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1077 ],
            "A1": [ 1078 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1079 ],
            "COUT": [ 1076 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1080 ],
            "S1": [ 1081 ]
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1082 ],
            "A1": [ 1083 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1084 ],
            "COUT": [ 1079 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1085 ],
            "S1": [ 1086 ]
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1087 ],
            "A1": [ 1088 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1089 ],
            "COUT": [ 1084 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1090 ],
            "S1": [ 1091 ]
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1092 ],
            "A1": [ 1093 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1094 ],
            "COUT": [ 1089 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1095 ],
            "S1": [ 1096 ]
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1013 ],
            "A1": [ 1014 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1097 ],
            "COUT": [ 1094 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1098 ],
            "S1": [ 1099 ]
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1017 ],
            "A1": [ 1018 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1100 ],
            "COUT": [ 1097 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1101 ],
            "S1": [ 1102 ]
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1103 ],
            "A1": [ 1104 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1105 ],
            "COUT": [ 1100 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1106 ],
            "S1": [ 1107 ]
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1034 ],
            "A1": [ 1035 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1108 ],
            "COUT": [ 1105 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1109 ],
            "S1": [ 1110 ]
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1111 ],
            "A1": [ 1112 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1108 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1113 ],
            "S1": [ 1114 ]
          }
        },
        "_131_CCU2C_S0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1077 ],
            "B1": [ 1078 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1115 ],
            "COUT": [ 1071 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 966 ],
            "S1": [ 962 ]
          }
        },
        "_131_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1103 ],
            "B1": [ 1104 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1037 ],
            "COUT": [ 1019 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 992 ],
            "S1": [ 990 ]
          }
        },
        "_131_CCU2C_S0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1082 ],
            "B1": [ 1083 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1116 ],
            "COUT": [ 1115 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 970 ],
            "S1": [ 968 ]
          }
        },
        "_131_CCU2C_S0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1087 ],
            "B1": [ 1088 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1117 ],
            "COUT": [ 1116 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 974 ],
            "S1": [ 972 ]
          }
        },
        "_131_CCU2C_S0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1092 ],
            "B1": [ 1093 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1016 ],
            "COUT": [ 1117 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 978 ],
            "S1": [ 976 ]
          }
        },
        "_131_CCU2C_S0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 5 ],
            "A1": [ 6 ],
            "B0": [ 1111 ],
            "B1": [ 1112 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1036 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1000 ],
            "S1": [ 998 ]
          }
        },
        "_131_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1118 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1119 ],
            "COUT": [ 1120 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 918 ],
            "S1": [ 1121 ]
          }
        },
        "_131_CCU2C_S0_3_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1122 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1123 ],
            "COUT": [ 1124 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1118 ],
            "S1": [ 1125 ]
          }
        },
        "_131_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1126 ],
            "B1": [ 1127 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1128 ],
            "COUT": [ 1119 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 942 ],
            "S1": [ 920 ]
          }
        },
        "_131_CCU2C_S0_4_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1129 ],
            "A1": [ 1130 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1131 ],
            "COUT": [ 1123 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1126 ],
            "S1": [ 1127 ]
          }
        },
        "_131_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1132 ],
            "B1": [ 1133 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1134 ],
            "COUT": [ 1128 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 986 ],
            "S1": [ 964 ]
          }
        },
        "_131_CCU2C_S0_5_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1135 ],
            "A1": [ 1136 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1137 ],
            "COUT": [ 1131 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1132 ],
            "S1": [ 1133 ]
          }
        },
        "_131_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1138 ],
            "B1": [ 1139 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1140 ],
            "COUT": [ 1134 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1005 ],
            "S1": [ 1003 ]
          }
        },
        "_131_CCU2C_S0_6_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1141 ],
            "A1": [ 1142 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1143 ],
            "COUT": [ 1137 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1138 ],
            "S1": [ 1139 ]
          }
        },
        "_131_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1144 ],
            "B1": [ 1145 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1146 ],
            "COUT": [ 1140 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1009 ],
            "S1": [ 1007 ]
          }
        },
        "_131_CCU2C_S0_7_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1147 ],
            "A1": [ 1148 ],
            "B0": [ 1149 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1150 ],
            "COUT": [ 1143 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1144 ],
            "S1": [ 1145 ]
          }
        },
        "_131_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1151 ],
            "B1": [ 1152 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1153 ],
            "COUT": [ 1146 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 922 ],
            "S1": [ 1011 ]
          }
        },
        "_131_CCU2C_S0_8_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1154 ],
            "A1": [ 1155 ],
            "B0": [ 1156 ],
            "B1": [ 1157 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1158 ],
            "COUT": [ 1150 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1151 ],
            "S1": [ 1152 ]
          }
        },
        "_131_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:284.19-284.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 590 ],
            "A1": [ 588 ],
            "A10": [ 568 ],
            "A11": [ 566 ],
            "A12": [ 564 ],
            "A13": [ 562 ],
            "A14": [ 560 ],
            "A15": [ 558 ],
            "A16": [ 556 ],
            "A17": [ 554 ],
            "A2": [ 586 ],
            "A3": [ 584 ],
            "A4": [ 582 ],
            "A5": [ 580 ],
            "A6": [ 578 ],
            "A7": [ 576 ],
            "A8": [ 574 ],
            "A9": [ 572 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 1074 ],
            "P1": [ 1075 ],
            "P10": [ 1041 ],
            "P11": [ 1042 ],
            "P12": [ 1031 ],
            "P13": [ 1032 ],
            "P14": [ 1024 ],
            "P15": [ 1025 ],
            "P16": [ 1159 ],
            "P17": [ 1160 ],
            "P18": [ 1156 ],
            "P19": [ 1157 ],
            "P2": [ 1067 ],
            "P20": [ 1149 ],
            "P21": [ 1161 ],
            "P22": [ 1162 ],
            "P23": [ 1163 ],
            "P24": [ 1164 ],
            "P25": [ 1165 ],
            "P26": [ 1166 ],
            "P27": [ 1167 ],
            "P28": [ 1168 ],
            "P29": [ 1169 ],
            "P3": [ 1066 ],
            "P30": [ 1170 ],
            "P31": [ 1171 ],
            "P32": [ 1172 ],
            "P33": [ 1173 ],
            "P34": [ 1174 ],
            "P35": [ 1175 ],
            "P4": [ 1059 ],
            "P5": [ 1060 ],
            "P6": [ 1053 ],
            "P7": [ 1054 ],
            "P8": [ 1047 ],
            "P9": [ 1048 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_131_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:284.19-284.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 629 ],
            "A1": [ 628 ],
            "A10": [ 608 ],
            "A11": [ 606 ],
            "A12": [ 604 ],
            "A13": [ 602 ],
            "A14": [ 600 ],
            "A15": [ 598 ],
            "A16": [ 596 ],
            "A17": [ 594 ],
            "A2": [ 626 ],
            "A3": [ 624 ],
            "A4": [ 622 ],
            "A5": [ 620 ],
            "A6": [ 618 ],
            "A7": [ 616 ],
            "A8": [ 612 ],
            "A9": [ 610 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 1111 ],
            "P1": [ 1112 ],
            "P10": [ 1092 ],
            "P11": [ 1093 ],
            "P12": [ 1087 ],
            "P13": [ 1088 ],
            "P14": [ 1082 ],
            "P15": [ 1083 ],
            "P16": [ 1077 ],
            "P17": [ 1078 ],
            "P18": [ 1072 ],
            "P19": [ 1073 ],
            "P2": [ 1034 ],
            "P20": [ 1065 ],
            "P21": [ 1176 ],
            "P22": [ 1177 ],
            "P23": [ 1178 ],
            "P24": [ 1179 ],
            "P25": [ 1180 ],
            "P26": [ 1181 ],
            "P27": [ 1182 ],
            "P28": [ 1183 ],
            "P29": [ 1184 ],
            "P3": [ 1035 ],
            "P30": [ 1185 ],
            "P31": [ 1186 ],
            "P32": [ 1187 ],
            "P33": [ 1188 ],
            "P34": [ 1189 ],
            "P35": [ 1190 ],
            "P4": [ 1103 ],
            "P5": [ 1104 ],
            "P6": [ 1017 ],
            "P7": [ 1018 ],
            "P8": [ 1013 ],
            "P9": [ 1014 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_131_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:284.19-284.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 552 ],
            "A1": [ 550 ],
            "A10": [ 548 ],
            "A11": [ 546 ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ 639 ],
            "A3": [ 637 ],
            "A4": [ 635 ],
            "A5": [ 633 ],
            "A6": [ 631 ],
            "A7": [ 614 ],
            "A8": [ 592 ],
            "A9": [ 570 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 1154 ],
            "P1": [ 1155 ],
            "P10": [ 1122 ],
            "P11": [ 1191 ],
            "P12": [ 1192 ],
            "P13": [ 1193 ],
            "P14": [ 1194 ],
            "P15": [ 1195 ],
            "P16": [ 1196 ],
            "P17": [ 1197 ],
            "P18": [ 1198 ],
            "P19": [ 1199 ],
            "P2": [ 1147 ],
            "P20": [ 1200 ],
            "P21": [ 1201 ],
            "P22": [ 1202 ],
            "P23": [ 1203 ],
            "P24": [ 1204 ],
            "P25": [ 1205 ],
            "P26": [ 1206 ],
            "P27": [ 1207 ],
            "P28": [ 1208 ],
            "P29": [ 1209 ],
            "P3": [ 1148 ],
            "P30": [ 1210 ],
            "P31": [ 1211 ],
            "P32": [ 1212 ],
            "P33": [ 1213 ],
            "P34": [ 1214 ],
            "P35": [ 1215 ],
            "P4": [ 1141 ],
            "P5": [ 1142 ],
            "P6": [ 1135 ],
            "P7": [ 1136 ],
            "P8": [ 1129 ],
            "P9": [ 1130 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_131_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1216 ],
            "B1": [ 1217 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1023 ],
            "COUT": [ 1153 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 926 ],
            "S1": [ 924 ]
          }
        },
        "_131_CCU2C_S0_9_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1159 ],
            "A1": [ 1160 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1027 ],
            "COUT": [ 1158 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1216 ],
            "S1": [ 1217 ]
          }
        },
        "_133_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 8 ],
            "D": [ 1218 ],
            "Z": [ 917 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 921 ],
            "A1": [ 919 ],
            "B0": [ 920 ],
            "B1": [ 918 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1219 ],
            "COUT": [ 1218 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1220 ],
            "S1": [ 1221 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 965 ],
            "A1": [ 943 ],
            "B0": [ 964 ],
            "B1": [ 942 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1222 ],
            "COUT": [ 1219 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1223 ],
            "S1": [ 1224 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1004 ],
            "A1": [ 987 ],
            "B0": [ 1003 ],
            "B1": [ 986 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1225 ],
            "COUT": [ 1222 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1226 ],
            "S1": [ 1227 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1008 ],
            "A1": [ 1006 ],
            "B0": [ 1007 ],
            "B1": [ 1005 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1228 ],
            "COUT": [ 1225 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1229 ],
            "S1": [ 1230 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1012 ],
            "A1": [ 1010 ],
            "B0": [ 1011 ],
            "B1": [ 1009 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1231 ],
            "COUT": [ 1228 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1232 ],
            "S1": [ 1233 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 925 ],
            "A1": [ 923 ],
            "B0": [ 924 ],
            "B1": [ 922 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1234 ],
            "COUT": [ 1231 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1235 ],
            "S1": [ 1236 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 929 ],
            "A1": [ 927 ],
            "B0": [ 928 ],
            "B1": [ 926 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1237 ],
            "COUT": [ 1234 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1238 ],
            "S1": [ 1239 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 933 ],
            "A1": [ 931 ],
            "B0": [ 932 ],
            "B1": [ 930 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1240 ],
            "COUT": [ 1237 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1241 ],
            "S1": [ 1242 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 937 ],
            "A1": [ 935 ],
            "B0": [ 936 ],
            "B1": [ 934 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1243 ],
            "COUT": [ 1240 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1244 ],
            "S1": [ 1245 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 941 ],
            "A1": [ 939 ],
            "B0": [ 940 ],
            "B1": [ 938 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1246 ],
            "COUT": [ 1243 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1247 ],
            "S1": [ 1248 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 947 ],
            "A1": [ 945 ],
            "B0": [ 946 ],
            "B1": [ 944 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1249 ],
            "COUT": [ 1246 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1250 ],
            "S1": [ 1251 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 951 ],
            "A1": [ 949 ],
            "B0": [ 950 ],
            "B1": [ 948 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1252 ],
            "COUT": [ 1249 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1253 ],
            "S1": [ 1254 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 955 ],
            "A1": [ 953 ],
            "B0": [ 954 ],
            "B1": [ 952 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1255 ],
            "COUT": [ 1252 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1256 ],
            "S1": [ 1257 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 959 ],
            "A1": [ 957 ],
            "B0": [ 958 ],
            "B1": [ 956 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1258 ],
            "COUT": [ 1255 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1259 ],
            "S1": [ 1260 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 963 ],
            "A1": [ 961 ],
            "B0": [ 962 ],
            "B1": [ 960 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1261 ],
            "COUT": [ 1258 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1262 ],
            "S1": [ 1263 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 969 ],
            "A1": [ 967 ],
            "B0": [ 968 ],
            "B1": [ 966 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1264 ],
            "COUT": [ 1261 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1265 ],
            "S1": [ 1266 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 973 ],
            "A1": [ 971 ],
            "B0": [ 972 ],
            "B1": [ 970 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1267 ],
            "COUT": [ 1264 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1268 ],
            "S1": [ 1269 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 977 ],
            "A1": [ 975 ],
            "B0": [ 976 ],
            "B1": [ 974 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1270 ],
            "COUT": [ 1267 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1271 ],
            "S1": [ 1272 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 981 ],
            "A1": [ 979 ],
            "B0": [ 980 ],
            "B1": [ 978 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1273 ],
            "COUT": [ 1270 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1274 ],
            "S1": [ 1275 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 985 ],
            "A1": [ 983 ],
            "B0": [ 984 ],
            "B1": [ 982 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1276 ],
            "COUT": [ 1273 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1277 ],
            "S1": [ 1278 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 991 ],
            "A1": [ 989 ],
            "B0": [ 990 ],
            "B1": [ 988 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1279 ],
            "COUT": [ 1276 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1280 ],
            "S1": [ 1281 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 995 ],
            "A1": [ 993 ],
            "B0": [ 994 ],
            "B1": [ 992 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1282 ],
            "COUT": [ 1279 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1283 ],
            "S1": [ 1284 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 999 ],
            "A1": [ 997 ],
            "B0": [ 998 ],
            "B1": [ 996 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1285 ],
            "COUT": [ 1282 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1286 ],
            "S1": [ 1287 ]
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1002 ],
            "A1": [ 1001 ],
            "B0": [ 4 ],
            "B1": [ 1000 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 1285 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1288 ],
            "S1": [ 1289 ]
          }
        },
        "_139_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1291 ],
            "LSR": [ 545 ],
            "Q": [ 1292 ]
          }
        },
        "_139_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1293 ],
            "LSR": [ 545 ],
            "Q": [ 1294 ]
          }
        },
        "_139_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1295 ],
            "LSR": [ 545 ],
            "Q": [ 1296 ]
          }
        },
        "_139_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1297 ],
            "LSR": [ 545 ],
            "Q": [ 1298 ]
          }
        },
        "_139_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1299 ],
            "LSR": [ 545 ],
            "Q": [ 1300 ]
          }
        },
        "_139_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1301 ],
            "LSR": [ 545 ],
            "Q": [ 1302 ]
          }
        },
        "_139_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1303 ],
            "LSR": [ 545 ],
            "Q": [ 1304 ]
          }
        },
        "_139_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1305 ],
            "LSR": [ 545 ],
            "Q": [ 1306 ]
          }
        },
        "_139_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1307 ],
            "LSR": [ 545 ],
            "Q": [ 1308 ]
          }
        },
        "_139_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1309 ],
            "LSR": [ 545 ],
            "Q": [ 1310 ]
          }
        },
        "_139_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1311 ],
            "LSR": [ 545 ],
            "Q": [ 1312 ]
          }
        },
        "_139_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1313 ],
            "LSR": [ 545 ],
            "Q": [ 1314 ]
          }
        },
        "_139_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1315 ],
            "LSR": [ 545 ],
            "Q": [ 1316 ]
          }
        },
        "_139_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1317 ],
            "LSR": [ 545 ],
            "Q": [ 1318 ]
          }
        },
        "_139_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1319 ],
            "LSR": [ 545 ],
            "Q": [ 1320 ]
          }
        },
        "_139_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1321 ],
            "LSR": [ 545 ],
            "Q": [ 1322 ]
          }
        },
        "_139_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1323 ],
            "LSR": [ 545 ],
            "Q": [ 1324 ]
          }
        },
        "_139_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1325 ],
            "LSR": [ 545 ],
            "Q": [ 1326 ]
          }
        },
        "_139_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1327 ],
            "LSR": [ 545 ],
            "Q": [ 1328 ]
          }
        },
        "_139_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1329 ],
            "LSR": [ 545 ],
            "Q": [ 1330 ]
          }
        },
        "_139_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1331 ],
            "LSR": [ 545 ],
            "Q": [ 1332 ]
          }
        },
        "_139_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1333 ],
            "LSR": [ 545 ],
            "Q": [ 1334 ]
          }
        },
        "_139_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1335 ],
            "LSR": [ 545 ],
            "Q": [ 1336 ]
          }
        },
        "_139_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1337 ],
            "LSR": [ 545 ],
            "Q": [ 1338 ]
          }
        },
        "_139_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1339 ],
            "LSR": [ 545 ],
            "Q": [ 1340 ]
          }
        },
        "_139_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1341 ],
            "LSR": [ 545 ],
            "Q": [ 1342 ]
          }
        },
        "_139_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1343 ],
            "LSR": [ 545 ],
            "Q": [ 1344 ]
          }
        },
        "_139_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1345 ],
            "LSR": [ 545 ],
            "Q": [ 1346 ]
          }
        },
        "_139_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1347 ],
            "LSR": [ 545 ],
            "Q": [ 1348 ]
          }
        },
        "_139_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1349 ],
            "LSR": [ 545 ],
            "Q": [ 1350 ]
          }
        },
        "_139_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1351 ],
            "LSR": [ 545 ],
            "Q": [ 1352 ]
          }
        },
        "_139_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1353 ],
            "LSR": [ 545 ],
            "Q": [ 1354 ]
          }
        },
        "_139_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1355 ],
            "LSR": [ 545 ],
            "Q": [ 1356 ]
          }
        },
        "_139_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1357 ],
            "LSR": [ 545 ],
            "Q": [ 1358 ]
          }
        },
        "_139_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1359 ],
            "LSR": [ 545 ],
            "Q": [ 1360 ]
          }
        },
        "_139_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1361 ],
            "LSR": [ 545 ],
            "Q": [ 1362 ]
          }
        },
        "_139_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1363 ],
            "LSR": [ 545 ],
            "Q": [ 1364 ]
          }
        },
        "_139_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1365 ],
            "LSR": [ 545 ],
            "Q": [ 1366 ]
          }
        },
        "_139_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1367 ],
            "LSR": [ 545 ],
            "Q": [ 1368 ]
          }
        },
        "_139_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1369 ],
            "LSR": [ 545 ],
            "Q": [ 1370 ]
          }
        },
        "_139_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1371 ],
            "LSR": [ 545 ],
            "Q": [ 1372 ]
          }
        },
        "_139_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1373 ],
            "LSR": [ 545 ],
            "Q": [ 1374 ]
          }
        },
        "_139_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 4 ],
            "LSR": [ 545 ],
            "Q": [ 1375 ]
          }
        },
        "_139_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1376 ],
            "LSR": [ 545 ],
            "Q": [ 1377 ]
          }
        },
        "_139_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1378 ],
            "LSR": [ 545 ],
            "Q": [ 1379 ]
          }
        },
        "_139_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1380 ],
            "LSR": [ 545 ],
            "Q": [ 1381 ]
          }
        },
        "_139_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1382 ],
            "LSR": [ 545 ],
            "Q": [ 1383 ]
          }
        },
        "_139_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:307.5-312.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1290 ],
            "CLK": [ 3 ],
            "DI": [ 1384 ],
            "LSR": [ 545 ],
            "Q": [ 1385 ]
          }
        },
        "_145_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1386 ],
            "B1": [ 1387 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1388 ],
            "COUT": [ 1389 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1355 ],
            "S1": [ 1353 ]
          }
        },
        "_145_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1390 ],
            "B1": [ 1391 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1392 ],
            "COUT": [ 1388 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1361 ],
            "S1": [ 1357 ]
          }
        },
        "_145_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1393 ],
            "B1": [ 1394 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1395 ],
            "COUT": [ 1396 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1303 ],
            "S1": [ 1301 ]
          }
        },
        "_145_CCU2C_S0_10_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1397 ],
            "A1": [ 1398 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1399 ],
            "COUT": [ 1400 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1393 ],
            "S1": [ 1394 ]
          }
        },
        "_145_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1401 ],
            "B1": [ 1402 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1403 ],
            "COUT": [ 1395 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1307 ],
            "S1": [ 1305 ]
          }
        },
        "_145_CCU2C_S0_11_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1404 ],
            "A1": [ 1405 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1406 ],
            "COUT": [ 1399 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1401 ],
            "S1": [ 1402 ]
          }
        },
        "_145_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 7 ],
            "A1": [ "0" ],
            "B0": [ 1407 ],
            "B1": [ 1408 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1409 ],
            "COUT": [ 1410 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1369 ],
            "S1": [ 1367 ]
          }
        },
        "_145_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1411 ],
            "B1": [ 1412 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1413 ],
            "COUT": [ 1403 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1311 ],
            "S1": [ 1309 ]
          }
        },
        "_145_CCU2C_S0_13_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1414 ],
            "A1": [ 1415 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1416 ],
            "COUT": [ 1406 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1411 ],
            "S1": [ 1412 ]
          }
        },
        "_145_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1417 ],
            "B1": [ 1418 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1419 ],
            "COUT": [ 1413 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1317 ],
            "S1": [ 1313 ]
          }
        },
        "_145_CCU2C_S0_14_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1420 ],
            "A1": [ 1421 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1422 ],
            "COUT": [ 1416 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1417 ],
            "S1": [ 1418 ]
          }
        },
        "_145_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1423 ],
            "B1": [ 1424 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1425 ],
            "COUT": [ 1419 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1321 ],
            "S1": [ 1319 ]
          }
        },
        "_145_CCU2C_S0_15_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1426 ],
            "A1": [ 1427 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1428 ],
            "COUT": [ 1422 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1423 ],
            "S1": [ 1424 ]
          }
        },
        "_145_CCU2C_S0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1429 ],
            "B1": [ 1430 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1431 ],
            "COUT": [ 1425 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1325 ],
            "S1": [ 1323 ]
          }
        },
        "_145_CCU2C_S0_16_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1432 ],
            "A1": [ 1433 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1434 ],
            "COUT": [ 1428 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1429 ],
            "S1": [ 1430 ]
          }
        },
        "_145_CCU2C_S0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1435 ],
            "B1": [ 1436 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1437 ],
            "COUT": [ 1431 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1329 ],
            "S1": [ 1327 ]
          }
        },
        "_145_CCU2C_S0_17_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1438 ],
            "A1": [ 1439 ],
            "B0": [ 1440 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1441 ],
            "COUT": [ 1434 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1435 ],
            "S1": [ 1436 ]
          }
        },
        "_145_CCU2C_S0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1442 ],
            "B1": [ 1443 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1444 ],
            "COUT": [ 1437 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1333 ],
            "S1": [ 1331 ]
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1445 ],
            "A1": [ 1446 ],
            "B0": [ 1447 ],
            "B1": [ 1448 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1449 ],
            "COUT": [ 1441 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1442 ],
            "S1": [ 1443 ]
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1450 ],
            "A1": [ 1451 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1452 ],
            "COUT": [ 1449 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1453 ],
            "S1": [ 1454 ]
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1455 ],
            "A1": [ 1456 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1457 ],
            "COUT": [ 1452 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1458 ],
            "S1": [ 1459 ]
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1460 ],
            "A1": [ 1461 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1462 ],
            "COUT": [ 1457 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1463 ],
            "S1": [ 1464 ]
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1465 ],
            "A1": [ 1466 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1467 ],
            "COUT": [ 1462 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1468 ],
            "S1": [ 1469 ]
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1386 ],
            "A1": [ 1387 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1470 ],
            "COUT": [ 1467 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1471 ],
            "S1": [ 1472 ]
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1390 ],
            "A1": [ 1391 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1473 ],
            "COUT": [ 1470 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1474 ],
            "S1": [ 1475 ]
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1476 ],
            "A1": [ 1477 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1478 ],
            "COUT": [ 1473 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1479 ],
            "S1": [ 1480 ]
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1407 ],
            "A1": [ 1408 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1481 ],
            "COUT": [ 1478 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1482 ],
            "S1": [ 1483 ]
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1484 ],
            "A1": [ 1485 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1481 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1486 ],
            "S1": [ 1487 ]
          }
        },
        "_145_CCU2C_S0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1450 ],
            "B1": [ 1451 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1488 ],
            "COUT": [ 1444 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1339 ],
            "S1": [ 1335 ]
          }
        },
        "_145_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1476 ],
            "B1": [ 1477 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1410 ],
            "COUT": [ 1392 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1365 ],
            "S1": [ 1363 ]
          }
        },
        "_145_CCU2C_S0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1455 ],
            "B1": [ 1456 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1489 ],
            "COUT": [ 1488 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1343 ],
            "S1": [ 1341 ]
          }
        },
        "_145_CCU2C_S0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1460 ],
            "B1": [ 1461 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1490 ],
            "COUT": [ 1489 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1347 ],
            "S1": [ 1345 ]
          }
        },
        "_145_CCU2C_S0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1465 ],
            "B1": [ 1466 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1389 ],
            "COUT": [ 1490 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1351 ],
            "S1": [ 1349 ]
          }
        },
        "_145_CCU2C_S0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 5 ],
            "A1": [ 6 ],
            "B0": [ 1484 ],
            "B1": [ 1485 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1409 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1373 ],
            "S1": [ 1371 ]
          }
        },
        "_145_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1491 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1492 ],
            "COUT": [ 1493 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1291 ],
            "S1": [ 1494 ]
          }
        },
        "_145_CCU2C_S0_3_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1495 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1496 ],
            "COUT": [ 1497 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1491 ],
            "S1": [ 1498 ]
          }
        },
        "_145_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1499 ],
            "B1": [ 1500 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1501 ],
            "COUT": [ 1492 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1315 ],
            "S1": [ 1293 ]
          }
        },
        "_145_CCU2C_S0_4_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1502 ],
            "A1": [ 1503 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1504 ],
            "COUT": [ 1496 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1499 ],
            "S1": [ 1500 ]
          }
        },
        "_145_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1505 ],
            "B1": [ 1506 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1507 ],
            "COUT": [ 1501 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1359 ],
            "S1": [ 1337 ]
          }
        },
        "_145_CCU2C_S0_5_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1508 ],
            "A1": [ 1509 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1510 ],
            "COUT": [ 1504 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1505 ],
            "S1": [ 1506 ]
          }
        },
        "_145_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1511 ],
            "B1": [ 1512 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1513 ],
            "COUT": [ 1507 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1378 ],
            "S1": [ 1376 ]
          }
        },
        "_145_CCU2C_S0_6_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1514 ],
            "A1": [ 1515 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1516 ],
            "COUT": [ 1510 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1511 ],
            "S1": [ 1512 ]
          }
        },
        "_145_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1517 ],
            "B1": [ 1518 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1519 ],
            "COUT": [ 1513 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1382 ],
            "S1": [ 1380 ]
          }
        },
        "_145_CCU2C_S0_7_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1520 ],
            "A1": [ 1521 ],
            "B0": [ 1522 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1523 ],
            "COUT": [ 1516 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1517 ],
            "S1": [ 1518 ]
          }
        },
        "_145_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1524 ],
            "B1": [ 1525 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1526 ],
            "COUT": [ 1519 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1295 ],
            "S1": [ 1384 ]
          }
        },
        "_145_CCU2C_S0_8_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1527 ],
            "A1": [ 1528 ],
            "B0": [ 1529 ],
            "B1": [ 1530 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1531 ],
            "COUT": [ 1523 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1524 ],
            "S1": [ 1525 ]
          }
        },
        "_145_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:299.19-299.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 963 ],
            "A1": [ 961 ],
            "A10": [ 941 ],
            "A11": [ 939 ],
            "A12": [ 937 ],
            "A13": [ 935 ],
            "A14": [ 933 ],
            "A15": [ 931 ],
            "A16": [ 929 ],
            "A17": [ 927 ],
            "A2": [ 959 ],
            "A3": [ 957 ],
            "A4": [ 955 ],
            "A5": [ 953 ],
            "A6": [ 951 ],
            "A7": [ 949 ],
            "A8": [ 947 ],
            "A9": [ 945 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 1447 ],
            "P1": [ 1448 ],
            "P10": [ 1414 ],
            "P11": [ 1415 ],
            "P12": [ 1404 ],
            "P13": [ 1405 ],
            "P14": [ 1397 ],
            "P15": [ 1398 ],
            "P16": [ 1532 ],
            "P17": [ 1533 ],
            "P18": [ 1529 ],
            "P19": [ 1530 ],
            "P2": [ 1440 ],
            "P20": [ 1522 ],
            "P21": [ 1534 ],
            "P22": [ 1535 ],
            "P23": [ 1536 ],
            "P24": [ 1537 ],
            "P25": [ 1538 ],
            "P26": [ 1539 ],
            "P27": [ 1540 ],
            "P28": [ 1541 ],
            "P29": [ 1542 ],
            "P3": [ 1439 ],
            "P30": [ 1543 ],
            "P31": [ 1544 ],
            "P32": [ 1545 ],
            "P33": [ 1546 ],
            "P34": [ 1547 ],
            "P35": [ 1548 ],
            "P4": [ 1432 ],
            "P5": [ 1433 ],
            "P6": [ 1426 ],
            "P7": [ 1427 ],
            "P8": [ 1420 ],
            "P9": [ 1421 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_145_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:299.19-299.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 1002 ],
            "A1": [ 1001 ],
            "A10": [ 981 ],
            "A11": [ 979 ],
            "A12": [ 977 ],
            "A13": [ 975 ],
            "A14": [ 973 ],
            "A15": [ 971 ],
            "A16": [ 969 ],
            "A17": [ 967 ],
            "A2": [ 999 ],
            "A3": [ 997 ],
            "A4": [ 995 ],
            "A5": [ 993 ],
            "A6": [ 991 ],
            "A7": [ 989 ],
            "A8": [ 985 ],
            "A9": [ 983 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 1484 ],
            "P1": [ 1485 ],
            "P10": [ 1465 ],
            "P11": [ 1466 ],
            "P12": [ 1460 ],
            "P13": [ 1461 ],
            "P14": [ 1455 ],
            "P15": [ 1456 ],
            "P16": [ 1450 ],
            "P17": [ 1451 ],
            "P18": [ 1445 ],
            "P19": [ 1446 ],
            "P2": [ 1407 ],
            "P20": [ 1438 ],
            "P21": [ 1549 ],
            "P22": [ 1550 ],
            "P23": [ 1551 ],
            "P24": [ 1552 ],
            "P25": [ 1553 ],
            "P26": [ 1554 ],
            "P27": [ 1555 ],
            "P28": [ 1556 ],
            "P29": [ 1557 ],
            "P3": [ 1408 ],
            "P30": [ 1558 ],
            "P31": [ 1559 ],
            "P32": [ 1560 ],
            "P33": [ 1561 ],
            "P34": [ 1562 ],
            "P35": [ 1563 ],
            "P4": [ 1476 ],
            "P5": [ 1477 ],
            "P6": [ 1390 ],
            "P7": [ 1391 ],
            "P8": [ 1386 ],
            "P9": [ 1387 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_145_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:299.19-299.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 925 ],
            "A1": [ 923 ],
            "A10": [ 921 ],
            "A11": [ 919 ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ 1012 ],
            "A3": [ 1010 ],
            "A4": [ 1008 ],
            "A5": [ 1006 ],
            "A6": [ 1004 ],
            "A7": [ 987 ],
            "A8": [ 965 ],
            "A9": [ 943 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 1527 ],
            "P1": [ 1528 ],
            "P10": [ 1495 ],
            "P11": [ 1564 ],
            "P12": [ 1565 ],
            "P13": [ 1566 ],
            "P14": [ 1567 ],
            "P15": [ 1568 ],
            "P16": [ 1569 ],
            "P17": [ 1570 ],
            "P18": [ 1571 ],
            "P19": [ 1572 ],
            "P2": [ 1520 ],
            "P20": [ 1573 ],
            "P21": [ 1574 ],
            "P22": [ 1575 ],
            "P23": [ 1576 ],
            "P24": [ 1577 ],
            "P25": [ 1578 ],
            "P26": [ 1579 ],
            "P27": [ 1580 ],
            "P28": [ 1581 ],
            "P29": [ 1582 ],
            "P3": [ 1521 ],
            "P30": [ 1583 ],
            "P31": [ 1584 ],
            "P32": [ 1585 ],
            "P33": [ 1586 ],
            "P34": [ 1587 ],
            "P35": [ 1588 ],
            "P4": [ 1514 ],
            "P5": [ 1515 ],
            "P6": [ 1508 ],
            "P7": [ 1509 ],
            "P8": [ 1502 ],
            "P9": [ 1503 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_145_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1589 ],
            "B1": [ 1590 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1396 ],
            "COUT": [ 1526 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1299 ],
            "S1": [ 1297 ]
          }
        },
        "_145_CCU2C_S0_9_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1532 ],
            "A1": [ 1533 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1400 ],
            "COUT": [ 1531 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1589 ],
            "S1": [ 1590 ]
          }
        },
        "_147_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 8 ],
            "D": [ 1591 ],
            "Z": [ 1290 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1294 ],
            "A1": [ 1292 ],
            "B0": [ 1293 ],
            "B1": [ 1291 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1592 ],
            "COUT": [ 1591 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1593 ],
            "S1": [ 1594 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1338 ],
            "A1": [ 1316 ],
            "B0": [ 1337 ],
            "B1": [ 1315 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1595 ],
            "COUT": [ 1592 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1596 ],
            "S1": [ 1597 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1377 ],
            "A1": [ 1360 ],
            "B0": [ 1376 ],
            "B1": [ 1359 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1598 ],
            "COUT": [ 1595 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1599 ],
            "S1": [ 1600 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1381 ],
            "A1": [ 1379 ],
            "B0": [ 1380 ],
            "B1": [ 1378 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1601 ],
            "COUT": [ 1598 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1602 ],
            "S1": [ 1603 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1385 ],
            "A1": [ 1383 ],
            "B0": [ 1384 ],
            "B1": [ 1382 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1604 ],
            "COUT": [ 1601 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1605 ],
            "S1": [ 1606 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1298 ],
            "A1": [ 1296 ],
            "B0": [ 1297 ],
            "B1": [ 1295 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1607 ],
            "COUT": [ 1604 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1608 ],
            "S1": [ 1609 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1302 ],
            "A1": [ 1300 ],
            "B0": [ 1301 ],
            "B1": [ 1299 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1610 ],
            "COUT": [ 1607 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1611 ],
            "S1": [ 1612 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1306 ],
            "A1": [ 1304 ],
            "B0": [ 1305 ],
            "B1": [ 1303 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1613 ],
            "COUT": [ 1610 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1614 ],
            "S1": [ 1615 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1310 ],
            "A1": [ 1308 ],
            "B0": [ 1309 ],
            "B1": [ 1307 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1616 ],
            "COUT": [ 1613 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1617 ],
            "S1": [ 1618 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1314 ],
            "A1": [ 1312 ],
            "B0": [ 1313 ],
            "B1": [ 1311 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1619 ],
            "COUT": [ 1616 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1620 ],
            "S1": [ 1621 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1320 ],
            "A1": [ 1318 ],
            "B0": [ 1319 ],
            "B1": [ 1317 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1622 ],
            "COUT": [ 1619 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1623 ],
            "S1": [ 1624 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1324 ],
            "A1": [ 1322 ],
            "B0": [ 1323 ],
            "B1": [ 1321 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1625 ],
            "COUT": [ 1622 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1626 ],
            "S1": [ 1627 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1328 ],
            "A1": [ 1326 ],
            "B0": [ 1327 ],
            "B1": [ 1325 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1628 ],
            "COUT": [ 1625 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1629 ],
            "S1": [ 1630 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1332 ],
            "A1": [ 1330 ],
            "B0": [ 1331 ],
            "B1": [ 1329 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1631 ],
            "COUT": [ 1628 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1632 ],
            "S1": [ 1633 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1336 ],
            "A1": [ 1334 ],
            "B0": [ 1335 ],
            "B1": [ 1333 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1634 ],
            "COUT": [ 1631 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1635 ],
            "S1": [ 1636 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1342 ],
            "A1": [ 1340 ],
            "B0": [ 1341 ],
            "B1": [ 1339 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1637 ],
            "COUT": [ 1634 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1638 ],
            "S1": [ 1639 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1346 ],
            "A1": [ 1344 ],
            "B0": [ 1345 ],
            "B1": [ 1343 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1640 ],
            "COUT": [ 1637 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1641 ],
            "S1": [ 1642 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1350 ],
            "A1": [ 1348 ],
            "B0": [ 1349 ],
            "B1": [ 1347 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1643 ],
            "COUT": [ 1640 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1644 ],
            "S1": [ 1645 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1354 ],
            "A1": [ 1352 ],
            "B0": [ 1353 ],
            "B1": [ 1351 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1646 ],
            "COUT": [ 1643 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1647 ],
            "S1": [ 1648 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1358 ],
            "A1": [ 1356 ],
            "B0": [ 1357 ],
            "B1": [ 1355 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1649 ],
            "COUT": [ 1646 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1650 ],
            "S1": [ 1651 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1364 ],
            "A1": [ 1362 ],
            "B0": [ 1363 ],
            "B1": [ 1361 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1652 ],
            "COUT": [ 1649 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1653 ],
            "S1": [ 1654 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1368 ],
            "A1": [ 1366 ],
            "B0": [ 1367 ],
            "B1": [ 1365 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1655 ],
            "COUT": [ 1652 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1656 ],
            "S1": [ 1657 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1372 ],
            "A1": [ 1370 ],
            "B0": [ 1371 ],
            "B1": [ 1369 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1658 ],
            "COUT": [ 1655 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1659 ],
            "S1": [ 1660 ]
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1375 ],
            "A1": [ 1374 ],
            "B0": [ 4 ],
            "B1": [ 1373 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 1658 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1661 ],
            "S1": [ 1662 ]
          }
        },
        "_153_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1664 ],
            "LSR": [ 545 ],
            "Q": [ 1665 ]
          }
        },
        "_153_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1666 ],
            "LSR": [ 545 ],
            "Q": [ 1667 ]
          }
        },
        "_153_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1668 ],
            "LSR": [ 545 ],
            "Q": [ 1669 ]
          }
        },
        "_153_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1670 ],
            "LSR": [ 545 ],
            "Q": [ 1671 ]
          }
        },
        "_153_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1672 ],
            "LSR": [ 545 ],
            "Q": [ 1673 ]
          }
        },
        "_153_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1674 ],
            "LSR": [ 545 ],
            "Q": [ 1675 ]
          }
        },
        "_153_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1676 ],
            "LSR": [ 545 ],
            "Q": [ 1677 ]
          }
        },
        "_153_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1678 ],
            "LSR": [ 545 ],
            "Q": [ 1679 ]
          }
        },
        "_153_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1680 ],
            "LSR": [ 545 ],
            "Q": [ 1681 ]
          }
        },
        "_153_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1682 ],
            "LSR": [ 545 ],
            "Q": [ 1683 ]
          }
        },
        "_153_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1684 ],
            "LSR": [ 545 ],
            "Q": [ 1685 ]
          }
        },
        "_153_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1686 ],
            "LSR": [ 545 ],
            "Q": [ 1687 ]
          }
        },
        "_153_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1688 ],
            "LSR": [ 545 ],
            "Q": [ 1689 ]
          }
        },
        "_153_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1690 ],
            "LSR": [ 545 ],
            "Q": [ 1691 ]
          }
        },
        "_153_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1692 ],
            "LSR": [ 545 ],
            "Q": [ 1693 ]
          }
        },
        "_153_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1694 ],
            "LSR": [ 545 ],
            "Q": [ 1695 ]
          }
        },
        "_153_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1696 ],
            "LSR": [ 545 ],
            "Q": [ 1697 ]
          }
        },
        "_153_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1698 ],
            "LSR": [ 545 ],
            "Q": [ 1699 ]
          }
        },
        "_153_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1700 ],
            "LSR": [ 545 ],
            "Q": [ 1701 ]
          }
        },
        "_153_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1702 ],
            "LSR": [ 545 ],
            "Q": [ 1703 ]
          }
        },
        "_153_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1704 ],
            "LSR": [ 545 ],
            "Q": [ 1705 ]
          }
        },
        "_153_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1706 ],
            "LSR": [ 545 ],
            "Q": [ 1707 ]
          }
        },
        "_153_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1708 ],
            "LSR": [ 545 ],
            "Q": [ 1709 ]
          }
        },
        "_153_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1710 ],
            "LSR": [ 545 ],
            "Q": [ 1711 ]
          }
        },
        "_153_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1712 ],
            "LSR": [ 545 ],
            "Q": [ 1713 ]
          }
        },
        "_153_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1714 ],
            "LSR": [ 545 ],
            "Q": [ 1715 ]
          }
        },
        "_153_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1716 ],
            "LSR": [ 545 ],
            "Q": [ 1717 ]
          }
        },
        "_153_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1718 ],
            "LSR": [ 545 ],
            "Q": [ 1719 ]
          }
        },
        "_153_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1720 ],
            "LSR": [ 545 ],
            "Q": [ 1721 ]
          }
        },
        "_153_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1722 ],
            "LSR": [ 545 ],
            "Q": [ 1723 ]
          }
        },
        "_153_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1724 ],
            "LSR": [ 545 ],
            "Q": [ 1725 ]
          }
        },
        "_153_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1726 ],
            "LSR": [ 545 ],
            "Q": [ 1727 ]
          }
        },
        "_153_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1728 ],
            "LSR": [ 545 ],
            "Q": [ 1729 ]
          }
        },
        "_153_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1730 ],
            "LSR": [ 545 ],
            "Q": [ 1731 ]
          }
        },
        "_153_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1732 ],
            "LSR": [ 545 ],
            "Q": [ 1733 ]
          }
        },
        "_153_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1734 ],
            "LSR": [ 545 ],
            "Q": [ 1735 ]
          }
        },
        "_153_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1736 ],
            "LSR": [ 545 ],
            "Q": [ 1737 ]
          }
        },
        "_153_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1738 ],
            "LSR": [ 545 ],
            "Q": [ 1739 ]
          }
        },
        "_153_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1740 ],
            "LSR": [ 545 ],
            "Q": [ 1741 ]
          }
        },
        "_153_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1742 ],
            "LSR": [ 545 ],
            "Q": [ 1743 ]
          }
        },
        "_153_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1744 ],
            "LSR": [ 545 ],
            "Q": [ 1745 ]
          }
        },
        "_153_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1746 ],
            "LSR": [ 545 ],
            "Q": [ 1747 ]
          }
        },
        "_153_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 4 ],
            "LSR": [ 545 ],
            "Q": [ 1748 ]
          }
        },
        "_153_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1749 ],
            "LSR": [ 545 ],
            "Q": [ 1750 ]
          }
        },
        "_153_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1751 ],
            "LSR": [ 545 ],
            "Q": [ 1752 ]
          }
        },
        "_153_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1753 ],
            "LSR": [ 545 ],
            "Q": [ 1754 ]
          }
        },
        "_153_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1755 ],
            "LSR": [ 545 ],
            "Q": [ 1756 ]
          }
        },
        "_153_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:322.5-327.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1663 ],
            "CLK": [ 3 ],
            "DI": [ 1757 ],
            "LSR": [ 545 ],
            "Q": [ 1758 ]
          }
        },
        "_159_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1759 ],
            "B1": [ 1760 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1761 ],
            "COUT": [ 1762 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1728 ],
            "S1": [ 1726 ]
          }
        },
        "_159_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1763 ],
            "B1": [ 1764 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1765 ],
            "COUT": [ 1761 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1734 ],
            "S1": [ 1730 ]
          }
        },
        "_159_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1766 ],
            "B1": [ 1767 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1768 ],
            "COUT": [ 1769 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1676 ],
            "S1": [ 1674 ]
          }
        },
        "_159_CCU2C_S0_10_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1770 ],
            "A1": [ 1771 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1772 ],
            "COUT": [ 1773 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1766 ],
            "S1": [ 1767 ]
          }
        },
        "_159_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1774 ],
            "B1": [ 1775 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1776 ],
            "COUT": [ 1768 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1680 ],
            "S1": [ 1678 ]
          }
        },
        "_159_CCU2C_S0_11_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1777 ],
            "A1": [ 1778 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1779 ],
            "COUT": [ 1772 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1774 ],
            "S1": [ 1775 ]
          }
        },
        "_159_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 7 ],
            "A1": [ "0" ],
            "B0": [ 1780 ],
            "B1": [ 1781 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1782 ],
            "COUT": [ 1783 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1742 ],
            "S1": [ 1740 ]
          }
        },
        "_159_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1784 ],
            "B1": [ 1785 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1786 ],
            "COUT": [ 1776 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1684 ],
            "S1": [ 1682 ]
          }
        },
        "_159_CCU2C_S0_13_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1787 ],
            "A1": [ 1788 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1789 ],
            "COUT": [ 1779 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1784 ],
            "S1": [ 1785 ]
          }
        },
        "_159_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1790 ],
            "B1": [ 1791 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1792 ],
            "COUT": [ 1786 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1690 ],
            "S1": [ 1686 ]
          }
        },
        "_159_CCU2C_S0_14_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1793 ],
            "A1": [ 1794 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1795 ],
            "COUT": [ 1789 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1790 ],
            "S1": [ 1791 ]
          }
        },
        "_159_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1796 ],
            "B1": [ 1797 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1798 ],
            "COUT": [ 1792 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1694 ],
            "S1": [ 1692 ]
          }
        },
        "_159_CCU2C_S0_15_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1799 ],
            "A1": [ 1800 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1801 ],
            "COUT": [ 1795 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1796 ],
            "S1": [ 1797 ]
          }
        },
        "_159_CCU2C_S0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1802 ],
            "B1": [ 1803 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1804 ],
            "COUT": [ 1798 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1698 ],
            "S1": [ 1696 ]
          }
        },
        "_159_CCU2C_S0_16_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1805 ],
            "A1": [ 1806 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1807 ],
            "COUT": [ 1801 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1802 ],
            "S1": [ 1803 ]
          }
        },
        "_159_CCU2C_S0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1808 ],
            "B1": [ 1809 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1810 ],
            "COUT": [ 1804 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1702 ],
            "S1": [ 1700 ]
          }
        },
        "_159_CCU2C_S0_17_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1811 ],
            "A1": [ 1812 ],
            "B0": [ 1813 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1814 ],
            "COUT": [ 1807 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1808 ],
            "S1": [ 1809 ]
          }
        },
        "_159_CCU2C_S0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1815 ],
            "B1": [ 1816 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1817 ],
            "COUT": [ 1810 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1706 ],
            "S1": [ 1704 ]
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1818 ],
            "A1": [ 1819 ],
            "B0": [ 1820 ],
            "B1": [ 1821 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1822 ],
            "COUT": [ 1814 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1815 ],
            "S1": [ 1816 ]
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1823 ],
            "A1": [ 1824 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1825 ],
            "COUT": [ 1822 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1826 ],
            "S1": [ 1827 ]
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1828 ],
            "A1": [ 1829 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1830 ],
            "COUT": [ 1825 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1831 ],
            "S1": [ 1832 ]
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1833 ],
            "A1": [ 1834 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1835 ],
            "COUT": [ 1830 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1836 ],
            "S1": [ 1837 ]
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1838 ],
            "A1": [ 1839 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1840 ],
            "COUT": [ 1835 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1841 ],
            "S1": [ 1842 ]
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1759 ],
            "A1": [ 1760 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1843 ],
            "COUT": [ 1840 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1844 ],
            "S1": [ 1845 ]
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1763 ],
            "A1": [ 1764 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1846 ],
            "COUT": [ 1843 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1847 ],
            "S1": [ 1848 ]
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1849 ],
            "A1": [ 1850 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1851 ],
            "COUT": [ 1846 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1852 ],
            "S1": [ 1853 ]
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1780 ],
            "A1": [ 1781 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1854 ],
            "COUT": [ 1851 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1855 ],
            "S1": [ 1856 ]
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1857 ],
            "A1": [ 1858 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1854 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1859 ],
            "S1": [ 1860 ]
          }
        },
        "_159_CCU2C_S0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1823 ],
            "B1": [ 1824 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1861 ],
            "COUT": [ 1817 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1712 ],
            "S1": [ 1708 ]
          }
        },
        "_159_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1849 ],
            "B1": [ 1850 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1783 ],
            "COUT": [ 1765 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1738 ],
            "S1": [ 1736 ]
          }
        },
        "_159_CCU2C_S0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1828 ],
            "B1": [ 1829 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1862 ],
            "COUT": [ 1861 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1716 ],
            "S1": [ 1714 ]
          }
        },
        "_159_CCU2C_S0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1833 ],
            "B1": [ 1834 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1863 ],
            "COUT": [ 1862 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1720 ],
            "S1": [ 1718 ]
          }
        },
        "_159_CCU2C_S0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1838 ],
            "B1": [ 1839 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1762 ],
            "COUT": [ 1863 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1724 ],
            "S1": [ 1722 ]
          }
        },
        "_159_CCU2C_S0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 5 ],
            "A1": [ 6 ],
            "B0": [ 1857 ],
            "B1": [ 1858 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 1782 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1746 ],
            "S1": [ 1744 ]
          }
        },
        "_159_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1864 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1865 ],
            "COUT": [ 1866 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1664 ],
            "S1": [ 1867 ]
          }
        },
        "_159_CCU2C_S0_3_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1868 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1869 ],
            "COUT": [ 1870 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1864 ],
            "S1": [ 1871 ]
          }
        },
        "_159_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1872 ],
            "B1": [ 1873 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1874 ],
            "COUT": [ 1865 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1688 ],
            "S1": [ 1666 ]
          }
        },
        "_159_CCU2C_S0_4_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1875 ],
            "A1": [ 1876 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1877 ],
            "COUT": [ 1869 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1872 ],
            "S1": [ 1873 ]
          }
        },
        "_159_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1878 ],
            "B1": [ 1879 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1880 ],
            "COUT": [ 1874 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1732 ],
            "S1": [ 1710 ]
          }
        },
        "_159_CCU2C_S0_5_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1881 ],
            "A1": [ 1882 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1883 ],
            "COUT": [ 1877 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1878 ],
            "S1": [ 1879 ]
          }
        },
        "_159_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1884 ],
            "B1": [ 1885 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1886 ],
            "COUT": [ 1880 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1751 ],
            "S1": [ 1749 ]
          }
        },
        "_159_CCU2C_S0_6_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1887 ],
            "A1": [ 1888 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1889 ],
            "COUT": [ 1883 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1884 ],
            "S1": [ 1885 ]
          }
        },
        "_159_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1890 ],
            "B1": [ 1891 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1892 ],
            "COUT": [ 1886 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1755 ],
            "S1": [ 1753 ]
          }
        },
        "_159_CCU2C_S0_7_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1893 ],
            "A1": [ 1894 ],
            "B0": [ 1895 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1896 ],
            "COUT": [ 1889 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1890 ],
            "S1": [ 1891 ]
          }
        },
        "_159_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1897 ],
            "B1": [ 1898 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1899 ],
            "COUT": [ 1892 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1668 ],
            "S1": [ 1757 ]
          }
        },
        "_159_CCU2C_S0_8_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1900 ],
            "A1": [ 1901 ],
            "B0": [ 1902 ],
            "B1": [ 1903 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1904 ],
            "COUT": [ 1896 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1897 ],
            "S1": [ 1898 ]
          }
        },
        "_159_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:314.19-314.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 1336 ],
            "A1": [ 1334 ],
            "A10": [ 1314 ],
            "A11": [ 1312 ],
            "A12": [ 1310 ],
            "A13": [ 1308 ],
            "A14": [ 1306 ],
            "A15": [ 1304 ],
            "A16": [ 1302 ],
            "A17": [ 1300 ],
            "A2": [ 1332 ],
            "A3": [ 1330 ],
            "A4": [ 1328 ],
            "A5": [ 1326 ],
            "A6": [ 1324 ],
            "A7": [ 1322 ],
            "A8": [ 1320 ],
            "A9": [ 1318 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 1820 ],
            "P1": [ 1821 ],
            "P10": [ 1787 ],
            "P11": [ 1788 ],
            "P12": [ 1777 ],
            "P13": [ 1778 ],
            "P14": [ 1770 ],
            "P15": [ 1771 ],
            "P16": [ 1905 ],
            "P17": [ 1906 ],
            "P18": [ 1902 ],
            "P19": [ 1903 ],
            "P2": [ 1813 ],
            "P20": [ 1895 ],
            "P21": [ 1907 ],
            "P22": [ 1908 ],
            "P23": [ 1909 ],
            "P24": [ 1910 ],
            "P25": [ 1911 ],
            "P26": [ 1912 ],
            "P27": [ 1913 ],
            "P28": [ 1914 ],
            "P29": [ 1915 ],
            "P3": [ 1812 ],
            "P30": [ 1916 ],
            "P31": [ 1917 ],
            "P32": [ 1918 ],
            "P33": [ 1919 ],
            "P34": [ 1920 ],
            "P35": [ 1921 ],
            "P4": [ 1805 ],
            "P5": [ 1806 ],
            "P6": [ 1799 ],
            "P7": [ 1800 ],
            "P8": [ 1793 ],
            "P9": [ 1794 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_159_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:314.19-314.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 1375 ],
            "A1": [ 1374 ],
            "A10": [ 1354 ],
            "A11": [ 1352 ],
            "A12": [ 1350 ],
            "A13": [ 1348 ],
            "A14": [ 1346 ],
            "A15": [ 1344 ],
            "A16": [ 1342 ],
            "A17": [ 1340 ],
            "A2": [ 1372 ],
            "A3": [ 1370 ],
            "A4": [ 1368 ],
            "A5": [ 1366 ],
            "A6": [ 1364 ],
            "A7": [ 1362 ],
            "A8": [ 1358 ],
            "A9": [ 1356 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 1857 ],
            "P1": [ 1858 ],
            "P10": [ 1838 ],
            "P11": [ 1839 ],
            "P12": [ 1833 ],
            "P13": [ 1834 ],
            "P14": [ 1828 ],
            "P15": [ 1829 ],
            "P16": [ 1823 ],
            "P17": [ 1824 ],
            "P18": [ 1818 ],
            "P19": [ 1819 ],
            "P2": [ 1780 ],
            "P20": [ 1811 ],
            "P21": [ 1922 ],
            "P22": [ 1923 ],
            "P23": [ 1924 ],
            "P24": [ 1925 ],
            "P25": [ 1926 ],
            "P26": [ 1927 ],
            "P27": [ 1928 ],
            "P28": [ 1929 ],
            "P29": [ 1930 ],
            "P3": [ 1781 ],
            "P30": [ 1931 ],
            "P31": [ 1932 ],
            "P32": [ 1933 ],
            "P33": [ 1934 ],
            "P34": [ 1935 ],
            "P35": [ 1936 ],
            "P4": [ 1849 ],
            "P5": [ 1850 ],
            "P6": [ 1763 ],
            "P7": [ 1764 ],
            "P8": [ 1759 ],
            "P9": [ 1760 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_159_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:314.19-314.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 1298 ],
            "A1": [ 1296 ],
            "A10": [ 1294 ],
            "A11": [ 1292 ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ 1385 ],
            "A3": [ 1383 ],
            "A4": [ 1381 ],
            "A5": [ 1379 ],
            "A6": [ 1377 ],
            "A7": [ 1360 ],
            "A8": [ 1338 ],
            "A9": [ 1316 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 1900 ],
            "P1": [ 1901 ],
            "P10": [ 1868 ],
            "P11": [ 1937 ],
            "P12": [ 1938 ],
            "P13": [ 1939 ],
            "P14": [ 1940 ],
            "P15": [ 1941 ],
            "P16": [ 1942 ],
            "P17": [ 1943 ],
            "P18": [ 1944 ],
            "P19": [ 1945 ],
            "P2": [ 1893 ],
            "P20": [ 1946 ],
            "P21": [ 1947 ],
            "P22": [ 1948 ],
            "P23": [ 1949 ],
            "P24": [ 1950 ],
            "P25": [ 1951 ],
            "P26": [ 1952 ],
            "P27": [ 1953 ],
            "P28": [ 1954 ],
            "P29": [ 1955 ],
            "P3": [ 1894 ],
            "P30": [ 1956 ],
            "P31": [ 1957 ],
            "P32": [ 1958 ],
            "P33": [ 1959 ],
            "P34": [ 1960 ],
            "P35": [ 1961 ],
            "P4": [ 1887 ],
            "P5": [ 1888 ],
            "P6": [ 1881 ],
            "P7": [ 1882 ],
            "P8": [ 1875 ],
            "P9": [ 1876 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_159_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 1962 ],
            "B1": [ 1963 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1769 ],
            "COUT": [ 1899 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1672 ],
            "S1": [ 1670 ]
          }
        },
        "_159_CCU2C_S0_9_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1905 ],
            "A1": [ 1906 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 1773 ],
            "COUT": [ 1904 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1962 ],
            "S1": [ 1963 ]
          }
        },
        "_161_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 8 ],
            "D": [ 1964 ],
            "Z": [ 1663 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1667 ],
            "A1": [ 1665 ],
            "B0": [ 1666 ],
            "B1": [ 1664 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1965 ],
            "COUT": [ 1964 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1966 ],
            "S1": [ 1967 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1711 ],
            "A1": [ 1689 ],
            "B0": [ 1710 ],
            "B1": [ 1688 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1968 ],
            "COUT": [ 1965 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1969 ],
            "S1": [ 1970 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1750 ],
            "A1": [ 1733 ],
            "B0": [ 1749 ],
            "B1": [ 1732 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1971 ],
            "COUT": [ 1968 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1972 ],
            "S1": [ 1973 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1754 ],
            "A1": [ 1752 ],
            "B0": [ 1753 ],
            "B1": [ 1751 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1974 ],
            "COUT": [ 1971 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1975 ],
            "S1": [ 1976 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1758 ],
            "A1": [ 1756 ],
            "B0": [ 1757 ],
            "B1": [ 1755 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1977 ],
            "COUT": [ 1974 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1978 ],
            "S1": [ 1979 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1671 ],
            "A1": [ 1669 ],
            "B0": [ 1670 ],
            "B1": [ 1668 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1980 ],
            "COUT": [ 1977 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1981 ],
            "S1": [ 1982 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1675 ],
            "A1": [ 1673 ],
            "B0": [ 1674 ],
            "B1": [ 1672 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1983 ],
            "COUT": [ 1980 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1984 ],
            "S1": [ 1985 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1679 ],
            "A1": [ 1677 ],
            "B0": [ 1678 ],
            "B1": [ 1676 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1986 ],
            "COUT": [ 1983 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1987 ],
            "S1": [ 1988 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1683 ],
            "A1": [ 1681 ],
            "B0": [ 1682 ],
            "B1": [ 1680 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1989 ],
            "COUT": [ 1986 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1990 ],
            "S1": [ 1991 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1687 ],
            "A1": [ 1685 ],
            "B0": [ 1686 ],
            "B1": [ 1684 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1992 ],
            "COUT": [ 1989 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1993 ],
            "S1": [ 1994 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1693 ],
            "A1": [ 1691 ],
            "B0": [ 1692 ],
            "B1": [ 1690 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1995 ],
            "COUT": [ 1992 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1996 ],
            "S1": [ 1997 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1697 ],
            "A1": [ 1695 ],
            "B0": [ 1696 ],
            "B1": [ 1694 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 1998 ],
            "COUT": [ 1995 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 1999 ],
            "S1": [ 2000 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1701 ],
            "A1": [ 1699 ],
            "B0": [ 1700 ],
            "B1": [ 1698 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2001 ],
            "COUT": [ 1998 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2002 ],
            "S1": [ 2003 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1705 ],
            "A1": [ 1703 ],
            "B0": [ 1704 ],
            "B1": [ 1702 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2004 ],
            "COUT": [ 2001 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2005 ],
            "S1": [ 2006 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1709 ],
            "A1": [ 1707 ],
            "B0": [ 1708 ],
            "B1": [ 1706 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2007 ],
            "COUT": [ 2004 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2008 ],
            "S1": [ 2009 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1715 ],
            "A1": [ 1713 ],
            "B0": [ 1714 ],
            "B1": [ 1712 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2010 ],
            "COUT": [ 2007 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2011 ],
            "S1": [ 2012 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1719 ],
            "A1": [ 1717 ],
            "B0": [ 1718 ],
            "B1": [ 1716 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2013 ],
            "COUT": [ 2010 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2014 ],
            "S1": [ 2015 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1723 ],
            "A1": [ 1721 ],
            "B0": [ 1722 ],
            "B1": [ 1720 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2016 ],
            "COUT": [ 2013 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2017 ],
            "S1": [ 2018 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1727 ],
            "A1": [ 1725 ],
            "B0": [ 1726 ],
            "B1": [ 1724 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2019 ],
            "COUT": [ 2016 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2020 ],
            "S1": [ 2021 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1731 ],
            "A1": [ 1729 ],
            "B0": [ 1730 ],
            "B1": [ 1728 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2022 ],
            "COUT": [ 2019 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2023 ],
            "S1": [ 2024 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1737 ],
            "A1": [ 1735 ],
            "B0": [ 1736 ],
            "B1": [ 1734 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2025 ],
            "COUT": [ 2022 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2026 ],
            "S1": [ 2027 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1741 ],
            "A1": [ 1739 ],
            "B0": [ 1740 ],
            "B1": [ 1738 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2028 ],
            "COUT": [ 2025 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2029 ],
            "S1": [ 2030 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1745 ],
            "A1": [ 1743 ],
            "B0": [ 1744 ],
            "B1": [ 1742 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2031 ],
            "COUT": [ 2028 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2032 ],
            "S1": [ 2033 ]
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 1748 ],
            "A1": [ 1747 ],
            "B0": [ 4 ],
            "B1": [ 1746 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2031 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2034 ],
            "S1": [ 2035 ]
          }
        },
        "_167_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2037 ],
            "LSR": [ 545 ],
            "Q": [ 2038 ]
          }
        },
        "_167_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2039 ],
            "LSR": [ 545 ],
            "Q": [ 2040 ]
          }
        },
        "_167_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2041 ],
            "LSR": [ 545 ],
            "Q": [ 2042 ]
          }
        },
        "_167_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2043 ],
            "LSR": [ 545 ],
            "Q": [ 2044 ]
          }
        },
        "_167_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2045 ],
            "LSR": [ 545 ],
            "Q": [ 2046 ]
          }
        },
        "_167_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2047 ],
            "LSR": [ 545 ],
            "Q": [ 2048 ]
          }
        },
        "_167_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2049 ],
            "LSR": [ 545 ],
            "Q": [ 2050 ]
          }
        },
        "_167_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2051 ],
            "LSR": [ 545 ],
            "Q": [ 2052 ]
          }
        },
        "_167_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2053 ],
            "LSR": [ 545 ],
            "Q": [ 2054 ]
          }
        },
        "_167_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2055 ],
            "LSR": [ 545 ],
            "Q": [ 2056 ]
          }
        },
        "_167_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2057 ],
            "LSR": [ 545 ],
            "Q": [ 2058 ]
          }
        },
        "_167_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2059 ],
            "LSR": [ 545 ],
            "Q": [ 2060 ]
          }
        },
        "_167_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2061 ],
            "LSR": [ 545 ],
            "Q": [ 2062 ]
          }
        },
        "_167_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2063 ],
            "LSR": [ 545 ],
            "Q": [ 2064 ]
          }
        },
        "_167_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2065 ],
            "LSR": [ 545 ],
            "Q": [ 2066 ]
          }
        },
        "_167_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2067 ],
            "LSR": [ 545 ],
            "Q": [ 2068 ]
          }
        },
        "_167_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2069 ],
            "LSR": [ 545 ],
            "Q": [ 2070 ]
          }
        },
        "_167_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2071 ],
            "LSR": [ 545 ],
            "Q": [ 2072 ]
          }
        },
        "_167_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2073 ],
            "LSR": [ 545 ],
            "Q": [ 2074 ]
          }
        },
        "_167_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2075 ],
            "LSR": [ 545 ],
            "Q": [ 2076 ]
          }
        },
        "_167_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2077 ],
            "LSR": [ 545 ],
            "Q": [ 2078 ]
          }
        },
        "_167_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2079 ],
            "LSR": [ 545 ],
            "Q": [ 2080 ]
          }
        },
        "_167_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2081 ],
            "LSR": [ 545 ],
            "Q": [ 2082 ]
          }
        },
        "_167_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2083 ],
            "LSR": [ 545 ],
            "Q": [ 2084 ]
          }
        },
        "_167_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2085 ],
            "LSR": [ 545 ],
            "Q": [ 2086 ]
          }
        },
        "_167_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2087 ],
            "LSR": [ 545 ],
            "Q": [ 2088 ]
          }
        },
        "_167_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2089 ],
            "LSR": [ 545 ],
            "Q": [ 2090 ]
          }
        },
        "_167_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2091 ],
            "LSR": [ 545 ],
            "Q": [ 2092 ]
          }
        },
        "_167_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2093 ],
            "LSR": [ 545 ],
            "Q": [ 2094 ]
          }
        },
        "_167_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2095 ],
            "LSR": [ 545 ],
            "Q": [ 2096 ]
          }
        },
        "_167_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2097 ],
            "LSR": [ 545 ],
            "Q": [ 2098 ]
          }
        },
        "_167_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2099 ],
            "LSR": [ 545 ],
            "Q": [ 2100 ]
          }
        },
        "_167_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2101 ],
            "LSR": [ 545 ],
            "Q": [ 2102 ]
          }
        },
        "_167_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2103 ],
            "LSR": [ 545 ],
            "Q": [ 2104 ]
          }
        },
        "_167_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2105 ],
            "LSR": [ 545 ],
            "Q": [ 2106 ]
          }
        },
        "_167_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2107 ],
            "LSR": [ 545 ],
            "Q": [ 2108 ]
          }
        },
        "_167_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2109 ],
            "LSR": [ 545 ],
            "Q": [ 2110 ]
          }
        },
        "_167_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2111 ],
            "LSR": [ 545 ],
            "Q": [ 2112 ]
          }
        },
        "_167_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2113 ],
            "LSR": [ 545 ],
            "Q": [ 2114 ]
          }
        },
        "_167_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2115 ],
            "LSR": [ 545 ],
            "Q": [ 2116 ]
          }
        },
        "_167_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2117 ],
            "LSR": [ 545 ],
            "Q": [ 2118 ]
          }
        },
        "_167_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2119 ],
            "LSR": [ 545 ],
            "Q": [ 2120 ]
          }
        },
        "_167_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 4 ],
            "LSR": [ 545 ],
            "Q": [ 2121 ]
          }
        },
        "_167_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2122 ],
            "LSR": [ 545 ],
            "Q": [ 2123 ]
          }
        },
        "_167_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2124 ],
            "LSR": [ 545 ],
            "Q": [ 2125 ]
          }
        },
        "_167_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2126 ],
            "LSR": [ 545 ],
            "Q": [ 2127 ]
          }
        },
        "_167_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2128 ],
            "LSR": [ 545 ],
            "Q": [ 2129 ]
          }
        },
        "_167_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:337.5-342.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2036 ],
            "CLK": [ 3 ],
            "DI": [ 2130 ],
            "LSR": [ 545 ],
            "Q": [ 2131 ]
          }
        },
        "_173_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2132 ],
            "B1": [ 2133 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2134 ],
            "COUT": [ 2135 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2101 ],
            "S1": [ 2099 ]
          }
        },
        "_173_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2136 ],
            "B1": [ 2137 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2138 ],
            "COUT": [ 2134 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2107 ],
            "S1": [ 2103 ]
          }
        },
        "_173_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2139 ],
            "B1": [ 2140 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2141 ],
            "COUT": [ 2142 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2049 ],
            "S1": [ 2047 ]
          }
        },
        "_173_CCU2C_S0_10_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2143 ],
            "A1": [ 2144 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2145 ],
            "COUT": [ 2146 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2139 ],
            "S1": [ 2140 ]
          }
        },
        "_173_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2147 ],
            "B1": [ 2148 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2149 ],
            "COUT": [ 2141 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2053 ],
            "S1": [ 2051 ]
          }
        },
        "_173_CCU2C_S0_11_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2150 ],
            "A1": [ 2151 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2152 ],
            "COUT": [ 2145 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2147 ],
            "S1": [ 2148 ]
          }
        },
        "_173_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 7 ],
            "A1": [ "0" ],
            "B0": [ 2153 ],
            "B1": [ 2154 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2155 ],
            "COUT": [ 2156 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2115 ],
            "S1": [ 2113 ]
          }
        },
        "_173_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2157 ],
            "B1": [ 2158 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2159 ],
            "COUT": [ 2149 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2057 ],
            "S1": [ 2055 ]
          }
        },
        "_173_CCU2C_S0_13_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2160 ],
            "A1": [ 2161 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2162 ],
            "COUT": [ 2152 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2157 ],
            "S1": [ 2158 ]
          }
        },
        "_173_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2163 ],
            "B1": [ 2164 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2165 ],
            "COUT": [ 2159 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2063 ],
            "S1": [ 2059 ]
          }
        },
        "_173_CCU2C_S0_14_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2166 ],
            "A1": [ 2167 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2168 ],
            "COUT": [ 2162 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2163 ],
            "S1": [ 2164 ]
          }
        },
        "_173_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2169 ],
            "B1": [ 2170 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2171 ],
            "COUT": [ 2165 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2067 ],
            "S1": [ 2065 ]
          }
        },
        "_173_CCU2C_S0_15_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2172 ],
            "A1": [ 2173 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2174 ],
            "COUT": [ 2168 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2169 ],
            "S1": [ 2170 ]
          }
        },
        "_173_CCU2C_S0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2175 ],
            "B1": [ 2176 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2177 ],
            "COUT": [ 2171 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2071 ],
            "S1": [ 2069 ]
          }
        },
        "_173_CCU2C_S0_16_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2178 ],
            "A1": [ 2179 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2180 ],
            "COUT": [ 2174 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2175 ],
            "S1": [ 2176 ]
          }
        },
        "_173_CCU2C_S0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2181 ],
            "B1": [ 2182 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2183 ],
            "COUT": [ 2177 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2075 ],
            "S1": [ 2073 ]
          }
        },
        "_173_CCU2C_S0_17_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2184 ],
            "A1": [ 2185 ],
            "B0": [ 2186 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2187 ],
            "COUT": [ 2180 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2181 ],
            "S1": [ 2182 ]
          }
        },
        "_173_CCU2C_S0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2188 ],
            "B1": [ 2189 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2190 ],
            "COUT": [ 2183 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2079 ],
            "S1": [ 2077 ]
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2191 ],
            "A1": [ 2192 ],
            "B0": [ 2193 ],
            "B1": [ 2194 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2195 ],
            "COUT": [ 2187 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2188 ],
            "S1": [ 2189 ]
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2196 ],
            "A1": [ 2197 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2198 ],
            "COUT": [ 2195 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2199 ],
            "S1": [ 2200 ]
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2201 ],
            "A1": [ 2202 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2203 ],
            "COUT": [ 2198 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2204 ],
            "S1": [ 2205 ]
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2206 ],
            "A1": [ 2207 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2208 ],
            "COUT": [ 2203 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2209 ],
            "S1": [ 2210 ]
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2211 ],
            "A1": [ 2212 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2213 ],
            "COUT": [ 2208 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2214 ],
            "S1": [ 2215 ]
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2132 ],
            "A1": [ 2133 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2216 ],
            "COUT": [ 2213 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2217 ],
            "S1": [ 2218 ]
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2136 ],
            "A1": [ 2137 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2219 ],
            "COUT": [ 2216 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2220 ],
            "S1": [ 2221 ]
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2222 ],
            "A1": [ 2223 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2224 ],
            "COUT": [ 2219 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2225 ],
            "S1": [ 2226 ]
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2153 ],
            "A1": [ 2154 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2227 ],
            "COUT": [ 2224 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2228 ],
            "S1": [ 2229 ]
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2230 ],
            "A1": [ 2231 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2227 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2232 ],
            "S1": [ 2233 ]
          }
        },
        "_173_CCU2C_S0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2196 ],
            "B1": [ 2197 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2234 ],
            "COUT": [ 2190 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2085 ],
            "S1": [ 2081 ]
          }
        },
        "_173_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2222 ],
            "B1": [ 2223 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2156 ],
            "COUT": [ 2138 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2111 ],
            "S1": [ 2109 ]
          }
        },
        "_173_CCU2C_S0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2201 ],
            "B1": [ 2202 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2235 ],
            "COUT": [ 2234 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2089 ],
            "S1": [ 2087 ]
          }
        },
        "_173_CCU2C_S0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2206 ],
            "B1": [ 2207 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2236 ],
            "COUT": [ 2235 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2093 ],
            "S1": [ 2091 ]
          }
        },
        "_173_CCU2C_S0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2211 ],
            "B1": [ 2212 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2135 ],
            "COUT": [ 2236 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2097 ],
            "S1": [ 2095 ]
          }
        },
        "_173_CCU2C_S0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 5 ],
            "A1": [ 6 ],
            "B0": [ 2230 ],
            "B1": [ 2231 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2155 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2119 ],
            "S1": [ 2117 ]
          }
        },
        "_173_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2237 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2238 ],
            "COUT": [ 2239 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2037 ],
            "S1": [ 2240 ]
          }
        },
        "_173_CCU2C_S0_3_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2241 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2242 ],
            "COUT": [ 2243 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2237 ],
            "S1": [ 2244 ]
          }
        },
        "_173_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2245 ],
            "B1": [ 2246 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2247 ],
            "COUT": [ 2238 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2061 ],
            "S1": [ 2039 ]
          }
        },
        "_173_CCU2C_S0_4_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2248 ],
            "A1": [ 2249 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2250 ],
            "COUT": [ 2242 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2245 ],
            "S1": [ 2246 ]
          }
        },
        "_173_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2251 ],
            "B1": [ 2252 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2253 ],
            "COUT": [ 2247 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2105 ],
            "S1": [ 2083 ]
          }
        },
        "_173_CCU2C_S0_5_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2254 ],
            "A1": [ 2255 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2256 ],
            "COUT": [ 2250 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2251 ],
            "S1": [ 2252 ]
          }
        },
        "_173_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2257 ],
            "B1": [ 2258 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2259 ],
            "COUT": [ 2253 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2124 ],
            "S1": [ 2122 ]
          }
        },
        "_173_CCU2C_S0_6_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2260 ],
            "A1": [ 2261 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2262 ],
            "COUT": [ 2256 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2257 ],
            "S1": [ 2258 ]
          }
        },
        "_173_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2263 ],
            "B1": [ 2264 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2265 ],
            "COUT": [ 2259 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2128 ],
            "S1": [ 2126 ]
          }
        },
        "_173_CCU2C_S0_7_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2266 ],
            "A1": [ 2267 ],
            "B0": [ 2268 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2269 ],
            "COUT": [ 2262 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2263 ],
            "S1": [ 2264 ]
          }
        },
        "_173_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2270 ],
            "B1": [ 2271 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2272 ],
            "COUT": [ 2265 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2041 ],
            "S1": [ 2130 ]
          }
        },
        "_173_CCU2C_S0_8_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2273 ],
            "A1": [ 2274 ],
            "B0": [ 2275 ],
            "B1": [ 2276 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2277 ],
            "COUT": [ 2269 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2270 ],
            "S1": [ 2271 ]
          }
        },
        "_173_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:329.19-329.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 1709 ],
            "A1": [ 1707 ],
            "A10": [ 1687 ],
            "A11": [ 1685 ],
            "A12": [ 1683 ],
            "A13": [ 1681 ],
            "A14": [ 1679 ],
            "A15": [ 1677 ],
            "A16": [ 1675 ],
            "A17": [ 1673 ],
            "A2": [ 1705 ],
            "A3": [ 1703 ],
            "A4": [ 1701 ],
            "A5": [ 1699 ],
            "A6": [ 1697 ],
            "A7": [ 1695 ],
            "A8": [ 1693 ],
            "A9": [ 1691 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 2193 ],
            "P1": [ 2194 ],
            "P10": [ 2160 ],
            "P11": [ 2161 ],
            "P12": [ 2150 ],
            "P13": [ 2151 ],
            "P14": [ 2143 ],
            "P15": [ 2144 ],
            "P16": [ 2278 ],
            "P17": [ 2279 ],
            "P18": [ 2275 ],
            "P19": [ 2276 ],
            "P2": [ 2186 ],
            "P20": [ 2268 ],
            "P21": [ 2280 ],
            "P22": [ 2281 ],
            "P23": [ 2282 ],
            "P24": [ 2283 ],
            "P25": [ 2284 ],
            "P26": [ 2285 ],
            "P27": [ 2286 ],
            "P28": [ 2287 ],
            "P29": [ 2288 ],
            "P3": [ 2185 ],
            "P30": [ 2289 ],
            "P31": [ 2290 ],
            "P32": [ 2291 ],
            "P33": [ 2292 ],
            "P34": [ 2293 ],
            "P35": [ 2294 ],
            "P4": [ 2178 ],
            "P5": [ 2179 ],
            "P6": [ 2172 ],
            "P7": [ 2173 ],
            "P8": [ 2166 ],
            "P9": [ 2167 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_173_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:329.19-329.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 1748 ],
            "A1": [ 1747 ],
            "A10": [ 1727 ],
            "A11": [ 1725 ],
            "A12": [ 1723 ],
            "A13": [ 1721 ],
            "A14": [ 1719 ],
            "A15": [ 1717 ],
            "A16": [ 1715 ],
            "A17": [ 1713 ],
            "A2": [ 1745 ],
            "A3": [ 1743 ],
            "A4": [ 1741 ],
            "A5": [ 1739 ],
            "A6": [ 1737 ],
            "A7": [ 1735 ],
            "A8": [ 1731 ],
            "A9": [ 1729 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 2230 ],
            "P1": [ 2231 ],
            "P10": [ 2211 ],
            "P11": [ 2212 ],
            "P12": [ 2206 ],
            "P13": [ 2207 ],
            "P14": [ 2201 ],
            "P15": [ 2202 ],
            "P16": [ 2196 ],
            "P17": [ 2197 ],
            "P18": [ 2191 ],
            "P19": [ 2192 ],
            "P2": [ 2153 ],
            "P20": [ 2184 ],
            "P21": [ 2295 ],
            "P22": [ 2296 ],
            "P23": [ 2297 ],
            "P24": [ 2298 ],
            "P25": [ 2299 ],
            "P26": [ 2300 ],
            "P27": [ 2301 ],
            "P28": [ 2302 ],
            "P29": [ 2303 ],
            "P3": [ 2154 ],
            "P30": [ 2304 ],
            "P31": [ 2305 ],
            "P32": [ 2306 ],
            "P33": [ 2307 ],
            "P34": [ 2308 ],
            "P35": [ 2309 ],
            "P4": [ 2222 ],
            "P5": [ 2223 ],
            "P6": [ 2136 ],
            "P7": [ 2137 ],
            "P8": [ 2132 ],
            "P9": [ 2133 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_173_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:329.19-329.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 1671 ],
            "A1": [ 1669 ],
            "A10": [ 1667 ],
            "A11": [ 1665 ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ 1758 ],
            "A3": [ 1756 ],
            "A4": [ 1754 ],
            "A5": [ 1752 ],
            "A6": [ 1750 ],
            "A7": [ 1733 ],
            "A8": [ 1711 ],
            "A9": [ 1689 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 2273 ],
            "P1": [ 2274 ],
            "P10": [ 2241 ],
            "P11": [ 2310 ],
            "P12": [ 2311 ],
            "P13": [ 2312 ],
            "P14": [ 2313 ],
            "P15": [ 2314 ],
            "P16": [ 2315 ],
            "P17": [ 2316 ],
            "P18": [ 2317 ],
            "P19": [ 2318 ],
            "P2": [ 2266 ],
            "P20": [ 2319 ],
            "P21": [ 2320 ],
            "P22": [ 2321 ],
            "P23": [ 2322 ],
            "P24": [ 2323 ],
            "P25": [ 2324 ],
            "P26": [ 2325 ],
            "P27": [ 2326 ],
            "P28": [ 2327 ],
            "P29": [ 2328 ],
            "P3": [ 2267 ],
            "P30": [ 2329 ],
            "P31": [ 2330 ],
            "P32": [ 2331 ],
            "P33": [ 2332 ],
            "P34": [ 2333 ],
            "P35": [ 2334 ],
            "P4": [ 2260 ],
            "P5": [ 2261 ],
            "P6": [ 2254 ],
            "P7": [ 2255 ],
            "P8": [ 2248 ],
            "P9": [ 2249 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_173_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2335 ],
            "B1": [ 2336 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2142 ],
            "COUT": [ 2272 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2045 ],
            "S1": [ 2043 ]
          }
        },
        "_173_CCU2C_S0_9_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2278 ],
            "A1": [ 2279 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2146 ],
            "COUT": [ 2277 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2335 ],
            "S1": [ 2336 ]
          }
        },
        "_175_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 8 ],
            "D": [ 2337 ],
            "Z": [ 2036 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2040 ],
            "A1": [ 2038 ],
            "B0": [ 2039 ],
            "B1": [ 2037 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2338 ],
            "COUT": [ 2337 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2339 ],
            "S1": [ 2340 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2084 ],
            "A1": [ 2062 ],
            "B0": [ 2083 ],
            "B1": [ 2061 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2341 ],
            "COUT": [ 2338 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2342 ],
            "S1": [ 2343 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2123 ],
            "A1": [ 2106 ],
            "B0": [ 2122 ],
            "B1": [ 2105 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2344 ],
            "COUT": [ 2341 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2345 ],
            "S1": [ 2346 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2127 ],
            "A1": [ 2125 ],
            "B0": [ 2126 ],
            "B1": [ 2124 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2347 ],
            "COUT": [ 2344 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2348 ],
            "S1": [ 2349 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2131 ],
            "A1": [ 2129 ],
            "B0": [ 2130 ],
            "B1": [ 2128 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2350 ],
            "COUT": [ 2347 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2351 ],
            "S1": [ 2352 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2044 ],
            "A1": [ 2042 ],
            "B0": [ 2043 ],
            "B1": [ 2041 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2353 ],
            "COUT": [ 2350 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2354 ],
            "S1": [ 2355 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2048 ],
            "A1": [ 2046 ],
            "B0": [ 2047 ],
            "B1": [ 2045 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2356 ],
            "COUT": [ 2353 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2357 ],
            "S1": [ 2358 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2052 ],
            "A1": [ 2050 ],
            "B0": [ 2051 ],
            "B1": [ 2049 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2359 ],
            "COUT": [ 2356 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2360 ],
            "S1": [ 2361 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2056 ],
            "A1": [ 2054 ],
            "B0": [ 2055 ],
            "B1": [ 2053 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2362 ],
            "COUT": [ 2359 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2363 ],
            "S1": [ 2364 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2060 ],
            "A1": [ 2058 ],
            "B0": [ 2059 ],
            "B1": [ 2057 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2365 ],
            "COUT": [ 2362 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2366 ],
            "S1": [ 2367 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2066 ],
            "A1": [ 2064 ],
            "B0": [ 2065 ],
            "B1": [ 2063 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2368 ],
            "COUT": [ 2365 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2369 ],
            "S1": [ 2370 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2070 ],
            "A1": [ 2068 ],
            "B0": [ 2069 ],
            "B1": [ 2067 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2371 ],
            "COUT": [ 2368 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2372 ],
            "S1": [ 2373 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2074 ],
            "A1": [ 2072 ],
            "B0": [ 2073 ],
            "B1": [ 2071 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2374 ],
            "COUT": [ 2371 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2375 ],
            "S1": [ 2376 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2078 ],
            "A1": [ 2076 ],
            "B0": [ 2077 ],
            "B1": [ 2075 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2377 ],
            "COUT": [ 2374 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2378 ],
            "S1": [ 2379 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2082 ],
            "A1": [ 2080 ],
            "B0": [ 2081 ],
            "B1": [ 2079 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2380 ],
            "COUT": [ 2377 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2381 ],
            "S1": [ 2382 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2088 ],
            "A1": [ 2086 ],
            "B0": [ 2087 ],
            "B1": [ 2085 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2383 ],
            "COUT": [ 2380 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2384 ],
            "S1": [ 2385 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2092 ],
            "A1": [ 2090 ],
            "B0": [ 2091 ],
            "B1": [ 2089 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2386 ],
            "COUT": [ 2383 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2387 ],
            "S1": [ 2388 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2096 ],
            "A1": [ 2094 ],
            "B0": [ 2095 ],
            "B1": [ 2093 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2389 ],
            "COUT": [ 2386 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2390 ],
            "S1": [ 2391 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2100 ],
            "A1": [ 2098 ],
            "B0": [ 2099 ],
            "B1": [ 2097 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2392 ],
            "COUT": [ 2389 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2393 ],
            "S1": [ 2394 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2104 ],
            "A1": [ 2102 ],
            "B0": [ 2103 ],
            "B1": [ 2101 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2395 ],
            "COUT": [ 2392 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2396 ],
            "S1": [ 2397 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2110 ],
            "A1": [ 2108 ],
            "B0": [ 2109 ],
            "B1": [ 2107 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2398 ],
            "COUT": [ 2395 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2399 ],
            "S1": [ 2400 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2114 ],
            "A1": [ 2112 ],
            "B0": [ 2113 ],
            "B1": [ 2111 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2401 ],
            "COUT": [ 2398 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2402 ],
            "S1": [ 2403 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2118 ],
            "A1": [ 2116 ],
            "B0": [ 2117 ],
            "B1": [ 2115 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2404 ],
            "COUT": [ 2401 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2405 ],
            "S1": [ 2406 ]
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2121 ],
            "A1": [ 2120 ],
            "B0": [ 4 ],
            "B1": [ 2119 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2404 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2407 ],
            "S1": [ 2408 ]
          }
        },
        "_181_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2410 ],
            "LSR": [ 545 ],
            "Q": [ 2411 ]
          }
        },
        "_181_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2412 ],
            "LSR": [ 545 ],
            "Q": [ 2413 ]
          }
        },
        "_181_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2414 ],
            "LSR": [ 545 ],
            "Q": [ 2415 ]
          }
        },
        "_181_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2416 ],
            "LSR": [ 545 ],
            "Q": [ 2417 ]
          }
        },
        "_181_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2418 ],
            "LSR": [ 545 ],
            "Q": [ 2419 ]
          }
        },
        "_181_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2420 ],
            "LSR": [ 545 ],
            "Q": [ 2421 ]
          }
        },
        "_181_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2422 ],
            "LSR": [ 545 ],
            "Q": [ 2423 ]
          }
        },
        "_181_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2424 ],
            "LSR": [ 545 ],
            "Q": [ 2425 ]
          }
        },
        "_181_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2426 ],
            "LSR": [ 545 ],
            "Q": [ 2427 ]
          }
        },
        "_181_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2428 ],
            "LSR": [ 545 ],
            "Q": [ 2429 ]
          }
        },
        "_181_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2430 ],
            "LSR": [ 545 ],
            "Q": [ 2431 ]
          }
        },
        "_181_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2432 ],
            "LSR": [ 545 ],
            "Q": [ 2433 ]
          }
        },
        "_181_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2434 ],
            "LSR": [ 545 ],
            "Q": [ 2435 ]
          }
        },
        "_181_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2436 ],
            "LSR": [ 545 ],
            "Q": [ 2437 ]
          }
        },
        "_181_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2438 ],
            "LSR": [ 545 ],
            "Q": [ 2439 ]
          }
        },
        "_181_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2440 ],
            "LSR": [ 545 ],
            "Q": [ 2441 ]
          }
        },
        "_181_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2442 ],
            "LSR": [ 545 ],
            "Q": [ 2443 ]
          }
        },
        "_181_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2444 ],
            "LSR": [ 545 ],
            "Q": [ 2445 ]
          }
        },
        "_181_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2446 ],
            "LSR": [ 545 ],
            "Q": [ 2447 ]
          }
        },
        "_181_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2448 ],
            "LSR": [ 545 ],
            "Q": [ 2449 ]
          }
        },
        "_181_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2450 ],
            "LSR": [ 545 ],
            "Q": [ 2451 ]
          }
        },
        "_181_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2452 ],
            "LSR": [ 545 ],
            "Q": [ 2453 ]
          }
        },
        "_181_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2454 ],
            "LSR": [ 545 ],
            "Q": [ 2455 ]
          }
        },
        "_181_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2456 ],
            "LSR": [ 545 ],
            "Q": [ 2457 ]
          }
        },
        "_181_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2458 ],
            "LSR": [ 545 ],
            "Q": [ 2459 ]
          }
        },
        "_181_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2460 ],
            "LSR": [ 545 ],
            "Q": [ 2461 ]
          }
        },
        "_181_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2462 ],
            "LSR": [ 545 ],
            "Q": [ 2463 ]
          }
        },
        "_181_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2464 ],
            "LSR": [ 545 ],
            "Q": [ 2465 ]
          }
        },
        "_181_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2466 ],
            "LSR": [ 545 ],
            "Q": [ 2467 ]
          }
        },
        "_181_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2468 ],
            "LSR": [ 545 ],
            "Q": [ 2469 ]
          }
        },
        "_181_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2470 ],
            "LSR": [ 545 ],
            "Q": [ 2471 ]
          }
        },
        "_181_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2472 ],
            "LSR": [ 545 ],
            "Q": [ 2473 ]
          }
        },
        "_181_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2474 ],
            "LSR": [ 545 ],
            "Q": [ 2475 ]
          }
        },
        "_181_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2476 ],
            "LSR": [ 545 ],
            "Q": [ 2477 ]
          }
        },
        "_181_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2478 ],
            "LSR": [ 545 ],
            "Q": [ 2479 ]
          }
        },
        "_181_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2480 ],
            "LSR": [ 545 ],
            "Q": [ 2481 ]
          }
        },
        "_181_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2482 ],
            "LSR": [ 545 ],
            "Q": [ 2483 ]
          }
        },
        "_181_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2484 ],
            "LSR": [ 545 ],
            "Q": [ 2485 ]
          }
        },
        "_181_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2486 ],
            "LSR": [ 545 ],
            "Q": [ 2487 ]
          }
        },
        "_181_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2488 ],
            "LSR": [ 545 ],
            "Q": [ 2489 ]
          }
        },
        "_181_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2490 ],
            "LSR": [ 545 ],
            "Q": [ 2491 ]
          }
        },
        "_181_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2492 ],
            "LSR": [ 545 ],
            "Q": [ 2493 ]
          }
        },
        "_181_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 4 ],
            "LSR": [ 545 ],
            "Q": [ 2494 ]
          }
        },
        "_181_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2495 ],
            "LSR": [ 545 ],
            "Q": [ 2496 ]
          }
        },
        "_181_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2497 ],
            "LSR": [ 545 ],
            "Q": [ 2498 ]
          }
        },
        "_181_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2499 ],
            "LSR": [ 545 ],
            "Q": [ 2500 ]
          }
        },
        "_181_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2501 ],
            "LSR": [ 545 ],
            "Q": [ 2502 ]
          }
        },
        "_181_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:352.5-357.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 2409 ],
            "CLK": [ 3 ],
            "DI": [ 2503 ],
            "LSR": [ 545 ],
            "Q": [ 2504 ]
          }
        },
        "_187_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2505 ],
            "B1": [ 2506 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2507 ],
            "COUT": [ 2508 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2474 ],
            "S1": [ 2472 ]
          }
        },
        "_187_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2509 ],
            "B1": [ 2510 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2511 ],
            "COUT": [ 2507 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2480 ],
            "S1": [ 2476 ]
          }
        },
        "_187_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2512 ],
            "B1": [ 2513 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2514 ],
            "COUT": [ 2515 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2422 ],
            "S1": [ 2420 ]
          }
        },
        "_187_CCU2C_S0_10_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2516 ],
            "A1": [ 2517 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2518 ],
            "COUT": [ 2519 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2512 ],
            "S1": [ 2513 ]
          }
        },
        "_187_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2520 ],
            "B1": [ 2521 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2522 ],
            "COUT": [ 2514 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2426 ],
            "S1": [ 2424 ]
          }
        },
        "_187_CCU2C_S0_11_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2523 ],
            "A1": [ 2524 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2525 ],
            "COUT": [ 2518 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2520 ],
            "S1": [ 2521 ]
          }
        },
        "_187_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 7 ],
            "A1": [ "0" ],
            "B0": [ 2526 ],
            "B1": [ 2527 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2528 ],
            "COUT": [ 2529 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2488 ],
            "S1": [ 2486 ]
          }
        },
        "_187_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2530 ],
            "B1": [ 2531 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2532 ],
            "COUT": [ 2522 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2430 ],
            "S1": [ 2428 ]
          }
        },
        "_187_CCU2C_S0_13_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2533 ],
            "A1": [ 2534 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2535 ],
            "COUT": [ 2525 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2530 ],
            "S1": [ 2531 ]
          }
        },
        "_187_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2536 ],
            "B1": [ 2537 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2538 ],
            "COUT": [ 2532 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2436 ],
            "S1": [ 2432 ]
          }
        },
        "_187_CCU2C_S0_14_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2539 ],
            "A1": [ 2540 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2541 ],
            "COUT": [ 2535 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2536 ],
            "S1": [ 2537 ]
          }
        },
        "_187_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2542 ],
            "B1": [ 2543 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2544 ],
            "COUT": [ 2538 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2440 ],
            "S1": [ 2438 ]
          }
        },
        "_187_CCU2C_S0_15_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2545 ],
            "A1": [ 2546 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2547 ],
            "COUT": [ 2541 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2542 ],
            "S1": [ 2543 ]
          }
        },
        "_187_CCU2C_S0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2548 ],
            "B1": [ 2549 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2550 ],
            "COUT": [ 2544 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2444 ],
            "S1": [ 2442 ]
          }
        },
        "_187_CCU2C_S0_16_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2551 ],
            "A1": [ 2552 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2553 ],
            "COUT": [ 2547 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2548 ],
            "S1": [ 2549 ]
          }
        },
        "_187_CCU2C_S0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2554 ],
            "B1": [ 2555 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2556 ],
            "COUT": [ 2550 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2448 ],
            "S1": [ 2446 ]
          }
        },
        "_187_CCU2C_S0_17_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2557 ],
            "A1": [ 2558 ],
            "B0": [ 2559 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2560 ],
            "COUT": [ 2553 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2554 ],
            "S1": [ 2555 ]
          }
        },
        "_187_CCU2C_S0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2561 ],
            "B1": [ 2562 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2563 ],
            "COUT": [ 2556 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2452 ],
            "S1": [ 2450 ]
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2564 ],
            "A1": [ 2565 ],
            "B0": [ 2566 ],
            "B1": [ 2567 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2568 ],
            "COUT": [ 2560 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2561 ],
            "S1": [ 2562 ]
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2569 ],
            "A1": [ 2570 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2571 ],
            "COUT": [ 2568 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2572 ],
            "S1": [ 2573 ]
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2574 ],
            "A1": [ 2575 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2576 ],
            "COUT": [ 2571 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2577 ],
            "S1": [ 2578 ]
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2579 ],
            "A1": [ 2580 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2581 ],
            "COUT": [ 2576 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2582 ],
            "S1": [ 2583 ]
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2584 ],
            "A1": [ 2585 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2586 ],
            "COUT": [ 2581 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2587 ],
            "S1": [ 2588 ]
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2505 ],
            "A1": [ 2506 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2589 ],
            "COUT": [ 2586 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2590 ],
            "S1": [ 2591 ]
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2509 ],
            "A1": [ 2510 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2592 ],
            "COUT": [ 2589 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2593 ],
            "S1": [ 2594 ]
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2595 ],
            "A1": [ 2596 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2597 ],
            "COUT": [ 2592 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2598 ],
            "S1": [ 2599 ]
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2526 ],
            "A1": [ 2527 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2600 ],
            "COUT": [ 2597 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2601 ],
            "S1": [ 2602 ]
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2603 ],
            "A1": [ 2604 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2600 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2605 ],
            "S1": [ 2606 ]
          }
        },
        "_187_CCU2C_S0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2569 ],
            "B1": [ 2570 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2607 ],
            "COUT": [ 2563 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2458 ],
            "S1": [ 2454 ]
          }
        },
        "_187_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2595 ],
            "B1": [ 2596 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2529 ],
            "COUT": [ 2511 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2484 ],
            "S1": [ 2482 ]
          }
        },
        "_187_CCU2C_S0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2574 ],
            "B1": [ 2575 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2608 ],
            "COUT": [ 2607 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2462 ],
            "S1": [ 2460 ]
          }
        },
        "_187_CCU2C_S0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2579 ],
            "B1": [ 2580 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2609 ],
            "COUT": [ 2608 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2466 ],
            "S1": [ 2464 ]
          }
        },
        "_187_CCU2C_S0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2584 ],
            "B1": [ 2585 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2508 ],
            "COUT": [ 2609 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2470 ],
            "S1": [ 2468 ]
          }
        },
        "_187_CCU2C_S0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 5 ],
            "A1": [ 6 ],
            "B0": [ 2603 ],
            "B1": [ 2604 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2528 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2492 ],
            "S1": [ 2490 ]
          }
        },
        "_187_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2610 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2611 ],
            "COUT": [ 2612 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2410 ],
            "S1": [ 2613 ]
          }
        },
        "_187_CCU2C_S0_3_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2614 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2615 ],
            "COUT": [ 2616 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2610 ],
            "S1": [ 2617 ]
          }
        },
        "_187_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2618 ],
            "B1": [ 2619 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2620 ],
            "COUT": [ 2611 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2434 ],
            "S1": [ 2412 ]
          }
        },
        "_187_CCU2C_S0_4_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2621 ],
            "A1": [ 2622 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2623 ],
            "COUT": [ 2615 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2618 ],
            "S1": [ 2619 ]
          }
        },
        "_187_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2624 ],
            "B1": [ 2625 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2626 ],
            "COUT": [ 2620 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2478 ],
            "S1": [ 2456 ]
          }
        },
        "_187_CCU2C_S0_5_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2627 ],
            "A1": [ 2628 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2629 ],
            "COUT": [ 2623 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2624 ],
            "S1": [ 2625 ]
          }
        },
        "_187_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2630 ],
            "B1": [ 2631 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2632 ],
            "COUT": [ 2626 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2497 ],
            "S1": [ 2495 ]
          }
        },
        "_187_CCU2C_S0_6_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2633 ],
            "A1": [ 2634 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2635 ],
            "COUT": [ 2629 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2630 ],
            "S1": [ 2631 ]
          }
        },
        "_187_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2636 ],
            "B1": [ 2637 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2638 ],
            "COUT": [ 2632 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2501 ],
            "S1": [ 2499 ]
          }
        },
        "_187_CCU2C_S0_7_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2639 ],
            "A1": [ 2640 ],
            "B0": [ 2641 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2642 ],
            "COUT": [ 2635 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2636 ],
            "S1": [ 2637 ]
          }
        },
        "_187_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2643 ],
            "B1": [ 2644 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2645 ],
            "COUT": [ 2638 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2414 ],
            "S1": [ 2503 ]
          }
        },
        "_187_CCU2C_S0_8_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2646 ],
            "A1": [ 2647 ],
            "B0": [ 2648 ],
            "B1": [ 2649 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2650 ],
            "COUT": [ 2642 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2643 ],
            "S1": [ 2644 ]
          }
        },
        "_187_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:344.19-344.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 2082 ],
            "A1": [ 2080 ],
            "A10": [ 2060 ],
            "A11": [ 2058 ],
            "A12": [ 2056 ],
            "A13": [ 2054 ],
            "A14": [ 2052 ],
            "A15": [ 2050 ],
            "A16": [ 2048 ],
            "A17": [ 2046 ],
            "A2": [ 2078 ],
            "A3": [ 2076 ],
            "A4": [ 2074 ],
            "A5": [ 2072 ],
            "A6": [ 2070 ],
            "A7": [ 2068 ],
            "A8": [ 2066 ],
            "A9": [ 2064 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 2566 ],
            "P1": [ 2567 ],
            "P10": [ 2533 ],
            "P11": [ 2534 ],
            "P12": [ 2523 ],
            "P13": [ 2524 ],
            "P14": [ 2516 ],
            "P15": [ 2517 ],
            "P16": [ 2651 ],
            "P17": [ 2652 ],
            "P18": [ 2648 ],
            "P19": [ 2649 ],
            "P2": [ 2559 ],
            "P20": [ 2641 ],
            "P21": [ 2653 ],
            "P22": [ 2654 ],
            "P23": [ 2655 ],
            "P24": [ 2656 ],
            "P25": [ 2657 ],
            "P26": [ 2658 ],
            "P27": [ 2659 ],
            "P28": [ 2660 ],
            "P29": [ 2661 ],
            "P3": [ 2558 ],
            "P30": [ 2662 ],
            "P31": [ 2663 ],
            "P32": [ 2664 ],
            "P33": [ 2665 ],
            "P34": [ 2666 ],
            "P35": [ 2667 ],
            "P4": [ 2551 ],
            "P5": [ 2552 ],
            "P6": [ 2545 ],
            "P7": [ 2546 ],
            "P8": [ 2539 ],
            "P9": [ 2540 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_187_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:344.19-344.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 2121 ],
            "A1": [ 2120 ],
            "A10": [ 2100 ],
            "A11": [ 2098 ],
            "A12": [ 2096 ],
            "A13": [ 2094 ],
            "A14": [ 2092 ],
            "A15": [ 2090 ],
            "A16": [ 2088 ],
            "A17": [ 2086 ],
            "A2": [ 2118 ],
            "A3": [ 2116 ],
            "A4": [ 2114 ],
            "A5": [ 2112 ],
            "A6": [ 2110 ],
            "A7": [ 2108 ],
            "A8": [ 2104 ],
            "A9": [ 2102 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 2603 ],
            "P1": [ 2604 ],
            "P10": [ 2584 ],
            "P11": [ 2585 ],
            "P12": [ 2579 ],
            "P13": [ 2580 ],
            "P14": [ 2574 ],
            "P15": [ 2575 ],
            "P16": [ 2569 ],
            "P17": [ 2570 ],
            "P18": [ 2564 ],
            "P19": [ 2565 ],
            "P2": [ 2526 ],
            "P20": [ 2557 ],
            "P21": [ 2668 ],
            "P22": [ 2669 ],
            "P23": [ 2670 ],
            "P24": [ 2671 ],
            "P25": [ 2672 ],
            "P26": [ 2673 ],
            "P27": [ 2674 ],
            "P28": [ 2675 ],
            "P29": [ 2676 ],
            "P3": [ 2527 ],
            "P30": [ 2677 ],
            "P31": [ 2678 ],
            "P32": [ 2679 ],
            "P33": [ 2680 ],
            "P34": [ 2681 ],
            "P35": [ 2682 ],
            "P4": [ 2595 ],
            "P5": [ 2596 ],
            "P6": [ 2509 ],
            "P7": [ 2510 ],
            "P8": [ 2505 ],
            "P9": [ 2506 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_187_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:344.19-344.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 2044 ],
            "A1": [ 2042 ],
            "A10": [ 2040 ],
            "A11": [ 2038 ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ 2131 ],
            "A3": [ 2129 ],
            "A4": [ 2127 ],
            "A5": [ 2125 ],
            "A6": [ 2123 ],
            "A7": [ 2106 ],
            "A8": [ 2084 ],
            "A9": [ 2062 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 2646 ],
            "P1": [ 2647 ],
            "P10": [ 2614 ],
            "P11": [ 2683 ],
            "P12": [ 2684 ],
            "P13": [ 2685 ],
            "P14": [ 2686 ],
            "P15": [ 2687 ],
            "P16": [ 2688 ],
            "P17": [ 2689 ],
            "P18": [ 2690 ],
            "P19": [ 2691 ],
            "P2": [ 2639 ],
            "P20": [ 2692 ],
            "P21": [ 2693 ],
            "P22": [ 2694 ],
            "P23": [ 2695 ],
            "P24": [ 2696 ],
            "P25": [ 2697 ],
            "P26": [ 2698 ],
            "P27": [ 2699 ],
            "P28": [ 2700 ],
            "P29": [ 2701 ],
            "P3": [ 2640 ],
            "P30": [ 2702 ],
            "P31": [ 2703 ],
            "P32": [ 2704 ],
            "P33": [ 2705 ],
            "P34": [ 2706 ],
            "P35": [ 2707 ],
            "P4": [ 2633 ],
            "P5": [ 2634 ],
            "P6": [ 2627 ],
            "P7": [ 2628 ],
            "P8": [ 2621 ],
            "P9": [ 2622 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_187_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2708 ],
            "B1": [ 2709 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2515 ],
            "COUT": [ 2645 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2418 ],
            "S1": [ 2416 ]
          }
        },
        "_187_CCU2C_S0_9_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2651 ],
            "A1": [ 2652 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2519 ],
            "COUT": [ 2650 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2708 ],
            "S1": [ 2709 ]
          }
        },
        "_189_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 8 ],
            "D": [ 2710 ],
            "Z": [ 2409 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2413 ],
            "A1": [ 2411 ],
            "B0": [ 2412 ],
            "B1": [ 2410 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2711 ],
            "COUT": [ 2710 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2712 ],
            "S1": [ 2713 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2457 ],
            "A1": [ 2435 ],
            "B0": [ 2456 ],
            "B1": [ 2434 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2714 ],
            "COUT": [ 2711 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2715 ],
            "S1": [ 2716 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2496 ],
            "A1": [ 2479 ],
            "B0": [ 2495 ],
            "B1": [ 2478 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2717 ],
            "COUT": [ 2714 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2718 ],
            "S1": [ 2719 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2500 ],
            "A1": [ 2498 ],
            "B0": [ 2499 ],
            "B1": [ 2497 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2720 ],
            "COUT": [ 2717 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2721 ],
            "S1": [ 2722 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2504 ],
            "A1": [ 2502 ],
            "B0": [ 2503 ],
            "B1": [ 2501 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2723 ],
            "COUT": [ 2720 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2724 ],
            "S1": [ 2725 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2417 ],
            "A1": [ 2415 ],
            "B0": [ 2416 ],
            "B1": [ 2414 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2726 ],
            "COUT": [ 2723 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2727 ],
            "S1": [ 2728 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2421 ],
            "A1": [ 2419 ],
            "B0": [ 2420 ],
            "B1": [ 2418 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2729 ],
            "COUT": [ 2726 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2730 ],
            "S1": [ 2731 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2425 ],
            "A1": [ 2423 ],
            "B0": [ 2424 ],
            "B1": [ 2422 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2732 ],
            "COUT": [ 2729 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2733 ],
            "S1": [ 2734 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2429 ],
            "A1": [ 2427 ],
            "B0": [ 2428 ],
            "B1": [ 2426 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2735 ],
            "COUT": [ 2732 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2736 ],
            "S1": [ 2737 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2433 ],
            "A1": [ 2431 ],
            "B0": [ 2432 ],
            "B1": [ 2430 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2738 ],
            "COUT": [ 2735 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2739 ],
            "S1": [ 2740 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2439 ],
            "A1": [ 2437 ],
            "B0": [ 2438 ],
            "B1": [ 2436 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2741 ],
            "COUT": [ 2738 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2742 ],
            "S1": [ 2743 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2443 ],
            "A1": [ 2441 ],
            "B0": [ 2442 ],
            "B1": [ 2440 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2744 ],
            "COUT": [ 2741 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2745 ],
            "S1": [ 2746 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2447 ],
            "A1": [ 2445 ],
            "B0": [ 2446 ],
            "B1": [ 2444 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2747 ],
            "COUT": [ 2744 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2748 ],
            "S1": [ 2749 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2451 ],
            "A1": [ 2449 ],
            "B0": [ 2450 ],
            "B1": [ 2448 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2750 ],
            "COUT": [ 2747 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2751 ],
            "S1": [ 2752 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2455 ],
            "A1": [ 2453 ],
            "B0": [ 2454 ],
            "B1": [ 2452 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2753 ],
            "COUT": [ 2750 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2754 ],
            "S1": [ 2755 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2461 ],
            "A1": [ 2459 ],
            "B0": [ 2460 ],
            "B1": [ 2458 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2756 ],
            "COUT": [ 2753 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2757 ],
            "S1": [ 2758 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2465 ],
            "A1": [ 2463 ],
            "B0": [ 2464 ],
            "B1": [ 2462 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2759 ],
            "COUT": [ 2756 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2760 ],
            "S1": [ 2761 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2469 ],
            "A1": [ 2467 ],
            "B0": [ 2468 ],
            "B1": [ 2466 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2762 ],
            "COUT": [ 2759 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2763 ],
            "S1": [ 2764 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2473 ],
            "A1": [ 2471 ],
            "B0": [ 2472 ],
            "B1": [ 2470 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2765 ],
            "COUT": [ 2762 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2766 ],
            "S1": [ 2767 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2477 ],
            "A1": [ 2475 ],
            "B0": [ 2476 ],
            "B1": [ 2474 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2768 ],
            "COUT": [ 2765 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2769 ],
            "S1": [ 2770 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2483 ],
            "A1": [ 2481 ],
            "B0": [ 2482 ],
            "B1": [ 2480 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2771 ],
            "COUT": [ 2768 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2772 ],
            "S1": [ 2773 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2487 ],
            "A1": [ 2485 ],
            "B0": [ 2486 ],
            "B1": [ 2484 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2774 ],
            "COUT": [ 2771 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2775 ],
            "S1": [ 2776 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2491 ],
            "A1": [ 2489 ],
            "B0": [ 2490 ],
            "B1": [ 2488 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 2777 ],
            "COUT": [ 2774 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2778 ],
            "S1": [ 2779 ]
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2494 ],
            "A1": [ 2493 ],
            "B0": [ 4 ],
            "B1": [ 2492 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 2777 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2780 ],
            "S1": [ 2781 ]
          }
        },
        "_198_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2782 ],
            "B1": [ 2783 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2784 ],
            "COUT": [ 2785 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2786 ],
            "S1": [ 2787 ]
          }
        },
        "_198_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2788 ],
            "B1": [ 2789 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2790 ],
            "COUT": [ 2784 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2791 ],
            "S1": [ 2792 ]
          }
        },
        "_198_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2793 ],
            "B1": [ 2794 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2795 ],
            "COUT": [ 2796 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2797 ],
            "S1": [ 2798 ]
          }
        },
        "_198_CCU2C_S0_10_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2799 ],
            "A1": [ 2800 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2801 ],
            "COUT": [ 2802 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2793 ],
            "S1": [ 2794 ]
          }
        },
        "_198_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2803 ],
            "B1": [ 2804 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2805 ],
            "COUT": [ 2795 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2806 ],
            "S1": [ 2807 ]
          }
        },
        "_198_CCU2C_S0_11_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2808 ],
            "A1": [ 2809 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2810 ],
            "COUT": [ 2801 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2803 ],
            "S1": [ 2804 ]
          }
        },
        "_198_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 7 ],
            "A1": [ "0" ],
            "B0": [ 2811 ],
            "B1": [ 2812 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2813 ],
            "COUT": [ 2814 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2815 ],
            "S1": [ 2816 ]
          }
        },
        "_198_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2817 ],
            "B1": [ 2818 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2819 ],
            "COUT": [ 2805 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2820 ],
            "S1": [ 2821 ]
          }
        },
        "_198_CCU2C_S0_13_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2822 ],
            "A1": [ 2823 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2824 ],
            "COUT": [ 2810 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2817 ],
            "S1": [ 2818 ]
          }
        },
        "_198_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2825 ],
            "B1": [ 2826 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2827 ],
            "COUT": [ 2819 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2828 ],
            "S1": [ 2829 ]
          }
        },
        "_198_CCU2C_S0_14_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2830 ],
            "A1": [ 2831 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2832 ],
            "COUT": [ 2824 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2825 ],
            "S1": [ 2826 ]
          }
        },
        "_198_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2833 ],
            "B1": [ 2834 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2835 ],
            "COUT": [ 2827 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2836 ],
            "S1": [ 2837 ]
          }
        },
        "_198_CCU2C_S0_15_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2838 ],
            "A1": [ 2839 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2840 ],
            "COUT": [ 2832 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2833 ],
            "S1": [ 2834 ]
          }
        },
        "_198_CCU2C_S0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2841 ],
            "B1": [ 2842 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2843 ],
            "COUT": [ 2835 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2844 ],
            "S1": [ 2845 ]
          }
        },
        "_198_CCU2C_S0_16_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2846 ],
            "A1": [ 2847 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2848 ],
            "COUT": [ 2840 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2841 ],
            "S1": [ 2842 ]
          }
        },
        "_198_CCU2C_S0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2849 ],
            "B1": [ 2850 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2851 ],
            "COUT": [ 2843 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2852 ],
            "S1": [ 2853 ]
          }
        },
        "_198_CCU2C_S0_17_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2854 ],
            "A1": [ 2855 ],
            "B0": [ 2856 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2857 ],
            "COUT": [ 2848 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2849 ],
            "S1": [ 2850 ]
          }
        },
        "_198_CCU2C_S0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2858 ],
            "B1": [ 2859 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2860 ],
            "COUT": [ 2851 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2861 ],
            "S1": [ 2862 ]
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2863 ],
            "A1": [ 2864 ],
            "B0": [ 2865 ],
            "B1": [ 2866 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2867 ],
            "COUT": [ 2857 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2858 ],
            "S1": [ 2859 ]
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2868 ],
            "A1": [ 2869 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2870 ],
            "COUT": [ 2867 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2871 ],
            "S1": [ 2872 ]
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2873 ],
            "A1": [ 2874 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2875 ],
            "COUT": [ 2870 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2876 ],
            "S1": [ 2877 ]
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2878 ],
            "A1": [ 2879 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2880 ],
            "COUT": [ 2875 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2881 ],
            "S1": [ 2882 ]
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2883 ],
            "A1": [ 2884 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2885 ],
            "COUT": [ 2880 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2886 ],
            "S1": [ 2887 ]
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2782 ],
            "A1": [ 2783 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2888 ],
            "COUT": [ 2885 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2889 ],
            "S1": [ 2890 ]
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2788 ],
            "A1": [ 2789 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2891 ],
            "COUT": [ 2888 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2892 ],
            "S1": [ 2893 ]
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2894 ],
            "A1": [ 2895 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2896 ],
            "COUT": [ 2891 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2897 ],
            "S1": [ 2898 ]
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2811 ],
            "A1": [ 2812 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2899 ],
            "COUT": [ 2896 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2900 ],
            "S1": [ 2901 ]
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2902 ],
            "A1": [ 2903 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2899 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2904 ],
            "S1": [ 2905 ]
          }
        },
        "_198_CCU2C_S0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2868 ],
            "B1": [ 2869 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2906 ],
            "COUT": [ 2860 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2907 ],
            "S1": [ 2908 ]
          }
        },
        "_198_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2894 ],
            "B1": [ 2895 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2814 ],
            "COUT": [ 2790 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2909 ],
            "S1": [ 2910 ]
          }
        },
        "_198_CCU2C_S0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2873 ],
            "B1": [ 2874 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2911 ],
            "COUT": [ 2906 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2912 ],
            "S1": [ 2913 ]
          }
        },
        "_198_CCU2C_S0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2878 ],
            "B1": [ 2879 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2914 ],
            "COUT": [ 2911 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2915 ],
            "S1": [ 2916 ]
          }
        },
        "_198_CCU2C_S0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2883 ],
            "B1": [ 2884 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2785 ],
            "COUT": [ 2914 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2917 ],
            "S1": [ 2918 ]
          }
        },
        "_198_CCU2C_S0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 5 ],
            "A1": [ 6 ],
            "B0": [ 2902 ],
            "B1": [ 2903 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 2813 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2919 ],
            "S1": [ 2920 ]
          }
        },
        "_198_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2921 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2922 ],
            "COUT": [ 2923 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2924 ],
            "S1": [ 2925 ]
          }
        },
        "_198_CCU2C_S0_3_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2926 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2927 ],
            "COUT": [ 2928 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2921 ],
            "S1": [ 2929 ]
          }
        },
        "_198_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2930 ],
            "B1": [ 2931 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2932 ],
            "COUT": [ 2922 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2933 ],
            "S1": [ 2934 ]
          }
        },
        "_198_CCU2C_S0_4_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2935 ],
            "A1": [ 2936 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2937 ],
            "COUT": [ 2927 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2930 ],
            "S1": [ 2931 ]
          }
        },
        "_198_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2938 ],
            "B1": [ 2939 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2940 ],
            "COUT": [ 2932 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2941 ],
            "S1": [ 2942 ]
          }
        },
        "_198_CCU2C_S0_5_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2943 ],
            "A1": [ 2944 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2945 ],
            "COUT": [ 2937 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2938 ],
            "S1": [ 2939 ]
          }
        },
        "_198_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2946 ],
            "B1": [ 2947 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2948 ],
            "COUT": [ 2940 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2949 ],
            "S1": [ 2950 ]
          }
        },
        "_198_CCU2C_S0_6_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2951 ],
            "A1": [ 2952 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2953 ],
            "COUT": [ 2945 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2946 ],
            "S1": [ 2947 ]
          }
        },
        "_198_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2954 ],
            "B1": [ 2955 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2956 ],
            "COUT": [ 2948 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2957 ],
            "S1": [ 2958 ]
          }
        },
        "_198_CCU2C_S0_7_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2959 ],
            "A1": [ 2960 ],
            "B0": [ 2961 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2962 ],
            "COUT": [ 2953 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2954 ],
            "S1": [ 2955 ]
          }
        },
        "_198_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 2963 ],
            "B1": [ 2964 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2965 ],
            "COUT": [ 2956 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2966 ],
            "S1": [ 2967 ]
          }
        },
        "_198_CCU2C_S0_8_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2968 ],
            "A1": [ 2969 ],
            "B0": [ 2970 ],
            "B1": [ 2971 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2972 ],
            "COUT": [ 2962 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 2963 ],
            "S1": [ 2964 ]
          }
        },
        "_198_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:359.19-359.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 2455 ],
            "A1": [ 2453 ],
            "A10": [ 2433 ],
            "A11": [ 2431 ],
            "A12": [ 2429 ],
            "A13": [ 2427 ],
            "A14": [ 2425 ],
            "A15": [ 2423 ],
            "A16": [ 2421 ],
            "A17": [ 2419 ],
            "A2": [ 2451 ],
            "A3": [ 2449 ],
            "A4": [ 2447 ],
            "A5": [ 2445 ],
            "A6": [ 2443 ],
            "A7": [ 2441 ],
            "A8": [ 2439 ],
            "A9": [ 2437 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 2865 ],
            "P1": [ 2866 ],
            "P10": [ 2822 ],
            "P11": [ 2823 ],
            "P12": [ 2808 ],
            "P13": [ 2809 ],
            "P14": [ 2799 ],
            "P15": [ 2800 ],
            "P16": [ 2973 ],
            "P17": [ 2974 ],
            "P18": [ 2970 ],
            "P19": [ 2971 ],
            "P2": [ 2856 ],
            "P20": [ 2961 ],
            "P21": [ 2975 ],
            "P22": [ 2976 ],
            "P23": [ 2977 ],
            "P24": [ 2978 ],
            "P25": [ 2979 ],
            "P26": [ 2980 ],
            "P27": [ 2981 ],
            "P28": [ 2982 ],
            "P29": [ 2983 ],
            "P3": [ 2855 ],
            "P30": [ 2984 ],
            "P31": [ 2985 ],
            "P32": [ 2986 ],
            "P33": [ 2987 ],
            "P34": [ 2988 ],
            "P35": [ 2989 ],
            "P4": [ 2846 ],
            "P5": [ 2847 ],
            "P6": [ 2838 ],
            "P7": [ 2839 ],
            "P8": [ 2830 ],
            "P9": [ 2831 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_198_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:359.19-359.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 2494 ],
            "A1": [ 2493 ],
            "A10": [ 2473 ],
            "A11": [ 2471 ],
            "A12": [ 2469 ],
            "A13": [ 2467 ],
            "A14": [ 2465 ],
            "A15": [ 2463 ],
            "A16": [ 2461 ],
            "A17": [ 2459 ],
            "A2": [ 2491 ],
            "A3": [ 2489 ],
            "A4": [ 2487 ],
            "A5": [ 2485 ],
            "A6": [ 2483 ],
            "A7": [ 2481 ],
            "A8": [ 2477 ],
            "A9": [ 2475 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 2902 ],
            "P1": [ 2903 ],
            "P10": [ 2883 ],
            "P11": [ 2884 ],
            "P12": [ 2878 ],
            "P13": [ 2879 ],
            "P14": [ 2873 ],
            "P15": [ 2874 ],
            "P16": [ 2868 ],
            "P17": [ 2869 ],
            "P18": [ 2863 ],
            "P19": [ 2864 ],
            "P2": [ 2811 ],
            "P20": [ 2854 ],
            "P21": [ 2990 ],
            "P22": [ 2991 ],
            "P23": [ 2992 ],
            "P24": [ 2993 ],
            "P25": [ 2994 ],
            "P26": [ 2995 ],
            "P27": [ 2996 ],
            "P28": [ 2997 ],
            "P29": [ 2998 ],
            "P3": [ 2812 ],
            "P30": [ 2999 ],
            "P31": [ 3000 ],
            "P32": [ 3001 ],
            "P33": [ 3002 ],
            "P34": [ 3003 ],
            "P35": [ 3004 ],
            "P4": [ 2894 ],
            "P5": [ 2895 ],
            "P6": [ 2788 ],
            "P7": [ 2789 ],
            "P8": [ 2782 ],
            "P9": [ 2783 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_198_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:359.19-359.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 2417 ],
            "A1": [ 2415 ],
            "A10": [ 2413 ],
            "A11": [ 2411 ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ 2504 ],
            "A3": [ 2502 ],
            "A4": [ 2500 ],
            "A5": [ 2498 ],
            "A6": [ 2496 ],
            "A7": [ 2479 ],
            "A8": [ 2457 ],
            "A9": [ 2435 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 2968 ],
            "P1": [ 2969 ],
            "P10": [ 2926 ],
            "P11": [ 3005 ],
            "P12": [ 3006 ],
            "P13": [ 3007 ],
            "P14": [ 3008 ],
            "P15": [ 3009 ],
            "P16": [ 3010 ],
            "P17": [ 3011 ],
            "P18": [ 3012 ],
            "P19": [ 3013 ],
            "P2": [ 2959 ],
            "P20": [ 3014 ],
            "P21": [ 3015 ],
            "P22": [ 3016 ],
            "P23": [ 3017 ],
            "P24": [ 3018 ],
            "P25": [ 3019 ],
            "P26": [ 3020 ],
            "P27": [ 3021 ],
            "P28": [ 3022 ],
            "P29": [ 3023 ],
            "P3": [ 2960 ],
            "P30": [ 3024 ],
            "P31": [ 3025 ],
            "P32": [ 3026 ],
            "P33": [ 3027 ],
            "P34": [ 3028 ],
            "P35": [ 3029 ],
            "P4": [ 2951 ],
            "P5": [ 2952 ],
            "P6": [ 2943 ],
            "P7": [ 2944 ],
            "P8": [ 2935 ],
            "P9": [ 2936 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_198_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3030 ],
            "B1": [ 3031 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2796 ],
            "COUT": [ 2965 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3032 ],
            "S1": [ 3033 ]
          }
        },
        "_198_CCU2C_S0_9_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 2973 ],
            "A1": [ 2974 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 2802 ],
            "COUT": [ 2972 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3030 ],
            "S1": [ 3031 ]
          }
        },
        "_200_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 8 ],
            "D": [ 3034 ],
            "Z": [ 3035 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 120 ],
            "A1": [ 121 ],
            "B0": [ 2934 ],
            "B1": [ 2924 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3036 ],
            "COUT": [ 3034 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3037 ],
            "S1": [ 3038 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 118 ],
            "A1": [ 119 ],
            "B0": [ 2942 ],
            "B1": [ 2933 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3039 ],
            "COUT": [ 3036 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3040 ],
            "S1": [ 3041 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 116 ],
            "A1": [ 117 ],
            "B0": [ 2950 ],
            "B1": [ 2941 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3042 ],
            "COUT": [ 3039 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3043 ],
            "S1": [ 3044 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 114 ],
            "A1": [ 115 ],
            "B0": [ 2958 ],
            "B1": [ 2949 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3045 ],
            "COUT": [ 3042 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3046 ],
            "S1": [ 3047 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 112 ],
            "A1": [ 113 ],
            "B0": [ 2967 ],
            "B1": [ 2957 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3048 ],
            "COUT": [ 3045 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3049 ],
            "S1": [ 3050 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 110 ],
            "A1": [ 111 ],
            "B0": [ 3033 ],
            "B1": [ 2966 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3051 ],
            "COUT": [ 3048 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3052 ],
            "S1": [ 3053 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 108 ],
            "A1": [ 109 ],
            "B0": [ 2798 ],
            "B1": [ 3032 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3054 ],
            "COUT": [ 3051 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3055 ],
            "S1": [ 3056 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 106 ],
            "A1": [ 107 ],
            "B0": [ 2807 ],
            "B1": [ 2797 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3057 ],
            "COUT": [ 3054 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3058 ],
            "S1": [ 3059 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 104 ],
            "A1": [ 105 ],
            "B0": [ 2821 ],
            "B1": [ 2806 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3060 ],
            "COUT": [ 3057 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3061 ],
            "S1": [ 3062 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 102 ],
            "A1": [ 103 ],
            "B0": [ 2829 ],
            "B1": [ 2820 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3063 ],
            "COUT": [ 3060 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3064 ],
            "S1": [ 3065 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 100 ],
            "A1": [ 101 ],
            "B0": [ 2837 ],
            "B1": [ 2828 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3066 ],
            "COUT": [ 3063 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3067 ],
            "S1": [ 3068 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 98 ],
            "A1": [ 99 ],
            "B0": [ 2845 ],
            "B1": [ 2836 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3069 ],
            "COUT": [ 3066 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3070 ],
            "S1": [ 3071 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 96 ],
            "A1": [ 97 ],
            "B0": [ 2853 ],
            "B1": [ 2844 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3072 ],
            "COUT": [ 3069 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3073 ],
            "S1": [ 3074 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 94 ],
            "A1": [ 95 ],
            "B0": [ 2862 ],
            "B1": [ 2852 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3075 ],
            "COUT": [ 3072 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3076 ],
            "S1": [ 3077 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 92 ],
            "A1": [ 93 ],
            "B0": [ 2908 ],
            "B1": [ 2861 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3078 ],
            "COUT": [ 3075 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3079 ],
            "S1": [ 3080 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 90 ],
            "A1": [ 91 ],
            "B0": [ 2913 ],
            "B1": [ 2907 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3081 ],
            "COUT": [ 3078 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3082 ],
            "S1": [ 3083 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 88 ],
            "A1": [ 89 ],
            "B0": [ 2916 ],
            "B1": [ 2912 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3084 ],
            "COUT": [ 3081 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3085 ],
            "S1": [ 3086 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 86 ],
            "A1": [ 87 ],
            "B0": [ 2918 ],
            "B1": [ 2915 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3087 ],
            "COUT": [ 3084 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3088 ],
            "S1": [ 3089 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 84 ],
            "A1": [ 85 ],
            "B0": [ 2787 ],
            "B1": [ 2917 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3090 ],
            "COUT": [ 3087 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3091 ],
            "S1": [ 3092 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 82 ],
            "A1": [ 83 ],
            "B0": [ 2792 ],
            "B1": [ 2786 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3093 ],
            "COUT": [ 3090 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3094 ],
            "S1": [ 3095 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 80 ],
            "A1": [ 81 ],
            "B0": [ 2910 ],
            "B1": [ 2791 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3096 ],
            "COUT": [ 3093 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3097 ],
            "S1": [ 3098 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 78 ],
            "A1": [ 79 ],
            "B0": [ 2816 ],
            "B1": [ 2909 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3099 ],
            "COUT": [ 3096 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3100 ],
            "S1": [ 3101 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 76 ],
            "A1": [ 77 ],
            "B0": [ 2920 ],
            "B1": [ 2815 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3102 ],
            "COUT": [ 3099 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3103 ],
            "S1": [ 3104 ]
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 74 ],
            "A1": [ 75 ],
            "B0": [ 4 ],
            "B1": [ 2919 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 3102 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3105 ],
            "S1": [ 3106 ]
          }
        },
        "_206_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3107 ],
            "LSR": [ 2 ],
            "Q": [ 73 ]
          }
        },
        "_206_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3108 ],
            "LSR": [ 2 ],
            "Q": [ 72 ]
          }
        },
        "_206_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3109 ],
            "LSR": [ 2 ],
            "Q": [ 63 ]
          }
        },
        "_206_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3110 ],
            "LSR": [ 2 ],
            "Q": [ 62 ]
          }
        },
        "_206_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3111 ],
            "LSR": [ 2 ],
            "Q": [ 61 ]
          }
        },
        "_206_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3112 ],
            "LSR": [ 2 ],
            "Q": [ 60 ]
          }
        },
        "_206_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3113 ],
            "LSR": [ 2 ],
            "Q": [ 59 ]
          }
        },
        "_206_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3114 ],
            "LSR": [ 2 ],
            "Q": [ 58 ]
          }
        },
        "_206_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3115 ],
            "LSR": [ 2 ],
            "Q": [ 57 ]
          }
        },
        "_206_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3116 ],
            "LSR": [ 2 ],
            "Q": [ 56 ]
          }
        },
        "_206_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3117 ],
            "LSR": [ 2 ],
            "Q": [ 55 ]
          }
        },
        "_206_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3118 ],
            "LSR": [ 2 ],
            "Q": [ 54 ]
          }
        },
        "_206_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3119 ],
            "LSR": [ 2 ],
            "Q": [ 71 ]
          }
        },
        "_206_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3120 ],
            "LSR": [ 2 ],
            "Q": [ 53 ]
          }
        },
        "_206_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3121 ],
            "LSR": [ 2 ],
            "Q": [ 52 ]
          }
        },
        "_206_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3122 ],
            "LSR": [ 2 ],
            "Q": [ 51 ]
          }
        },
        "_206_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3123 ],
            "LSR": [ 2 ],
            "Q": [ 50 ]
          }
        },
        "_206_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3124 ],
            "LSR": [ 2 ],
            "Q": [ 49 ]
          }
        },
        "_206_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3125 ],
            "LSR": [ 2 ],
            "Q": [ 48 ]
          }
        },
        "_206_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3126 ],
            "LSR": [ 2 ],
            "Q": [ 47 ]
          }
        },
        "_206_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3127 ],
            "LSR": [ 2 ],
            "Q": [ 46 ]
          }
        },
        "_206_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3128 ],
            "LSR": [ 2 ],
            "Q": [ 45 ]
          }
        },
        "_206_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3129 ],
            "LSR": [ 2 ],
            "Q": [ 44 ]
          }
        },
        "_206_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3130 ],
            "LSR": [ 2 ],
            "Q": [ 70 ]
          }
        },
        "_206_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3131 ],
            "LSR": [ 2 ],
            "Q": [ 43 ]
          }
        },
        "_206_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3132 ],
            "LSR": [ 2 ],
            "Q": [ 42 ]
          }
        },
        "_206_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3133 ],
            "LSR": [ 2 ],
            "Q": [ 41 ]
          }
        },
        "_206_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3134 ],
            "LSR": [ 2 ],
            "Q": [ 40 ]
          }
        },
        "_206_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3135 ],
            "LSR": [ 2 ],
            "Q": [ 39 ]
          }
        },
        "_206_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3136 ],
            "LSR": [ 2 ],
            "Q": [ 38 ]
          }
        },
        "_206_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3137 ],
            "LSR": [ 2 ],
            "Q": [ 37 ]
          }
        },
        "_206_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3138 ],
            "LSR": [ 2 ],
            "Q": [ 36 ]
          }
        },
        "_206_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3139 ],
            "LSR": [ 2 ],
            "Q": [ 35 ]
          }
        },
        "_206_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3140 ],
            "LSR": [ 2 ],
            "Q": [ 34 ]
          }
        },
        "_206_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3141 ],
            "LSR": [ 2 ],
            "Q": [ 69 ]
          }
        },
        "_206_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3142 ],
            "LSR": [ 2 ],
            "Q": [ 33 ]
          }
        },
        "_206_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3143 ],
            "LSR": [ 2 ],
            "Q": [ 32 ]
          }
        },
        "_206_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3144 ],
            "LSR": [ 2 ],
            "Q": [ 31 ]
          }
        },
        "_206_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3145 ],
            "LSR": [ 2 ],
            "Q": [ 30 ]
          }
        },
        "_206_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3146 ],
            "LSR": [ 2 ],
            "Q": [ 29 ]
          }
        },
        "_206_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3147 ],
            "LSR": [ 2 ],
            "Q": [ 28 ]
          }
        },
        "_206_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3148 ],
            "LSR": [ 2 ],
            "Q": [ 27 ]
          }
        },
        "_206_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3149 ],
            "LSR": [ 2 ],
            "Q": [ 26 ]
          }
        },
        "_206_TRELLIS_FF_Q_48": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3150 ],
            "LSR": [ 2 ],
            "Q": [ 25 ]
          }
        },
        "_206_TRELLIS_FF_Q_49": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3151 ],
            "LSR": [ 2 ],
            "Q": [ 24 ]
          }
        },
        "_206_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3152 ],
            "LSR": [ 2 ],
            "Q": [ 68 ]
          }
        },
        "_206_TRELLIS_FF_Q_50": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3153 ],
            "LSR": [ 2 ],
            "Q": [ 23 ]
          }
        },
        "_206_TRELLIS_FF_Q_51": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3154 ],
            "LSR": [ 2 ],
            "Q": [ 22 ]
          }
        },
        "_206_TRELLIS_FF_Q_52": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3155 ],
            "LSR": [ 2 ],
            "Q": [ 21 ]
          }
        },
        "_206_TRELLIS_FF_Q_53": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3156 ],
            "LSR": [ 2 ],
            "Q": [ 20 ]
          }
        },
        "_206_TRELLIS_FF_Q_54": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3157 ],
            "LSR": [ 2 ],
            "Q": [ 19 ]
          }
        },
        "_206_TRELLIS_FF_Q_55": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3158 ],
            "LSR": [ 2 ],
            "Q": [ 18 ]
          }
        },
        "_206_TRELLIS_FF_Q_56": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3159 ],
            "LSR": [ 2 ],
            "Q": [ 17 ]
          }
        },
        "_206_TRELLIS_FF_Q_57": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3160 ],
            "LSR": [ 2 ],
            "Q": [ 16 ]
          }
        },
        "_206_TRELLIS_FF_Q_58": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3161 ],
            "LSR": [ 2 ],
            "Q": [ 15 ]
          }
        },
        "_206_TRELLIS_FF_Q_59": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3162 ],
            "LSR": [ 2 ],
            "Q": [ 14 ]
          }
        },
        "_206_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3163 ],
            "LSR": [ 2 ],
            "Q": [ 67 ]
          }
        },
        "_206_TRELLIS_FF_Q_60": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3164 ],
            "LSR": [ 2 ],
            "Q": [ 13 ]
          }
        },
        "_206_TRELLIS_FF_Q_61": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3165 ],
            "LSR": [ 2 ],
            "Q": [ 12 ]
          }
        },
        "_206_TRELLIS_FF_Q_62": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3166 ],
            "LSR": [ 2 ],
            "Q": [ 11 ]
          }
        },
        "_206_TRELLIS_FF_Q_63": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3167 ],
            "LSR": [ 2 ],
            "Q": [ 10 ]
          }
        },
        "_206_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3168 ],
            "LSR": [ 2 ],
            "Q": [ 66 ]
          }
        },
        "_206_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3169 ],
            "LSR": [ 2 ],
            "Q": [ 65 ]
          }
        },
        "_206_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:380.5-386.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 9 ],
            "CLK": [ 3 ],
            "DI": [ 3170 ],
            "LSR": [ 2 ],
            "Q": [ 64 ]
          }
        },
        "_209_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 82 ],
            "A1": [ 83 ],
            "B0": [ 18 ],
            "B1": [ 19 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3171 ],
            "COUT": [ 3172 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3158 ],
            "S1": [ 3157 ]
          }
        },
        "_209_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 80 ],
            "A1": [ 81 ],
            "B0": [ 16 ],
            "B1": [ 17 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3173 ],
            "COUT": [ 3171 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3160 ],
            "S1": [ 3159 ]
          }
        },
        "_209_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 58 ],
            "B1": [ 59 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3174 ],
            "COUT": [ 3175 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3114 ],
            "S1": [ 3113 ]
          }
        },
        "_209_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 120 ],
            "A1": [ 121 ],
            "B0": [ 56 ],
            "B1": [ 57 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3176 ],
            "COUT": [ 3174 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3116 ],
            "S1": [ 3115 ]
          }
        },
        "_209_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 118 ],
            "A1": [ 119 ],
            "B0": [ 54 ],
            "B1": [ 55 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3177 ],
            "COUT": [ 3176 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3118 ],
            "S1": [ 3117 ]
          }
        },
        "_209_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 116 ],
            "A1": [ 117 ],
            "B0": [ 52 ],
            "B1": [ 53 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3178 ],
            "COUT": [ 3177 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3121 ],
            "S1": [ 3120 ]
          }
        },
        "_209_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 114 ],
            "A1": [ 115 ],
            "B0": [ 50 ],
            "B1": [ 51 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3179 ],
            "COUT": [ 3178 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3123 ],
            "S1": [ 3122 ]
          }
        },
        "_209_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 112 ],
            "A1": [ 113 ],
            "B0": [ 48 ],
            "B1": [ 49 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3180 ],
            "COUT": [ 3179 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3125 ],
            "S1": [ 3124 ]
          }
        },
        "_209_CCU2C_S0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 110 ],
            "A1": [ 111 ],
            "B0": [ 46 ],
            "B1": [ 47 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3181 ],
            "COUT": [ 3180 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3127 ],
            "S1": [ 3126 ]
          }
        },
        "_209_CCU2C_S0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 108 ],
            "A1": [ 109 ],
            "B0": [ 44 ],
            "B1": [ 45 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3182 ],
            "COUT": [ 3181 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3129 ],
            "S1": [ 3128 ]
          }
        },
        "_209_CCU2C_S0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 106 ],
            "A1": [ 107 ],
            "B0": [ 42 ],
            "B1": [ 43 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3183 ],
            "COUT": [ 3182 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3132 ],
            "S1": [ 3131 ]
          }
        },
        "_209_CCU2C_S0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 104 ],
            "A1": [ 105 ],
            "B0": [ 40 ],
            "B1": [ 41 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3184 ],
            "COUT": [ 3183 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3134 ],
            "S1": [ 3133 ]
          }
        },
        "_209_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 72 ],
            "B1": [ 73 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3185 ],
            "COUT": [ 3186 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3108 ],
            "S1": [ 3107 ]
          }
        },
        "_209_CCU2C_S0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 76 ],
            "A1": [ 77 ],
            "B0": [ 12 ],
            "B1": [ 13 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3187 ],
            "COUT": [ 3188 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3165 ],
            "S1": [ 3164 ]
          }
        },
        "_209_CCU2C_S0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 102 ],
            "A1": [ 103 ],
            "B0": [ 38 ],
            "B1": [ 39 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3189 ],
            "COUT": [ 3184 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3136 ],
            "S1": [ 3135 ]
          }
        },
        "_209_CCU2C_S0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 100 ],
            "A1": [ 101 ],
            "B0": [ 36 ],
            "B1": [ 37 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3190 ],
            "COUT": [ 3189 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3138 ],
            "S1": [ 3137 ]
          }
        },
        "_209_CCU2C_S0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 98 ],
            "A1": [ 99 ],
            "B0": [ 34 ],
            "B1": [ 35 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3191 ],
            "COUT": [ 3190 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3140 ],
            "S1": [ 3139 ]
          }
        },
        "_209_CCU2C_S0_24": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 96 ],
            "A1": [ 97 ],
            "B0": [ 32 ],
            "B1": [ 33 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3192 ],
            "COUT": [ 3191 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3143 ],
            "S1": [ 3142 ]
          }
        },
        "_209_CCU2C_S0_25": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 94 ],
            "A1": [ 95 ],
            "B0": [ 30 ],
            "B1": [ 31 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3193 ],
            "COUT": [ 3192 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3145 ],
            "S1": [ 3144 ]
          }
        },
        "_209_CCU2C_S0_26": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 92 ],
            "A1": [ 93 ],
            "B0": [ 28 ],
            "B1": [ 29 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3194 ],
            "COUT": [ 3193 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3147 ],
            "S1": [ 3146 ]
          }
        },
        "_209_CCU2C_S0_27": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 90 ],
            "A1": [ 91 ],
            "B0": [ 26 ],
            "B1": [ 27 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3195 ],
            "COUT": [ 3194 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3149 ],
            "S1": [ 3148 ]
          }
        },
        "_209_CCU2C_S0_28": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 88 ],
            "A1": [ 89 ],
            "B0": [ 24 ],
            "B1": [ 25 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3196 ],
            "COUT": [ 3195 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3151 ],
            "S1": [ 3150 ]
          }
        },
        "_209_CCU2C_S0_29": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 86 ],
            "A1": [ 87 ],
            "B0": [ 22 ],
            "B1": [ 23 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3197 ],
            "COUT": [ 3196 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3154 ],
            "S1": [ 3153 ]
          }
        },
        "_209_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 70 ],
            "B1": [ 71 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3198 ],
            "COUT": [ 3185 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3130 ],
            "S1": [ 3119 ]
          }
        },
        "_209_CCU2C_S0_30": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 84 ],
            "A1": [ 85 ],
            "B0": [ 20 ],
            "B1": [ 21 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3172 ],
            "COUT": [ 3197 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3156 ],
            "S1": [ 3155 ]
          }
        },
        "_209_CCU2C_S0_31": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 74 ],
            "A1": [ 75 ],
            "B0": [ 10 ],
            "B1": [ 11 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 3187 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3167 ],
            "S1": [ 3166 ]
          }
        },
        "_209_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 68 ],
            "B1": [ 69 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3199 ],
            "COUT": [ 3198 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3152 ],
            "S1": [ 3141 ]
          }
        },
        "_209_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 66 ],
            "B1": [ 67 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3200 ],
            "COUT": [ 3199 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3168 ],
            "S1": [ 3163 ]
          }
        },
        "_209_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 64 ],
            "B1": [ 65 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3201 ],
            "COUT": [ 3200 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3170 ],
            "S1": [ 3169 ]
          }
        },
        "_209_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 62 ],
            "B1": [ 63 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3202 ],
            "COUT": [ 3201 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3110 ],
            "S1": [ 3109 ]
          }
        },
        "_209_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 60 ],
            "B1": [ 61 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3175 ],
            "COUT": [ 3202 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3112 ],
            "S1": [ 3111 ]
          }
        },
        "_209_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 78 ],
            "A1": [ 79 ],
            "B0": [ 14 ],
            "B1": [ 15 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3188 ],
            "COUT": [ 3173 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3162 ],
            "S1": [ 3161 ]
          }
        },
        "_40_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2924 ],
            "LSR": [ 545 ],
            "Q": [ 121 ]
          }
        },
        "_40_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2934 ],
            "LSR": [ 545 ],
            "Q": [ 120 ]
          }
        },
        "_40_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2966 ],
            "LSR": [ 545 ],
            "Q": [ 111 ]
          }
        },
        "_40_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 3033 ],
            "LSR": [ 545 ],
            "Q": [ 110 ]
          }
        },
        "_40_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 3032 ],
            "LSR": [ 545 ],
            "Q": [ 109 ]
          }
        },
        "_40_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2798 ],
            "LSR": [ 545 ],
            "Q": [ 108 ]
          }
        },
        "_40_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2797 ],
            "LSR": [ 545 ],
            "Q": [ 107 ]
          }
        },
        "_40_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2807 ],
            "LSR": [ 545 ],
            "Q": [ 106 ]
          }
        },
        "_40_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2806 ],
            "LSR": [ 545 ],
            "Q": [ 105 ]
          }
        },
        "_40_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2821 ],
            "LSR": [ 545 ],
            "Q": [ 104 ]
          }
        },
        "_40_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2820 ],
            "LSR": [ 545 ],
            "Q": [ 103 ]
          }
        },
        "_40_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2829 ],
            "LSR": [ 545 ],
            "Q": [ 102 ]
          }
        },
        "_40_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2933 ],
            "LSR": [ 545 ],
            "Q": [ 119 ]
          }
        },
        "_40_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2828 ],
            "LSR": [ 545 ],
            "Q": [ 101 ]
          }
        },
        "_40_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2837 ],
            "LSR": [ 545 ],
            "Q": [ 100 ]
          }
        },
        "_40_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2836 ],
            "LSR": [ 545 ],
            "Q": [ 99 ]
          }
        },
        "_40_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2845 ],
            "LSR": [ 545 ],
            "Q": [ 98 ]
          }
        },
        "_40_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2844 ],
            "LSR": [ 545 ],
            "Q": [ 97 ]
          }
        },
        "_40_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2853 ],
            "LSR": [ 545 ],
            "Q": [ 96 ]
          }
        },
        "_40_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2852 ],
            "LSR": [ 545 ],
            "Q": [ 95 ]
          }
        },
        "_40_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2862 ],
            "LSR": [ 545 ],
            "Q": [ 94 ]
          }
        },
        "_40_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2861 ],
            "LSR": [ 545 ],
            "Q": [ 93 ]
          }
        },
        "_40_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2908 ],
            "LSR": [ 545 ],
            "Q": [ 92 ]
          }
        },
        "_40_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2942 ],
            "LSR": [ 545 ],
            "Q": [ 118 ]
          }
        },
        "_40_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2907 ],
            "LSR": [ 545 ],
            "Q": [ 91 ]
          }
        },
        "_40_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2913 ],
            "LSR": [ 545 ],
            "Q": [ 90 ]
          }
        },
        "_40_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2912 ],
            "LSR": [ 545 ],
            "Q": [ 89 ]
          }
        },
        "_40_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2916 ],
            "LSR": [ 545 ],
            "Q": [ 88 ]
          }
        },
        "_40_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2915 ],
            "LSR": [ 545 ],
            "Q": [ 87 ]
          }
        },
        "_40_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2918 ],
            "LSR": [ 545 ],
            "Q": [ 86 ]
          }
        },
        "_40_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2917 ],
            "LSR": [ 545 ],
            "Q": [ 85 ]
          }
        },
        "_40_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2787 ],
            "LSR": [ 545 ],
            "Q": [ 84 ]
          }
        },
        "_40_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2786 ],
            "LSR": [ 545 ],
            "Q": [ 83 ]
          }
        },
        "_40_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2792 ],
            "LSR": [ 545 ],
            "Q": [ 82 ]
          }
        },
        "_40_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2941 ],
            "LSR": [ 545 ],
            "Q": [ 117 ]
          }
        },
        "_40_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2791 ],
            "LSR": [ 545 ],
            "Q": [ 81 ]
          }
        },
        "_40_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2910 ],
            "LSR": [ 545 ],
            "Q": [ 80 ]
          }
        },
        "_40_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2909 ],
            "LSR": [ 545 ],
            "Q": [ 79 ]
          }
        },
        "_40_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2816 ],
            "LSR": [ 545 ],
            "Q": [ 78 ]
          }
        },
        "_40_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2815 ],
            "LSR": [ 545 ],
            "Q": [ 77 ]
          }
        },
        "_40_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2920 ],
            "LSR": [ 545 ],
            "Q": [ 76 ]
          }
        },
        "_40_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2919 ],
            "LSR": [ 545 ],
            "Q": [ 75 ]
          }
        },
        "_40_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 4 ],
            "LSR": [ 545 ],
            "Q": [ 74 ]
          }
        },
        "_40_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2950 ],
            "LSR": [ 545 ],
            "Q": [ 116 ]
          }
        },
        "_40_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2949 ],
            "LSR": [ 545 ],
            "Q": [ 115 ]
          }
        },
        "_40_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2958 ],
            "LSR": [ 545 ],
            "Q": [ 114 ]
          }
        },
        "_40_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2957 ],
            "LSR": [ 545 ],
            "Q": [ 113 ]
          }
        },
        "_40_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:369.5-374.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3035 ],
            "CLK": [ 3 ],
            "DI": [ 2967 ],
            "LSR": [ 545 ],
            "Q": [ 112 ]
          }
        },
        "_43_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:202.5-207.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3203 ],
            "CLK": [ 3 ],
            "DI": [ 7 ],
            "LSR": [ 545 ],
            "Q": [ 3204 ]
          }
        },
        "_43_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:202.5-207.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3203 ],
            "CLK": [ 3 ],
            "DI": [ 6 ],
            "LSR": [ 545 ],
            "Q": [ 3205 ]
          }
        },
        "_43_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:202.5-207.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3203 ],
            "CLK": [ 3 ],
            "DI": [ 5 ],
            "LSR": [ 545 ],
            "Q": [ 3206 ]
          }
        },
        "_43_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:202.5-207.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3203 ],
            "CLK": [ 3 ],
            "DI": [ 4 ],
            "LSR": [ 545 ],
            "Q": [ 3207 ]
          }
        },
        "_47_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 8 ],
            "B": [ 3208 ],
            "C": [ 3209 ],
            "D": [ 3210 ],
            "Z": [ 3203 ]
          }
        },
        "_47_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101010001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 4 ],
            "C": [ 3206 ],
            "D": [ 3207 ],
            "Z": [ 3210 ]
          }
        },
        "_47_LUT4_Z_B_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 6 ],
            "C": [ 3204 ],
            "D": [ 3205 ],
            "Z": [ 3208 ]
          }
        },
        "_47_LUT4_Z_B_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:128.32-129.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 6 ],
            "C": [ 3204 ],
            "D": [ 3205 ],
            "Z": [ 3209 ]
          }
        },
        "_55_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:217.5-222.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3211 ],
            "CLK": [ 3 ],
            "DI": [ 3212 ],
            "LSR": [ 545 ],
            "Q": [ 3213 ]
          }
        },
        "_55_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:217.5-222.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3211 ],
            "CLK": [ 3 ],
            "DI": [ 3214 ],
            "LSR": [ 545 ],
            "Q": [ 3215 ]
          }
        },
        "_55_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:217.5-222.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3211 ],
            "CLK": [ 3 ],
            "DI": [ 3216 ],
            "LSR": [ 545 ],
            "Q": [ 3217 ]
          }
        },
        "_55_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:217.5-222.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3211 ],
            "CLK": [ 3 ],
            "DI": [ 3218 ],
            "LSR": [ 545 ],
            "Q": [ 3219 ]
          }
        },
        "_55_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:217.5-222.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3211 ],
            "CLK": [ 3 ],
            "DI": [ 3220 ],
            "LSR": [ 545 ],
            "Q": [ 3221 ]
          }
        },
        "_55_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:217.5-222.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3211 ],
            "CLK": [ 3 ],
            "DI": [ 3222 ],
            "LSR": [ 545 ],
            "Q": [ 3223 ]
          }
        },
        "_55_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:217.5-222.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3211 ],
            "CLK": [ 3 ],
            "DI": [ 3224 ],
            "LSR": [ 545 ],
            "Q": [ 3225 ]
          }
        },
        "_55_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:217.5-222.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3211 ],
            "CLK": [ 3 ],
            "DI": [ 3226 ],
            "LSR": [ 545 ],
            "Q": [ 3227 ]
          }
        },
        "_55_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:217.5-222.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3211 ],
            "CLK": [ 3 ],
            "DI": [ 4 ],
            "LSR": [ 545 ],
            "Q": [ 3228 ]
          }
        },
        "_57_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:209.18-209.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 3207 ],
            "A1": [ 3206 ],
            "A10": [ "0" ],
            "A11": [ "0" ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ 3205 ],
            "A3": [ 3204 ],
            "A4": [ "0" ],
            "A5": [ "0" ],
            "A6": [ "0" ],
            "A7": [ "0" ],
            "A8": [ "0" ],
            "A9": [ "0" ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 3229 ],
            "P1": [ 3230 ],
            "P10": [ 3231 ],
            "P11": [ 3232 ],
            "P12": [ 3233 ],
            "P13": [ 3234 ],
            "P14": [ 3235 ],
            "P15": [ 3236 ],
            "P16": [ 3237 ],
            "P17": [ 3238 ],
            "P18": [ 3239 ],
            "P19": [ 3240 ],
            "P2": [ 3241 ],
            "P20": [ 3242 ],
            "P21": [ 3243 ],
            "P22": [ 3244 ],
            "P23": [ 3245 ],
            "P24": [ 3246 ],
            "P25": [ 3247 ],
            "P26": [ 3248 ],
            "P27": [ 3249 ],
            "P28": [ 3250 ],
            "P29": [ 3251 ],
            "P3": [ 3252 ],
            "P30": [ 3253 ],
            "P31": [ 3254 ],
            "P32": [ 3255 ],
            "P33": [ 3256 ],
            "P34": [ 3257 ],
            "P35": [ 3258 ],
            "P4": [ 3259 ],
            "P5": [ 3260 ],
            "P6": [ 3261 ],
            "P7": [ 3262 ],
            "P8": [ 3263 ],
            "P9": [ 3264 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_61_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:211.18-211.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3261 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3265 ],
            "COUT": [ 3266 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3214 ],
            "S1": [ 3212 ]
          }
        },
        "_61_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:211.18-211.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3259 ],
            "B1": [ 3260 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3267 ],
            "COUT": [ 3265 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3218 ],
            "S1": [ 3216 ]
          }
        },
        "_61_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:211.18-211.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 7 ],
            "A1": [ "0" ],
            "B0": [ 3241 ],
            "B1": [ 3252 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3268 ],
            "COUT": [ 3267 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3222 ],
            "S1": [ 3220 ]
          }
        },
        "_61_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:211.18-211.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 5 ],
            "A1": [ 6 ],
            "B0": [ 3229 ],
            "B1": [ 3230 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 3268 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3226 ],
            "S1": [ 3224 ]
          }
        },
        "_63_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 8 ],
            "D": [ 3269 ],
            "Z": [ 3211 ]
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:212.18-212.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3213 ],
            "A1": [ "0" ],
            "B0": [ 3212 ],
            "B1": [ "0" ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3270 ],
            "COUT": [ 3271 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3272 ],
            "S1": [ 3269 ]
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:212.18-212.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3217 ],
            "A1": [ 3215 ],
            "B0": [ 3216 ],
            "B1": [ 3214 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3273 ],
            "COUT": [ 3270 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3274 ],
            "S1": [ 3275 ]
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:212.18-212.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3221 ],
            "A1": [ 3219 ],
            "B0": [ 3220 ],
            "B1": [ 3218 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3276 ],
            "COUT": [ 3273 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3277 ],
            "S1": [ 3278 ]
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:212.18-212.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3225 ],
            "A1": [ 3223 ],
            "B0": [ 3224 ],
            "B1": [ 3222 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3279 ],
            "COUT": [ 3276 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3280 ],
            "S1": [ 3281 ]
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:212.18-212.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3228 ],
            "A1": [ 3227 ],
            "B0": [ 4 ],
            "B1": [ 3226 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 3279 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3282 ],
            "S1": [ 3283 ]
          }
        },
        "_69_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3285 ],
            "LSR": [ 545 ],
            "Q": [ 3286 ]
          }
        },
        "_69_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3287 ],
            "LSR": [ 545 ],
            "Q": [ 3288 ]
          }
        },
        "_69_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3289 ],
            "LSR": [ 545 ],
            "Q": [ 3290 ]
          }
        },
        "_69_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3291 ],
            "LSR": [ 545 ],
            "Q": [ 3292 ]
          }
        },
        "_69_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3293 ],
            "LSR": [ 545 ],
            "Q": [ 3294 ]
          }
        },
        "_69_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3295 ],
            "LSR": [ 545 ],
            "Q": [ 3296 ]
          }
        },
        "_69_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3297 ],
            "LSR": [ 545 ],
            "Q": [ 3298 ]
          }
        },
        "_69_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3299 ],
            "LSR": [ 545 ],
            "Q": [ 3300 ]
          }
        },
        "_69_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3301 ],
            "LSR": [ 545 ],
            "Q": [ 3302 ]
          }
        },
        "_69_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3303 ],
            "LSR": [ 545 ],
            "Q": [ 3304 ]
          }
        },
        "_69_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3305 ],
            "LSR": [ 545 ],
            "Q": [ 3306 ]
          }
        },
        "_69_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3307 ],
            "LSR": [ 545 ],
            "Q": [ 3308 ]
          }
        },
        "_69_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3309 ],
            "LSR": [ 545 ],
            "Q": [ 3310 ]
          }
        },
        "_69_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3311 ],
            "LSR": [ 545 ],
            "Q": [ 3312 ]
          }
        },
        "_69_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3313 ],
            "LSR": [ 545 ],
            "Q": [ 3314 ]
          }
        },
        "_69_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3315 ],
            "LSR": [ 545 ],
            "Q": [ 3316 ]
          }
        },
        "_69_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3317 ],
            "LSR": [ 545 ],
            "Q": [ 3318 ]
          }
        },
        "_69_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3319 ],
            "LSR": [ 545 ],
            "Q": [ 3320 ]
          }
        },
        "_69_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3321 ],
            "LSR": [ 545 ],
            "Q": [ 3322 ]
          }
        },
        "_69_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3323 ],
            "LSR": [ 545 ],
            "Q": [ 3324 ]
          }
        },
        "_69_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3325 ],
            "LSR": [ 545 ],
            "Q": [ 3326 ]
          }
        },
        "_69_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3327 ],
            "LSR": [ 545 ],
            "Q": [ 3328 ]
          }
        },
        "_69_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3329 ],
            "LSR": [ 545 ],
            "Q": [ 3330 ]
          }
        },
        "_69_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3331 ],
            "LSR": [ 545 ],
            "Q": [ 3332 ]
          }
        },
        "_69_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3333 ],
            "LSR": [ 545 ],
            "Q": [ 3334 ]
          }
        },
        "_69_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3335 ],
            "LSR": [ 545 ],
            "Q": [ 3336 ]
          }
        },
        "_69_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3337 ],
            "LSR": [ 545 ],
            "Q": [ 3338 ]
          }
        },
        "_69_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3339 ],
            "LSR": [ 545 ],
            "Q": [ 3340 ]
          }
        },
        "_69_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3341 ],
            "LSR": [ 545 ],
            "Q": [ 3342 ]
          }
        },
        "_69_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3343 ],
            "LSR": [ 545 ],
            "Q": [ 3344 ]
          }
        },
        "_69_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3345 ],
            "LSR": [ 545 ],
            "Q": [ 3346 ]
          }
        },
        "_69_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3347 ],
            "LSR": [ 545 ],
            "Q": [ 3348 ]
          }
        },
        "_69_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3349 ],
            "LSR": [ 545 ],
            "Q": [ 3350 ]
          }
        },
        "_69_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3351 ],
            "LSR": [ 545 ],
            "Q": [ 3352 ]
          }
        },
        "_69_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3353 ],
            "LSR": [ 545 ],
            "Q": [ 3354 ]
          }
        },
        "_69_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3355 ],
            "LSR": [ 545 ],
            "Q": [ 3356 ]
          }
        },
        "_69_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3357 ],
            "LSR": [ 545 ],
            "Q": [ 3358 ]
          }
        },
        "_69_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3359 ],
            "LSR": [ 545 ],
            "Q": [ 3360 ]
          }
        },
        "_69_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3361 ],
            "LSR": [ 545 ],
            "Q": [ 3362 ]
          }
        },
        "_69_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3363 ],
            "LSR": [ 545 ],
            "Q": [ 3364 ]
          }
        },
        "_69_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3365 ],
            "LSR": [ 545 ],
            "Q": [ 3366 ]
          }
        },
        "_69_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3367 ],
            "LSR": [ 545 ],
            "Q": [ 3368 ]
          }
        },
        "_69_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 4 ],
            "LSR": [ 545 ],
            "Q": [ 3369 ]
          }
        },
        "_69_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3370 ],
            "LSR": [ 545 ],
            "Q": [ 3371 ]
          }
        },
        "_69_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3372 ],
            "LSR": [ 545 ],
            "Q": [ 3373 ]
          }
        },
        "_69_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3374 ],
            "LSR": [ 545 ],
            "Q": [ 3375 ]
          }
        },
        "_69_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3376 ],
            "LSR": [ 545 ],
            "Q": [ 3377 ]
          }
        },
        "_69_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:232.5-237.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3284 ],
            "CLK": [ 3 ],
            "DI": [ 3378 ],
            "LSR": [ 545 ],
            "Q": [ 3379 ]
          }
        },
        "_75_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3380 ],
            "B1": [ 3381 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3382 ],
            "COUT": [ 3383 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3349 ],
            "S1": [ 3347 ]
          }
        },
        "_75_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3384 ],
            "B1": [ 3385 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3386 ],
            "COUT": [ 3382 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3355 ],
            "S1": [ 3351 ]
          }
        },
        "_75_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3387 ],
            "B1": [ 3388 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3389 ],
            "COUT": [ 3390 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3297 ],
            "S1": [ 3295 ]
          }
        },
        "_75_CCU2C_S0_10_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3391 ],
            "A1": [ 3392 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3393 ],
            "COUT": [ 3394 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3387 ],
            "S1": [ 3388 ]
          }
        },
        "_75_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3395 ],
            "B1": [ 3396 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3397 ],
            "COUT": [ 3389 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3301 ],
            "S1": [ 3299 ]
          }
        },
        "_75_CCU2C_S0_11_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3398 ],
            "A1": [ 3399 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3400 ],
            "COUT": [ 3393 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3395 ],
            "S1": [ 3396 ]
          }
        },
        "_75_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 7 ],
            "A1": [ "0" ],
            "B0": [ 3401 ],
            "B1": [ 3402 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3403 ],
            "COUT": [ 3404 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3363 ],
            "S1": [ 3361 ]
          }
        },
        "_75_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3405 ],
            "B1": [ 3406 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3407 ],
            "COUT": [ 3397 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3305 ],
            "S1": [ 3303 ]
          }
        },
        "_75_CCU2C_S0_13_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3408 ],
            "A1": [ 3409 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3410 ],
            "COUT": [ 3400 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3405 ],
            "S1": [ 3406 ]
          }
        },
        "_75_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3411 ],
            "B1": [ 3412 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3413 ],
            "COUT": [ 3407 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3311 ],
            "S1": [ 3307 ]
          }
        },
        "_75_CCU2C_S0_14_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3414 ],
            "A1": [ 3415 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3416 ],
            "COUT": [ 3410 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3411 ],
            "S1": [ 3412 ]
          }
        },
        "_75_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3417 ],
            "B1": [ 3418 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3419 ],
            "COUT": [ 3413 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3315 ],
            "S1": [ 3313 ]
          }
        },
        "_75_CCU2C_S0_15_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3420 ],
            "A1": [ 3421 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3422 ],
            "COUT": [ 3416 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3417 ],
            "S1": [ 3418 ]
          }
        },
        "_75_CCU2C_S0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3423 ],
            "B1": [ 3424 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3425 ],
            "COUT": [ 3419 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3319 ],
            "S1": [ 3317 ]
          }
        },
        "_75_CCU2C_S0_16_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3426 ],
            "A1": [ 3427 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3428 ],
            "COUT": [ 3422 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3423 ],
            "S1": [ 3424 ]
          }
        },
        "_75_CCU2C_S0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3429 ],
            "B1": [ 3430 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3431 ],
            "COUT": [ 3425 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3323 ],
            "S1": [ 3321 ]
          }
        },
        "_75_CCU2C_S0_17_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3432 ],
            "A1": [ 3433 ],
            "B0": [ 3434 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3435 ],
            "COUT": [ 3428 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3429 ],
            "S1": [ 3430 ]
          }
        },
        "_75_CCU2C_S0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3436 ],
            "B1": [ 3437 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3438 ],
            "COUT": [ 3431 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3327 ],
            "S1": [ 3325 ]
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3439 ],
            "A1": [ 3440 ],
            "B0": [ 3441 ],
            "B1": [ 3442 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3443 ],
            "COUT": [ 3435 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3436 ],
            "S1": [ 3437 ]
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3444 ],
            "A1": [ 3445 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3446 ],
            "COUT": [ 3443 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3447 ],
            "S1": [ 3448 ]
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3449 ],
            "A1": [ 3450 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3451 ],
            "COUT": [ 3446 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3452 ],
            "S1": [ 3453 ]
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3454 ],
            "A1": [ 3455 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3456 ],
            "COUT": [ 3451 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3457 ],
            "S1": [ 3458 ]
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3459 ],
            "A1": [ 3460 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3461 ],
            "COUT": [ 3456 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3462 ],
            "S1": [ 3463 ]
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3380 ],
            "A1": [ 3381 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3464 ],
            "COUT": [ 3461 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3465 ],
            "S1": [ 3466 ]
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3384 ],
            "A1": [ 3385 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3467 ],
            "COUT": [ 3464 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3468 ],
            "S1": [ 3469 ]
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3470 ],
            "A1": [ 3471 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3472 ],
            "COUT": [ 3467 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3473 ],
            "S1": [ 3474 ]
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3401 ],
            "A1": [ 3402 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3475 ],
            "COUT": [ 3472 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3476 ],
            "S1": [ 3477 ]
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3478 ],
            "A1": [ 3479 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 3475 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3480 ],
            "S1": [ 3481 ]
          }
        },
        "_75_CCU2C_S0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3444 ],
            "B1": [ 3445 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3482 ],
            "COUT": [ 3438 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3333 ],
            "S1": [ 3329 ]
          }
        },
        "_75_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3470 ],
            "B1": [ 3471 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3404 ],
            "COUT": [ 3386 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3359 ],
            "S1": [ 3357 ]
          }
        },
        "_75_CCU2C_S0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3449 ],
            "B1": [ 3450 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3483 ],
            "COUT": [ 3482 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3337 ],
            "S1": [ 3335 ]
          }
        },
        "_75_CCU2C_S0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3454 ],
            "B1": [ 3455 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3484 ],
            "COUT": [ 3483 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3341 ],
            "S1": [ 3339 ]
          }
        },
        "_75_CCU2C_S0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3459 ],
            "B1": [ 3460 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3383 ],
            "COUT": [ 3484 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3345 ],
            "S1": [ 3343 ]
          }
        },
        "_75_CCU2C_S0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 5 ],
            "A1": [ 6 ],
            "B0": [ 3478 ],
            "B1": [ 3479 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 3403 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3367 ],
            "S1": [ 3365 ]
          }
        },
        "_75_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3485 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3486 ],
            "COUT": [ 3487 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3285 ],
            "S1": [ 3488 ]
          }
        },
        "_75_CCU2C_S0_3_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3489 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3490 ],
            "COUT": [ 3491 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3485 ],
            "S1": [ 3492 ]
          }
        },
        "_75_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3493 ],
            "B1": [ 3494 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3495 ],
            "COUT": [ 3486 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3309 ],
            "S1": [ 3287 ]
          }
        },
        "_75_CCU2C_S0_4_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3496 ],
            "A1": [ 3497 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3498 ],
            "COUT": [ 3490 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3493 ],
            "S1": [ 3494 ]
          }
        },
        "_75_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3499 ],
            "B1": [ 3500 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3501 ],
            "COUT": [ 3495 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3353 ],
            "S1": [ 3331 ]
          }
        },
        "_75_CCU2C_S0_5_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3502 ],
            "A1": [ 3503 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3504 ],
            "COUT": [ 3498 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3499 ],
            "S1": [ 3500 ]
          }
        },
        "_75_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3505 ],
            "B1": [ 3506 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3507 ],
            "COUT": [ 3501 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3372 ],
            "S1": [ 3370 ]
          }
        },
        "_75_CCU2C_S0_6_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3508 ],
            "A1": [ 3509 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3510 ],
            "COUT": [ 3504 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3505 ],
            "S1": [ 3506 ]
          }
        },
        "_75_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3511 ],
            "B1": [ 3512 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3513 ],
            "COUT": [ 3507 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3376 ],
            "S1": [ 3374 ]
          }
        },
        "_75_CCU2C_S0_7_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3514 ],
            "A1": [ 3515 ],
            "B0": [ 3516 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3517 ],
            "COUT": [ 3510 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3511 ],
            "S1": [ 3512 ]
          }
        },
        "_75_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3518 ],
            "B1": [ 3519 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3520 ],
            "COUT": [ 3513 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3289 ],
            "S1": [ 3378 ]
          }
        },
        "_75_CCU2C_S0_8_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3521 ],
            "A1": [ 3522 ],
            "B0": [ 3523 ],
            "B1": [ 3524 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3525 ],
            "COUT": [ 3517 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3518 ],
            "S1": [ 3519 ]
          }
        },
        "_75_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:224.18-224.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "A10": [ "0" ],
            "A11": [ "0" ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ "0" ],
            "A3": [ "0" ],
            "A4": [ "0" ],
            "A5": [ "0" ],
            "A6": [ "0" ],
            "A7": [ "0" ],
            "A8": [ "0" ],
            "A9": [ "0" ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 3441 ],
            "P1": [ 3442 ],
            "P10": [ 3408 ],
            "P11": [ 3409 ],
            "P12": [ 3398 ],
            "P13": [ 3399 ],
            "P14": [ 3391 ],
            "P15": [ 3392 ],
            "P16": [ 3526 ],
            "P17": [ 3527 ],
            "P18": [ 3523 ],
            "P19": [ 3524 ],
            "P2": [ 3434 ],
            "P20": [ 3516 ],
            "P21": [ 3528 ],
            "P22": [ 3529 ],
            "P23": [ 3530 ],
            "P24": [ 3531 ],
            "P25": [ 3532 ],
            "P26": [ 3533 ],
            "P27": [ 3534 ],
            "P28": [ 3535 ],
            "P29": [ 3536 ],
            "P3": [ 3433 ],
            "P30": [ 3537 ],
            "P31": [ 3538 ],
            "P32": [ 3539 ],
            "P33": [ 3540 ],
            "P34": [ 3541 ],
            "P35": [ 3542 ],
            "P4": [ 3426 ],
            "P5": [ 3427 ],
            "P6": [ 3420 ],
            "P7": [ 3421 ],
            "P8": [ 3414 ],
            "P9": [ 3415 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_75_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:224.18-224.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 3228 ],
            "A1": [ 3227 ],
            "A10": [ "0" ],
            "A11": [ "0" ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ 3225 ],
            "A3": [ 3223 ],
            "A4": [ 3221 ],
            "A5": [ 3219 ],
            "A6": [ 3217 ],
            "A7": [ 3215 ],
            "A8": [ 3213 ],
            "A9": [ "0" ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 3478 ],
            "P1": [ 3479 ],
            "P10": [ 3459 ],
            "P11": [ 3460 ],
            "P12": [ 3454 ],
            "P13": [ 3455 ],
            "P14": [ 3449 ],
            "P15": [ 3450 ],
            "P16": [ 3444 ],
            "P17": [ 3445 ],
            "P18": [ 3439 ],
            "P19": [ 3440 ],
            "P2": [ 3401 ],
            "P20": [ 3432 ],
            "P21": [ 3543 ],
            "P22": [ 3544 ],
            "P23": [ 3545 ],
            "P24": [ 3546 ],
            "P25": [ 3547 ],
            "P26": [ 3548 ],
            "P27": [ 3549 ],
            "P28": [ 3550 ],
            "P29": [ 3551 ],
            "P3": [ 3402 ],
            "P30": [ 3552 ],
            "P31": [ 3553 ],
            "P32": [ 3554 ],
            "P33": [ 3555 ],
            "P34": [ 3556 ],
            "P35": [ 3557 ],
            "P4": [ 3470 ],
            "P5": [ 3471 ],
            "P6": [ 3384 ],
            "P7": [ 3385 ],
            "P8": [ 3380 ],
            "P9": [ 3381 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_75_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:224.18-224.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "A10": [ "0" ],
            "A11": [ "0" ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ "0" ],
            "A3": [ "0" ],
            "A4": [ "0" ],
            "A5": [ "0" ],
            "A6": [ "0" ],
            "A7": [ "0" ],
            "A8": [ "0" ],
            "A9": [ "0" ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 3521 ],
            "P1": [ 3522 ],
            "P10": [ 3489 ],
            "P11": [ 3558 ],
            "P12": [ 3559 ],
            "P13": [ 3560 ],
            "P14": [ 3561 ],
            "P15": [ 3562 ],
            "P16": [ 3563 ],
            "P17": [ 3564 ],
            "P18": [ 3565 ],
            "P19": [ 3566 ],
            "P2": [ 3514 ],
            "P20": [ 3567 ],
            "P21": [ 3568 ],
            "P22": [ 3569 ],
            "P23": [ 3570 ],
            "P24": [ 3571 ],
            "P25": [ 3572 ],
            "P26": [ 3573 ],
            "P27": [ 3574 ],
            "P28": [ 3575 ],
            "P29": [ 3576 ],
            "P3": [ 3515 ],
            "P30": [ 3577 ],
            "P31": [ 3578 ],
            "P32": [ 3579 ],
            "P33": [ 3580 ],
            "P34": [ 3581 ],
            "P35": [ 3582 ],
            "P4": [ 3508 ],
            "P5": [ 3509 ],
            "P6": [ 3502 ],
            "P7": [ 3503 ],
            "P8": [ 3496 ],
            "P9": [ 3497 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_75_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3583 ],
            "B1": [ 3584 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3390 ],
            "COUT": [ 3520 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3293 ],
            "S1": [ 3291 ]
          }
        },
        "_75_CCU2C_S0_9_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3526 ],
            "A1": [ 3527 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3394 ],
            "COUT": [ 3525 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3583 ],
            "S1": [ 3584 ]
          }
        },
        "_77_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 8 ],
            "D": [ 3585 ],
            "Z": [ 3284 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3288 ],
            "A1": [ 3286 ],
            "B0": [ 3287 ],
            "B1": [ 3285 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3586 ],
            "COUT": [ 3585 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3587 ],
            "S1": [ 3588 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3332 ],
            "A1": [ 3310 ],
            "B0": [ 3331 ],
            "B1": [ 3309 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3589 ],
            "COUT": [ 3586 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3590 ],
            "S1": [ 3591 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3371 ],
            "A1": [ 3354 ],
            "B0": [ 3370 ],
            "B1": [ 3353 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3592 ],
            "COUT": [ 3589 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3593 ],
            "S1": [ 3594 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3375 ],
            "A1": [ 3373 ],
            "B0": [ 3374 ],
            "B1": [ 3372 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3595 ],
            "COUT": [ 3592 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3596 ],
            "S1": [ 3597 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3379 ],
            "A1": [ 3377 ],
            "B0": [ 3378 ],
            "B1": [ 3376 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3598 ],
            "COUT": [ 3595 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3599 ],
            "S1": [ 3600 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3292 ],
            "A1": [ 3290 ],
            "B0": [ 3291 ],
            "B1": [ 3289 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3601 ],
            "COUT": [ 3598 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3602 ],
            "S1": [ 3603 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3296 ],
            "A1": [ 3294 ],
            "B0": [ 3295 ],
            "B1": [ 3293 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3604 ],
            "COUT": [ 3601 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3605 ],
            "S1": [ 3606 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3300 ],
            "A1": [ 3298 ],
            "B0": [ 3299 ],
            "B1": [ 3297 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3607 ],
            "COUT": [ 3604 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3608 ],
            "S1": [ 3609 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3304 ],
            "A1": [ 3302 ],
            "B0": [ 3303 ],
            "B1": [ 3301 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3610 ],
            "COUT": [ 3607 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3611 ],
            "S1": [ 3612 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3308 ],
            "A1": [ 3306 ],
            "B0": [ 3307 ],
            "B1": [ 3305 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3613 ],
            "COUT": [ 3610 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3614 ],
            "S1": [ 3615 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3314 ],
            "A1": [ 3312 ],
            "B0": [ 3313 ],
            "B1": [ 3311 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3616 ],
            "COUT": [ 3613 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3617 ],
            "S1": [ 3618 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3318 ],
            "A1": [ 3316 ],
            "B0": [ 3317 ],
            "B1": [ 3315 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3619 ],
            "COUT": [ 3616 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3620 ],
            "S1": [ 3621 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3322 ],
            "A1": [ 3320 ],
            "B0": [ 3321 ],
            "B1": [ 3319 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3622 ],
            "COUT": [ 3619 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3623 ],
            "S1": [ 3624 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3326 ],
            "A1": [ 3324 ],
            "B0": [ 3325 ],
            "B1": [ 3323 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3625 ],
            "COUT": [ 3622 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3626 ],
            "S1": [ 3627 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3330 ],
            "A1": [ 3328 ],
            "B0": [ 3329 ],
            "B1": [ 3327 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3628 ],
            "COUT": [ 3625 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3629 ],
            "S1": [ 3630 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3336 ],
            "A1": [ 3334 ],
            "B0": [ 3335 ],
            "B1": [ 3333 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3631 ],
            "COUT": [ 3628 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3632 ],
            "S1": [ 3633 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3340 ],
            "A1": [ 3338 ],
            "B0": [ 3339 ],
            "B1": [ 3337 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3634 ],
            "COUT": [ 3631 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3635 ],
            "S1": [ 3636 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3344 ],
            "A1": [ 3342 ],
            "B0": [ 3343 ],
            "B1": [ 3341 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3637 ],
            "COUT": [ 3634 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3638 ],
            "S1": [ 3639 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3348 ],
            "A1": [ 3346 ],
            "B0": [ 3347 ],
            "B1": [ 3345 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3640 ],
            "COUT": [ 3637 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3641 ],
            "S1": [ 3642 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3352 ],
            "A1": [ 3350 ],
            "B0": [ 3351 ],
            "B1": [ 3349 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3643 ],
            "COUT": [ 3640 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3644 ],
            "S1": [ 3645 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3358 ],
            "A1": [ 3356 ],
            "B0": [ 3357 ],
            "B1": [ 3355 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3646 ],
            "COUT": [ 3643 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3647 ],
            "S1": [ 3648 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3362 ],
            "A1": [ 3360 ],
            "B0": [ 3361 ],
            "B1": [ 3359 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3649 ],
            "COUT": [ 3646 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3650 ],
            "S1": [ 3651 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3366 ],
            "A1": [ 3364 ],
            "B0": [ 3365 ],
            "B1": [ 3363 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3652 ],
            "COUT": [ 3649 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3653 ],
            "S1": [ 3654 ]
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3369 ],
            "A1": [ 3368 ],
            "B0": [ 4 ],
            "B1": [ 3367 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 3652 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3655 ],
            "S1": [ 3656 ]
          }
        },
        "_83_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3658 ],
            "LSR": [ 545 ],
            "Q": [ 384 ]
          }
        },
        "_83_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3659 ],
            "LSR": [ 545 ],
            "Q": [ 383 ]
          }
        },
        "_83_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3660 ],
            "LSR": [ 545 ],
            "Q": [ 382 ]
          }
        },
        "_83_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3661 ],
            "LSR": [ 545 ],
            "Q": [ 381 ]
          }
        },
        "_83_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3662 ],
            "LSR": [ 545 ],
            "Q": [ 322 ]
          }
        },
        "_83_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3663 ],
            "LSR": [ 545 ],
            "Q": [ 321 ]
          }
        },
        "_83_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3664 ],
            "LSR": [ 545 ],
            "Q": [ 320 ]
          }
        },
        "_83_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3665 ],
            "LSR": [ 545 ],
            "Q": [ 319 ]
          }
        },
        "_83_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3666 ],
            "LSR": [ 545 ],
            "Q": [ 318 ]
          }
        },
        "_83_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3667 ],
            "LSR": [ 545 ],
            "Q": [ 317 ]
          }
        },
        "_83_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3668 ],
            "LSR": [ 545 ],
            "Q": [ 316 ]
          }
        },
        "_83_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3669 ],
            "LSR": [ 545 ],
            "Q": [ 315 ]
          }
        },
        "_83_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3670 ],
            "LSR": [ 545 ],
            "Q": [ 392 ]
          }
        },
        "_83_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3671 ],
            "LSR": [ 545 ],
            "Q": [ 330 ]
          }
        },
        "_83_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3672 ],
            "LSR": [ 545 ],
            "Q": [ 329 ]
          }
        },
        "_83_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3673 ],
            "LSR": [ 545 ],
            "Q": [ 328 ]
          }
        },
        "_83_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3674 ],
            "LSR": [ 545 ],
            "Q": [ 327 ]
          }
        },
        "_83_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3675 ],
            "LSR": [ 545 ],
            "Q": [ 326 ]
          }
        },
        "_83_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3676 ],
            "LSR": [ 545 ],
            "Q": [ 325 ]
          }
        },
        "_83_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3677 ],
            "LSR": [ 545 ],
            "Q": [ 324 ]
          }
        },
        "_83_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3678 ],
            "LSR": [ 545 ],
            "Q": [ 323 ]
          }
        },
        "_83_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3679 ],
            "LSR": [ 545 ],
            "Q": [ 314 ]
          }
        },
        "_83_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3680 ],
            "LSR": [ 545 ],
            "Q": [ 313 ]
          }
        },
        "_83_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3681 ],
            "LSR": [ 545 ],
            "Q": [ 391 ]
          }
        },
        "_83_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3682 ],
            "LSR": [ 545 ],
            "Q": [ 357 ]
          }
        },
        "_83_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3683 ],
            "LSR": [ 545 ],
            "Q": [ 356 ]
          }
        },
        "_83_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3684 ],
            "LSR": [ 545 ],
            "Q": [ 355 ]
          }
        },
        "_83_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3685 ],
            "LSR": [ 545 ],
            "Q": [ 354 ]
          }
        },
        "_83_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3686 ],
            "LSR": [ 545 ],
            "Q": [ 353 ]
          }
        },
        "_83_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3687 ],
            "LSR": [ 545 ],
            "Q": [ 352 ]
          }
        },
        "_83_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3688 ],
            "LSR": [ 545 ],
            "Q": [ 351 ]
          }
        },
        "_83_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3689 ],
            "LSR": [ 545 ],
            "Q": [ 350 ]
          }
        },
        "_83_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3690 ],
            "LSR": [ 545 ],
            "Q": [ 365 ]
          }
        },
        "_83_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3691 ],
            "LSR": [ 545 ],
            "Q": [ 364 ]
          }
        },
        "_83_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3692 ],
            "LSR": [ 545 ],
            "Q": [ 390 ]
          }
        },
        "_83_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3693 ],
            "LSR": [ 545 ],
            "Q": [ 363 ]
          }
        },
        "_83_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3694 ],
            "LSR": [ 545 ],
            "Q": [ 362 ]
          }
        },
        "_83_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3695 ],
            "LSR": [ 545 ],
            "Q": [ 361 ]
          }
        },
        "_83_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3696 ],
            "LSR": [ 545 ],
            "Q": [ 360 ]
          }
        },
        "_83_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3697 ],
            "LSR": [ 545 ],
            "Q": [ 359 ]
          }
        },
        "_83_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3698 ],
            "LSR": [ 545 ],
            "Q": [ 358 ]
          }
        },
        "_83_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3699 ],
            "LSR": [ 545 ],
            "Q": [ 349 ]
          }
        },
        "_83_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 4 ],
            "LSR": [ 545 ],
            "Q": [ 348 ]
          }
        },
        "_83_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3700 ],
            "LSR": [ 545 ],
            "Q": [ 389 ]
          }
        },
        "_83_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3701 ],
            "LSR": [ 545 ],
            "Q": [ 388 ]
          }
        },
        "_83_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3702 ],
            "LSR": [ 545 ],
            "Q": [ 387 ]
          }
        },
        "_83_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3703 ],
            "LSR": [ 545 ],
            "Q": [ 386 ]
          }
        },
        "_83_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:247.5-252.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 3657 ],
            "CLK": [ 3 ],
            "DI": [ 3704 ],
            "LSR": [ 545 ],
            "Q": [ 385 ]
          }
        },
        "_89_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3705 ],
            "B1": [ 3706 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3707 ],
            "COUT": [ 3708 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3690 ],
            "S1": [ 3689 ]
          }
        },
        "_89_CCU2C_S0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3709 ],
            "B1": [ 3710 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3711 ],
            "COUT": [ 3707 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3693 ],
            "S1": [ 3691 ]
          }
        },
        "_89_CCU2C_S0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3712 ],
            "B1": [ 3713 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3714 ],
            "COUT": [ 3715 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3664 ],
            "S1": [ 3663 ]
          }
        },
        "_89_CCU2C_S0_10_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3716 ],
            "A1": [ 3717 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3718 ],
            "COUT": [ 3719 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3712 ],
            "S1": [ 3713 ]
          }
        },
        "_89_CCU2C_S0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3720 ],
            "B1": [ 3721 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3722 ],
            "COUT": [ 3714 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3666 ],
            "S1": [ 3665 ]
          }
        },
        "_89_CCU2C_S0_11_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3723 ],
            "A1": [ 3724 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3725 ],
            "COUT": [ 3718 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3720 ],
            "S1": [ 3721 ]
          }
        },
        "_89_CCU2C_S0_12": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 7 ],
            "A1": [ "0" ],
            "B0": [ 3726 ],
            "B1": [ 3727 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3728 ],
            "COUT": [ 3729 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3697 ],
            "S1": [ 3696 ]
          }
        },
        "_89_CCU2C_S0_13": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3730 ],
            "B1": [ 3731 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3732 ],
            "COUT": [ 3722 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3668 ],
            "S1": [ 3667 ]
          }
        },
        "_89_CCU2C_S0_13_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3733 ],
            "A1": [ 3734 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3735 ],
            "COUT": [ 3725 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3730 ],
            "S1": [ 3731 ]
          }
        },
        "_89_CCU2C_S0_14": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3736 ],
            "B1": [ 3737 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3738 ],
            "COUT": [ 3732 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3671 ],
            "S1": [ 3669 ]
          }
        },
        "_89_CCU2C_S0_14_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3739 ],
            "A1": [ 3740 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3741 ],
            "COUT": [ 3735 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3736 ],
            "S1": [ 3737 ]
          }
        },
        "_89_CCU2C_S0_15": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3742 ],
            "B1": [ 3743 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3744 ],
            "COUT": [ 3738 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3673 ],
            "S1": [ 3672 ]
          }
        },
        "_89_CCU2C_S0_15_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3745 ],
            "A1": [ 3746 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3747 ],
            "COUT": [ 3741 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3742 ],
            "S1": [ 3743 ]
          }
        },
        "_89_CCU2C_S0_16": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3748 ],
            "B1": [ 3749 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3750 ],
            "COUT": [ 3744 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3675 ],
            "S1": [ 3674 ]
          }
        },
        "_89_CCU2C_S0_16_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3751 ],
            "A1": [ 3752 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3753 ],
            "COUT": [ 3747 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3748 ],
            "S1": [ 3749 ]
          }
        },
        "_89_CCU2C_S0_17": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3754 ],
            "B1": [ 3755 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3756 ],
            "COUT": [ 3750 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3677 ],
            "S1": [ 3676 ]
          }
        },
        "_89_CCU2C_S0_17_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3757 ],
            "A1": [ 3758 ],
            "B0": [ 3759 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3760 ],
            "COUT": [ 3753 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3754 ],
            "S1": [ 3755 ]
          }
        },
        "_89_CCU2C_S0_18": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3761 ],
            "B1": [ 3762 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3763 ],
            "COUT": [ 3756 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3679 ],
            "S1": [ 3678 ]
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3764 ],
            "A1": [ 3765 ],
            "B0": [ 3766 ],
            "B1": [ 3767 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3768 ],
            "COUT": [ 3760 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3761 ],
            "S1": [ 3762 ]
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3769 ],
            "A1": [ 3770 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3771 ],
            "COUT": [ 3768 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3772 ],
            "S1": [ 3773 ]
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3774 ],
            "A1": [ 3775 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3776 ],
            "COUT": [ 3771 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3777 ],
            "S1": [ 3778 ]
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3779 ],
            "A1": [ 3780 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3781 ],
            "COUT": [ 3776 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3782 ],
            "S1": [ 3783 ]
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3784 ],
            "A1": [ 3785 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3786 ],
            "COUT": [ 3781 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3787 ],
            "S1": [ 3788 ]
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3705 ],
            "A1": [ 3706 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3789 ],
            "COUT": [ 3786 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3790 ],
            "S1": [ 3791 ]
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3709 ],
            "A1": [ 3710 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3792 ],
            "COUT": [ 3789 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3793 ],
            "S1": [ 3794 ]
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3795 ],
            "A1": [ 3796 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3797 ],
            "COUT": [ 3792 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3798 ],
            "S1": [ 3799 ]
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3726 ],
            "A1": [ 3727 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3800 ],
            "COUT": [ 3797 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3801 ],
            "S1": [ 3802 ]
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3803 ],
            "A1": [ 3804 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 3800 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3805 ],
            "S1": [ 3806 ]
          }
        },
        "_89_CCU2C_S0_19": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3769 ],
            "B1": [ 3770 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3807 ],
            "COUT": [ 3763 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3682 ],
            "S1": [ 3680 ]
          }
        },
        "_89_CCU2C_S0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3795 ],
            "B1": [ 3796 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3729 ],
            "COUT": [ 3711 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3695 ],
            "S1": [ 3694 ]
          }
        },
        "_89_CCU2C_S0_20": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3774 ],
            "B1": [ 3775 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3808 ],
            "COUT": [ 3807 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3684 ],
            "S1": [ 3683 ]
          }
        },
        "_89_CCU2C_S0_21": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3779 ],
            "B1": [ 3780 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3809 ],
            "COUT": [ 3808 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3686 ],
            "S1": [ 3685 ]
          }
        },
        "_89_CCU2C_S0_22": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3784 ],
            "B1": [ 3785 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3708 ],
            "COUT": [ 3809 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3688 ],
            "S1": [ 3687 ]
          }
        },
        "_89_CCU2C_S0_23": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 5 ],
            "A1": [ 6 ],
            "B0": [ 3803 ],
            "B1": [ 3804 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 3728 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3699 ],
            "S1": [ 3698 ]
          }
        },
        "_89_CCU2C_S0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3810 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3811 ],
            "COUT": [ 3812 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3658 ],
            "S1": [ 3813 ]
          }
        },
        "_89_CCU2C_S0_3_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3814 ],
            "A1": [ "0" ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3815 ],
            "COUT": [ 3816 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3810 ],
            "S1": [ 3817 ]
          }
        },
        "_89_CCU2C_S0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3818 ],
            "B1": [ 3819 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3820 ],
            "COUT": [ 3811 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3670 ],
            "S1": [ 3659 ]
          }
        },
        "_89_CCU2C_S0_4_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3821 ],
            "A1": [ 3822 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3823 ],
            "COUT": [ 3815 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3818 ],
            "S1": [ 3819 ]
          }
        },
        "_89_CCU2C_S0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3824 ],
            "B1": [ 3825 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3826 ],
            "COUT": [ 3820 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3692 ],
            "S1": [ 3681 ]
          }
        },
        "_89_CCU2C_S0_5_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3827 ],
            "A1": [ 3828 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3829 ],
            "COUT": [ 3823 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3824 ],
            "S1": [ 3825 ]
          }
        },
        "_89_CCU2C_S0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3830 ],
            "B1": [ 3831 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3832 ],
            "COUT": [ 3826 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3701 ],
            "S1": [ 3700 ]
          }
        },
        "_89_CCU2C_S0_6_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3833 ],
            "A1": [ 3834 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3835 ],
            "COUT": [ 3829 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3830 ],
            "S1": [ 3831 ]
          }
        },
        "_89_CCU2C_S0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3836 ],
            "B1": [ 3837 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3838 ],
            "COUT": [ 3832 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3703 ],
            "S1": [ 3702 ]
          }
        },
        "_89_CCU2C_S0_7_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3839 ],
            "A1": [ 3840 ],
            "B0": [ 3841 ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3842 ],
            "COUT": [ 3835 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3836 ],
            "S1": [ 3837 ]
          }
        },
        "_89_CCU2C_S0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3843 ],
            "B1": [ 3844 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3845 ],
            "COUT": [ 3838 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3660 ],
            "S1": [ 3704 ]
          }
        },
        "_89_CCU2C_S0_8_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3846 ],
            "A1": [ 3847 ],
            "B0": [ 3848 ],
            "B1": [ 3849 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3850 ],
            "COUT": [ 3842 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3843 ],
            "S1": [ 3844 ]
          }
        },
        "_89_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:239.18-239.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 3330 ],
            "A1": [ 3328 ],
            "A10": [ 3308 ],
            "A11": [ 3306 ],
            "A12": [ 3304 ],
            "A13": [ 3302 ],
            "A14": [ 3300 ],
            "A15": [ 3298 ],
            "A16": [ 3296 ],
            "A17": [ 3294 ],
            "A2": [ 3326 ],
            "A3": [ 3324 ],
            "A4": [ 3322 ],
            "A5": [ 3320 ],
            "A6": [ 3318 ],
            "A7": [ 3316 ],
            "A8": [ 3314 ],
            "A9": [ 3312 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 3766 ],
            "P1": [ 3767 ],
            "P10": [ 3733 ],
            "P11": [ 3734 ],
            "P12": [ 3723 ],
            "P13": [ 3724 ],
            "P14": [ 3716 ],
            "P15": [ 3717 ],
            "P16": [ 3851 ],
            "P17": [ 3852 ],
            "P18": [ 3848 ],
            "P19": [ 3849 ],
            "P2": [ 3759 ],
            "P20": [ 3841 ],
            "P21": [ 3853 ],
            "P22": [ 3854 ],
            "P23": [ 3855 ],
            "P24": [ 3856 ],
            "P25": [ 3857 ],
            "P26": [ 3858 ],
            "P27": [ 3859 ],
            "P28": [ 3860 ],
            "P29": [ 3861 ],
            "P3": [ 3758 ],
            "P30": [ 3862 ],
            "P31": [ 3863 ],
            "P32": [ 3864 ],
            "P33": [ 3865 ],
            "P34": [ 3866 ],
            "P35": [ 3867 ],
            "P4": [ 3751 ],
            "P5": [ 3752 ],
            "P6": [ 3745 ],
            "P7": [ 3746 ],
            "P8": [ 3739 ],
            "P9": [ 3740 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_89_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:239.18-239.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 3369 ],
            "A1": [ 3368 ],
            "A10": [ 3348 ],
            "A11": [ 3346 ],
            "A12": [ 3344 ],
            "A13": [ 3342 ],
            "A14": [ 3340 ],
            "A15": [ 3338 ],
            "A16": [ 3336 ],
            "A17": [ 3334 ],
            "A2": [ 3366 ],
            "A3": [ 3364 ],
            "A4": [ 3362 ],
            "A5": [ 3360 ],
            "A6": [ 3358 ],
            "A7": [ 3356 ],
            "A8": [ 3352 ],
            "A9": [ 3350 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 3803 ],
            "P1": [ 3804 ],
            "P10": [ 3784 ],
            "P11": [ 3785 ],
            "P12": [ 3779 ],
            "P13": [ 3780 ],
            "P14": [ 3774 ],
            "P15": [ 3775 ],
            "P16": [ 3769 ],
            "P17": [ 3770 ],
            "P18": [ 3764 ],
            "P19": [ 3765 ],
            "P2": [ 3726 ],
            "P20": [ 3757 ],
            "P21": [ 3868 ],
            "P22": [ 3869 ],
            "P23": [ 3870 ],
            "P24": [ 3871 ],
            "P25": [ 3872 ],
            "P26": [ 3873 ],
            "P27": [ 3874 ],
            "P28": [ 3875 ],
            "P29": [ 3876 ],
            "P3": [ 3727 ],
            "P30": [ 3877 ],
            "P31": [ 3878 ],
            "P32": [ 3879 ],
            "P33": [ 3880 ],
            "P34": [ 3881 ],
            "P35": [ 3882 ],
            "P4": [ 3795 ],
            "P5": [ 3796 ],
            "P6": [ 3709 ],
            "P7": [ 3710 ],
            "P8": [ 3705 ],
            "P9": [ 3706 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_89_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1": {
          "hide_name": 0,
          "type": "MULT18X18D",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:239.18-239.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:9.13-16.3"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "A10": "input",
            "A11": "input",
            "A12": "input",
            "A13": "input",
            "A14": "input",
            "A15": "input",
            "A16": "input",
            "A17": "input",
            "A2": "input",
            "A3": "input",
            "A4": "input",
            "A5": "input",
            "A6": "input",
            "A7": "input",
            "A8": "input",
            "A9": "input",
            "B0": "input",
            "B1": "input",
            "B10": "input",
            "B11": "input",
            "B12": "input",
            "B13": "input",
            "B14": "input",
            "B15": "input",
            "B16": "input",
            "B17": "input",
            "B2": "input",
            "B3": "input",
            "B4": "input",
            "B5": "input",
            "B6": "input",
            "B7": "input",
            "B8": "input",
            "B9": "input",
            "C0": "input",
            "C1": "input",
            "C10": "input",
            "C11": "input",
            "C12": "input",
            "C13": "input",
            "C14": "input",
            "C15": "input",
            "C16": "input",
            "C17": "input",
            "C2": "input",
            "C3": "input",
            "C4": "input",
            "C5": "input",
            "C6": "input",
            "C7": "input",
            "C8": "input",
            "C9": "input",
            "P0": "output",
            "P1": "output",
            "P10": "output",
            "P11": "output",
            "P12": "output",
            "P13": "output",
            "P14": "output",
            "P15": "output",
            "P16": "output",
            "P17": "output",
            "P18": "output",
            "P19": "output",
            "P2": "output",
            "P20": "output",
            "P21": "output",
            "P22": "output",
            "P23": "output",
            "P24": "output",
            "P25": "output",
            "P26": "output",
            "P27": "output",
            "P28": "output",
            "P29": "output",
            "P3": "output",
            "P30": "output",
            "P31": "output",
            "P32": "output",
            "P33": "output",
            "P34": "output",
            "P35": "output",
            "P4": "output",
            "P5": "output",
            "P6": "output",
            "P7": "output",
            "P8": "output",
            "P9": "output",
            "SIGNEDA": "input",
            "SIGNEDB": "input",
            "SOURCEA": "input",
            "SOURCEB": "input"
          },
          "connections": {
            "A0": [ 3292 ],
            "A1": [ 3290 ],
            "A10": [ 3288 ],
            "A11": [ 3286 ],
            "A12": [ "0" ],
            "A13": [ "0" ],
            "A14": [ "0" ],
            "A15": [ "0" ],
            "A16": [ "0" ],
            "A17": [ "0" ],
            "A2": [ 3379 ],
            "A3": [ 3377 ],
            "A4": [ 3375 ],
            "A5": [ 3373 ],
            "A6": [ 3371 ],
            "A7": [ 3354 ],
            "A8": [ 3332 ],
            "A9": [ 3310 ],
            "B0": [ "1" ],
            "B1": [ "0" ],
            "B10": [ "0" ],
            "B11": [ "0" ],
            "B12": [ "0" ],
            "B13": [ "0" ],
            "B14": [ "0" ],
            "B15": [ "0" ],
            "B16": [ "0" ],
            "B17": [ "0" ],
            "B2": [ "1" ],
            "B3": [ "0" ],
            "B4": [ "0" ],
            "B5": [ "0" ],
            "B6": [ "0" ],
            "B7": [ "0" ],
            "B8": [ "0" ],
            "B9": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "C10": [ "0" ],
            "C11": [ "0" ],
            "C12": [ "0" ],
            "C13": [ "0" ],
            "C14": [ "0" ],
            "C15": [ "0" ],
            "C16": [ "0" ],
            "C17": [ "0" ],
            "C2": [ "0" ],
            "C3": [ "0" ],
            "C4": [ "0" ],
            "C5": [ "0" ],
            "C6": [ "0" ],
            "C7": [ "0" ],
            "C8": [ "0" ],
            "C9": [ "0" ],
            "P0": [ 3846 ],
            "P1": [ 3847 ],
            "P10": [ 3814 ],
            "P11": [ 3883 ],
            "P12": [ 3884 ],
            "P13": [ 3885 ],
            "P14": [ 3886 ],
            "P15": [ 3887 ],
            "P16": [ 3888 ],
            "P17": [ 3889 ],
            "P18": [ 3890 ],
            "P19": [ 3891 ],
            "P2": [ 3839 ],
            "P20": [ 3892 ],
            "P21": [ 3893 ],
            "P22": [ 3894 ],
            "P23": [ 3895 ],
            "P24": [ 3896 ],
            "P25": [ 3897 ],
            "P26": [ 3898 ],
            "P27": [ 3899 ],
            "P28": [ 3900 ],
            "P29": [ 3901 ],
            "P3": [ 3840 ],
            "P30": [ 3902 ],
            "P31": [ 3903 ],
            "P32": [ 3904 ],
            "P33": [ 3905 ],
            "P34": [ 3906 ],
            "P35": [ 3907 ],
            "P4": [ 3833 ],
            "P5": [ 3834 ],
            "P6": [ 3827 ],
            "P7": [ 3828 ],
            "P8": [ 3821 ],
            "P9": [ 3822 ],
            "SIGNEDA": [ "0" ],
            "SIGNEDB": [ "0" ],
            "SOURCEA": [ "0" ],
            "SOURCEB": [ "0" ]
          }
        },
        "_89_CCU2C_S0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 3908 ],
            "B1": [ 3909 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3715 ],
            "COUT": [ 3845 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3662 ],
            "S1": [ 3661 ]
          }
        },
        "_89_CCU2C_S0_9_B0_CCU2C_S0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 3851 ],
            "A1": [ 3852 ],
            "B0": [ "0" ],
            "B1": [ "0" ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 3719 ],
            "COUT": [ 3850 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3908 ],
            "S1": [ 3909 ]
          }
        },
        "_91_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 8 ],
            "D": [ 3910 ],
            "Z": [ 3657 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 383 ],
            "A1": [ 384 ],
            "B0": [ 3659 ],
            "B1": [ 3658 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3911 ],
            "COUT": [ 3910 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3912 ],
            "S1": [ 3913 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 391 ],
            "A1": [ 392 ],
            "B0": [ 3681 ],
            "B1": [ 3670 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3914 ],
            "COUT": [ 3911 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3915 ],
            "S1": [ 3916 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 389 ],
            "A1": [ 390 ],
            "B0": [ 3700 ],
            "B1": [ 3692 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3917 ],
            "COUT": [ 3914 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3918 ],
            "S1": [ 3919 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 387 ],
            "A1": [ 388 ],
            "B0": [ 3702 ],
            "B1": [ 3701 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3920 ],
            "COUT": [ 3917 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3921 ],
            "S1": [ 3922 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 385 ],
            "A1": [ 386 ],
            "B0": [ 3704 ],
            "B1": [ 3703 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3923 ],
            "COUT": [ 3920 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3924 ],
            "S1": [ 3925 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 381 ],
            "A1": [ 382 ],
            "B0": [ 3661 ],
            "B1": [ 3660 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3926 ],
            "COUT": [ 3923 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3927 ],
            "S1": [ 3928 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 321 ],
            "A1": [ 322 ],
            "B0": [ 3663 ],
            "B1": [ 3662 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3929 ],
            "COUT": [ 3926 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3930 ],
            "S1": [ 3931 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 319 ],
            "A1": [ 320 ],
            "B0": [ 3665 ],
            "B1": [ 3664 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3932 ],
            "COUT": [ 3929 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3933 ],
            "S1": [ 3934 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 317 ],
            "A1": [ 318 ],
            "B0": [ 3667 ],
            "B1": [ 3666 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3935 ],
            "COUT": [ 3932 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3936 ],
            "S1": [ 3937 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 315 ],
            "A1": [ 316 ],
            "B0": [ 3669 ],
            "B1": [ 3668 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3938 ],
            "COUT": [ 3935 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3939 ],
            "S1": [ 3940 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 329 ],
            "A1": [ 330 ],
            "B0": [ 3672 ],
            "B1": [ 3671 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3941 ],
            "COUT": [ 3938 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3942 ],
            "S1": [ 3943 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 327 ],
            "A1": [ 328 ],
            "B0": [ 3674 ],
            "B1": [ 3673 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3944 ],
            "COUT": [ 3941 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3945 ],
            "S1": [ 3946 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 325 ],
            "A1": [ 326 ],
            "B0": [ 3676 ],
            "B1": [ 3675 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3947 ],
            "COUT": [ 3944 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3948 ],
            "S1": [ 3949 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 323 ],
            "A1": [ 324 ],
            "B0": [ 3678 ],
            "B1": [ 3677 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3950 ],
            "COUT": [ 3947 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3951 ],
            "S1": [ 3952 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 313 ],
            "A1": [ 314 ],
            "B0": [ 3680 ],
            "B1": [ 3679 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3953 ],
            "COUT": [ 3950 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3954 ],
            "S1": [ 3955 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 356 ],
            "A1": [ 357 ],
            "B0": [ 3683 ],
            "B1": [ 3682 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3956 ],
            "COUT": [ 3953 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3957 ],
            "S1": [ 3958 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 354 ],
            "A1": [ 355 ],
            "B0": [ 3685 ],
            "B1": [ 3684 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3959 ],
            "COUT": [ 3956 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3960 ],
            "S1": [ 3961 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 352 ],
            "A1": [ 353 ],
            "B0": [ 3687 ],
            "B1": [ 3686 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3962 ],
            "COUT": [ 3959 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3963 ],
            "S1": [ 3964 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 350 ],
            "A1": [ 351 ],
            "B0": [ 3689 ],
            "B1": [ 3688 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3965 ],
            "COUT": [ 3962 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3966 ],
            "S1": [ 3967 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 364 ],
            "A1": [ 365 ],
            "B0": [ 3691 ],
            "B1": [ 3690 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3968 ],
            "COUT": [ 3965 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3969 ],
            "S1": [ 3970 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 362 ],
            "A1": [ 363 ],
            "B0": [ 3694 ],
            "B1": [ 3693 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3971 ],
            "COUT": [ 3968 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3972 ],
            "S1": [ 3973 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 360 ],
            "A1": [ 361 ],
            "B0": [ 3696 ],
            "B1": [ 3695 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3974 ],
            "COUT": [ 3971 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3975 ],
            "S1": [ 3976 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 358 ],
            "A1": [ 359 ],
            "B0": [ 3698 ],
            "B1": [ 3697 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ 3977 ],
            "COUT": [ 3974 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3978 ],
            "S1": [ 3979 ]
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ 348 ],
            "A1": [ 349 ],
            "B0": [ 4 ],
            "B1": [ 3699 ],
            "C0": [ "1" ],
            "C1": [ "1" ],
            "CIN": [ "1" ],
            "COUT": [ 3977 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 3980 ],
            "S1": [ 3981 ]
          }
        },
        "_97_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 264 ],
            "LSR": [ 545 ],
            "Q": [ 425 ]
          }
        },
        "_97_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 274 ],
            "LSR": [ 545 ],
            "Q": [ 424 ]
          }
        },
        "_97_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 306 ],
            "LSR": [ 545 ],
            "Q": [ 450 ]
          }
        },
        "_97_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 421 ],
            "LSR": [ 545 ],
            "Q": [ 449 ]
          }
        },
        "_97_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 420 ],
            "LSR": [ 545 ],
            "Q": [ 455 ]
          }
        },
        "_97_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 138 ],
            "LSR": [ 545 ],
            "Q": [ 454 ]
          }
        },
        "_97_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 137 ],
            "LSR": [ 545 ],
            "Q": [ 460 ]
          }
        },
        "_97_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 147 ],
            "LSR": [ 545 ],
            "Q": [ 459 ]
          }
        },
        "_97_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 146 ],
            "LSR": [ 545 ],
            "Q": [ 465 ]
          }
        },
        "_97_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 161 ],
            "LSR": [ 545 ],
            "Q": [ 464 ]
          }
        },
        "_97_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 160 ],
            "LSR": [ 545 ],
            "Q": [ 470 ]
          }
        },
        "_97_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 169 ],
            "LSR": [ 545 ],
            "Q": [ 469 ]
          }
        },
        "_97_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 273 ],
            "LSR": [ 545 ],
            "Q": [ 430 ]
          }
        },
        "_97_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 168 ],
            "LSR": [ 545 ],
            "Q": [ 475 ]
          }
        },
        "_97_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 177 ],
            "LSR": [ 545 ],
            "Q": [ 474 ]
          }
        },
        "_97_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 176 ],
            "LSR": [ 545 ],
            "Q": [ 480 ]
          }
        },
        "_97_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 185 ],
            "LSR": [ 545 ],
            "Q": [ 479 ]
          }
        },
        "_97_TRELLIS_FF_Q_24": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 184 ],
            "LSR": [ 545 ],
            "Q": [ 485 ]
          }
        },
        "_97_TRELLIS_FF_Q_25": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 193 ],
            "LSR": [ 545 ],
            "Q": [ 484 ]
          }
        },
        "_97_TRELLIS_FF_Q_26": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 192 ],
            "LSR": [ 545 ],
            "Q": [ 490 ]
          }
        },
        "_97_TRELLIS_FF_Q_27": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 202 ],
            "LSR": [ 545 ],
            "Q": [ 489 ]
          }
        },
        "_97_TRELLIS_FF_Q_28": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 201 ],
            "LSR": [ 545 ],
            "Q": [ 495 ]
          }
        },
        "_97_TRELLIS_FF_Q_29": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 248 ],
            "LSR": [ 545 ],
            "Q": [ 494 ]
          }
        },
        "_97_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 282 ],
            "LSR": [ 545 ],
            "Q": [ 429 ]
          }
        },
        "_97_TRELLIS_FF_Q_30": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 247 ],
            "LSR": [ 545 ],
            "Q": [ 500 ]
          }
        },
        "_97_TRELLIS_FF_Q_31": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 253 ],
            "LSR": [ 545 ],
            "Q": [ 499 ]
          }
        },
        "_97_TRELLIS_FF_Q_32": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 252 ],
            "LSR": [ 545 ],
            "Q": [ 505 ]
          }
        },
        "_97_TRELLIS_FF_Q_33": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 256 ],
            "LSR": [ 545 ],
            "Q": [ 504 ]
          }
        },
        "_97_TRELLIS_FF_Q_34": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 255 ],
            "LSR": [ 545 ],
            "Q": [ 510 ]
          }
        },
        "_97_TRELLIS_FF_Q_35": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 258 ],
            "LSR": [ 545 ],
            "Q": [ 509 ]
          }
        },
        "_97_TRELLIS_FF_Q_36": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 257 ],
            "LSR": [ 545 ],
            "Q": [ 515 ]
          }
        },
        "_97_TRELLIS_FF_Q_37": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 127 ],
            "LSR": [ 545 ],
            "Q": [ 514 ]
          }
        },
        "_97_TRELLIS_FF_Q_38": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 126 ],
            "LSR": [ 545 ],
            "Q": [ 520 ]
          }
        },
        "_97_TRELLIS_FF_Q_39": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 132 ],
            "LSR": [ 545 ],
            "Q": [ 519 ]
          }
        },
        "_97_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 281 ],
            "LSR": [ 545 ],
            "Q": [ 435 ]
          }
        },
        "_97_TRELLIS_FF_Q_40": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 131 ],
            "LSR": [ 545 ],
            "Q": [ 525 ]
          }
        },
        "_97_TRELLIS_FF_Q_41": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 250 ],
            "LSR": [ 545 ],
            "Q": [ 524 ]
          }
        },
        "_97_TRELLIS_FF_Q_42": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 249 ],
            "LSR": [ 545 ],
            "Q": [ 530 ]
          }
        },
        "_97_TRELLIS_FF_Q_43": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 156 ],
            "LSR": [ 545 ],
            "Q": [ 529 ]
          }
        },
        "_97_TRELLIS_FF_Q_44": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 155 ],
            "LSR": [ 545 ],
            "Q": [ 535 ]
          }
        },
        "_97_TRELLIS_FF_Q_45": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 260 ],
            "LSR": [ 545 ],
            "Q": [ 534 ]
          }
        },
        "_97_TRELLIS_FF_Q_46": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 259 ],
            "LSR": [ 545 ],
            "Q": [ 540 ]
          }
        },
        "_97_TRELLIS_FF_Q_47": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 4 ],
            "LSR": [ 545 ],
            "Q": [ 539 ]
          }
        },
        "_97_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 290 ],
            "LSR": [ 545 ],
            "Q": [ 434 ]
          }
        },
        "_97_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 289 ],
            "LSR": [ 545 ],
            "Q": [ 440 ]
          }
        },
        "_97_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 298 ],
            "LSR": [ 545 ],
            "Q": [ 439 ]
          }
        },
        "_97_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 297 ],
            "LSR": [ 545 ],
            "Q": [ 445 ]
          }
        },
        "_97_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:262.5-267.8|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:83.170-83.229"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 423 ],
            "CLK": [ 3 ],
            "DI": [ 307 ],
            "LSR": [ 545 ],
            "Q": [ 444 ]
          }
        },
        "clear_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:119.33-120.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 9 ],
            "D": [ 2 ],
            "Z": [ 545 ]
          }
        }
      },
      "netnames": {
        "_100": {
          "hide_name": 0,
          "bits": [ "0", 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994, 3995, 3996, 3997, 3998, 3999, 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026, 4027, 4028 ],
          "attributes": {
            "src": "../verilog/part2.v:78.17-78.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_102": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:30.17-30.21"
          }
        },
        "_103": {
          "hide_name": 0,
          "bits": [ 4, 259, 260, 155, 156, 249, 250, 131, 132, 126, 127, 257, 258, 255, 256, 252, 253, 247, 248, 201, 202, 192, 193, 184, 185, 176, 177, 168, 169, 160, 161, 146, 147, 137, 138, 420, 421, 306, 307, 297, 298, 289, 290, 281, 282, 273, 274, 264 ],
          "attributes": {
            "src": "../verilog/part2.v:79.17-79.21"
          }
        },
        "_103_CCU2C_S0_10_B0": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_10_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_10_B1": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_10_COUT": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_11_B0": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_11_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_11_B1": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_11_COUT": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_12_COUT": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_13_B0": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_13_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_13_B1": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_13_COUT": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_14_B0": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_14_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_14_B1": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_14_COUT": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_15_B0": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_15_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_15_B1": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_15_COUT": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_16_B0": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_16_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_16_B1": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_16_COUT": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_17_B0": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_17_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_17_B1": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_17_COUT": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_18_B0": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_18_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_18_B1": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_18_COUT": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_19_COUT": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_20_COUT": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_21_COUT": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_22_COUT": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_23_COUT": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_3_B0": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_3_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_3_B0_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_3_S1": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_103_CCU2C_S0_4_B0": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_4_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_4_B1": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_5_B0": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_5_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_5_B1": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_5_COUT": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_6_B0": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_6_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_6_B1": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_6_COUT": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_7_B0": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_7_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_7_B1": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_7_COUT": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_8_B0": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_8_B0_CCU2C_S0_B0": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 205, 206, 196, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 310, 311, 301, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:32.22-32.23"
          }
        },
        "_103_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047, 4048, 4049, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347 ],
          "attributes": {
            "src": "../verilog/part2.v:254.18-254.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_103_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3": {
          "hide_name": 0,
          "bits": [ 242, 243, 151, 152, 234, 235, 128, 129, 122, 123, 223, 224, 218, 219, 213, 214, 208, 209, 203, 204, 194, 195, 186, 187, 178, 179, 170, 171, 162, 163, 148, 149, 139, 140, 331, 332, 308, 309, 299, 300, 291, 292, 283, 284, 275, 276, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:30.22-30.23"
          }
        },
        "_103_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P11": {
          "hide_name": 0,
          "bits": [ 308, 309, 299, 300, 291, 292, 283, 284, 275, 276, 266, 393, 394, 395, 396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:254.18-254.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:136.29-136.41",
            "unused_bits": "11 12 13 14"
          }
        },
        "_103_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P15": {
          "hide_name": 0,
          "bits": [ 4050, 4051, 4052, 4053, 4054, 4055, 4056, 4057, 4058, 4059, 4060, 4061, 4062, 4063, 4064, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417 ],
          "attributes": {
            "src": "../verilog/part2.v:254.18-254.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_103_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380 ],
          "attributes": {
            "src": "../verilog/part2.v:254.18-254.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_103_CCU2C_S0_8_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_8_B1": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_8_COUT": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_9_B0": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_9_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_9_B1": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
          }
        },
        "_103_CCU2C_S0_9_COUT": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_103_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:256.19-256.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "../verilog/part2.v:81.10-81.14"
          }
        },
        "_105_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 461 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 466 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 501 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 521 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 526 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:257.19-257.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 533 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 527 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 522 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 523 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 518 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 507 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 488 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 478 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 468 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 462 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_105_LUT4_Z_D_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_11": {
          "hide_name": 0,
          "bits": [ 3228, 3227, 3225, 3223, 3221, 3219, 3217, 3215, 3213, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:56.17-56.20"
          }
        },
        "_111": {
          "hide_name": 0,
          "bits": [ 629, 628, 626, 624, 622, 620, 618, 616, 612, 610, 608, 606, 604, 602, 600, 598, 596, 594, 590, 588, 586, 584, 582, 580, 578, 576, 574, 572, 568, 566, 564, 562, 560, 558, 556, 554, 552, 550, 639, 637, 635, 633, 631, 614, 592, 570, 548, 546 ],
          "attributes": {
            "src": "../verilog/part2.v:95.16-95.20"
          }
        },
        "_113": {
          "hide_name": 0,
          "bits": [ "0", 4086, 4087, 4088, 4089, 4090, 4091, 4092, 4093, 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112, 4113, 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, 4123, 4124, 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "../verilog/part2.v:87.17-87.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_114": {
          "hide_name": 0,
          "bits": [ "0", 4086, 4087, 4088, 4089, 4090, 4091, 4092, 4093, 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112, 4113, 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, 4123, 4124, 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132 ],
          "attributes": {
            "src": "../verilog/part2.v:88.17-88.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_116": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:29.17-29.21"
          }
        },
        "_117": {
          "hide_name": 0,
          "bits": [ 4, 627, 625, 623, 621, 619, 617, 615, 611, 609, 607, 605, 603, 601, 599, 597, 595, 593, 589, 587, 585, 583, 581, 579, 577, 575, 573, 571, 567, 565, 563, 561, 559, 557, 555, 553, 551, 549, 638, 636, 634, 632, 630, 613, 591, 569, 547, 544 ],
          "attributes": {
            "src": "../verilog/part2.v:89.17-89.21"
          }
        },
        "_117_CCU2C_S0_10_B0": {
          "hide_name": 0,
          "bits": [ 647 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_10_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 654 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_10_B1": {
          "hide_name": 0,
          "bits": [ 648 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_10_COUT": {
          "hide_name": 0,
          "bits": [ 650 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_11_B0": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_11_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 653 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_11_B1": {
          "hide_name": 0,
          "bits": [ 656 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_11_COUT": {
          "hide_name": 0,
          "bits": [ 649 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_12_COUT": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_13_B0": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_13_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 660 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_13_B1": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_13_COUT": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_14_B0": {
          "hide_name": 0,
          "bits": [ 671 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_14_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_14_B1": {
          "hide_name": 0,
          "bits": [ 672 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_14_COUT": {
          "hide_name": 0,
          "bits": [ 667 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_15_B0": {
          "hide_name": 0,
          "bits": [ 677 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_15_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 676 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_15_B1": {
          "hide_name": 0,
          "bits": [ 678 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_15_COUT": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_16_B0": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_16_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 682 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_16_B1": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_16_COUT": {
          "hide_name": 0,
          "bits": [ 679 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_17_B0": {
          "hide_name": 0,
          "bits": [ 689 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_17_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 688 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_17_B1": {
          "hide_name": 0,
          "bits": [ 690 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_17_COUT": {
          "hide_name": 0,
          "bits": [ 685 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_18_B0": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 703 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 706 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 711 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 724 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 737 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 728 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 729 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 725 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 723 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 717 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 712 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 713 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_18_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_18_B1": {
          "hide_name": 0,
          "bits": [ 697 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_18_COUT": {
          "hide_name": 0,
          "bits": [ 691 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_19_COUT": {
          "hide_name": 0,
          "bits": [ 698 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 642 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_20_COUT": {
          "hide_name": 0,
          "bits": [ 742 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_21_COUT": {
          "hide_name": 0,
          "bits": [ 743 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_22_COUT": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_23_COUT": {
          "hide_name": 0,
          "bits": [ 663 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 646 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_3_B0": {
          "hide_name": 0,
          "bits": [ 745 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_3_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 751 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_3_B0_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_3_S1": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_117_CCU2C_S0_4_B0": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_4_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_4_B1": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_5_B0": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_5_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_5_B1": {
          "hide_name": 0,
          "bits": [ 760 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_5_COUT": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_6_B0": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_6_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 764 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_6_B1": {
          "hide_name": 0,
          "bits": [ 766 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_6_COUT": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_7_B0": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_7_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 770 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_7_B1": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_7_COUT": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_8_B0": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_8_B0_CCU2C_S0_B0": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 701, 702, 694, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 783, 784, 776, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:32.22-32.23"
          }
        },
        "_117_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146, 4147, 4148, 4149, 4150, 4151, 4152, 4153, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802 ],
          "attributes": {
            "src": "../verilog/part2.v:269.19-269.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_117_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3": {
          "hide_name": 0,
          "bits": [ 738, 739, 661, 662, 730, 731, 644, 645, 640, 641, 719, 720, 714, 715, 709, 710, 704, 705, 699, 700, 692, 693, 686, 687, 680, 681, 674, 675, 668, 669, 658, 659, 651, 652, 786, 787, 781, 782, 774, 775, 768, 769, 762, 763, 756, 757, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:30.22-30.23"
          }
        },
        "_117_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P11": {
          "hide_name": 0,
          "bits": [ 781, 782, 774, 775, 768, 769, 762, 763, 756, 757, 749, 818, 819, 820, 821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:269.19-269.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:136.29-136.41",
            "unused_bits": "11 12 13 14"
          }
        },
        "_117_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P15": {
          "hide_name": 0,
          "bits": [ 4154, 4155, 4156, 4157, 4158, 4159, 4160, 4161, 4162, 4163, 4164, 4165, 4166, 4167, 4168, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842 ],
          "attributes": {
            "src": "../verilog/part2.v:269.19-269.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_117_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4169, 4170, 4171, 4172, 4173, 4174, 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182, 4183, 4184, 4185, 4186, 4187, 4188, 4189, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817 ],
          "attributes": {
            "src": "../verilog/part2.v:269.19-269.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_117_CCU2C_S0_8_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_8_B1": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_8_COUT": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_9_B0": {
          "hide_name": 0,
          "bits": [ 843 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_9_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 785 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_9_B1": {
          "hide_name": 0,
          "bits": [ 844 ],
          "attributes": {
          }
        },
        "_117_CCU2C_S0_9_COUT": {
          "hide_name": 0,
          "bits": [ 780 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_117_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:271.19-271.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
            "src": "../verilog/part2.v:91.10-91.14"
          }
        },
        "_119_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 845 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 846 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 849 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 852 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 855 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 858 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 861 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 864 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 867 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 873 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 894 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 897 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 906 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 909 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 912 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:272.19-272.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 915 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 916 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 913 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 914 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 910 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 911 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 907 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 908 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 904 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 905 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 901 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 902 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 898 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 895 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 896 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 877 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 878 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 874 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 875 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 871 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 872 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 868 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 869 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 865 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 866 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 862 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 863 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 859 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 856 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 857 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 853 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 854 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 851 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 847 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_119_LUT4_Z_D_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 848 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_125": {
          "hide_name": 0,
          "bits": [ 1002, 1001, 999, 997, 995, 993, 991, 989, 985, 983, 981, 979, 977, 975, 973, 971, 969, 967, 963, 961, 959, 957, 955, 953, 951, 949, 947, 945, 941, 939, 937, 935, 933, 931, 929, 927, 925, 923, 1012, 1010, 1008, 1006, 1004, 987, 965, 943, 921, 919 ],
          "attributes": {
            "src": "../verilog/part2.v:105.16-105.20"
          }
        },
        "_127": {
          "hide_name": 0,
          "bits": [ "0", 4190, 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221, 4222, 4223, 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "../verilog/part2.v:97.17-97.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_128": {
          "hide_name": 0,
          "bits": [ "0", 4190, 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221, 4222, 4223, 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236 ],
          "attributes": {
            "src": "../verilog/part2.v:98.17-98.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_13": {
          "hide_name": 0,
          "bits": [ 3369, 3368, 3366, 3364, 3362, 3360, 3358, 3356, 3352, 3350, 3348, 3346, 3344, 3342, 3340, 3338, 3336, 3334, 3330, 3328, 3326, 3324, 3322, 3320, 3318, 3316, 3314, 3312, 3308, 3306, 3304, 3302, 3300, 3298, 3296, 3294, 3292, 3290, 3379, 3377, 3375, 3373, 3371, 3354, 3332, 3310, 3288, 3286 ],
          "attributes": {
            "src": "../verilog/part2.v:66.17-66.20"
          }
        },
        "_130": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:28.17-28.21"
          }
        },
        "_131": {
          "hide_name": 0,
          "bits": [ 4, 1000, 998, 996, 994, 992, 990, 988, 984, 982, 980, 978, 976, 974, 972, 970, 968, 966, 962, 960, 958, 956, 954, 952, 950, 948, 946, 944, 940, 938, 936, 934, 932, 930, 928, 926, 924, 922, 1011, 1009, 1007, 1005, 1003, 986, 964, 942, 920, 918 ],
          "attributes": {
            "src": "../verilog/part2.v:99.17-99.21"
          }
        },
        "_131_CCU2C_S0_10_B0": {
          "hide_name": 0,
          "bits": [ 1020 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_10_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_10_B1": {
          "hide_name": 0,
          "bits": [ 1021 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_10_COUT": {
          "hide_name": 0,
          "bits": [ 1023 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_11_B0": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_11_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1026 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_11_B1": {
          "hide_name": 0,
          "bits": [ 1029 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_11_COUT": {
          "hide_name": 0,
          "bits": [ 1022 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_12_COUT": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_13_B0": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_13_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1033 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_13_B1": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_13_COUT": {
          "hide_name": 0,
          "bits": [ 1030 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_14_B0": {
          "hide_name": 0,
          "bits": [ 1044 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_14_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_14_B1": {
          "hide_name": 0,
          "bits": [ 1045 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_14_COUT": {
          "hide_name": 0,
          "bits": [ 1040 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_15_B0": {
          "hide_name": 0,
          "bits": [ 1050 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_15_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1049 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_15_B1": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_15_COUT": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_16_B0": {
          "hide_name": 0,
          "bits": [ 1056 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_16_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1055 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_16_B1": {
          "hide_name": 0,
          "bits": [ 1057 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_16_COUT": {
          "hide_name": 0,
          "bits": [ 1052 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_17_B0": {
          "hide_name": 0,
          "bits": [ 1062 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_17_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1061 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_17_B1": {
          "hide_name": 0,
          "bits": [ 1063 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_17_COUT": {
          "hide_name": 0,
          "bits": [ 1058 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_18_B0": {
          "hide_name": 0,
          "bits": [ 1069 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 1076 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1079 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1089 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1097 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1100 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1105 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1114 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1109 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1110 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1106 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1101 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1085 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1086 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1080 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1081 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_18_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1068 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_18_B1": {
          "hide_name": 0,
          "bits": [ 1070 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_18_COUT": {
          "hide_name": 0,
          "bits": [ 1064 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_19_COUT": {
          "hide_name": 0,
          "bits": [ 1071 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 1015 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_20_COUT": {
          "hide_name": 0,
          "bits": [ 1115 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_21_COUT": {
          "hide_name": 0,
          "bits": [ 1116 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_22_COUT": {
          "hide_name": 0,
          "bits": [ 1117 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_23_COUT": {
          "hide_name": 0,
          "bits": [ 1036 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 1019 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_3_B0": {
          "hide_name": 0,
          "bits": [ 1118 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_3_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1124 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_3_B0_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 1120 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_3_S1": {
          "hide_name": 0,
          "bits": [ 1121 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_131_CCU2C_S0_4_B0": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_4_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1123 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_4_B1": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 1119 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_5_B0": {
          "hide_name": 0,
          "bits": [ 1132 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_5_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_5_B1": {
          "hide_name": 0,
          "bits": [ 1133 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_5_COUT": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_6_B0": {
          "hide_name": 0,
          "bits": [ 1138 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_6_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1137 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_6_B1": {
          "hide_name": 0,
          "bits": [ 1139 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_6_COUT": {
          "hide_name": 0,
          "bits": [ 1134 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_7_B0": {
          "hide_name": 0,
          "bits": [ 1144 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_7_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1143 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_7_B1": {
          "hide_name": 0,
          "bits": [ 1145 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_7_COUT": {
          "hide_name": 0,
          "bits": [ 1140 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_8_B0": {
          "hide_name": 0,
          "bits": [ 1151 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_8_B0_CCU2C_S0_B0": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1074, 1075, 1067, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1156, 1157, 1149, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:32.22-32.23"
          }
        },
        "_131_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252, 4253, 4254, 4255, 4256, 4257, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175 ],
          "attributes": {
            "src": "../verilog/part2.v:284.19-284.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_131_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3": {
          "hide_name": 0,
          "bits": [ 1111, 1112, 1034, 1035, 1103, 1104, 1017, 1018, 1013, 1014, 1092, 1093, 1087, 1088, 1082, 1083, 1077, 1078, 1072, 1073, 1065, 1066, 1059, 1060, 1053, 1054, 1047, 1048, 1041, 1042, 1031, 1032, 1024, 1025, 1159, 1160, 1154, 1155, 1147, 1148, 1141, 1142, 1135, 1136, 1129, 1130, 1122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:30.22-30.23"
          }
        },
        "_131_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P11": {
          "hide_name": 0,
          "bits": [ 1154, 1155, 1147, 1148, 1141, 1142, 1135, 1136, 1129, 1130, 1122, 1191, 1192, 1193, 1194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:284.19-284.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:136.29-136.41",
            "unused_bits": "11 12 13 14"
          }
        },
        "_131_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P15": {
          "hide_name": 0,
          "bits": [ 4258, 4259, 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215 ],
          "attributes": {
            "src": "../verilog/part2.v:284.19-284.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_131_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4273, 4274, 4275, 4276, 4277, 4278, 4279, 4280, 4281, 4282, 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291, 4292, 4293, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190 ],
          "attributes": {
            "src": "../verilog/part2.v:284.19-284.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_131_CCU2C_S0_8_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1150 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_8_B1": {
          "hide_name": 0,
          "bits": [ 1152 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_8_COUT": {
          "hide_name": 0,
          "bits": [ 1146 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_9_B0": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_9_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1158 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_9_B1": {
          "hide_name": 0,
          "bits": [ 1217 ],
          "attributes": {
          }
        },
        "_131_CCU2C_S0_9_COUT": {
          "hide_name": 0,
          "bits": [ 1153 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_131_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1016 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:286.19-286.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
            "src": "../verilog/part2.v:101.10-101.14"
          }
        },
        "_133_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1218 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1219 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1222 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1225 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1228 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1231 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1234 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1237 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1243 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1246 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1249 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1255 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1258 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1261 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1264 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1267 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1270 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1273 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1276 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1279 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1282 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1285 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:287.19-287.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1286 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1287 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1283 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1284 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1281 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1277 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1278 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1274 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1275 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1271 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1272 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1268 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1269 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1265 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1266 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1262 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1263 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1259 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1260 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1256 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1257 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1253 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1254 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1250 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1251 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1247 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1244 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1245 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1241 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1242 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1238 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1239 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1235 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1236 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1232 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1233 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1229 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1230 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1226 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1227 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1223 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1224 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1220 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_133_LUT4_Z_D_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1221 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_139": {
          "hide_name": 0,
          "bits": [ 1375, 1374, 1372, 1370, 1368, 1366, 1364, 1362, 1358, 1356, 1354, 1352, 1350, 1348, 1346, 1344, 1342, 1340, 1336, 1334, 1332, 1330, 1328, 1326, 1324, 1322, 1320, 1318, 1314, 1312, 1310, 1308, 1306, 1304, 1302, 1300, 1298, 1296, 1385, 1383, 1381, 1379, 1377, 1360, 1338, 1316, 1294, 1292 ],
          "attributes": {
            "src": "../verilog/part2.v:115.16-115.20"
          }
        },
        "_141": {
          "hide_name": 0,
          "bits": [ "0", 4294, 4295, 4296, 4297, 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "../verilog/part2.v:107.17-107.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_142": {
          "hide_name": 0,
          "bits": [ "0", 4294, 4295, 4296, 4297, 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340 ],
          "attributes": {
            "src": "../verilog/part2.v:108.17-108.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_144": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:27.17-27.21"
          }
        },
        "_145": {
          "hide_name": 0,
          "bits": [ 4, 1373, 1371, 1369, 1367, 1365, 1363, 1361, 1357, 1355, 1353, 1351, 1349, 1347, 1345, 1343, 1341, 1339, 1335, 1333, 1331, 1329, 1327, 1325, 1323, 1321, 1319, 1317, 1313, 1311, 1309, 1307, 1305, 1303, 1301, 1299, 1297, 1295, 1384, 1382, 1380, 1378, 1376, 1359, 1337, 1315, 1293, 1291 ],
          "attributes": {
            "src": "../verilog/part2.v:109.17-109.21"
          }
        },
        "_145_CCU2C_S0_10_B0": {
          "hide_name": 0,
          "bits": [ 1393 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_10_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1400 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_10_B1": {
          "hide_name": 0,
          "bits": [ 1394 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_10_COUT": {
          "hide_name": 0,
          "bits": [ 1396 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_11_B0": {
          "hide_name": 0,
          "bits": [ 1401 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_11_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1399 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_11_B1": {
          "hide_name": 0,
          "bits": [ 1402 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_11_COUT": {
          "hide_name": 0,
          "bits": [ 1395 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_12_COUT": {
          "hide_name": 0,
          "bits": [ 1410 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_13_B0": {
          "hide_name": 0,
          "bits": [ 1411 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_13_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1406 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_13_B1": {
          "hide_name": 0,
          "bits": [ 1412 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_13_COUT": {
          "hide_name": 0,
          "bits": [ 1403 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_14_B0": {
          "hide_name": 0,
          "bits": [ 1417 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_14_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1416 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_14_B1": {
          "hide_name": 0,
          "bits": [ 1418 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_14_COUT": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_15_B0": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_15_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1422 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_15_B1": {
          "hide_name": 0,
          "bits": [ 1424 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_15_COUT": {
          "hide_name": 0,
          "bits": [ 1419 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_16_B0": {
          "hide_name": 0,
          "bits": [ 1429 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_16_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1428 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_16_B1": {
          "hide_name": 0,
          "bits": [ 1430 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_16_COUT": {
          "hide_name": 0,
          "bits": [ 1425 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_17_B0": {
          "hide_name": 0,
          "bits": [ 1435 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_17_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1434 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_17_B1": {
          "hide_name": 0,
          "bits": [ 1436 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_17_COUT": {
          "hide_name": 0,
          "bits": [ 1431 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_18_B0": {
          "hide_name": 0,
          "bits": [ 1442 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 1449 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1452 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1457 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1462 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1473 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1478 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1486 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1487 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1482 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1483 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1479 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1480 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1475 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1471 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1468 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1469 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1463 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1464 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1458 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1459 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1453 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1454 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_18_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1441 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_18_B1": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_18_COUT": {
          "hide_name": 0,
          "bits": [ 1437 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_19_COUT": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 1388 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_20_COUT": {
          "hide_name": 0,
          "bits": [ 1488 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_21_COUT": {
          "hide_name": 0,
          "bits": [ 1489 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_22_COUT": {
          "hide_name": 0,
          "bits": [ 1490 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_23_COUT": {
          "hide_name": 0,
          "bits": [ 1409 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 1392 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_3_B0": {
          "hide_name": 0,
          "bits": [ 1491 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_3_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1497 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_3_B0_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1498 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 1493 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_3_S1": {
          "hide_name": 0,
          "bits": [ 1494 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_145_CCU2C_S0_4_B0": {
          "hide_name": 0,
          "bits": [ 1499 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_4_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1496 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_4_B1": {
          "hide_name": 0,
          "bits": [ 1500 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 1492 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_5_B0": {
          "hide_name": 0,
          "bits": [ 1505 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_5_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1504 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_5_B1": {
          "hide_name": 0,
          "bits": [ 1506 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_5_COUT": {
          "hide_name": 0,
          "bits": [ 1501 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_6_B0": {
          "hide_name": 0,
          "bits": [ 1511 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_6_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1510 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_6_B1": {
          "hide_name": 0,
          "bits": [ 1512 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_6_COUT": {
          "hide_name": 0,
          "bits": [ 1507 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_7_B0": {
          "hide_name": 0,
          "bits": [ 1517 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_7_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1516 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_7_B1": {
          "hide_name": 0,
          "bits": [ 1518 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_7_COUT": {
          "hide_name": 0,
          "bits": [ 1513 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_8_B0": {
          "hide_name": 0,
          "bits": [ 1524 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_8_B0_CCU2C_S0_B0": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1447, 1448, 1440, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1529, 1530, 1522, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:32.22-32.23"
          }
        },
        "_145_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548 ],
          "attributes": {
            "src": "../verilog/part2.v:299.19-299.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_145_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3": {
          "hide_name": 0,
          "bits": [ 1484, 1485, 1407, 1408, 1476, 1477, 1390, 1391, 1386, 1387, 1465, 1466, 1460, 1461, 1455, 1456, 1450, 1451, 1445, 1446, 1438, 1439, 1432, 1433, 1426, 1427, 1420, 1421, 1414, 1415, 1404, 1405, 1397, 1398, 1532, 1533, 1527, 1528, 1520, 1521, 1514, 1515, 1508, 1509, 1502, 1503, 1495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:30.22-30.23"
          }
        },
        "_145_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P11": {
          "hide_name": 0,
          "bits": [ 1527, 1528, 1520, 1521, 1514, 1515, 1508, 1509, 1502, 1503, 1495, 1564, 1565, 1566, 1567 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:299.19-299.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:136.29-136.41",
            "unused_bits": "11 12 13 14"
          }
        },
        "_145_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P15": {
          "hide_name": 0,
          "bits": [ 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588 ],
          "attributes": {
            "src": "../verilog/part2.v:299.19-299.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_145_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563 ],
          "attributes": {
            "src": "../verilog/part2.v:299.19-299.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_145_CCU2C_S0_8_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1523 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_8_B1": {
          "hide_name": 0,
          "bits": [ 1525 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_8_COUT": {
          "hide_name": 0,
          "bits": [ 1519 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_9_B0": {
          "hide_name": 0,
          "bits": [ 1589 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_9_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_9_B1": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "attributes": {
          }
        },
        "_145_CCU2C_S0_9_COUT": {
          "hide_name": 0,
          "bits": [ 1526 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_145_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1389 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:301.19-301.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147": {
          "hide_name": 0,
          "bits": [ 1290 ],
          "attributes": {
            "src": "../verilog/part2.v:111.10-111.14"
          }
        },
        "_147_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1591 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1595 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1598 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1601 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1604 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1607 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1610 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1613 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1616 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1619 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1622 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1625 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1640 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1643 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1646 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1649 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1652 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1655 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1658 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:302.19-302.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1661 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1662 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1659 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1660 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1656 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1657 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1653 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1654 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1650 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1651 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1647 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1648 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1644 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1645 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1641 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1642 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1638 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1639 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1636 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1633 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1629 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1630 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1626 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1627 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1623 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1624 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1620 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1621 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1617 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1618 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1614 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1615 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1611 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1612 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1608 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1609 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1605 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1606 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1602 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1603 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1599 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1600 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1596 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1597 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1593 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_147_LUT4_Z_D_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1594 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_15": {
          "hide_name": 0,
          "bits": [ 348, 349, 358, 359, 360, 361, 362, 363, 364, 365, 350, 351, 352, 353, 354, 355, 356, 357, 313, 314, 323, 324, 325, 326, 327, 328, 329, 330, 315, 316, 317, 318, 319, 320, 321, 322, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 383, 384 ],
          "attributes": {
            "src": "../verilog/part2.v:76.17-76.20"
          }
        },
        "_153": {
          "hide_name": 0,
          "bits": [ 1748, 1747, 1745, 1743, 1741, 1739, 1737, 1735, 1731, 1729, 1727, 1725, 1723, 1721, 1719, 1717, 1715, 1713, 1709, 1707, 1705, 1703, 1701, 1699, 1697, 1695, 1693, 1691, 1687, 1685, 1683, 1681, 1679, 1677, 1675, 1673, 1671, 1669, 1758, 1756, 1754, 1752, 1750, 1733, 1711, 1689, 1667, 1665 ],
          "attributes": {
            "src": "../verilog/part2.v:125.16-125.20"
          }
        },
        "_155": {
          "hide_name": 0,
          "bits": [ "0", 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "../verilog/part2.v:117.17-117.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_156": {
          "hide_name": 0,
          "bits": [ "0", 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444 ],
          "attributes": {
            "src": "../verilog/part2.v:118.17-118.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_158": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:26.17-26.21"
          }
        },
        "_159": {
          "hide_name": 0,
          "bits": [ 4, 1746, 1744, 1742, 1740, 1738, 1736, 1734, 1730, 1728, 1726, 1724, 1722, 1720, 1718, 1716, 1714, 1712, 1708, 1706, 1704, 1702, 1700, 1698, 1696, 1694, 1692, 1690, 1686, 1684, 1682, 1680, 1678, 1676, 1674, 1672, 1670, 1668, 1757, 1755, 1753, 1751, 1749, 1732, 1710, 1688, 1666, 1664 ],
          "attributes": {
            "src": "../verilog/part2.v:119.17-119.21"
          }
        },
        "_159_CCU2C_S0_10_B0": {
          "hide_name": 0,
          "bits": [ 1766 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_10_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1773 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_10_B1": {
          "hide_name": 0,
          "bits": [ 1767 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_10_COUT": {
          "hide_name": 0,
          "bits": [ 1769 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_11_B0": {
          "hide_name": 0,
          "bits": [ 1774 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_11_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1772 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_11_B1": {
          "hide_name": 0,
          "bits": [ 1775 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_11_COUT": {
          "hide_name": 0,
          "bits": [ 1768 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_12_COUT": {
          "hide_name": 0,
          "bits": [ 1783 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_13_B0": {
          "hide_name": 0,
          "bits": [ 1784 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_13_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1779 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_13_B1": {
          "hide_name": 0,
          "bits": [ 1785 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_13_COUT": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_14_B0": {
          "hide_name": 0,
          "bits": [ 1790 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_14_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1789 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_14_B1": {
          "hide_name": 0,
          "bits": [ 1791 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_14_COUT": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_15_B0": {
          "hide_name": 0,
          "bits": [ 1796 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_15_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1795 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_15_B1": {
          "hide_name": 0,
          "bits": [ 1797 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_15_COUT": {
          "hide_name": 0,
          "bits": [ 1792 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_16_B0": {
          "hide_name": 0,
          "bits": [ 1802 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_16_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1801 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_16_B1": {
          "hide_name": 0,
          "bits": [ 1803 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_16_COUT": {
          "hide_name": 0,
          "bits": [ 1798 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_17_B0": {
          "hide_name": 0,
          "bits": [ 1808 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_17_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1807 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_17_B1": {
          "hide_name": 0,
          "bits": [ 1809 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_17_COUT": {
          "hide_name": 0,
          "bits": [ 1804 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_18_B0": {
          "hide_name": 0,
          "bits": [ 1815 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 1822 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1825 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1830 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1835 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1840 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1843 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1846 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1851 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1859 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1860 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1855 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1856 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1852 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1853 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1847 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1848 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1844 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1845 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1841 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1842 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1836 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1837 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1832 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1826 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1827 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_18_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1814 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_18_B1": {
          "hide_name": 0,
          "bits": [ 1816 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_18_COUT": {
          "hide_name": 0,
          "bits": [ 1810 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_19_COUT": {
          "hide_name": 0,
          "bits": [ 1817 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 1761 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_20_COUT": {
          "hide_name": 0,
          "bits": [ 1861 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_21_COUT": {
          "hide_name": 0,
          "bits": [ 1862 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_22_COUT": {
          "hide_name": 0,
          "bits": [ 1863 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_23_COUT": {
          "hide_name": 0,
          "bits": [ 1782 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 1765 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_3_B0": {
          "hide_name": 0,
          "bits": [ 1864 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_3_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_3_B0_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 1866 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_3_S1": {
          "hide_name": 0,
          "bits": [ 1867 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_159_CCU2C_S0_4_B0": {
          "hide_name": 0,
          "bits": [ 1872 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_4_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1869 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_4_B1": {
          "hide_name": 0,
          "bits": [ 1873 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 1865 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_5_B0": {
          "hide_name": 0,
          "bits": [ 1878 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_5_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1877 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_5_B1": {
          "hide_name": 0,
          "bits": [ 1879 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_5_COUT": {
          "hide_name": 0,
          "bits": [ 1874 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_6_B0": {
          "hide_name": 0,
          "bits": [ 1884 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_6_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1883 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_6_B1": {
          "hide_name": 0,
          "bits": [ 1885 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_6_COUT": {
          "hide_name": 0,
          "bits": [ 1880 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_7_B0": {
          "hide_name": 0,
          "bits": [ 1890 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_7_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1889 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_7_B1": {
          "hide_name": 0,
          "bits": [ 1891 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_7_COUT": {
          "hide_name": 0,
          "bits": [ 1886 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_8_B0": {
          "hide_name": 0,
          "bits": [ 1897 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_8_B0_CCU2C_S0_B0": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1820, 1821, 1813, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 1902, 1903, 1895, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:32.22-32.23"
          }
        },
        "_159_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921 ],
          "attributes": {
            "src": "../verilog/part2.v:314.19-314.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_159_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3": {
          "hide_name": 0,
          "bits": [ 1857, 1858, 1780, 1781, 1849, 1850, 1763, 1764, 1759, 1760, 1838, 1839, 1833, 1834, 1828, 1829, 1823, 1824, 1818, 1819, 1811, 1812, 1805, 1806, 1799, 1800, 1793, 1794, 1787, 1788, 1777, 1778, 1770, 1771, 1905, 1906, 1900, 1901, 1893, 1894, 1887, 1888, 1881, 1882, 1875, 1876, 1868 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:30.22-30.23"
          }
        },
        "_159_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P11": {
          "hide_name": 0,
          "bits": [ 1900, 1901, 1893, 1894, 1887, 1888, 1881, 1882, 1875, 1876, 1868, 1937, 1938, 1939, 1940 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:314.19-314.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:136.29-136.41",
            "unused_bits": "11 12 13 14"
          }
        },
        "_159_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P15": {
          "hide_name": 0,
          "bits": [ 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961 ],
          "attributes": {
            "src": "../verilog/part2.v:314.19-314.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_159_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936 ],
          "attributes": {
            "src": "../verilog/part2.v:314.19-314.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_159_CCU2C_S0_8_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1896 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_8_B1": {
          "hide_name": 0,
          "bits": [ 1898 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_8_COUT": {
          "hide_name": 0,
          "bits": [ 1892 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_9_B0": {
          "hide_name": 0,
          "bits": [ 1962 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_9_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1904 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_9_B1": {
          "hide_name": 0,
          "bits": [ 1963 ],
          "attributes": {
          }
        },
        "_159_CCU2C_S0_9_COUT": {
          "hide_name": 0,
          "bits": [ 1899 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_159_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 1762 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:316.19-316.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161": {
          "hide_name": 0,
          "bits": [ 1663 ],
          "attributes": {
            "src": "../verilog/part2.v:121.10-121.14"
          }
        },
        "_161_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 1964 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1965 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1968 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1971 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1974 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1977 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1980 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1983 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1986 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1989 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1992 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1995 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 1998 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2001 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2004 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2007 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2010 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2013 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2016 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2019 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2022 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2025 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2028 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2031 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:317.19-317.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2034 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2035 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2032 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2033 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2029 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2030 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2026 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2027 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2023 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2024 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2020 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2021 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2017 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2018 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2014 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2015 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2011 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2012 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2008 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2009 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2005 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2006 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2002 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2003 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1999 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2000 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1996 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1997 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1993 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1994 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1990 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1991 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1987 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1988 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1984 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1985 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1981 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1982 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1978 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1979 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1975 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1976 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1972 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1973 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1969 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1970 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 1966 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_161_LUT4_Z_D_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 1967 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_167": {
          "hide_name": 0,
          "bits": [ 2121, 2120, 2118, 2116, 2114, 2112, 2110, 2108, 2104, 2102, 2100, 2098, 2096, 2094, 2092, 2090, 2088, 2086, 2082, 2080, 2078, 2076, 2074, 2072, 2070, 2068, 2066, 2064, 2060, 2058, 2056, 2054, 2052, 2050, 2048, 2046, 2044, 2042, 2131, 2129, 2127, 2125, 2123, 2106, 2084, 2062, 2040, 2038 ],
          "attributes": {
            "src": "../verilog/part2.v:135.16-135.20"
          }
        },
        "_169": {
          "hide_name": 0,
          "bits": [ "0", 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "../verilog/part2.v:127.17-127.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_17": {
          "hide_name": 0,
          "bits": [ 539, 540, 534, 535, 529, 530, 524, 525, 519, 520, 514, 515, 509, 510, 504, 505, 499, 500, 494, 495, 489, 490, 484, 485, 479, 480, 474, 475, 469, 470, 464, 465, 459, 460, 454, 455, 449, 450, 444, 445, 439, 440, 434, 435, 429, 430, 424, 425 ],
          "attributes": {
            "src": "../verilog/part2.v:86.17-86.20"
          }
        },
        "_170": {
          "hide_name": 0,
          "bits": [ "0", 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548 ],
          "attributes": {
            "src": "../verilog/part2.v:128.17-128.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_172": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:25.17-25.21"
          }
        },
        "_173": {
          "hide_name": 0,
          "bits": [ 4, 2119, 2117, 2115, 2113, 2111, 2109, 2107, 2103, 2101, 2099, 2097, 2095, 2093, 2091, 2089, 2087, 2085, 2081, 2079, 2077, 2075, 2073, 2071, 2069, 2067, 2065, 2063, 2059, 2057, 2055, 2053, 2051, 2049, 2047, 2045, 2043, 2041, 2130, 2128, 2126, 2124, 2122, 2105, 2083, 2061, 2039, 2037 ],
          "attributes": {
            "src": "../verilog/part2.v:129.17-129.21"
          }
        },
        "_173_CCU2C_S0_10_B0": {
          "hide_name": 0,
          "bits": [ 2139 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_10_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2146 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_10_B1": {
          "hide_name": 0,
          "bits": [ 2140 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_10_COUT": {
          "hide_name": 0,
          "bits": [ 2142 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_11_B0": {
          "hide_name": 0,
          "bits": [ 2147 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_11_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2145 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_11_B1": {
          "hide_name": 0,
          "bits": [ 2148 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_11_COUT": {
          "hide_name": 0,
          "bits": [ 2141 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_12_COUT": {
          "hide_name": 0,
          "bits": [ 2156 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_13_B0": {
          "hide_name": 0,
          "bits": [ 2157 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_13_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2152 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_13_B1": {
          "hide_name": 0,
          "bits": [ 2158 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_13_COUT": {
          "hide_name": 0,
          "bits": [ 2149 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_14_B0": {
          "hide_name": 0,
          "bits": [ 2163 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_14_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2162 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_14_B1": {
          "hide_name": 0,
          "bits": [ 2164 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_14_COUT": {
          "hide_name": 0,
          "bits": [ 2159 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_15_B0": {
          "hide_name": 0,
          "bits": [ 2169 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_15_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2168 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_15_B1": {
          "hide_name": 0,
          "bits": [ 2170 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_15_COUT": {
          "hide_name": 0,
          "bits": [ 2165 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_16_B0": {
          "hide_name": 0,
          "bits": [ 2175 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_16_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2174 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_16_B1": {
          "hide_name": 0,
          "bits": [ 2176 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_16_COUT": {
          "hide_name": 0,
          "bits": [ 2171 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_17_B0": {
          "hide_name": 0,
          "bits": [ 2181 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_17_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2180 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_17_B1": {
          "hide_name": 0,
          "bits": [ 2182 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_17_COUT": {
          "hide_name": 0,
          "bits": [ 2177 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_18_B0": {
          "hide_name": 0,
          "bits": [ 2188 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 2195 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2198 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2203 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2208 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2213 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2216 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2219 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2224 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2227 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2232 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2233 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2228 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2229 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2225 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2226 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2220 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2221 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2217 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2218 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2214 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2215 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2209 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2210 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2204 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2205 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2199 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2200 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_18_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2187 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_18_B1": {
          "hide_name": 0,
          "bits": [ 2189 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_18_COUT": {
          "hide_name": 0,
          "bits": [ 2183 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_19_COUT": {
          "hide_name": 0,
          "bits": [ 2190 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 2134 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_20_COUT": {
          "hide_name": 0,
          "bits": [ 2234 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_21_COUT": {
          "hide_name": 0,
          "bits": [ 2235 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_22_COUT": {
          "hide_name": 0,
          "bits": [ 2236 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_23_COUT": {
          "hide_name": 0,
          "bits": [ 2155 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 2138 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_3_B0": {
          "hide_name": 0,
          "bits": [ 2237 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_3_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2243 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_3_B0_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 2244 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 2239 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_3_S1": {
          "hide_name": 0,
          "bits": [ 2240 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_173_CCU2C_S0_4_B0": {
          "hide_name": 0,
          "bits": [ 2245 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_4_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2242 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_4_B1": {
          "hide_name": 0,
          "bits": [ 2246 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 2238 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_5_B0": {
          "hide_name": 0,
          "bits": [ 2251 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_5_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2250 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_5_B1": {
          "hide_name": 0,
          "bits": [ 2252 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_5_COUT": {
          "hide_name": 0,
          "bits": [ 2247 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_6_B0": {
          "hide_name": 0,
          "bits": [ 2257 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_6_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2256 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_6_B1": {
          "hide_name": 0,
          "bits": [ 2258 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_6_COUT": {
          "hide_name": 0,
          "bits": [ 2253 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_7_B0": {
          "hide_name": 0,
          "bits": [ 2263 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_7_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2262 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_7_B1": {
          "hide_name": 0,
          "bits": [ 2264 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_7_COUT": {
          "hide_name": 0,
          "bits": [ 2259 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_8_B0": {
          "hide_name": 0,
          "bits": [ 2270 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_8_B0_CCU2C_S0_B0": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 2193, 2194, 2186, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 2275, 2276, 2268, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:32.22-32.23"
          }
        },
        "_173_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294 ],
          "attributes": {
            "src": "../verilog/part2.v:329.19-329.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_173_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3": {
          "hide_name": 0,
          "bits": [ 2230, 2231, 2153, 2154, 2222, 2223, 2136, 2137, 2132, 2133, 2211, 2212, 2206, 2207, 2201, 2202, 2196, 2197, 2191, 2192, 2184, 2185, 2178, 2179, 2172, 2173, 2166, 2167, 2160, 2161, 2150, 2151, 2143, 2144, 2278, 2279, 2273, 2274, 2266, 2267, 2260, 2261, 2254, 2255, 2248, 2249, 2241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:30.22-30.23"
          }
        },
        "_173_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P11": {
          "hide_name": 0,
          "bits": [ 2273, 2274, 2266, 2267, 2260, 2261, 2254, 2255, 2248, 2249, 2241, 2310, 2311, 2312, 2313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:329.19-329.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:136.29-136.41",
            "unused_bits": "11 12 13 14"
          }
        },
        "_173_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P15": {
          "hide_name": 0,
          "bits": [ 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334 ],
          "attributes": {
            "src": "../verilog/part2.v:329.19-329.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_173_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309 ],
          "attributes": {
            "src": "../verilog/part2.v:329.19-329.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_173_CCU2C_S0_8_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2269 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_8_B1": {
          "hide_name": 0,
          "bits": [ 2271 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_8_COUT": {
          "hide_name": 0,
          "bits": [ 2265 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_9_B0": {
          "hide_name": 0,
          "bits": [ 2335 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_9_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2277 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_9_B1": {
          "hide_name": 0,
          "bits": [ 2336 ],
          "attributes": {
          }
        },
        "_173_CCU2C_S0_9_COUT": {
          "hide_name": 0,
          "bits": [ 2272 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_173_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2135 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:331.19-331.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175": {
          "hide_name": 0,
          "bits": [ 2036 ],
          "attributes": {
            "src": "../verilog/part2.v:131.10-131.14"
          }
        },
        "_175_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2337 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2338 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2341 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2347 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2350 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2353 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2356 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2359 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2362 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2368 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2371 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2374 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2377 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2380 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2383 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2386 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2389 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2392 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2395 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2398 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2401 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2404 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:332.19-332.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2407 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2408 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2405 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2406 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2402 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2403 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2399 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2400 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2396 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2397 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2393 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2394 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2390 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2391 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2387 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2388 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2384 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2385 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2381 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2382 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2378 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2379 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2375 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2376 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2372 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2373 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2369 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2370 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2366 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2367 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2363 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2364 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2360 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2361 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2357 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2358 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2354 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2355 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2351 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2352 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2348 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2349 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2345 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2346 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2342 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2343 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2339 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_175_LUT4_Z_D_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2340 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_181": {
          "hide_name": 0,
          "bits": [ 2494, 2493, 2491, 2489, 2487, 2485, 2483, 2481, 2477, 2475, 2473, 2471, 2469, 2467, 2465, 2463, 2461, 2459, 2455, 2453, 2451, 2449, 2447, 2445, 2443, 2441, 2439, 2437, 2433, 2431, 2429, 2427, 2425, 2423, 2421, 2419, 2417, 2415, 2504, 2502, 2500, 2498, 2496, 2479, 2457, 2435, 2413, 2411 ],
          "attributes": {
            "src": "../verilog/part2.v:145.16-145.20"
          }
        },
        "_183": {
          "hide_name": 0,
          "bits": [ "0", 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "../verilog/part2.v:137.17-137.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_184": {
          "hide_name": 0,
          "bits": [ "0", 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652 ],
          "attributes": {
            "src": "../verilog/part2.v:138.17-138.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_186": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:24.17-24.21"
          }
        },
        "_187": {
          "hide_name": 0,
          "bits": [ 4, 2492, 2490, 2488, 2486, 2484, 2482, 2480, 2476, 2474, 2472, 2470, 2468, 2466, 2464, 2462, 2460, 2458, 2454, 2452, 2450, 2448, 2446, 2444, 2442, 2440, 2438, 2436, 2432, 2430, 2428, 2426, 2424, 2422, 2420, 2418, 2416, 2414, 2503, 2501, 2499, 2497, 2495, 2478, 2456, 2434, 2412, 2410 ],
          "attributes": {
            "src": "../verilog/part2.v:139.17-139.21"
          }
        },
        "_187_CCU2C_S0_10_B0": {
          "hide_name": 0,
          "bits": [ 2512 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_10_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2519 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_10_B1": {
          "hide_name": 0,
          "bits": [ 2513 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_10_COUT": {
          "hide_name": 0,
          "bits": [ 2515 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_11_B0": {
          "hide_name": 0,
          "bits": [ 2520 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_11_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2518 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_11_B1": {
          "hide_name": 0,
          "bits": [ 2521 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_11_COUT": {
          "hide_name": 0,
          "bits": [ 2514 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_12_COUT": {
          "hide_name": 0,
          "bits": [ 2529 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_13_B0": {
          "hide_name": 0,
          "bits": [ 2530 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_13_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2525 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_13_B1": {
          "hide_name": 0,
          "bits": [ 2531 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_13_COUT": {
          "hide_name": 0,
          "bits": [ 2522 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_14_B0": {
          "hide_name": 0,
          "bits": [ 2536 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_14_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2535 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_14_B1": {
          "hide_name": 0,
          "bits": [ 2537 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_14_COUT": {
          "hide_name": 0,
          "bits": [ 2532 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_15_B0": {
          "hide_name": 0,
          "bits": [ 2542 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_15_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2541 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_15_B1": {
          "hide_name": 0,
          "bits": [ 2543 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_15_COUT": {
          "hide_name": 0,
          "bits": [ 2538 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_16_B0": {
          "hide_name": 0,
          "bits": [ 2548 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_16_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2547 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_16_B1": {
          "hide_name": 0,
          "bits": [ 2549 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_16_COUT": {
          "hide_name": 0,
          "bits": [ 2544 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_17_B0": {
          "hide_name": 0,
          "bits": [ 2554 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_17_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2553 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_17_B1": {
          "hide_name": 0,
          "bits": [ 2555 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_17_COUT": {
          "hide_name": 0,
          "bits": [ 2550 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_18_B0": {
          "hide_name": 0,
          "bits": [ 2561 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 2568 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2571 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2576 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2581 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2586 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2589 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2592 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2597 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2600 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2605 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2606 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2601 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2602 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2598 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2599 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2593 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2594 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2590 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2591 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2587 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2588 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2582 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2583 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2577 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2578 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2572 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2573 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_18_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2560 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_18_B1": {
          "hide_name": 0,
          "bits": [ 2562 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_18_COUT": {
          "hide_name": 0,
          "bits": [ 2556 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_19_COUT": {
          "hide_name": 0,
          "bits": [ 2563 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 2507 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_20_COUT": {
          "hide_name": 0,
          "bits": [ 2607 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_21_COUT": {
          "hide_name": 0,
          "bits": [ 2608 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_22_COUT": {
          "hide_name": 0,
          "bits": [ 2609 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_23_COUT": {
          "hide_name": 0,
          "bits": [ 2528 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 2511 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_3_B0": {
          "hide_name": 0,
          "bits": [ 2610 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_3_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2616 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_3_B0_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 2617 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 2612 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_3_S1": {
          "hide_name": 0,
          "bits": [ 2613 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_187_CCU2C_S0_4_B0": {
          "hide_name": 0,
          "bits": [ 2618 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_4_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2615 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_4_B1": {
          "hide_name": 0,
          "bits": [ 2619 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 2611 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_5_B0": {
          "hide_name": 0,
          "bits": [ 2624 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_5_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2623 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_5_B1": {
          "hide_name": 0,
          "bits": [ 2625 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_5_COUT": {
          "hide_name": 0,
          "bits": [ 2620 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_6_B0": {
          "hide_name": 0,
          "bits": [ 2630 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_6_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2629 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_6_B1": {
          "hide_name": 0,
          "bits": [ 2631 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_6_COUT": {
          "hide_name": 0,
          "bits": [ 2626 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_7_B0": {
          "hide_name": 0,
          "bits": [ 2636 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_7_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2635 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_7_B1": {
          "hide_name": 0,
          "bits": [ 2637 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_7_COUT": {
          "hide_name": 0,
          "bits": [ 2632 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_8_B0": {
          "hide_name": 0,
          "bits": [ 2643 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_8_B0_CCU2C_S0_B0": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 2566, 2567, 2559, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 2648, 2649, 2641, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:32.22-32.23"
          }
        },
        "_187_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667 ],
          "attributes": {
            "src": "../verilog/part2.v:344.19-344.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_187_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3": {
          "hide_name": 0,
          "bits": [ 2603, 2604, 2526, 2527, 2595, 2596, 2509, 2510, 2505, 2506, 2584, 2585, 2579, 2580, 2574, 2575, 2569, 2570, 2564, 2565, 2557, 2558, 2551, 2552, 2545, 2546, 2539, 2540, 2533, 2534, 2523, 2524, 2516, 2517, 2651, 2652, 2646, 2647, 2639, 2640, 2633, 2634, 2627, 2628, 2621, 2622, 2614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:30.22-30.23"
          }
        },
        "_187_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P11": {
          "hide_name": 0,
          "bits": [ 2646, 2647, 2639, 2640, 2633, 2634, 2627, 2628, 2621, 2622, 2614, 2683, 2684, 2685, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:344.19-344.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:136.29-136.41",
            "unused_bits": "11 12 13 14"
          }
        },
        "_187_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P15": {
          "hide_name": 0,
          "bits": [ 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707 ],
          "attributes": {
            "src": "../verilog/part2.v:344.19-344.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_187_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682 ],
          "attributes": {
            "src": "../verilog/part2.v:344.19-344.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_187_CCU2C_S0_8_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2642 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_8_B1": {
          "hide_name": 0,
          "bits": [ 2644 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_8_COUT": {
          "hide_name": 0,
          "bits": [ 2638 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_9_B0": {
          "hide_name": 0,
          "bits": [ 2708 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_9_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2650 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_9_B1": {
          "hide_name": 0,
          "bits": [ 2709 ],
          "attributes": {
          }
        },
        "_187_CCU2C_S0_9_COUT": {
          "hide_name": 0,
          "bits": [ 2645 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_187_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2508 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:346.19-346.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189": {
          "hide_name": 0,
          "bits": [ 2409 ],
          "attributes": {
            "src": "../verilog/part2.v:141.10-141.14"
          }
        },
        "_189_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 2710 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2711 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2714 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2717 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2720 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2723 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2726 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2729 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2732 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2735 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2738 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2741 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2744 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2747 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2750 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2753 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2756 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2759 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2762 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2765 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2768 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2771 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2774 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2777 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:347.19-347.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2780 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2781 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2778 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2779 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2775 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2776 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2772 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2773 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2769 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2770 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2766 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2767 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2763 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2764 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2760 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2761 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2757 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2758 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2754 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2755 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2751 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2752 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2748 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2749 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2745 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2746 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2742 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2743 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2739 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2740 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2736 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2737 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2733 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2734 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2730 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2731 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2727 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2728 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2724 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2725 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2721 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2722 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2718 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2719 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2715 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2716 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2712 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_189_LUT4_Z_D_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2713 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_19": {
          "hide_name": 0,
          "bits": [ 629, 628, 626, 624, 622, 620, 618, 616, 612, 610, 608, 606, 604, 602, 600, 598, 596, 594, 590, 588, 586, 584, 582, 580, 578, 576, 574, 572, 568, 566, 564, 562, 560, 558, 556, 554, 552, 550, 639, 637, 635, 633, 631, 614, 592, 570, 548, 546 ],
          "attributes": {
            "src": "../verilog/part2.v:96.17-96.20"
          }
        },
        "_193": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:23.17-23.21"
          }
        },
        "_194": {
          "hide_name": 0,
          "bits": [ "0", 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "../verilog/part2.v:147.17-147.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_195": {
          "hide_name": 0,
          "bits": [ "0", 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756 ],
          "attributes": {
            "src": "../verilog/part2.v:148.17-148.21",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_196": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:21.17-21.21"
          }
        },
        "_197": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:22.17-22.21"
          }
        },
        "_198": {
          "hide_name": 0,
          "bits": [ 4, 2919, 2920, 2815, 2816, 2909, 2910, 2791, 2792, 2786, 2787, 2917, 2918, 2915, 2916, 2912, 2913, 2907, 2908, 2861, 2862, 2852, 2853, 2844, 2845, 2836, 2837, 2828, 2829, 2820, 2821, 2806, 2807, 2797, 2798, 3032, 3033, 2966, 2967, 2957, 2958, 2949, 2950, 2941, 2942, 2933, 2934, 2924 ],
          "attributes": {
            "src": "../verilog/part2.v:149.17-149.21"
          }
        },
        "_198_CCU2C_S0_10_B0": {
          "hide_name": 0,
          "bits": [ 2793 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_10_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2802 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_10_B1": {
          "hide_name": 0,
          "bits": [ 2794 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_10_COUT": {
          "hide_name": 0,
          "bits": [ 2796 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_11_B0": {
          "hide_name": 0,
          "bits": [ 2803 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_11_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2801 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_11_B1": {
          "hide_name": 0,
          "bits": [ 2804 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_11_COUT": {
          "hide_name": 0,
          "bits": [ 2795 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_12_COUT": {
          "hide_name": 0,
          "bits": [ 2814 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_13_B0": {
          "hide_name": 0,
          "bits": [ 2817 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_13_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2810 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_13_B1": {
          "hide_name": 0,
          "bits": [ 2818 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_13_COUT": {
          "hide_name": 0,
          "bits": [ 2805 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_14_B0": {
          "hide_name": 0,
          "bits": [ 2825 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_14_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2824 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_14_B1": {
          "hide_name": 0,
          "bits": [ 2826 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_14_COUT": {
          "hide_name": 0,
          "bits": [ 2819 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_15_B0": {
          "hide_name": 0,
          "bits": [ 2833 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_15_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2832 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_15_B1": {
          "hide_name": 0,
          "bits": [ 2834 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_15_COUT": {
          "hide_name": 0,
          "bits": [ 2827 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_16_B0": {
          "hide_name": 0,
          "bits": [ 2841 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_16_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2840 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_16_B1": {
          "hide_name": 0,
          "bits": [ 2842 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_16_COUT": {
          "hide_name": 0,
          "bits": [ 2835 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_17_B0": {
          "hide_name": 0,
          "bits": [ 2849 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_17_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2848 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_17_B1": {
          "hide_name": 0,
          "bits": [ 2850 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_17_COUT": {
          "hide_name": 0,
          "bits": [ 2843 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_18_B0": {
          "hide_name": 0,
          "bits": [ 2858 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 2867 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2870 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2875 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2880 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2885 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2888 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2891 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2896 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 2899 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2904 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2905 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2900 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2901 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2897 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2898 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2892 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2893 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2889 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2890 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2886 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2887 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2881 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2882 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2876 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2877 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 2871 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 2872 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_18_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2857 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_18_B1": {
          "hide_name": 0,
          "bits": [ 2859 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_18_COUT": {
          "hide_name": 0,
          "bits": [ 2851 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_19_COUT": {
          "hide_name": 0,
          "bits": [ 2860 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 2784 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_20_COUT": {
          "hide_name": 0,
          "bits": [ 2906 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_21_COUT": {
          "hide_name": 0,
          "bits": [ 2911 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_22_COUT": {
          "hide_name": 0,
          "bits": [ 2914 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_23_COUT": {
          "hide_name": 0,
          "bits": [ 2813 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 2790 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_3_B0": {
          "hide_name": 0,
          "bits": [ 2921 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_3_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2928 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_3_B0_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 2929 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 2923 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_3_S1": {
          "hide_name": 0,
          "bits": [ 2925 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_198_CCU2C_S0_4_B0": {
          "hide_name": 0,
          "bits": [ 2930 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_4_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2927 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_4_B1": {
          "hide_name": 0,
          "bits": [ 2931 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 2922 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_5_B0": {
          "hide_name": 0,
          "bits": [ 2938 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_5_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2937 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_5_B1": {
          "hide_name": 0,
          "bits": [ 2939 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_5_COUT": {
          "hide_name": 0,
          "bits": [ 2932 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_6_B0": {
          "hide_name": 0,
          "bits": [ 2946 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_6_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2945 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_6_B1": {
          "hide_name": 0,
          "bits": [ 2947 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_6_COUT": {
          "hide_name": 0,
          "bits": [ 2940 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_7_B0": {
          "hide_name": 0,
          "bits": [ 2954 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_7_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2953 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_7_B1": {
          "hide_name": 0,
          "bits": [ 2955 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_7_COUT": {
          "hide_name": 0,
          "bits": [ 2948 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_8_B0": {
          "hide_name": 0,
          "bits": [ 2963 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_8_B0_CCU2C_S0_B0": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 2865, 2866, 2856, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 2970, 2971, 2961, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:32.22-32.23"
          }
        },
        "_198_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989 ],
          "attributes": {
            "src": "../verilog/part2.v:359.19-359.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_198_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3": {
          "hide_name": 0,
          "bits": [ 2902, 2903, 2811, 2812, 2894, 2895, 2788, 2789, 2782, 2783, 2883, 2884, 2878, 2879, 2873, 2874, 2868, 2869, 2863, 2864, 2854, 2855, 2846, 2847, 2838, 2839, 2830, 2831, 2822, 2823, 2808, 2809, 2799, 2800, 2973, 2974, 2968, 2969, 2959, 2960, 2951, 2952, 2943, 2944, 2935, 2936, 2926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:30.22-30.23"
          }
        },
        "_198_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P11": {
          "hide_name": 0,
          "bits": [ 2968, 2969, 2959, 2960, 2951, 2952, 2943, 2944, 2935, 2936, 2926, 3005, 3006, 3007, 3008 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:359.19-359.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:136.29-136.41",
            "unused_bits": "11 12 13 14"
          }
        },
        "_198_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P15": {
          "hide_name": 0,
          "bits": [ 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029 ],
          "attributes": {
            "src": "../verilog/part2.v:359.19-359.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_198_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004 ],
          "attributes": {
            "src": "../verilog/part2.v:359.19-359.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_198_CCU2C_S0_8_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2962 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_8_B1": {
          "hide_name": 0,
          "bits": [ 2964 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_8_COUT": {
          "hide_name": 0,
          "bits": [ 2956 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_9_B0": {
          "hide_name": 0,
          "bits": [ 3030 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_9_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2972 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_9_B1": {
          "hide_name": 0,
          "bits": [ 3031 ],
          "attributes": {
          }
        },
        "_198_CCU2C_S0_9_COUT": {
          "hide_name": 0,
          "bits": [ 2965 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_198_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 2785 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:361.19-361.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200": {
          "hide_name": 0,
          "bits": [ 3035 ],
          "attributes": {
            "src": "../verilog/part2.v:152.10-152.14"
          }
        },
        "_200_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 3034 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3036 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3039 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3042 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3045 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3048 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3051 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3054 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3057 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3060 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3063 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3066 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3069 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3072 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3075 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3078 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3081 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3084 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3087 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3090 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3093 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3096 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3099 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3102 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:362.19-362.29|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3105 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3106 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3103 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3104 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3100 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3101 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3097 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3098 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3094 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3095 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3091 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3092 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3088 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3089 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3085 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3086 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3082 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3083 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3079 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3080 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3076 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3077 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3073 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3074 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3070 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3071 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3067 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3068 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3064 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3065 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3061 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3062 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3058 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3059 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3055 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3056 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3052 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3053 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3049 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3050 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3046 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3047 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3043 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3044 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3040 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3041 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3037 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_200_LUT4_Z_D_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3038 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_205": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:19.17-19.21"
          }
        },
        "_206": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "../verilog/part2.v:162.16-162.20"
          }
        },
        "_207": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:158.17-158.21"
          }
        },
        "_208": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:159.17-159.21"
          }
        },
        "_209": {
          "hide_name": 0,
          "bits": [ 3167, 3166, 3165, 3164, 3162, 3161, 3160, 3159, 3158, 3157, 3156, 3155, 3154, 3153, 3151, 3150, 3149, 3148, 3147, 3146, 3145, 3144, 3143, 3142, 3140, 3139, 3138, 3137, 3136, 3135, 3134, 3133, 3132, 3131, 3129, 3128, 3127, 3126, 3125, 3124, 3123, 3122, 3121, 3120, 3118, 3117, 3116, 3115, 3114, 3113, 3112, 3111, 3110, 3109, 3170, 3169, 3168, 3163, 3152, 3141, 3130, 3119, 3108, 3107 ],
          "attributes": {
            "src": "../verilog/part2.v:160.17-160.21"
          }
        },
        "_209_CCU2C_S0_10_COUT": {
          "hide_name": 0,
          "bits": [ 3175 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_11_COUT": {
          "hide_name": 0,
          "bits": [ 3174 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_12_COUT": {
          "hide_name": 0,
          "bits": [ 3176 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_13_COUT": {
          "hide_name": 0,
          "bits": [ 3177 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_14_COUT": {
          "hide_name": 0,
          "bits": [ 3178 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_15_COUT": {
          "hide_name": 0,
          "bits": [ 3179 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_16_COUT": {
          "hide_name": 0,
          "bits": [ 3180 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_17_COUT": {
          "hide_name": 0,
          "bits": [ 3181 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_18_COUT": {
          "hide_name": 0,
          "bits": [ 3182 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_19_COUT": {
          "hide_name": 0,
          "bits": [ 3183 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 3171 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_20_COUT": {
          "hide_name": 0,
          "bits": [ 3188 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_21_COUT": {
          "hide_name": 0,
          "bits": [ 3184 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_22_COUT": {
          "hide_name": 0,
          "bits": [ 3189 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_23_COUT": {
          "hide_name": 0,
          "bits": [ 3190 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_24_COUT": {
          "hide_name": 0,
          "bits": [ 3191 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_25_COUT": {
          "hide_name": 0,
          "bits": [ 3192 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_26_COUT": {
          "hide_name": 0,
          "bits": [ 3193 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_27_COUT": {
          "hide_name": 0,
          "bits": [ 3194 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_28_COUT": {
          "hide_name": 0,
          "bits": [ 3195 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_29_COUT": {
          "hide_name": 0,
          "bits": [ 3196 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 3186 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_209_CCU2C_S0_30_COUT": {
          "hide_name": 0,
          "bits": [ 3197 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_31_COUT": {
          "hide_name": 0,
          "bits": [ 3187 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 3185 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 3198 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_5_COUT": {
          "hide_name": 0,
          "bits": [ 3199 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_6_COUT": {
          "hide_name": 0,
          "bits": [ 3200 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_7_COUT": {
          "hide_name": 0,
          "bits": [ 3201 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_8_COUT": {
          "hide_name": 0,
          "bits": [ 3202 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_9_COUT": {
          "hide_name": 0,
          "bits": [ 3173 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_209_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3172 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:378.19-378.30|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_21": {
          "hide_name": 0,
          "bits": [ 1002, 1001, 999, 997, 995, 993, 991, 989, 985, 983, 981, 979, 977, 975, 973, 971, 969, 967, 963, 961, 959, 957, 955, 953, 951, 949, 947, 945, 941, 939, 937, 935, 933, 931, 929, 927, 925, 923, 1012, 1010, 1008, 1006, 1004, 987, 965, 943, 921, 919 ],
          "attributes": {
            "src": "../verilog/part2.v:106.17-106.20"
          }
        },
        "_23": {
          "hide_name": 0,
          "bits": [ 1375, 1374, 1372, 1370, 1368, 1366, 1364, 1362, 1358, 1356, 1354, 1352, 1350, 1348, 1346, 1344, 1342, 1340, 1336, 1334, 1332, 1330, 1328, 1326, 1324, 1322, 1320, 1318, 1314, 1312, 1310, 1308, 1306, 1304, 1302, 1300, 1298, 1296, 1385, 1383, 1381, 1379, 1377, 1360, 1338, 1316, 1294, 1292 ],
          "attributes": {
            "src": "../verilog/part2.v:116.17-116.20"
          }
        },
        "_25": {
          "hide_name": 0,
          "bits": [ 1748, 1747, 1745, 1743, 1741, 1739, 1737, 1735, 1731, 1729, 1727, 1725, 1723, 1721, 1719, 1717, 1715, 1713, 1709, 1707, 1705, 1703, 1701, 1699, 1697, 1695, 1693, 1691, 1687, 1685, 1683, 1681, 1679, 1677, 1675, 1673, 1671, 1669, 1758, 1756, 1754, 1752, 1750, 1733, 1711, 1689, 1667, 1665 ],
          "attributes": {
            "src": "../verilog/part2.v:126.17-126.20"
          }
        },
        "_27": {
          "hide_name": 0,
          "bits": [ 2121, 2120, 2118, 2116, 2114, 2112, 2110, 2108, 2104, 2102, 2100, 2098, 2096, 2094, 2092, 2090, 2088, 2086, 2082, 2080, 2078, 2076, 2074, 2072, 2070, 2068, 2066, 2064, 2060, 2058, 2056, 2054, 2052, 2050, 2048, 2046, 2044, 2042, 2131, 2129, 2127, 2125, 2123, 2106, 2084, 2062, 2040, 2038 ],
          "attributes": {
            "src": "../verilog/part2.v:136.17-136.20"
          }
        },
        "_29": {
          "hide_name": 0,
          "bits": [ 2494, 2493, 2491, 2489, 2487, 2485, 2483, 2481, 2477, 2475, 2473, 2471, 2469, 2467, 2465, 2463, 2461, 2459, 2455, 2453, 2451, 2449, 2447, 2445, 2443, 2441, 2439, 2437, 2433, 2431, 2429, 2427, 2425, 2423, 2421, 2419, 2417, 2415, 2504, 2502, 2500, 2498, 2496, 2479, 2457, 2435, 2413, 2411 ],
          "attributes": {
            "src": "../verilog/part2.v:146.17-146.20"
          }
        },
        "_3": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../verilog/part2.v:35.10-35.12"
          }
        },
        "_31": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "../verilog/part2.v:151.10-151.13"
          }
        },
        "_33": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "../verilog/part2.v:154.10-154.13"
          }
        },
        "_35": {
          "hide_name": 0,
          "bits": [ 3167, 3166, 3165, 3164, 3162, 3161, 3160, 3159, 3158, 3157, 3156, 3155, 3154, 3153, 3151, 3150, 3149, 3148, 3147, 3146, 3145, 3144, 3143, 3142, 3140, 3139, 3138, 3137, 3136, 3135, 3134, 3133, 3132, 3131, 3129, 3128, 3127, 3126, 3125, 3124, 3123, 3122, 3121, 3120, 3118, 3117, 3116, 3115, 3114, 3113, 3112, 3111, 3110, 3109, 3170, 3169, 3168, 3163, 3152, 3141, 3130, 3119, 3108, 3107 ],
          "attributes": {
            "src": "../verilog/part2.v:161.17-161.20"
          }
        },
        "_38": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:20.17-20.20"
          }
        },
        "_40": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121 ],
          "attributes": {
            "src": "../verilog/part2.v:157.16-157.19"
          }
        },
        "_43": {
          "hide_name": 0,
          "bits": [ 3207, 3206, 3205, 3204 ],
          "attributes": {
          }
        },
        "_45": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:39.17-39.20"
          }
        },
        "_47": {
          "hide_name": 0,
          "bits": [ 3203 ],
          "attributes": {
            "src": "../verilog/part2.v:41.10-41.13"
          }
        },
        "_47_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 8, 3208, 3209, 3210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24"
          }
        },
        "_49": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:37.17-37.20"
          }
        },
        "_5": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../verilog/part2.v:36.10-36.12"
          }
        },
        "_55": {
          "hide_name": 0,
          "bits": [ 3228, 3227, 3225, 3223, 3221, 3219, 3217, 3215, 3213, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:55.16-55.19"
          }
        },
        "_57": {
          "hide_name": 0,
          "bits": [ "0", 3229, 3230, 3241, 3252, 3259, 3260, 3261 ],
          "attributes": {
          }
        },
        "_57_MULT18X18D_P0_P7": {
          "hide_name": 0,
          "bits": [ 4814, 4815, 4816, 4817, 4818, 4819, 4820, 3262, 3263, 3264, 3231, 3232, 3233, 3234, 3235, 3236, 3237, 3238, 3239, 3240, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250, 3251, 3253, 3254, 3255, 3256, 3257, 3258 ],
          "attributes": {
            "src": "../verilog/part2.v:209.18-209.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_58": {
          "hide_name": 0,
          "bits": [ "0", 3229, 3230, 3241, 3252, 3259, 3260, 3261 ],
          "attributes": {
          }
        },
        "_60": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:33.17-33.20"
          }
        },
        "_61": {
          "hide_name": 0,
          "bits": [ 4, 3226, 3224, 3222, 3220, 3218, 3216, 3214, 3212 ],
          "attributes": {
          }
        },
        "_61_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 3265 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:211.18-211.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_61_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 3267 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:211.18-211.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_61_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 3268 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:211.18-211.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_61_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3266 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:211.18-211.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_63": {
          "hide_name": 0,
          "bits": [ 3211 ],
          "attributes": {
            "src": "../verilog/part2.v:51.10-51.13"
          }
        },
        "_63_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 8, 3269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v:108.23-108.24"
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN": {
          "hide_name": 0,
          "bits": [ 3270 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:212.18-212.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3273 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:212.18-212.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3276 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:212.18-212.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3279 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:212.18-212.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3282 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3283 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3280 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3281 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3277 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3278 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3274 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3275 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_COUT": {
          "hide_name": 0,
          "bits": [ 3271 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:212.18-212.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_63_LUT4_Z_D_CCU2C_S1_S0": {
          "hide_name": 0,
          "bits": [ 3272 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_69": {
          "hide_name": 0,
          "bits": [ 3369, 3368, 3366, 3364, 3362, 3360, 3358, 3356, 3352, 3350, 3348, 3346, 3344, 3342, 3340, 3338, 3336, 3334, 3330, 3328, 3326, 3324, 3322, 3320, 3318, 3316, 3314, 3312, 3308, 3306, 3304, 3302, 3300, 3298, 3296, 3294, 3292, 3290, 3379, 3377, 3375, 3373, 3371, 3354, 3332, 3310, 3288, 3286 ],
          "attributes": {
            "src": "../verilog/part2.v:65.16-65.19"
          }
        },
        "_7": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "../verilog/part2.v:38.16-38.18"
          }
        },
        "_71": {
          "hide_name": 0,
          "bits": [ "0", 4821, 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "../verilog/part2.v:57.17-57.20",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_72": {
          "hide_name": 0,
          "bits": [ "0", 4821, 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867 ],
          "attributes": {
            "src": "../verilog/part2.v:58.17-58.20",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_74": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:32.17-32.20"
          }
        },
        "_75": {
          "hide_name": 0,
          "bits": [ 4, 3367, 3365, 3363, 3361, 3359, 3357, 3355, 3351, 3349, 3347, 3345, 3343, 3341, 3339, 3337, 3335, 3333, 3329, 3327, 3325, 3323, 3321, 3319, 3317, 3315, 3313, 3311, 3307, 3305, 3303, 3301, 3299, 3297, 3295, 3293, 3291, 3289, 3378, 3376, 3374, 3372, 3370, 3353, 3331, 3309, 3287, 3285 ],
          "attributes": {
            "src": "../verilog/part2.v:59.17-59.20"
          }
        },
        "_75_CCU2C_S0_10_B0": {
          "hide_name": 0,
          "bits": [ 3387 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_10_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3394 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_10_B1": {
          "hide_name": 0,
          "bits": [ 3388 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_10_COUT": {
          "hide_name": 0,
          "bits": [ 3390 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_11_B0": {
          "hide_name": 0,
          "bits": [ 3395 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_11_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3393 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_11_B1": {
          "hide_name": 0,
          "bits": [ 3396 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_11_COUT": {
          "hide_name": 0,
          "bits": [ 3389 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_12_COUT": {
          "hide_name": 0,
          "bits": [ 3404 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_13_B0": {
          "hide_name": 0,
          "bits": [ 3405 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_13_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3400 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_13_B1": {
          "hide_name": 0,
          "bits": [ 3406 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_13_COUT": {
          "hide_name": 0,
          "bits": [ 3397 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_14_B0": {
          "hide_name": 0,
          "bits": [ 3411 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_14_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3410 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_14_B1": {
          "hide_name": 0,
          "bits": [ 3412 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_14_COUT": {
          "hide_name": 0,
          "bits": [ 3407 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_15_B0": {
          "hide_name": 0,
          "bits": [ 3417 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_15_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3416 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_15_B1": {
          "hide_name": 0,
          "bits": [ 3418 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_15_COUT": {
          "hide_name": 0,
          "bits": [ 3413 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_16_B0": {
          "hide_name": 0,
          "bits": [ 3423 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_16_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3422 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_16_B1": {
          "hide_name": 0,
          "bits": [ 3424 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_16_COUT": {
          "hide_name": 0,
          "bits": [ 3419 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_17_B0": {
          "hide_name": 0,
          "bits": [ 3429 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_17_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3428 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_17_B1": {
          "hide_name": 0,
          "bits": [ 3430 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_17_COUT": {
          "hide_name": 0,
          "bits": [ 3425 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_18_B0": {
          "hide_name": 0,
          "bits": [ 3436 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 3443 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3446 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3451 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3456 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3461 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3464 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3467 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3472 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3475 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3480 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3481 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3476 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3477 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3473 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3474 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3468 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3469 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3465 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3466 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3462 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3463 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3457 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3458 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3452 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3453 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3447 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3448 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_18_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3435 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_18_B1": {
          "hide_name": 0,
          "bits": [ 3437 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_18_COUT": {
          "hide_name": 0,
          "bits": [ 3431 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_19_COUT": {
          "hide_name": 0,
          "bits": [ 3438 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 3382 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_20_COUT": {
          "hide_name": 0,
          "bits": [ 3482 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_21_COUT": {
          "hide_name": 0,
          "bits": [ 3483 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_22_COUT": {
          "hide_name": 0,
          "bits": [ 3484 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_23_COUT": {
          "hide_name": 0,
          "bits": [ 3403 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 3386 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_3_B0": {
          "hide_name": 0,
          "bits": [ 3485 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_3_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3491 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_3_B0_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 3492 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 3487 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_3_S1": {
          "hide_name": 0,
          "bits": [ 3488 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_75_CCU2C_S0_4_B0": {
          "hide_name": 0,
          "bits": [ 3493 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_4_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3490 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_4_B1": {
          "hide_name": 0,
          "bits": [ 3494 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 3486 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_5_B0": {
          "hide_name": 0,
          "bits": [ 3499 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_5_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3498 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_5_B1": {
          "hide_name": 0,
          "bits": [ 3500 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_5_COUT": {
          "hide_name": 0,
          "bits": [ 3495 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_6_B0": {
          "hide_name": 0,
          "bits": [ 3505 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_6_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3504 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_6_B1": {
          "hide_name": 0,
          "bits": [ 3506 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_6_COUT": {
          "hide_name": 0,
          "bits": [ 3501 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_7_B0": {
          "hide_name": 0,
          "bits": [ 3511 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_7_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3510 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_7_B1": {
          "hide_name": 0,
          "bits": [ 3512 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_7_COUT": {
          "hide_name": 0,
          "bits": [ 3507 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_8_B0": {
          "hide_name": 0,
          "bits": [ 3518 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_8_B0_CCU2C_S0_B0": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3441, 3442, 3434, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3523, 3524, 3516, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:32.22-32.23"
          }
        },
        "_75_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542 ],
          "attributes": {
            "src": "../verilog/part2.v:224.18-224.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_75_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3": {
          "hide_name": 0,
          "bits": [ 3478, 3479, 3401, 3402, 3470, 3471, 3384, 3385, 3380, 3381, 3459, 3460, 3454, 3455, 3449, 3450, 3444, 3445, 3439, 3440, 3432, 3433, 3426, 3427, 3420, 3421, 3414, 3415, 3408, 3409, 3398, 3399, 3391, 3392, 3526, 3527, 3521, 3522, 3514, 3515, 3508, 3509, 3502, 3503, 3496, 3497, 3489 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:30.22-30.23"
          }
        },
        "_75_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P11": {
          "hide_name": 0,
          "bits": [ 3521, 3522, 3514, 3515, 3508, 3509, 3502, 3503, 3496, 3497, 3489, 3558, 3559, 3560, 3561 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:224.18-224.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:136.29-136.41",
            "unused_bits": "11 12 13 14"
          }
        },
        "_75_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P15": {
          "hide_name": 0,
          "bits": [ 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581, 3582 ],
          "attributes": {
            "src": "../verilog/part2.v:224.18-224.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_75_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923, 4924, 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557 ],
          "attributes": {
            "src": "../verilog/part2.v:224.18-224.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_75_CCU2C_S0_8_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3517 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_8_B1": {
          "hide_name": 0,
          "bits": [ 3519 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_8_COUT": {
          "hide_name": 0,
          "bits": [ 3513 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_9_B0": {
          "hide_name": 0,
          "bits": [ 3583 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_9_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3525 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_9_B1": {
          "hide_name": 0,
          "bits": [ 3584 ],
          "attributes": {
          }
        },
        "_75_CCU2C_S0_9_COUT": {
          "hide_name": 0,
          "bits": [ 3520 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_75_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3383 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:226.18-226.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77": {
          "hide_name": 0,
          "bits": [ 3284 ],
          "attributes": {
            "src": "../verilog/part2.v:61.10-61.13"
          }
        },
        "_77_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 3585 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3586 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3589 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3592 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3595 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3598 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3601 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3604 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3607 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3610 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3613 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3616 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3619 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3622 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3625 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3628 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3631 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3634 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3637 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3640 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3643 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3646 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3649 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3652 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:227.18-227.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3655 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3656 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3653 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3654 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3650 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3651 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3647 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3648 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3644 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3645 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3641 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3642 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3638 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3639 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3635 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3636 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3632 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3633 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3629 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3630 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3626 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3627 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3623 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3624 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3620 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3621 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3617 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3618 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3614 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3615 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3611 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3612 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3608 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3609 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3605 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3606 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3602 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3603 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3599 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3600 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3596 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3597 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3593 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3594 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3590 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3591 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3587 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_77_LUT4_Z_D_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3588 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_83": {
          "hide_name": 0,
          "bits": [ 348, 349, 358, 359, 360, 361, 362, 363, 364, 365, 350, 351, 352, 353, 354, 355, 356, 357, 313, 314, 323, 324, 325, 326, 327, 328, 329, 330, 315, 316, 317, 318, 319, 320, 321, 322, 381, 382, 385, 386, 387, 388, 389, 390, 391, 392, 383, 384 ],
          "attributes": {
            "src": "../verilog/part2.v:75.16-75.19"
          }
        },
        "_85": {
          "hide_name": 0,
          "bits": [ "0", 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "../verilog/part2.v:67.17-67.20",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_86": {
          "hide_name": 0,
          "bits": [ "0", 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971 ],
          "attributes": {
            "src": "../verilog/part2.v:68.17-68.20",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "_88": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:31.17-31.20"
          }
        },
        "_89": {
          "hide_name": 0,
          "bits": [ 4, 3699, 3698, 3697, 3696, 3695, 3694, 3693, 3691, 3690, 3689, 3688, 3687, 3686, 3685, 3684, 3683, 3682, 3680, 3679, 3678, 3677, 3676, 3675, 3674, 3673, 3672, 3671, 3669, 3668, 3667, 3666, 3665, 3664, 3663, 3662, 3661, 3660, 3704, 3703, 3702, 3701, 3700, 3692, 3681, 3670, 3659, 3658 ],
          "attributes": {
            "src": "../verilog/part2.v:69.17-69.20"
          }
        },
        "_89_CCU2C_S0_10_B0": {
          "hide_name": 0,
          "bits": [ 3712 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_10_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3719 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_10_B1": {
          "hide_name": 0,
          "bits": [ 3713 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_10_COUT": {
          "hide_name": 0,
          "bits": [ 3715 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_11_B0": {
          "hide_name": 0,
          "bits": [ 3720 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_11_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3718 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_11_B1": {
          "hide_name": 0,
          "bits": [ 3721 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_11_COUT": {
          "hide_name": 0,
          "bits": [ 3714 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_12_COUT": {
          "hide_name": 0,
          "bits": [ 3729 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_13_B0": {
          "hide_name": 0,
          "bits": [ 3730 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_13_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3725 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_13_B1": {
          "hide_name": 0,
          "bits": [ 3731 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_13_COUT": {
          "hide_name": 0,
          "bits": [ 3722 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_14_B0": {
          "hide_name": 0,
          "bits": [ 3736 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_14_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3735 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_14_B1": {
          "hide_name": 0,
          "bits": [ 3737 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_14_COUT": {
          "hide_name": 0,
          "bits": [ 3732 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_15_B0": {
          "hide_name": 0,
          "bits": [ 3742 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_15_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3741 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_15_B1": {
          "hide_name": 0,
          "bits": [ 3743 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_15_COUT": {
          "hide_name": 0,
          "bits": [ 3738 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_16_B0": {
          "hide_name": 0,
          "bits": [ 3748 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_16_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3747 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_16_B1": {
          "hide_name": 0,
          "bits": [ 3749 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_16_COUT": {
          "hide_name": 0,
          "bits": [ 3744 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_17_B0": {
          "hide_name": 0,
          "bits": [ 3754 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_17_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3753 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_17_B1": {
          "hide_name": 0,
          "bits": [ 3755 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_17_COUT": {
          "hide_name": 0,
          "bits": [ 3750 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_18_B0": {
          "hide_name": 0,
          "bits": [ 3761 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN": {
          "hide_name": 0,
          "bits": [ 3768 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3771 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3776 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3781 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3786 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3789 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3792 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3797 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3800 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3805 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3806 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3801 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3802 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3798 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3799 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3793 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3794 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3790 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3791 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3787 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3788 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3782 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3783 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3777 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3778 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3772 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3773 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_18_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3760 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_18_B1": {
          "hide_name": 0,
          "bits": [ 3762 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_18_COUT": {
          "hide_name": 0,
          "bits": [ 3756 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_19_COUT": {
          "hide_name": 0,
          "bits": [ 3763 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_1_COUT": {
          "hide_name": 0,
          "bits": [ 3707 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_20_COUT": {
          "hide_name": 0,
          "bits": [ 3807 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_21_COUT": {
          "hide_name": 0,
          "bits": [ 3808 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_22_COUT": {
          "hide_name": 0,
          "bits": [ 3809 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_23_COUT": {
          "hide_name": 0,
          "bits": [ 3728 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_2_COUT": {
          "hide_name": 0,
          "bits": [ 3711 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_3_B0": {
          "hide_name": 0,
          "bits": [ 3810 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_3_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3816 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_3_B0_CCU2C_S0_S1": {
          "hide_name": 0,
          "bits": [ 3817 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_3_COUT": {
          "hide_name": 0,
          "bits": [ 3812 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13",
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_3_S1": {
          "hide_name": 0,
          "bits": [ 3813 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_89_CCU2C_S0_4_B0": {
          "hide_name": 0,
          "bits": [ 3818 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_4_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3815 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_4_B1": {
          "hide_name": 0,
          "bits": [ 3819 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_4_COUT": {
          "hide_name": 0,
          "bits": [ 3811 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_5_B0": {
          "hide_name": 0,
          "bits": [ 3824 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_5_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3823 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_5_B1": {
          "hide_name": 0,
          "bits": [ 3825 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_5_COUT": {
          "hide_name": 0,
          "bits": [ 3820 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_6_B0": {
          "hide_name": 0,
          "bits": [ 3830 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_6_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3829 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_6_B1": {
          "hide_name": 0,
          "bits": [ 3831 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_6_COUT": {
          "hide_name": 0,
          "bits": [ 3826 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_7_B0": {
          "hide_name": 0,
          "bits": [ 3836 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_7_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3835 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_7_B1": {
          "hide_name": 0,
          "bits": [ 3837 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_7_COUT": {
          "hide_name": 0,
          "bits": [ 3832 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_8_B0": {
          "hide_name": 0,
          "bits": [ 3843 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_8_B0_CCU2C_S0_B0": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3766, 3767, 3759, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 3848, 3849, 3841, "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:32.22-32.23"
          }
        },
        "_89_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 3853, 3854, 3855, 3856, 3857, 3858, 3859, 3860, 3861, 3862, 3863, 3864, 3865, 3866, 3867 ],
          "attributes": {
            "src": "../verilog/part2.v:239.18-239.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_89_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3": {
          "hide_name": 0,
          "bits": [ 3803, 3804, 3726, 3727, 3795, 3796, 3709, 3710, 3705, 3706, 3784, 3785, 3779, 3780, 3774, 3775, 3769, 3770, 3764, 3765, 3757, 3758, 3751, 3752, 3745, 3746, 3739, 3740, 3733, 3734, 3723, 3724, 3716, 3717, 3851, 3852, 3846, 3847, 3839, 3840, 3833, 3834, 3827, 3828, 3821, 3822, 3814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:30.22-30.23"
          }
        },
        "_89_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P11": {
          "hide_name": 0,
          "bits": [ 3846, 3847, 3839, 3840, 3833, 3834, 3827, 3828, 3821, 3822, 3814, 3883, 3884, 3885, 3886 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:239.18-239.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:136.29-136.41",
            "unused_bits": "11 12 13 14"
          }
        },
        "_89_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_1_P15": {
          "hide_name": 0,
          "bits": [ 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 3887, 3888, 3889, 3890, 3891, 3892, 3893, 3894, 3895, 3896, 3897, 3898, 3899, 3900, 3901, 3902, 3903, 3904, 3905, 3906, 3907 ],
          "attributes": {
            "src": "../verilog/part2.v:239.18-239.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:168.6-172.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_89_CCU2C_S0_8_B0_CCU2C_S0_B0_MULT18X18D_P0_P3_MULT18X18D_P0_P21": {
          "hide_name": 0,
          "bits": [ 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 3868, 3869, 3870, 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880, 3881, 3882 ],
          "attributes": {
            "src": "../verilog/part2.v:239.18-239.28|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:148.7-152.6|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:253.6-257.5|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v:1.68-1.69",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
          }
        },
        "_89_CCU2C_S0_8_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3842 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_8_B1": {
          "hide_name": 0,
          "bits": [ 3844 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_8_COUT": {
          "hide_name": 0,
          "bits": [ 3838 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_9_B0": {
          "hide_name": 0,
          "bits": [ 3908 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_9_B0_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3850 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_9_B1": {
          "hide_name": 0,
          "bits": [ 3909 ],
          "attributes": {
          }
        },
        "_89_CCU2C_S0_9_COUT": {
          "hide_name": 0,
          "bits": [ 3845 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_89_CCU2C_S0_COUT": {
          "hide_name": 0,
          "bits": [ 3708 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:241.18-241.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_9": {
          "hide_name": 0,
          "bits": [ 3207, 3206, 3205, 3204, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "../verilog/part2.v:46.17-46.19"
          }
        },
        "_91": {
          "hide_name": 0,
          "bits": [ 3657 ],
          "attributes": {
            "src": "../verilog/part2.v:71.10-71.13"
          }
        },
        "_91_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 3910 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3911 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3914 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3917 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3920 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3923 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3926 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3929 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3932 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3935 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3938 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3941 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3944 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3947 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3950 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3953 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3956 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3959 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3962 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3965 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3968 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3971 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3974 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 3977 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "../verilog/part2.v:242.18-242.27|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v:74.7-80.4|/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/ccu2c_sim.vh:9.9-9.13"
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3980 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3981 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3978 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3979 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3975 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3976 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3972 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3973 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3969 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3970 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3966 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3967 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3963 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3964 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3960 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3961 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3957 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3958 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3954 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3955 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3951 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3952 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3948 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3949 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3945 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3946 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3942 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3943 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3939 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3940 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3936 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3937 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3933 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3934 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3930 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3931 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3927 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3928 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3924 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3925 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3921 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3922 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3918 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3919 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3915 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_CIN_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3916 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_S0": {
          "hide_name": 0,
          "bits": [ 3912 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_91_LUT4_Z_D_CCU2C_COUT_S1": {
          "hide_name": 0,
          "bits": [ 3913 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "_97": {
          "hide_name": 0,
          "bits": [ 539, 540, 534, 535, 529, 530, 524, 525, 519, 520, 514, 515, 509, 510, 504, 505, 499, 500, 494, 495, 489, 490, 484, 485, 479, 480, 474, 475, 469, 470, 464, 465, 459, 460, 454, 455, 449, 450, 444, 445, 439, 440, 434, 435, 429, 430, 424, 425 ],
          "attributes": {
            "src": "../verilog/part2.v:85.16-85.19"
          }
        },
        "_99": {
          "hide_name": 0,
          "bits": [ "0", 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994, 3995, 3996, 3997, 3998, 3999, 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026, 4027, 4028, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "../verilog/part2.v:77.17-77.20",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47"
          }
        },
        "clear": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../verilog/part2.v:11.11-11.16"
          }
        },
        "clear_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
          }
        },
        "clock": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "../verilog/part2.v:12.11-12.16"
          }
        },
        "digit": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "../verilog/part2.v:13.17-13.22"
          }
        },
        "digit_valid": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "../verilog/part2.v:14.11-14.22"
          }
        },
        "end_of_line": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "../verilog/part2.v:15.11-15.22"
          }
        },
        "line_result": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121 ],
          "attributes": {
            "src": "../verilog/part2.v:17.19-17.30"
          }
        },
        "total": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "../verilog/part2.v:16.19-16.24"
          }
        },
        "vdd": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "../verilog/part2.v:34.10-34.13"
          }
        }
      }
    }
  }
}
