v1
GXB_MERGING,PLL Output Counter,1745986,g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll8~PLL_OUTPUT_COUNTER,g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll9~PLL_OUTPUT_COUNTER,
GXB_MERGING,Clock enable block,135180,g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll_hr_clk~CLKENA0,g_mp_pll_sv:g_mp_pll_sv_cmp|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0|pll_p2c_read_clk~CLKENA0,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[1].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[2].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[3].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[5].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[6].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[7].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[8].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[1].rx_pma.rx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[2].rx_pma.rx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[3].rx_pma.rx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[5].rx_pma.rx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[6].rx_pma.rx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[7].rx_pma.rx_pma_aux,
GXB_MERGING,HSSI PMA Aux. block,1745139,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[0].rx_pma.rx_pma_aux,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst|rx_pmas[8].rx_pma.rx_pma_aux,
GXB_MERGING,HSSI AVMM INTERFACE3,1744299,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[2].stratixv_hssi_avmm_interface_inst,
GXB_MERGING,HSSI AVMM INTERFACE3,1744299,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[0].stratixv_hssi_avmm_interface_inst,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[1].stratixv_hssi_avmm_interface_inst,
GXB_MERGING,HSSI AVMM INTERFACE3,1744300,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[3].stratixv_hssi_avmm_interface_inst,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[5].stratixv_hssi_avmm_interface_inst,
GXB_MERGING,HSSI AVMM INTERFACE3,1744301,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[8].stratixv_hssi_avmm_interface_inst,
GXB_MERGING,HSSI AVMM INTERFACE3,1744301,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[6].stratixv_hssi_avmm_interface_inst,tile_if:if_tile|g_avalon2if:g_pcielb2if_cmp|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp|g_pciecore_sgxv:g_pciecore_sgxv_inst|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm|avmm_interface_insts[7].stratixv_hssi_avmm_interface_inst,
