library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 2
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3471_o : std_logic;
  signal n3472_o : std_logic;
  signal n3473_o : std_logic;
  signal n3474_o : std_logic;
  signal n3475_o : std_logic;
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic_vector (2 downto 0);
begin
  o <= n3480_o;
  -- vhdl_source/peres.vhdl:13:17
  n3471_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3472_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3473_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3474_o <= n3472_o xor n3473_o;
  -- vhdl_source/peres.vhdl:15:17
  n3475_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3476_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3477_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3478_o <= n3476_o and n3477_o;
  -- vhdl_source/peres.vhdl:15:21
  n3479_o <= n3475_o xor n3478_o;
  n3480_o <= n3471_o & n3474_o & n3479_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2535 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2543 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2551 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2559 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2567 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2575 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2583 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2591 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic;
  signal n2598_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2599 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic;
  signal n2606_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2607 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2615 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2623 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic;
  signal n2630_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2631 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2639 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2647 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2655 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n2663 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n2675 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2683 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic;
  signal n2690_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2691 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2694_o : std_logic;
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic;
  signal n2698_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2699 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2707 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2715 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic;
  signal n2722_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2723 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2731 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2739 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2742_o : std_logic;
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic;
  signal n2746_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2747 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic;
  signal n2754_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2755 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2763 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2771 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2779 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2787 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2795 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic_vector (1 downto 0);
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic;
  signal n2804_o : std_logic_vector (1 downto 0);
  signal n2805_o : std_logic;
  signal n2806_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2807 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2810_o : std_logic;
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic_vector (1 downto 0);
  signal n2816_o : std_logic;
  signal n2817_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2818 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic_vector (1 downto 0);
  signal n2827_o : std_logic;
  signal n2828_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2829 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2832_o : std_logic;
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic_vector (1 downto 0);
  signal n2838_o : std_logic;
  signal n2839_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2840 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic_vector (1 downto 0);
  signal n2849_o : std_logic;
  signal n2850_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2851 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic_vector (1 downto 0);
  signal n2860_o : std_logic;
  signal n2861_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2862 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic_vector (1 downto 0);
  signal n2871_o : std_logic;
  signal n2872_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2873 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic_vector (1 downto 0);
  signal n2882_o : std_logic;
  signal n2883_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2884 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic_vector (1 downto 0);
  signal n2893_o : std_logic;
  signal n2894_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2895 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic_vector (1 downto 0);
  signal n2904_o : std_logic;
  signal n2905_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2906 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic_vector (1 downto 0);
  signal n2915_o : std_logic;
  signal n2916_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2917 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic_vector (1 downto 0);
  signal n2926_o : std_logic;
  signal n2927_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2928 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic_vector (1 downto 0);
  signal n2937_o : std_logic;
  signal n2938_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2939 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic_vector (1 downto 0);
  signal n2948_o : std_logic;
  signal n2949_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2950 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic_vector (1 downto 0);
  signal n2959_o : std_logic;
  signal n2960_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2961 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic_vector (1 downto 0);
  signal n2970_o : std_logic;
  signal n2971_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2972 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic_vector (1 downto 0);
  signal n2981_o : std_logic;
  signal n2982_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n2983 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2994 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic_vector (1 downto 0);
  signal n3002_o : std_logic;
  signal n3003_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n3004 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic_vector (1 downto 0);
  signal n3013_o : std_logic;
  signal n3014_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3015 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic_vector (1 downto 0);
  signal n3024_o : std_logic;
  signal n3025_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3026 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic_vector (1 downto 0);
  signal n3035_o : std_logic;
  signal n3036_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3037 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic_vector (1 downto 0);
  signal n3046_o : std_logic;
  signal n3047_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3048 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic;
  signal n3056_o : std_logic_vector (1 downto 0);
  signal n3057_o : std_logic;
  signal n3058_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3059 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic_vector (1 downto 0);
  signal n3068_o : std_logic;
  signal n3069_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3070 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic;
  signal n3078_o : std_logic_vector (1 downto 0);
  signal n3079_o : std_logic;
  signal n3080_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3081 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic_vector (1 downto 0);
  signal n3090_o : std_logic;
  signal n3091_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3092 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic_vector (1 downto 0);
  signal n3101_o : std_logic;
  signal n3102_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3103 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic_vector (1 downto 0);
  signal n3112_o : std_logic;
  signal n3113_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3114 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic_vector (1 downto 0);
  signal n3123_o : std_logic;
  signal n3124_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3125 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic_vector (1 downto 0);
  signal n3134_o : std_logic;
  signal n3135_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3136 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic;
  signal n3144_o : std_logic_vector (1 downto 0);
  signal n3145_o : std_logic;
  signal n3146_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3147 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3150_o : std_logic;
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic_vector (1 downto 0);
  signal n3156_o : std_logic;
  signal n3157_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3158 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic_vector (1 downto 0);
  signal n3167_o : std_logic;
  signal n3168_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3169 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic;
  signal n3176_o : std_logic;
  signal n3177_o : std_logic_vector (1 downto 0);
  signal n3178_o : std_logic;
  signal n3179_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3180 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic_vector (1 downto 0);
  signal n3188_o : std_logic;
  signal n3189_o : std_logic;
  signal n3190_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3191 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3199 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3207 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3210_o : std_logic;
  signal n3211_o : std_logic;
  signal n3212_o : std_logic;
  signal n3213_o : std_logic;
  signal n3214_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3215 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3223 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3231 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3239 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3242_o : std_logic;
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic;
  signal n3246_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3247 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic;
  signal n3254_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3255 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3263 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3266_o : std_logic;
  signal n3267_o : std_logic;
  signal n3268_o : std_logic;
  signal n3269_o : std_logic;
  signal n3270_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3271 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3274_o : std_logic;
  signal n3275_o : std_logic;
  signal n3276_o : std_logic;
  signal n3277_o : std_logic;
  signal n3278_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3279 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic;
  signal n3286_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3287 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3290_o : std_logic;
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3295 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3298_o : std_logic;
  signal n3299_o : std_logic;
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3303 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic;
  signal n3310_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n3311 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic;
  signal n3321_o : std_logic;
  signal n3322_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3323 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic;
  signal n3330_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3331 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3334_o : std_logic;
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic;
  signal n3338_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3339 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3342_o : std_logic;
  signal n3343_o : std_logic;
  signal n3344_o : std_logic;
  signal n3345_o : std_logic;
  signal n3346_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3347 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic;
  signal n3353_o : std_logic;
  signal n3354_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3355 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3363 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3366_o : std_logic;
  signal n3367_o : std_logic;
  signal n3368_o : std_logic;
  signal n3369_o : std_logic;
  signal n3370_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3371 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3374_o : std_logic;
  signal n3375_o : std_logic;
  signal n3376_o : std_logic;
  signal n3377_o : std_logic;
  signal n3378_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3379 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic;
  signal n3386_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3387 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3390_o : std_logic;
  signal n3391_o : std_logic;
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3395 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3398_o : std_logic;
  signal n3399_o : std_logic;
  signal n3400_o : std_logic;
  signal n3401_o : std_logic;
  signal n3402_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3403 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3406_o : std_logic;
  signal n3407_o : std_logic;
  signal n3408_o : std_logic;
  signal n3409_o : std_logic;
  signal n3410_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3411 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic;
  signal n3418_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3419 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3427 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic;
  signal n3434_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3435 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic;
  signal n3442_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3443 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n3451 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3454_o : std_logic;
  signal n3455_o : std_logic;
  signal n3456_o : std_logic_vector (17 downto 0);
  signal n3457_o : std_logic_vector (17 downto 0);
  signal n3458_o : std_logic_vector (17 downto 0);
  signal n3459_o : std_logic_vector (17 downto 0);
  signal n3460_o : std_logic_vector (17 downto 0);
  signal n3461_o : std_logic_vector (17 downto 0);
  signal n3462_o : std_logic_vector (17 downto 0);
  signal n3463_o : std_logic_vector (17 downto 0);
  signal n3464_o : std_logic_vector (17 downto 0);
  signal n3465_o : std_logic_vector (17 downto 0);
  signal n3466_o : std_logic_vector (17 downto 0);
  signal n3467_o : std_logic_vector (17 downto 0);
  signal n3468_o : std_logic_vector (17 downto 0);
  signal n3469_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3456_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3457_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3458_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3459_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3460_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3461_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3462_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3463_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3464_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3465_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3466_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3467_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3468_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3469_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2532_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2533_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2534_o <= n2532_o & n2533_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2535 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2534_o,
    o => gen1_n1_cnot1_j_o);
  n2538_o <= gen1_n1_cnot1_j_n2535 (1);
  n2539_o <= gen1_n1_cnot1_j_n2535 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2540_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2541_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2542_o <= n2540_o & n2541_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2543 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2542_o,
    o => gen1_n2_cnot1_j_o);
  n2546_o <= gen1_n2_cnot1_j_n2543 (1);
  n2547_o <= gen1_n2_cnot1_j_n2543 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2548_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2549_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2550_o <= n2548_o & n2549_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2551 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2550_o,
    o => gen1_n3_cnot1_j_o);
  n2554_o <= gen1_n3_cnot1_j_n2551 (1);
  n2555_o <= gen1_n3_cnot1_j_n2551 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2556_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2557_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2558_o <= n2556_o & n2557_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2559 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2558_o,
    o => gen1_n4_cnot1_j_o);
  n2562_o <= gen1_n4_cnot1_j_n2559 (1);
  n2563_o <= gen1_n4_cnot1_j_n2559 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2564_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2565_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2566_o <= n2564_o & n2565_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2567 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2566_o,
    o => gen1_n5_cnot1_j_o);
  n2570_o <= gen1_n5_cnot1_j_n2567 (1);
  n2571_o <= gen1_n5_cnot1_j_n2567 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2572_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2573_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2574_o <= n2572_o & n2573_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2575 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2574_o,
    o => gen1_n6_cnot1_j_o);
  n2578_o <= gen1_n6_cnot1_j_n2575 (1);
  n2579_o <= gen1_n6_cnot1_j_n2575 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2580_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2581_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2582_o <= n2580_o & n2581_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2583 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2582_o,
    o => gen1_n7_cnot1_j_o);
  n2586_o <= gen1_n7_cnot1_j_n2583 (1);
  n2587_o <= gen1_n7_cnot1_j_n2583 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2588_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2589_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2590_o <= n2588_o & n2589_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2591 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2590_o,
    o => gen1_n8_cnot1_j_o);
  n2594_o <= gen1_n8_cnot1_j_n2591 (1);
  n2595_o <= gen1_n8_cnot1_j_n2591 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2596_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2597_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2598_o <= n2596_o & n2597_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2599 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2598_o,
    o => gen1_n9_cnot1_j_o);
  n2602_o <= gen1_n9_cnot1_j_n2599 (1);
  n2603_o <= gen1_n9_cnot1_j_n2599 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2604_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2605_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2606_o <= n2604_o & n2605_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2607 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2606_o,
    o => gen1_n10_cnot1_j_o);
  n2610_o <= gen1_n10_cnot1_j_n2607 (1);
  n2611_o <= gen1_n10_cnot1_j_n2607 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2612_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2613_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2614_o <= n2612_o & n2613_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2615 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2614_o,
    o => gen1_n11_cnot1_j_o);
  n2618_o <= gen1_n11_cnot1_j_n2615 (1);
  n2619_o <= gen1_n11_cnot1_j_n2615 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2620_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2621_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2622_o <= n2620_o & n2621_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2623 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2622_o,
    o => gen1_n12_cnot1_j_o);
  n2626_o <= gen1_n12_cnot1_j_n2623 (1);
  n2627_o <= gen1_n12_cnot1_j_n2623 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2628_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2629_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2630_o <= n2628_o & n2629_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2631 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2630_o,
    o => gen1_n13_cnot1_j_o);
  n2634_o <= gen1_n13_cnot1_j_n2631 (1);
  n2635_o <= gen1_n13_cnot1_j_n2631 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2636_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2637_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2638_o <= n2636_o & n2637_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2639 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2638_o,
    o => gen1_n14_cnot1_j_o);
  n2642_o <= gen1_n14_cnot1_j_n2639 (1);
  n2643_o <= gen1_n14_cnot1_j_n2639 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2644_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2645_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2646_o <= n2644_o & n2645_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2647 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2646_o,
    o => gen1_n15_cnot1_j_o);
  n2650_o <= gen1_n15_cnot1_j_n2647 (1);
  n2651_o <= gen1_n15_cnot1_j_n2647 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2652_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2653_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2654_o <= n2652_o & n2653_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2655 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2654_o,
    o => gen1_n16_cnot1_j_o);
  n2658_o <= gen1_n16_cnot1_j_n2655 (1);
  n2659_o <= gen1_n16_cnot1_j_n2655 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2660_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2661_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2662_o <= n2660_o & n2661_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n2663 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n2662_o,
    o => gen1_n17_cnot1_j_o);
  n2666_o <= gen1_n17_cnot1_j_n2663 (1);
  n2667_o <= gen1_n17_cnot1_j_n2663 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2668_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2669_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2670_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2671_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2672_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2673_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2674_o <= n2672_o & n2673_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n2675 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n2674_o,
    o => gen2_n17_cnot2_j_o);
  n2678_o <= gen2_n17_cnot2_j_n2675 (1);
  n2679_o <= gen2_n17_cnot2_j_n2675 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2680_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2681_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2682_o <= n2680_o & n2681_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2683 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2682_o,
    o => gen2_n16_cnot2_j_o);
  n2686_o <= gen2_n16_cnot2_j_n2683 (1);
  n2687_o <= gen2_n16_cnot2_j_n2683 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2688_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2689_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2690_o <= n2688_o & n2689_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2691 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2690_o,
    o => gen2_n15_cnot2_j_o);
  n2694_o <= gen2_n15_cnot2_j_n2691 (1);
  n2695_o <= gen2_n15_cnot2_j_n2691 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2696_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2697_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2698_o <= n2696_o & n2697_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2699 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2698_o,
    o => gen2_n14_cnot2_j_o);
  n2702_o <= gen2_n14_cnot2_j_n2699 (1);
  n2703_o <= gen2_n14_cnot2_j_n2699 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2704_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2705_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2706_o <= n2704_o & n2705_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2707 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2706_o,
    o => gen2_n13_cnot2_j_o);
  n2710_o <= gen2_n13_cnot2_j_n2707 (1);
  n2711_o <= gen2_n13_cnot2_j_n2707 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2712_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2713_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2714_o <= n2712_o & n2713_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2715 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2714_o,
    o => gen2_n12_cnot2_j_o);
  n2718_o <= gen2_n12_cnot2_j_n2715 (1);
  n2719_o <= gen2_n12_cnot2_j_n2715 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2720_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2721_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2722_o <= n2720_o & n2721_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2723 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2722_o,
    o => gen2_n11_cnot2_j_o);
  n2726_o <= gen2_n11_cnot2_j_n2723 (1);
  n2727_o <= gen2_n11_cnot2_j_n2723 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2728_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2729_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2730_o <= n2728_o & n2729_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2731 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2730_o,
    o => gen2_n10_cnot2_j_o);
  n2734_o <= gen2_n10_cnot2_j_n2731 (1);
  n2735_o <= gen2_n10_cnot2_j_n2731 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2736_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2737_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2738_o <= n2736_o & n2737_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2739 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2738_o,
    o => gen2_n9_cnot2_j_o);
  n2742_o <= gen2_n9_cnot2_j_n2739 (1);
  n2743_o <= gen2_n9_cnot2_j_n2739 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2744_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2745_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2746_o <= n2744_o & n2745_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2747 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2746_o,
    o => gen2_n8_cnot2_j_o);
  n2750_o <= gen2_n8_cnot2_j_n2747 (1);
  n2751_o <= gen2_n8_cnot2_j_n2747 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2752_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2753_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2754_o <= n2752_o & n2753_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2755 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2754_o,
    o => gen2_n7_cnot2_j_o);
  n2758_o <= gen2_n7_cnot2_j_n2755 (1);
  n2759_o <= gen2_n7_cnot2_j_n2755 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2760_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2761_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2762_o <= n2760_o & n2761_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2763 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2762_o,
    o => gen2_n6_cnot2_j_o);
  n2766_o <= gen2_n6_cnot2_j_n2763 (1);
  n2767_o <= gen2_n6_cnot2_j_n2763 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2768_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2769_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2770_o <= n2768_o & n2769_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2771 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2770_o,
    o => gen2_n5_cnot2_j_o);
  n2774_o <= gen2_n5_cnot2_j_n2771 (1);
  n2775_o <= gen2_n5_cnot2_j_n2771 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2776_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2777_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2778_o <= n2776_o & n2777_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2779 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2778_o,
    o => gen2_n4_cnot2_j_o);
  n2782_o <= gen2_n4_cnot2_j_n2779 (1);
  n2783_o <= gen2_n4_cnot2_j_n2779 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2784_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2785_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2786_o <= n2784_o & n2785_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2787 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2786_o,
    o => gen2_n3_cnot2_j_o);
  n2790_o <= gen2_n3_cnot2_j_n2787 (1);
  n2791_o <= gen2_n3_cnot2_j_n2787 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2792_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2793_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2794_o <= n2792_o & n2793_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2795 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2794_o,
    o => gen2_n2_cnot2_j_o);
  n2798_o <= gen2_n2_cnot2_j_n2795 (1);
  n2799_o <= gen2_n2_cnot2_j_n2795 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2800_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2801_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2802_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2803_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2804_o <= n2802_o & n2803_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2805_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2806_o <= n2804_o & n2805_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2807 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2806_o,
    o => gen3_n1_ccnot3_j_o);
  n2810_o <= gen3_n1_ccnot3_j_n2807 (2);
  n2811_o <= gen3_n1_ccnot3_j_n2807 (1);
  n2812_o <= gen3_n1_ccnot3_j_n2807 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2813_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2814_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2815_o <= n2813_o & n2814_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2816_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2817_o <= n2815_o & n2816_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2818 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2817_o,
    o => gen3_n2_ccnot3_j_o);
  n2821_o <= gen3_n2_ccnot3_j_n2818 (2);
  n2822_o <= gen3_n2_ccnot3_j_n2818 (1);
  n2823_o <= gen3_n2_ccnot3_j_n2818 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2824_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2825_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2826_o <= n2824_o & n2825_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2827_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2828_o <= n2826_o & n2827_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2829 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2828_o,
    o => gen3_n3_ccnot3_j_o);
  n2832_o <= gen3_n3_ccnot3_j_n2829 (2);
  n2833_o <= gen3_n3_ccnot3_j_n2829 (1);
  n2834_o <= gen3_n3_ccnot3_j_n2829 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2835_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2836_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2837_o <= n2835_o & n2836_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2838_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2839_o <= n2837_o & n2838_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2840 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2839_o,
    o => gen3_n4_ccnot3_j_o);
  n2843_o <= gen3_n4_ccnot3_j_n2840 (2);
  n2844_o <= gen3_n4_ccnot3_j_n2840 (1);
  n2845_o <= gen3_n4_ccnot3_j_n2840 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2846_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2847_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2848_o <= n2846_o & n2847_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2849_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2850_o <= n2848_o & n2849_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2851 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2850_o,
    o => gen3_n5_ccnot3_j_o);
  n2854_o <= gen3_n5_ccnot3_j_n2851 (2);
  n2855_o <= gen3_n5_ccnot3_j_n2851 (1);
  n2856_o <= gen3_n5_ccnot3_j_n2851 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2857_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2858_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2859_o <= n2857_o & n2858_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2860_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2861_o <= n2859_o & n2860_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2862 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2861_o,
    o => gen3_n6_ccnot3_j_o);
  n2865_o <= gen3_n6_ccnot3_j_n2862 (2);
  n2866_o <= gen3_n6_ccnot3_j_n2862 (1);
  n2867_o <= gen3_n6_ccnot3_j_n2862 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2868_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2869_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2870_o <= n2868_o & n2869_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2871_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2872_o <= n2870_o & n2871_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2873 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2872_o,
    o => gen3_n7_ccnot3_j_o);
  n2876_o <= gen3_n7_ccnot3_j_n2873 (2);
  n2877_o <= gen3_n7_ccnot3_j_n2873 (1);
  n2878_o <= gen3_n7_ccnot3_j_n2873 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2879_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2880_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2881_o <= n2879_o & n2880_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2882_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2883_o <= n2881_o & n2882_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2884 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2883_o,
    o => gen3_n8_ccnot3_j_o);
  n2887_o <= gen3_n8_ccnot3_j_n2884 (2);
  n2888_o <= gen3_n8_ccnot3_j_n2884 (1);
  n2889_o <= gen3_n8_ccnot3_j_n2884 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2890_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2891_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2892_o <= n2890_o & n2891_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2893_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2894_o <= n2892_o & n2893_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2895 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2894_o,
    o => gen3_n9_ccnot3_j_o);
  n2898_o <= gen3_n9_ccnot3_j_n2895 (2);
  n2899_o <= gen3_n9_ccnot3_j_n2895 (1);
  n2900_o <= gen3_n9_ccnot3_j_n2895 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2901_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2902_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2903_o <= n2901_o & n2902_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2904_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2905_o <= n2903_o & n2904_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2906 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2905_o,
    o => gen3_n10_ccnot3_j_o);
  n2909_o <= gen3_n10_ccnot3_j_n2906 (2);
  n2910_o <= gen3_n10_ccnot3_j_n2906 (1);
  n2911_o <= gen3_n10_ccnot3_j_n2906 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2912_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2913_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2914_o <= n2912_o & n2913_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2915_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2916_o <= n2914_o & n2915_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2917 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2916_o,
    o => gen3_n11_ccnot3_j_o);
  n2920_o <= gen3_n11_ccnot3_j_n2917 (2);
  n2921_o <= gen3_n11_ccnot3_j_n2917 (1);
  n2922_o <= gen3_n11_ccnot3_j_n2917 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2923_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2924_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2925_o <= n2923_o & n2924_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2926_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2927_o <= n2925_o & n2926_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2928 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2927_o,
    o => gen3_n12_ccnot3_j_o);
  n2931_o <= gen3_n12_ccnot3_j_n2928 (2);
  n2932_o <= gen3_n12_ccnot3_j_n2928 (1);
  n2933_o <= gen3_n12_ccnot3_j_n2928 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2934_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2935_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2936_o <= n2934_o & n2935_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2937_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2938_o <= n2936_o & n2937_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2939 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2938_o,
    o => gen3_n13_ccnot3_j_o);
  n2942_o <= gen3_n13_ccnot3_j_n2939 (2);
  n2943_o <= gen3_n13_ccnot3_j_n2939 (1);
  n2944_o <= gen3_n13_ccnot3_j_n2939 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2945_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2946_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2947_o <= n2945_o & n2946_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2948_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2949_o <= n2947_o & n2948_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2950 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2949_o,
    o => gen3_n14_ccnot3_j_o);
  n2953_o <= gen3_n14_ccnot3_j_n2950 (2);
  n2954_o <= gen3_n14_ccnot3_j_n2950 (1);
  n2955_o <= gen3_n14_ccnot3_j_n2950 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2956_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2957_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2958_o <= n2956_o & n2957_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2959_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2960_o <= n2958_o & n2959_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2961 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2960_o,
    o => gen3_n15_ccnot3_j_o);
  n2964_o <= gen3_n15_ccnot3_j_n2961 (2);
  n2965_o <= gen3_n15_ccnot3_j_n2961 (1);
  n2966_o <= gen3_n15_ccnot3_j_n2961 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2967_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2968_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2969_o <= n2967_o & n2968_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2970_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2971_o <= n2969_o & n2970_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2972 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2971_o,
    o => gen3_n16_ccnot3_j_o);
  n2975_o <= gen3_n16_ccnot3_j_n2972 (2);
  n2976_o <= gen3_n16_ccnot3_j_n2972 (1);
  n2977_o <= gen3_n16_ccnot3_j_n2972 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2978_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2979_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2980_o <= n2978_o & n2979_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2981_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2982_o <= n2980_o & n2981_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n2983 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n2982_o,
    o => gen3_n17_ccnot3_j_o);
  n2986_o <= gen3_n17_ccnot3_j_n2983 (2);
  n2987_o <= gen3_n17_ccnot3_j_n2983 (1);
  n2988_o <= gen3_n17_ccnot3_j_n2983 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2989_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2990_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2991_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2992_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2993_o <= n2991_o & n2992_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2994 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2993_o,
    o => cnot_4_o);
  n2997_o <= cnot_4_n2994 (1);
  n2998_o <= cnot_4_n2994 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2999_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3000_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3001_o <= n2999_o & n3000_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3002_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3003_o <= n3001_o & n3002_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n3004 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n3003_o,
    o => gen4_n16_peres4_j_o);
  n3007_o <= gen4_n16_peres4_j_n3004 (2);
  n3008_o <= gen4_n16_peres4_j_n3004 (1);
  n3009_o <= gen4_n16_peres4_j_n3004 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3010_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3011_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3012_o <= n3010_o & n3011_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3013_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3014_o <= n3012_o & n3013_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3015 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3014_o,
    o => gen4_n15_peres4_j_o);
  n3018_o <= gen4_n15_peres4_j_n3015 (2);
  n3019_o <= gen4_n15_peres4_j_n3015 (1);
  n3020_o <= gen4_n15_peres4_j_n3015 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3021_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3022_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3023_o <= n3021_o & n3022_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3024_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3025_o <= n3023_o & n3024_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3026 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3025_o,
    o => gen4_n14_peres4_j_o);
  n3029_o <= gen4_n14_peres4_j_n3026 (2);
  n3030_o <= gen4_n14_peres4_j_n3026 (1);
  n3031_o <= gen4_n14_peres4_j_n3026 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3032_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3033_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3034_o <= n3032_o & n3033_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3035_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3036_o <= n3034_o & n3035_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3037 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3036_o,
    o => gen4_n13_peres4_j_o);
  n3040_o <= gen4_n13_peres4_j_n3037 (2);
  n3041_o <= gen4_n13_peres4_j_n3037 (1);
  n3042_o <= gen4_n13_peres4_j_n3037 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3043_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3044_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3045_o <= n3043_o & n3044_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3046_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3047_o <= n3045_o & n3046_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3048 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3047_o,
    o => gen4_n12_peres4_j_o);
  n3051_o <= gen4_n12_peres4_j_n3048 (2);
  n3052_o <= gen4_n12_peres4_j_n3048 (1);
  n3053_o <= gen4_n12_peres4_j_n3048 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3054_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3055_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3056_o <= n3054_o & n3055_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3057_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3058_o <= n3056_o & n3057_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3059 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3058_o,
    o => gen4_n11_peres4_j_o);
  n3062_o <= gen4_n11_peres4_j_n3059 (2);
  n3063_o <= gen4_n11_peres4_j_n3059 (1);
  n3064_o <= gen4_n11_peres4_j_n3059 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3065_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3066_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3067_o <= n3065_o & n3066_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3068_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3069_o <= n3067_o & n3068_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3070 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3069_o,
    o => gen4_n10_peres4_j_o);
  n3073_o <= gen4_n10_peres4_j_n3070 (2);
  n3074_o <= gen4_n10_peres4_j_n3070 (1);
  n3075_o <= gen4_n10_peres4_j_n3070 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3076_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3077_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3078_o <= n3076_o & n3077_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3079_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3080_o <= n3078_o & n3079_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3081 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3080_o,
    o => gen4_n9_peres4_j_o);
  n3084_o <= gen4_n9_peres4_j_n3081 (2);
  n3085_o <= gen4_n9_peres4_j_n3081 (1);
  n3086_o <= gen4_n9_peres4_j_n3081 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3087_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3088_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3089_o <= n3087_o & n3088_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3090_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3091_o <= n3089_o & n3090_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3092 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3091_o,
    o => gen4_n8_peres4_j_o);
  n3095_o <= gen4_n8_peres4_j_n3092 (2);
  n3096_o <= gen4_n8_peres4_j_n3092 (1);
  n3097_o <= gen4_n8_peres4_j_n3092 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3098_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3099_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3100_o <= n3098_o & n3099_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3101_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3102_o <= n3100_o & n3101_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3103 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3102_o,
    o => gen4_n7_peres4_j_o);
  n3106_o <= gen4_n7_peres4_j_n3103 (2);
  n3107_o <= gen4_n7_peres4_j_n3103 (1);
  n3108_o <= gen4_n7_peres4_j_n3103 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3109_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3110_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3111_o <= n3109_o & n3110_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3112_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3113_o <= n3111_o & n3112_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3114 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3113_o,
    o => gen4_n6_peres4_j_o);
  n3117_o <= gen4_n6_peres4_j_n3114 (2);
  n3118_o <= gen4_n6_peres4_j_n3114 (1);
  n3119_o <= gen4_n6_peres4_j_n3114 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3120_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3121_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3122_o <= n3120_o & n3121_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3123_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3124_o <= n3122_o & n3123_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3125 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3124_o,
    o => gen4_n5_peres4_j_o);
  n3128_o <= gen4_n5_peres4_j_n3125 (2);
  n3129_o <= gen4_n5_peres4_j_n3125 (1);
  n3130_o <= gen4_n5_peres4_j_n3125 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3131_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3132_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3133_o <= n3131_o & n3132_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3134_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3135_o <= n3133_o & n3134_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3136 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3135_o,
    o => gen4_n4_peres4_j_o);
  n3139_o <= gen4_n4_peres4_j_n3136 (2);
  n3140_o <= gen4_n4_peres4_j_n3136 (1);
  n3141_o <= gen4_n4_peres4_j_n3136 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3142_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3143_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3144_o <= n3142_o & n3143_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3145_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3146_o <= n3144_o & n3145_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3147 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3146_o,
    o => gen4_n3_peres4_j_o);
  n3150_o <= gen4_n3_peres4_j_n3147 (2);
  n3151_o <= gen4_n3_peres4_j_n3147 (1);
  n3152_o <= gen4_n3_peres4_j_n3147 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3153_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3154_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3155_o <= n3153_o & n3154_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3156_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3157_o <= n3155_o & n3156_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3158 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3157_o,
    o => gen4_n2_peres4_j_o);
  n3161_o <= gen4_n2_peres4_j_n3158 (2);
  n3162_o <= gen4_n2_peres4_j_n3158 (1);
  n3163_o <= gen4_n2_peres4_j_n3158 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3164_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3165_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3166_o <= n3164_o & n3165_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3167_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3168_o <= n3166_o & n3167_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3169 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3168_o,
    o => gen4_n1_peres4_j_o);
  n3172_o <= gen4_n1_peres4_j_n3169 (2);
  n3173_o <= gen4_n1_peres4_j_n3169 (1);
  n3174_o <= gen4_n1_peres4_j_n3169 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3175_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3176_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3177_o <= n3175_o & n3176_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3178_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3179_o <= n3177_o & n3178_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3180 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3179_o,
    o => gen4_n0_peres4_j_o);
  n3183_o <= gen4_n0_peres4_j_n3180 (2);
  n3184_o <= gen4_n0_peres4_j_n3180 (1);
  n3185_o <= gen4_n0_peres4_j_n3180 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3186_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3187_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3188_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3189_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3190_o <= n3188_o & n3189_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3191 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3190_o,
    o => gen5_n1_cnot5_j_o);
  n3194_o <= gen5_n1_cnot5_j_n3191 (1);
  n3195_o <= gen5_n1_cnot5_j_n3191 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3196_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3197_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3198_o <= n3196_o & n3197_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3199 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3198_o,
    o => gen5_n2_cnot5_j_o);
  n3202_o <= gen5_n2_cnot5_j_n3199 (1);
  n3203_o <= gen5_n2_cnot5_j_n3199 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3204_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3205_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3206_o <= n3204_o & n3205_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3207 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3206_o,
    o => gen5_n3_cnot5_j_o);
  n3210_o <= gen5_n3_cnot5_j_n3207 (1);
  n3211_o <= gen5_n3_cnot5_j_n3207 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3212_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3213_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3214_o <= n3212_o & n3213_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3215 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3214_o,
    o => gen5_n4_cnot5_j_o);
  n3218_o <= gen5_n4_cnot5_j_n3215 (1);
  n3219_o <= gen5_n4_cnot5_j_n3215 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3220_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3221_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3222_o <= n3220_o & n3221_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3223 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3222_o,
    o => gen5_n5_cnot5_j_o);
  n3226_o <= gen5_n5_cnot5_j_n3223 (1);
  n3227_o <= gen5_n5_cnot5_j_n3223 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3228_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3229_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3230_o <= n3228_o & n3229_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3231 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3230_o,
    o => gen5_n6_cnot5_j_o);
  n3234_o <= gen5_n6_cnot5_j_n3231 (1);
  n3235_o <= gen5_n6_cnot5_j_n3231 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3236_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3237_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3238_o <= n3236_o & n3237_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3239 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3238_o,
    o => gen5_n7_cnot5_j_o);
  n3242_o <= gen5_n7_cnot5_j_n3239 (1);
  n3243_o <= gen5_n7_cnot5_j_n3239 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3244_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3245_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3246_o <= n3244_o & n3245_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3247 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3246_o,
    o => gen5_n8_cnot5_j_o);
  n3250_o <= gen5_n8_cnot5_j_n3247 (1);
  n3251_o <= gen5_n8_cnot5_j_n3247 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3252_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3253_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3254_o <= n3252_o & n3253_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3255 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3254_o,
    o => gen5_n9_cnot5_j_o);
  n3258_o <= gen5_n9_cnot5_j_n3255 (1);
  n3259_o <= gen5_n9_cnot5_j_n3255 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3260_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3261_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3262_o <= n3260_o & n3261_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3263 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3262_o,
    o => gen5_n10_cnot5_j_o);
  n3266_o <= gen5_n10_cnot5_j_n3263 (1);
  n3267_o <= gen5_n10_cnot5_j_n3263 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3268_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3269_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3270_o <= n3268_o & n3269_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3271 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3270_o,
    o => gen5_n11_cnot5_j_o);
  n3274_o <= gen5_n11_cnot5_j_n3271 (1);
  n3275_o <= gen5_n11_cnot5_j_n3271 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3276_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3277_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3278_o <= n3276_o & n3277_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3279 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3278_o,
    o => gen5_n12_cnot5_j_o);
  n3282_o <= gen5_n12_cnot5_j_n3279 (1);
  n3283_o <= gen5_n12_cnot5_j_n3279 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3284_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3285_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3286_o <= n3284_o & n3285_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3287 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3286_o,
    o => gen5_n13_cnot5_j_o);
  n3290_o <= gen5_n13_cnot5_j_n3287 (1);
  n3291_o <= gen5_n13_cnot5_j_n3287 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3292_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3293_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3294_o <= n3292_o & n3293_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3295 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3294_o,
    o => gen5_n14_cnot5_j_o);
  n3298_o <= gen5_n14_cnot5_j_n3295 (1);
  n3299_o <= gen5_n14_cnot5_j_n3295 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3300_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3301_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3302_o <= n3300_o & n3301_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3303 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3302_o,
    o => gen5_n15_cnot5_j_o);
  n3306_o <= gen5_n15_cnot5_j_n3303 (1);
  n3307_o <= gen5_n15_cnot5_j_n3303 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3308_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3309_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3310_o <= n3308_o & n3309_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n3311 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n3310_o,
    o => gen5_n16_cnot5_j_o);
  n3314_o <= gen5_n16_cnot5_j_n3311 (1);
  n3315_o <= gen5_n16_cnot5_j_n3311 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3316_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3317_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3318_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3319_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3320_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3321_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3322_o <= n3320_o & n3321_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3323 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3322_o,
    o => gen6_n1_cnot1_j_o);
  n3326_o <= gen6_n1_cnot1_j_n3323 (1);
  n3327_o <= gen6_n1_cnot1_j_n3323 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3328_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3329_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3330_o <= n3328_o & n3329_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3331 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3330_o,
    o => gen6_n2_cnot1_j_o);
  n3334_o <= gen6_n2_cnot1_j_n3331 (1);
  n3335_o <= gen6_n2_cnot1_j_n3331 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3336_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3337_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3338_o <= n3336_o & n3337_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3339 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3338_o,
    o => gen6_n3_cnot1_j_o);
  n3342_o <= gen6_n3_cnot1_j_n3339 (1);
  n3343_o <= gen6_n3_cnot1_j_n3339 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3344_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3345_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3346_o <= n3344_o & n3345_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3347 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3346_o,
    o => gen6_n4_cnot1_j_o);
  n3350_o <= gen6_n4_cnot1_j_n3347 (1);
  n3351_o <= gen6_n4_cnot1_j_n3347 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3352_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3353_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3354_o <= n3352_o & n3353_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3355 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3354_o,
    o => gen6_n5_cnot1_j_o);
  n3358_o <= gen6_n5_cnot1_j_n3355 (1);
  n3359_o <= gen6_n5_cnot1_j_n3355 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3360_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3361_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3362_o <= n3360_o & n3361_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3363 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3362_o,
    o => gen6_n6_cnot1_j_o);
  n3366_o <= gen6_n6_cnot1_j_n3363 (1);
  n3367_o <= gen6_n6_cnot1_j_n3363 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3368_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3369_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3370_o <= n3368_o & n3369_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3371 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3370_o,
    o => gen6_n7_cnot1_j_o);
  n3374_o <= gen6_n7_cnot1_j_n3371 (1);
  n3375_o <= gen6_n7_cnot1_j_n3371 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3376_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3377_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3378_o <= n3376_o & n3377_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3379 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3378_o,
    o => gen6_n8_cnot1_j_o);
  n3382_o <= gen6_n8_cnot1_j_n3379 (1);
  n3383_o <= gen6_n8_cnot1_j_n3379 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3384_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3385_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3386_o <= n3384_o & n3385_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3387 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3386_o,
    o => gen6_n9_cnot1_j_o);
  n3390_o <= gen6_n9_cnot1_j_n3387 (1);
  n3391_o <= gen6_n9_cnot1_j_n3387 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3392_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3393_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3394_o <= n3392_o & n3393_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3395 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3394_o,
    o => gen6_n10_cnot1_j_o);
  n3398_o <= gen6_n10_cnot1_j_n3395 (1);
  n3399_o <= gen6_n10_cnot1_j_n3395 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3400_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3401_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3402_o <= n3400_o & n3401_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3403 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3402_o,
    o => gen6_n11_cnot1_j_o);
  n3406_o <= gen6_n11_cnot1_j_n3403 (1);
  n3407_o <= gen6_n11_cnot1_j_n3403 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3408_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3409_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3410_o <= n3408_o & n3409_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3411 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3410_o,
    o => gen6_n12_cnot1_j_o);
  n3414_o <= gen6_n12_cnot1_j_n3411 (1);
  n3415_o <= gen6_n12_cnot1_j_n3411 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3416_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3417_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3418_o <= n3416_o & n3417_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3419 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3418_o,
    o => gen6_n13_cnot1_j_o);
  n3422_o <= gen6_n13_cnot1_j_n3419 (1);
  n3423_o <= gen6_n13_cnot1_j_n3419 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3424_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3425_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3426_o <= n3424_o & n3425_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3427 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3426_o,
    o => gen6_n14_cnot1_j_o);
  n3430_o <= gen6_n14_cnot1_j_n3427 (1);
  n3431_o <= gen6_n14_cnot1_j_n3427 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3432_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3433_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3434_o <= n3432_o & n3433_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3435 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3434_o,
    o => gen6_n15_cnot1_j_o);
  n3438_o <= gen6_n15_cnot1_j_n3435 (1);
  n3439_o <= gen6_n15_cnot1_j_n3435 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3440_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3441_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3442_o <= n3440_o & n3441_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3443 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3442_o,
    o => gen6_n16_cnot1_j_o);
  n3446_o <= gen6_n16_cnot1_j_n3443 (1);
  n3447_o <= gen6_n16_cnot1_j_n3443 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3448_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3449_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3450_o <= n3448_o & n3449_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n3451 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n3450_o,
    o => gen6_n17_cnot1_j_o);
  n3454_o <= gen6_n17_cnot1_j_n3451 (1);
  n3455_o <= gen6_n17_cnot1_j_n3451 (0);
  n3456_o <= n2666_o & n2658_o & n2650_o & n2642_o & n2634_o & n2626_o & n2618_o & n2610_o & n2602_o & n2594_o & n2586_o & n2578_o & n2570_o & n2562_o & n2554_o & n2546_o & n2538_o & n2668_o;
  n3457_o <= n2667_o & n2659_o & n2651_o & n2643_o & n2635_o & n2627_o & n2619_o & n2611_o & n2603_o & n2595_o & n2587_o & n2579_o & n2571_o & n2563_o & n2555_o & n2547_o & n2539_o & n2669_o;
  n3458_o <= n2671_o & n2678_o & n2686_o & n2694_o & n2702_o & n2710_o & n2718_o & n2726_o & n2734_o & n2742_o & n2750_o & n2758_o & n2766_o & n2774_o & n2782_o & n2790_o & n2798_o & n2670_o;
  n3459_o <= n2679_o & n2687_o & n2695_o & n2703_o & n2711_o & n2719_o & n2727_o & n2735_o & n2743_o & n2751_o & n2759_o & n2767_o & n2775_o & n2783_o & n2791_o & n2799_o & n2800_o;
  n3460_o <= n2988_o & n2977_o & n2966_o & n2955_o & n2944_o & n2933_o & n2922_o & n2911_o & n2900_o & n2889_o & n2878_o & n2867_o & n2856_o & n2845_o & n2834_o & n2823_o & n2812_o & n2801_o;
  n3461_o <= n2989_o & n2987_o & n2976_o & n2965_o & n2954_o & n2943_o & n2932_o & n2921_o & n2910_o & n2899_o & n2888_o & n2877_o & n2866_o & n2855_o & n2844_o & n2833_o & n2822_o & n2811_o;
  n3462_o <= n2990_o & n2986_o & n2975_o & n2964_o & n2953_o & n2942_o & n2931_o & n2920_o & n2909_o & n2898_o & n2887_o & n2876_o & n2865_o & n2854_o & n2843_o & n2832_o & n2821_o & n2810_o;
  n3463_o <= n2997_o & n3007_o & n3018_o & n3029_o & n3040_o & n3051_o & n3062_o & n3073_o & n3084_o & n3095_o & n3106_o & n3117_o & n3128_o & n3139_o & n3150_o & n3161_o & n3172_o & n3183_o;
  n3464_o <= n3009_o & n3020_o & n3031_o & n3042_o & n3053_o & n3064_o & n3075_o & n3086_o & n3097_o & n3108_o & n3119_o & n3130_o & n3141_o & n3152_o & n3163_o & n3174_o & n3185_o & n3186_o;
  n3465_o <= n2998_o & n3008_o & n3019_o & n3030_o & n3041_o & n3052_o & n3063_o & n3074_o & n3085_o & n3096_o & n3107_o & n3118_o & n3129_o & n3140_o & n3151_o & n3162_o & n3173_o & n3184_o;
  n3466_o <= n3315_o & n3307_o & n3299_o & n3291_o & n3283_o & n3275_o & n3267_o & n3259_o & n3251_o & n3243_o & n3235_o & n3227_o & n3219_o & n3211_o & n3203_o & n3195_o & n3187_o;
  n3467_o <= n3317_o & n3314_o & n3306_o & n3298_o & n3290_o & n3282_o & n3274_o & n3266_o & n3258_o & n3250_o & n3242_o & n3234_o & n3226_o & n3218_o & n3210_o & n3202_o & n3194_o & n3316_o;
  n3468_o <= n3454_o & n3446_o & n3438_o & n3430_o & n3422_o & n3414_o & n3406_o & n3398_o & n3390_o & n3382_o & n3374_o & n3366_o & n3358_o & n3350_o & n3342_o & n3334_o & n3326_o & n3318_o;
  n3469_o <= n3455_o & n3447_o & n3439_o & n3431_o & n3423_o & n3415_o & n3407_o & n3399_o & n3391_o & n3383_o & n3375_o & n3367_o & n3359_o & n3351_o & n3343_o & n3335_o & n3327_o & n3319_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2523_o : std_logic_vector (1 downto 0);
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic;
  signal n2529_o : std_logic_vector (2 downto 0);
begin
  o <= n2529_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2523_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2524_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2525_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2526_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2527_o <= n2525_o and n2526_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2528_o <= n2524_o xor n2527_o;
  n2529_o <= n2523_o & n2528_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic;
  signal n2521_o : std_logic_vector (1 downto 0);
begin
  o <= n2521_o;
  -- vhdl_source/cnot.vhdl:24:17
  n2517_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n2518_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n2519_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n2520_o <= n2518_o xor n2519_o;
  n2521_o <= n2517_o & n2520_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic_vector (16 downto 0);
begin
  o <= n2515_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2493_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2494_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2495_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2496_o <= not n2495_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2497_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2498_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2499_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2500_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2501_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2502_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2503_o <= not n2502_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2504_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2505_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2506_o <= not n2505_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2507_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2508_o <= not n2507_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2509_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2510_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2511_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2512_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2513_o <= not n2512_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2514_o <= i (0);
  n2515_o <= n2493_o & n2494_o & n2496_o & n2497_o & n2498_o & n2499_o & n2500_o & n2501_o & n2503_o & n2504_o & n2506_o & n2508_o & n2509_o & n2510_o & n2511_o & n2513_o & n2514_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2476 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2484 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic_vector (1 downto 0);
  signal n2491_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2489_o;
  o <= n2490_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2491_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2473_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2474_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2475_o <= n2473_o & n2474_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2476 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2475_o,
    o => gen1_n0_cnot0_o);
  n2479_o <= gen1_n0_cnot0_n2476 (1);
  n2480_o <= gen1_n0_cnot0_n2476 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2481_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2482_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2483_o <= n2481_o & n2482_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2484 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2483_o,
    o => gen1_n1_cnot0_o);
  n2487_o <= gen1_n1_cnot0_n2484 (1);
  n2488_o <= gen1_n1_cnot0_n2484 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2489_o <= ctrl_prop (2);
  n2490_o <= n2488_o & n2480_o;
  n2491_o <= n2487_o & n2479_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic_vector (16 downto 0);
begin
  o <= n2470_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2444_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2445_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2446_o <= not n2445_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2447_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2448_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2449_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2450_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2451_o <= not n2450_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2452_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2453_o <= not n2452_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2454_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2455_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2456_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2457_o <= not n2456_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2458_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2459_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2460_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2461_o <= not n2460_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2462_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2463_o <= not n2462_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2464_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2465_o <= not n2464_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2466_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2467_o <= not n2466_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2468_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2469_o <= not n2468_o;
  n2470_o <= n2444_o & n2446_o & n2447_o & n2448_o & n2449_o & n2451_o & n2453_o & n2454_o & n2455_o & n2457_o & n2458_o & n2459_o & n2461_o & n2463_o & n2465_o & n2467_o & n2469_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2315 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2323 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2331 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2339 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2347 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2355 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2363 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2371 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2379 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2387 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2395 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2403 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2411 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2419 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2427 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2435 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic_vector (15 downto 0);
  signal n2442_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n2440_o;
  o <= n2441_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2442_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2312_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2313_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2314_o <= n2312_o & n2313_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2315 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2314_o,
    o => gen1_n0_cnot0_o);
  n2318_o <= gen1_n0_cnot0_n2315 (1);
  n2319_o <= gen1_n0_cnot0_n2315 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2320_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2321_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2322_o <= n2320_o & n2321_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2323 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2322_o,
    o => gen1_n1_cnot0_o);
  n2326_o <= gen1_n1_cnot0_n2323 (1);
  n2327_o <= gen1_n1_cnot0_n2323 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2328_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2329_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2330_o <= n2328_o & n2329_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2331 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2330_o,
    o => gen1_n2_cnot0_o);
  n2334_o <= gen1_n2_cnot0_n2331 (1);
  n2335_o <= gen1_n2_cnot0_n2331 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2336_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2337_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2338_o <= n2336_o & n2337_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2339 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2338_o,
    o => gen1_n3_cnot0_o);
  n2342_o <= gen1_n3_cnot0_n2339 (1);
  n2343_o <= gen1_n3_cnot0_n2339 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2344_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2345_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2346_o <= n2344_o & n2345_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2347 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2346_o,
    o => gen1_n4_cnot0_o);
  n2350_o <= gen1_n4_cnot0_n2347 (1);
  n2351_o <= gen1_n4_cnot0_n2347 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2352_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2353_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2354_o <= n2352_o & n2353_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2355 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2354_o,
    o => gen1_n5_cnot0_o);
  n2358_o <= gen1_n5_cnot0_n2355 (1);
  n2359_o <= gen1_n5_cnot0_n2355 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2360_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2361_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2362_o <= n2360_o & n2361_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2363 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2362_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n2366_o <= gen1_n6_cnot0_n2363 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n2367_o <= gen1_n6_cnot0_n2363 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2368_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2369_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2370_o <= n2368_o & n2369_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2371 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2370_o,
    o => gen1_n7_cnot0_o);
  n2374_o <= gen1_n7_cnot0_n2371 (1);
  n2375_o <= gen1_n7_cnot0_n2371 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2376_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2377_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2378_o <= n2376_o & n2377_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2379 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2378_o,
    o => gen1_n8_cnot0_o);
  n2382_o <= gen1_n8_cnot0_n2379 (1);
  n2383_o <= gen1_n8_cnot0_n2379 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2384_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2385_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2386_o <= n2384_o & n2385_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2387 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2386_o,
    o => gen1_n9_cnot0_o);
  n2390_o <= gen1_n9_cnot0_n2387 (1);
  n2391_o <= gen1_n9_cnot0_n2387 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2392_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2393_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2394_o <= n2392_o & n2393_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2395 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2394_o,
    o => gen1_n10_cnot0_o);
  n2398_o <= gen1_n10_cnot0_n2395 (1);
  n2399_o <= gen1_n10_cnot0_n2395 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2400_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2401_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2402_o <= n2400_o & n2401_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2403 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2402_o,
    o => gen1_n11_cnot0_o);
  n2406_o <= gen1_n11_cnot0_n2403 (1);
  n2407_o <= gen1_n11_cnot0_n2403 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2408_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2409_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2410_o <= n2408_o & n2409_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2411 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2410_o,
    o => gen1_n12_cnot0_o);
  n2414_o <= gen1_n12_cnot0_n2411 (1);
  n2415_o <= gen1_n12_cnot0_n2411 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2416_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2417_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2418_o <= n2416_o & n2417_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2419 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2418_o,
    o => gen1_n13_cnot0_o);
  n2422_o <= gen1_n13_cnot0_n2419 (1);
  n2423_o <= gen1_n13_cnot0_n2419 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2424_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2425_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2426_o <= n2424_o & n2425_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2427 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2426_o,
    o => gen1_n14_cnot0_o);
  n2430_o <= gen1_n14_cnot0_n2427 (1);
  n2431_o <= gen1_n14_cnot0_n2427 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2432_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2433_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2434_o <= n2432_o & n2433_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2435 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2434_o,
    o => gen1_n15_cnot0_o);
  n2438_o <= gen1_n15_cnot0_n2435 (1);
  n2439_o <= gen1_n15_cnot0_n2435 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2440_o <= ctrl_prop (16);
  n2441_o <= n2439_o & n2431_o & n2423_o & n2415_o & n2407_o & n2399_o & n2391_o & n2383_o & n2375_o & n2367_o & n2359_o & n2351_o & n2343_o & n2335_o & n2327_o & n2319_o;
  n2442_o <= n2438_o & n2430_o & n2422_o & n2414_o & n2406_o & n2398_o & n2390_o & n2382_o & n2374_o & n2366_o & n2358_o & n2350_o & n2342_o & n2334_o & n2326_o & n2318_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2174 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2182 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2190 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic;
  signal n2197_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2198 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2206 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic;
  signal n2213_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2214 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic;
  signal n2221_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2222 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2230 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2238 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2246 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic;
  signal n2253_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2254 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic;
  signal n2261_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2262 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic;
  signal n2269_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2270 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic;
  signal n2277_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2278 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic;
  signal n2285_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2286 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2294 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic;
  signal n2301_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2302 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic_vector (16 downto 0);
  signal n2309_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n2307_o;
  o <= n2308_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2309_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2171_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2172_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2173_o <= n2171_o & n2172_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2174 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2173_o,
    o => gen1_n0_cnot0_o);
  n2177_o <= gen1_n0_cnot0_n2174 (1);
  n2178_o <= gen1_n0_cnot0_n2174 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2179_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2180_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2181_o <= n2179_o & n2180_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2182 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2181_o,
    o => gen1_n1_cnot0_o);
  n2185_o <= gen1_n1_cnot0_n2182 (1);
  n2186_o <= gen1_n1_cnot0_n2182 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2187_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2188_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2189_o <= n2187_o & n2188_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2190 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2189_o,
    o => gen1_n2_cnot0_o);
  n2193_o <= gen1_n2_cnot0_n2190 (1);
  n2194_o <= gen1_n2_cnot0_n2190 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2195_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2196_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2197_o <= n2195_o & n2196_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2198 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2197_o,
    o => gen1_n3_cnot0_o);
  n2201_o <= gen1_n3_cnot0_n2198 (1);
  n2202_o <= gen1_n3_cnot0_n2198 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2203_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2204_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2205_o <= n2203_o & n2204_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2206 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2205_o,
    o => gen1_n4_cnot0_o);
  n2209_o <= gen1_n4_cnot0_n2206 (1);
  n2210_o <= gen1_n4_cnot0_n2206 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2211_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2212_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2213_o <= n2211_o & n2212_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2214 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2213_o,
    o => gen1_n5_cnot0_o);
  n2217_o <= gen1_n5_cnot0_n2214 (1);
  n2218_o <= gen1_n5_cnot0_n2214 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2219_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2220_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2221_o <= n2219_o & n2220_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2222 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2221_o,
    o => gen1_n6_cnot0_o);
  n2225_o <= gen1_n6_cnot0_n2222 (1);
  n2226_o <= gen1_n6_cnot0_n2222 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2227_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2228_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2229_o <= n2227_o & n2228_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2230 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2229_o,
    o => gen1_n7_cnot0_o);
  n2233_o <= gen1_n7_cnot0_n2230 (1);
  n2234_o <= gen1_n7_cnot0_n2230 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2235_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2236_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2237_o <= n2235_o & n2236_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2238 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2237_o,
    o => gen1_n8_cnot0_o);
  n2241_o <= gen1_n8_cnot0_n2238 (1);
  n2242_o <= gen1_n8_cnot0_n2238 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2243_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2244_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2245_o <= n2243_o & n2244_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2246 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2245_o,
    o => gen1_n9_cnot0_o);
  n2249_o <= gen1_n9_cnot0_n2246 (1);
  n2250_o <= gen1_n9_cnot0_n2246 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2251_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2252_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2253_o <= n2251_o & n2252_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2254 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2253_o,
    o => gen1_n10_cnot0_o);
  n2257_o <= gen1_n10_cnot0_n2254 (1);
  n2258_o <= gen1_n10_cnot0_n2254 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2259_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2260_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2261_o <= n2259_o & n2260_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2262 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2261_o,
    o => gen1_n11_cnot0_o);
  n2265_o <= gen1_n11_cnot0_n2262 (1);
  n2266_o <= gen1_n11_cnot0_n2262 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2267_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2268_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2269_o <= n2267_o & n2268_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2270 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2269_o,
    o => gen1_n12_cnot0_o);
  n2273_o <= gen1_n12_cnot0_n2270 (1);
  n2274_o <= gen1_n12_cnot0_n2270 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2275_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2276_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2277_o <= n2275_o & n2276_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2278 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2277_o,
    o => gen1_n13_cnot0_o);
  n2281_o <= gen1_n13_cnot0_n2278 (1);
  n2282_o <= gen1_n13_cnot0_n2278 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2283_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2284_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2285_o <= n2283_o & n2284_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2286 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2285_o,
    o => gen1_n14_cnot0_o);
  n2289_o <= gen1_n14_cnot0_n2286 (1);
  n2290_o <= gen1_n14_cnot0_n2286 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2291_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2292_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2293_o <= n2291_o & n2292_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2294 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2293_o,
    o => gen1_n15_cnot0_o);
  n2297_o <= gen1_n15_cnot0_n2294 (1);
  n2298_o <= gen1_n15_cnot0_n2294 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2299_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2300_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2301_o <= n2299_o & n2300_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2302 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2301_o,
    o => gen1_n16_cnot0_o);
  n2305_o <= gen1_n16_cnot0_n2302 (1);
  n2306_o <= gen1_n16_cnot0_n2302 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2307_o <= ctrl_prop (17);
  n2308_o <= n2306_o & n2298_o & n2290_o & n2282_o & n2274_o & n2266_o & n2258_o & n2250_o & n2242_o & n2234_o & n2226_o & n2218_o & n2210_o & n2202_o & n2194_o & n2186_o & n2178_o;
  n2309_o <= n2305_o & n2297_o & n2289_o & n2281_o & n2273_o & n2265_o & n2257_o & n2249_o & n2241_o & n2233_o & n2225_o & n2217_o & n2209_o & n2201_o & n2193_o & n2185_o & n2177_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1288 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1296 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1304 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1312 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1315_o : std_logic;
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1320 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal n1327_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1328 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1336 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1344 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1347_o : std_logic;
  signal n1348_o : std_logic;
  signal n1349_o : std_logic;
  signal n1350_o : std_logic;
  signal n1351_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1352 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1360 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1368 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic;
  signal n1374_o : std_logic;
  signal n1375_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1376 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1384 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1392 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n1400 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n1408 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic;
  signal n1419_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n1420 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n1428 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1436 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1444 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1452 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1460 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1468 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1476 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1484 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1492 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic;
  signal n1499_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1500 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic;
  signal n1507_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1508 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic;
  signal n1515_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1516 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1524 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic;
  signal n1531_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1532 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic_vector (1 downto 0);
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic_vector (1 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1544 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic_vector (1 downto 0);
  signal n1553_o : std_logic;
  signal n1554_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1555 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic;
  signal n1561_o : std_logic;
  signal n1562_o : std_logic;
  signal n1563_o : std_logic_vector (1 downto 0);
  signal n1564_o : std_logic;
  signal n1565_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1566 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic_vector (1 downto 0);
  signal n1575_o : std_logic;
  signal n1576_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1577 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic;
  signal n1584_o : std_logic;
  signal n1585_o : std_logic_vector (1 downto 0);
  signal n1586_o : std_logic;
  signal n1587_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1588 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic_vector (1 downto 0);
  signal n1597_o : std_logic;
  signal n1598_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1599 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic_vector (1 downto 0);
  signal n1608_o : std_logic;
  signal n1609_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1610 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic;
  signal n1617_o : std_logic;
  signal n1618_o : std_logic_vector (1 downto 0);
  signal n1619_o : std_logic;
  signal n1620_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1621 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic_vector (1 downto 0);
  signal n1630_o : std_logic;
  signal n1631_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1632 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1635_o : std_logic;
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic_vector (1 downto 0);
  signal n1641_o : std_logic;
  signal n1642_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n1643 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic_vector (1 downto 0);
  signal n1652_o : std_logic;
  signal n1653_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n1654 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic_vector (1 downto 0);
  signal n1663_o : std_logic;
  signal n1664_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n1665 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic_vector (1 downto 0);
  signal n1674_o : std_logic;
  signal n1675_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n1676 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic_vector (1 downto 0);
  signal n1685_o : std_logic;
  signal n1686_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n1687 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic_vector (1 downto 0);
  signal n1696_o : std_logic;
  signal n1697_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n1698 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic_vector (1 downto 0);
  signal n1707_o : std_logic;
  signal n1708_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n1709 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1720 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic_vector (1 downto 0);
  signal n1728_o : std_logic;
  signal n1729_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n1730 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic_vector (1 downto 0);
  signal n1739_o : std_logic;
  signal n1740_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n1741 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic_vector (1 downto 0);
  signal n1750_o : std_logic;
  signal n1751_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n1752 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic_vector (1 downto 0);
  signal n1761_o : std_logic;
  signal n1762_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n1763 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic_vector (1 downto 0);
  signal n1772_o : std_logic;
  signal n1773_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n1774 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic_vector (1 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n1785 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic_vector (1 downto 0);
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n1796 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic;
  signal n1804_o : std_logic_vector (1 downto 0);
  signal n1805_o : std_logic;
  signal n1806_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n1807 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic_vector (1 downto 0);
  signal n1816_o : std_logic;
  signal n1817_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1818 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic_vector (1 downto 0);
  signal n1827_o : std_logic;
  signal n1828_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1829 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic_vector (1 downto 0);
  signal n1838_o : std_logic;
  signal n1839_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1840 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic_vector (1 downto 0);
  signal n1849_o : std_logic;
  signal n1850_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1851 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic_vector (1 downto 0);
  signal n1860_o : std_logic;
  signal n1861_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1862 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic_vector (1 downto 0);
  signal n1871_o : std_logic;
  signal n1872_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1873 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic_vector (1 downto 0);
  signal n1882_o : std_logic;
  signal n1883_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1884 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic_vector (1 downto 0);
  signal n1893_o : std_logic;
  signal n1894_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1895 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic_vector (1 downto 0);
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1906 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1914 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1922 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1930 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1938 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1946 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1954 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n1962 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n1970 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic;
  signal n1977_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n1978 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n1986 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n1994 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2002 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2010 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2018 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2030 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2038 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2046 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2054 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2062 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2070 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2078 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2086 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2094 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2097_o : std_logic;
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2102 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2110 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2118 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2126 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2134 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2142 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2150 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic_vector (16 downto 0);
  signal n2156_o : std_logic_vector (16 downto 0);
  signal n2157_o : std_logic_vector (16 downto 0);
  signal n2158_o : std_logic_vector (16 downto 0);
  signal n2159_o : std_logic_vector (16 downto 0);
  signal n2160_o : std_logic_vector (16 downto 0);
  signal n2161_o : std_logic_vector (16 downto 0);
  signal n2162_o : std_logic_vector (16 downto 0);
  signal n2163_o : std_logic_vector (16 downto 0);
  signal n2164_o : std_logic_vector (16 downto 0);
  signal n2165_o : std_logic_vector (16 downto 0);
  signal n2166_o : std_logic_vector (16 downto 0);
  signal n2167_o : std_logic_vector (16 downto 0);
  signal n2168_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2155_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2156_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2157_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2158_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2159_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2160_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2161_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2162_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2163_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2164_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2165_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2166_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2167_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2168_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1285_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1286_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1287_o <= n1285_o & n1286_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1288 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1287_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1291_o <= gen1_n1_cnot1_j_n1288 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n1292_o <= gen1_n1_cnot1_j_n1288 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1293_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1294_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1295_o <= n1293_o & n1294_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1296 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1295_o,
    o => gen1_n2_cnot1_j_o);
  n1299_o <= gen1_n2_cnot1_j_n1296 (1);
  n1300_o <= gen1_n2_cnot1_j_n1296 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1301_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1302_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1303_o <= n1301_o & n1302_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1304 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1303_o,
    o => gen1_n3_cnot1_j_o);
  n1307_o <= gen1_n3_cnot1_j_n1304 (1);
  n1308_o <= gen1_n3_cnot1_j_n1304 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1309_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1310_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1311_o <= n1309_o & n1310_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1312 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1311_o,
    o => gen1_n4_cnot1_j_o);
  n1315_o <= gen1_n4_cnot1_j_n1312 (1);
  n1316_o <= gen1_n4_cnot1_j_n1312 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1317_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1318_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1319_o <= n1317_o & n1318_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1320 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1319_o,
    o => gen1_n5_cnot1_j_o);
  n1323_o <= gen1_n5_cnot1_j_n1320 (1);
  n1324_o <= gen1_n5_cnot1_j_n1320 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1325_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1326_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1327_o <= n1325_o & n1326_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1328 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1327_o,
    o => gen1_n6_cnot1_j_o);
  n1331_o <= gen1_n6_cnot1_j_n1328 (1);
  n1332_o <= gen1_n6_cnot1_j_n1328 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1333_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1334_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1335_o <= n1333_o & n1334_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1336 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1335_o,
    o => gen1_n7_cnot1_j_o);
  n1339_o <= gen1_n7_cnot1_j_n1336 (1);
  n1340_o <= gen1_n7_cnot1_j_n1336 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1341_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1342_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1343_o <= n1341_o & n1342_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1344 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1343_o,
    o => gen1_n8_cnot1_j_o);
  n1347_o <= gen1_n8_cnot1_j_n1344 (1);
  n1348_o <= gen1_n8_cnot1_j_n1344 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1349_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1350_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1351_o <= n1349_o & n1350_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1352 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1351_o,
    o => gen1_n9_cnot1_j_o);
  n1355_o <= gen1_n9_cnot1_j_n1352 (1);
  n1356_o <= gen1_n9_cnot1_j_n1352 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1357_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1358_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1359_o <= n1357_o & n1358_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1360 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1359_o,
    o => gen1_n10_cnot1_j_o);
  n1363_o <= gen1_n10_cnot1_j_n1360 (1);
  n1364_o <= gen1_n10_cnot1_j_n1360 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1365_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1366_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1367_o <= n1365_o & n1366_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1368 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1367_o,
    o => gen1_n11_cnot1_j_o);
  n1371_o <= gen1_n11_cnot1_j_n1368 (1);
  n1372_o <= gen1_n11_cnot1_j_n1368 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1373_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1374_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1375_o <= n1373_o & n1374_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1376 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1375_o,
    o => gen1_n12_cnot1_j_o);
  n1379_o <= gen1_n12_cnot1_j_n1376 (1);
  n1380_o <= gen1_n12_cnot1_j_n1376 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1381_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1382_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1383_o <= n1381_o & n1382_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1384 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1383_o,
    o => gen1_n13_cnot1_j_o);
  n1387_o <= gen1_n13_cnot1_j_n1384 (1);
  n1388_o <= gen1_n13_cnot1_j_n1384 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1389_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1390_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1391_o <= n1389_o & n1390_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1392 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1391_o,
    o => gen1_n14_cnot1_j_o);
  n1395_o <= gen1_n14_cnot1_j_n1392 (1);
  n1396_o <= gen1_n14_cnot1_j_n1392 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1397_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1398_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1399_o <= n1397_o & n1398_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n1400 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n1399_o,
    o => gen1_n15_cnot1_j_o);
  n1403_o <= gen1_n15_cnot1_j_n1400 (1);
  n1404_o <= gen1_n15_cnot1_j_n1400 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1405_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1406_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1407_o <= n1405_o & n1406_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n1408 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n1407_o,
    o => gen1_n16_cnot1_j_o);
  n1411_o <= gen1_n16_cnot1_j_n1408 (1);
  n1412_o <= gen1_n16_cnot1_j_n1408 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1413_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1414_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1415_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1416_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1417_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1418_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1419_o <= n1417_o & n1418_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n1420 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n1419_o,
    o => gen2_n16_cnot2_j_o);
  n1423_o <= gen2_n16_cnot2_j_n1420 (1);
  n1424_o <= gen2_n16_cnot2_j_n1420 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1425_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1426_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1427_o <= n1425_o & n1426_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n1428 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n1427_o,
    o => gen2_n15_cnot2_j_o);
  n1431_o <= gen2_n15_cnot2_j_n1428 (1);
  n1432_o <= gen2_n15_cnot2_j_n1428 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1433_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1434_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1435_o <= n1433_o & n1434_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1436 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1435_o,
    o => gen2_n14_cnot2_j_o);
  n1439_o <= gen2_n14_cnot2_j_n1436 (1);
  n1440_o <= gen2_n14_cnot2_j_n1436 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1441_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1442_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1443_o <= n1441_o & n1442_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1444 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1443_o,
    o => gen2_n13_cnot2_j_o);
  n1447_o <= gen2_n13_cnot2_j_n1444 (1);
  n1448_o <= gen2_n13_cnot2_j_n1444 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1449_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1450_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1451_o <= n1449_o & n1450_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1452 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1451_o,
    o => gen2_n12_cnot2_j_o);
  n1455_o <= gen2_n12_cnot2_j_n1452 (1);
  n1456_o <= gen2_n12_cnot2_j_n1452 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1457_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1458_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1459_o <= n1457_o & n1458_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1460 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1459_o,
    o => gen2_n11_cnot2_j_o);
  n1463_o <= gen2_n11_cnot2_j_n1460 (1);
  n1464_o <= gen2_n11_cnot2_j_n1460 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1465_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1466_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1467_o <= n1465_o & n1466_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1468 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1467_o,
    o => gen2_n10_cnot2_j_o);
  n1471_o <= gen2_n10_cnot2_j_n1468 (1);
  n1472_o <= gen2_n10_cnot2_j_n1468 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1473_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1474_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1475_o <= n1473_o & n1474_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1476 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1475_o,
    o => gen2_n9_cnot2_j_o);
  n1479_o <= gen2_n9_cnot2_j_n1476 (1);
  n1480_o <= gen2_n9_cnot2_j_n1476 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1481_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1482_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1483_o <= n1481_o & n1482_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1484 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1483_o,
    o => gen2_n8_cnot2_j_o);
  n1487_o <= gen2_n8_cnot2_j_n1484 (1);
  n1488_o <= gen2_n8_cnot2_j_n1484 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1489_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1490_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1491_o <= n1489_o & n1490_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1492 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1491_o,
    o => gen2_n7_cnot2_j_o);
  n1495_o <= gen2_n7_cnot2_j_n1492 (1);
  n1496_o <= gen2_n7_cnot2_j_n1492 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1497_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1498_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1499_o <= n1497_o & n1498_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1500 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1499_o,
    o => gen2_n6_cnot2_j_o);
  n1503_o <= gen2_n6_cnot2_j_n1500 (1);
  n1504_o <= gen2_n6_cnot2_j_n1500 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1505_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1506_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1507_o <= n1505_o & n1506_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1508 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1507_o,
    o => gen2_n5_cnot2_j_o);
  n1511_o <= gen2_n5_cnot2_j_n1508 (1);
  n1512_o <= gen2_n5_cnot2_j_n1508 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1513_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1514_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1515_o <= n1513_o & n1514_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1516 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1515_o,
    o => gen2_n4_cnot2_j_o);
  n1519_o <= gen2_n4_cnot2_j_n1516 (1);
  n1520_o <= gen2_n4_cnot2_j_n1516 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1521_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1522_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1523_o <= n1521_o & n1522_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1524 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1523_o,
    o => gen2_n3_cnot2_j_o);
  n1527_o <= gen2_n3_cnot2_j_n1524 (1);
  n1528_o <= gen2_n3_cnot2_j_n1524 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1529_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1530_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1531_o <= n1529_o & n1530_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1532 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1531_o,
    o => gen2_n2_cnot2_j_o);
  n1535_o <= gen2_n2_cnot2_j_n1532 (1);
  n1536_o <= gen2_n2_cnot2_j_n1532 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1537_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1538_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1539_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1540_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1541_o <= n1539_o & n1540_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1542_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1543_o <= n1541_o & n1542_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1544 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1543_o,
    o => gen3_n1_ccnot3_j_o);
  n1547_o <= gen3_n1_ccnot3_j_n1544 (2);
  n1548_o <= gen3_n1_ccnot3_j_n1544 (1);
  n1549_o <= gen3_n1_ccnot3_j_n1544 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1550_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1551_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1552_o <= n1550_o & n1551_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1553_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1554_o <= n1552_o & n1553_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1555 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1554_o,
    o => gen3_n2_ccnot3_j_o);
  n1558_o <= gen3_n2_ccnot3_j_n1555 (2);
  n1559_o <= gen3_n2_ccnot3_j_n1555 (1);
  n1560_o <= gen3_n2_ccnot3_j_n1555 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1561_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1562_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1563_o <= n1561_o & n1562_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1564_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1565_o <= n1563_o & n1564_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1566 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1565_o,
    o => gen3_n3_ccnot3_j_o);
  n1569_o <= gen3_n3_ccnot3_j_n1566 (2);
  n1570_o <= gen3_n3_ccnot3_j_n1566 (1);
  n1571_o <= gen3_n3_ccnot3_j_n1566 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1572_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1573_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1574_o <= n1572_o & n1573_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1575_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1576_o <= n1574_o & n1575_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1577 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1576_o,
    o => gen3_n4_ccnot3_j_o);
  n1580_o <= gen3_n4_ccnot3_j_n1577 (2);
  n1581_o <= gen3_n4_ccnot3_j_n1577 (1);
  n1582_o <= gen3_n4_ccnot3_j_n1577 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1583_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1584_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1585_o <= n1583_o & n1584_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1586_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1587_o <= n1585_o & n1586_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1588 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1587_o,
    o => gen3_n5_ccnot3_j_o);
  n1591_o <= gen3_n5_ccnot3_j_n1588 (2);
  n1592_o <= gen3_n5_ccnot3_j_n1588 (1);
  n1593_o <= gen3_n5_ccnot3_j_n1588 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1594_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1595_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1596_o <= n1594_o & n1595_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1597_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1598_o <= n1596_o & n1597_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1599 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1598_o,
    o => gen3_n6_ccnot3_j_o);
  n1602_o <= gen3_n6_ccnot3_j_n1599 (2);
  n1603_o <= gen3_n6_ccnot3_j_n1599 (1);
  n1604_o <= gen3_n6_ccnot3_j_n1599 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1605_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1606_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1607_o <= n1605_o & n1606_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1608_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1609_o <= n1607_o & n1608_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1610 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1609_o,
    o => gen3_n7_ccnot3_j_o);
  n1613_o <= gen3_n7_ccnot3_j_n1610 (2);
  n1614_o <= gen3_n7_ccnot3_j_n1610 (1);
  n1615_o <= gen3_n7_ccnot3_j_n1610 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1616_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1617_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1618_o <= n1616_o & n1617_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1619_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1620_o <= n1618_o & n1619_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1621 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1620_o,
    o => gen3_n8_ccnot3_j_o);
  n1624_o <= gen3_n8_ccnot3_j_n1621 (2);
  n1625_o <= gen3_n8_ccnot3_j_n1621 (1);
  n1626_o <= gen3_n8_ccnot3_j_n1621 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1627_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1628_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1629_o <= n1627_o & n1628_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1630_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1631_o <= n1629_o & n1630_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1632 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1631_o,
    o => gen3_n9_ccnot3_j_o);
  n1635_o <= gen3_n9_ccnot3_j_n1632 (2);
  n1636_o <= gen3_n9_ccnot3_j_n1632 (1);
  n1637_o <= gen3_n9_ccnot3_j_n1632 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1638_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1639_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1640_o <= n1638_o & n1639_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1641_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1642_o <= n1640_o & n1641_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n1643 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n1642_o,
    o => gen3_n10_ccnot3_j_o);
  n1646_o <= gen3_n10_ccnot3_j_n1643 (2);
  n1647_o <= gen3_n10_ccnot3_j_n1643 (1);
  n1648_o <= gen3_n10_ccnot3_j_n1643 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1649_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1650_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1651_o <= n1649_o & n1650_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1652_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1653_o <= n1651_o & n1652_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n1654 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n1653_o,
    o => gen3_n11_ccnot3_j_o);
  n1657_o <= gen3_n11_ccnot3_j_n1654 (2);
  n1658_o <= gen3_n11_ccnot3_j_n1654 (1);
  n1659_o <= gen3_n11_ccnot3_j_n1654 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1660_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1661_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1662_o <= n1660_o & n1661_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1663_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1664_o <= n1662_o & n1663_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n1665 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n1664_o,
    o => gen3_n12_ccnot3_j_o);
  n1668_o <= gen3_n12_ccnot3_j_n1665 (2);
  n1669_o <= gen3_n12_ccnot3_j_n1665 (1);
  n1670_o <= gen3_n12_ccnot3_j_n1665 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1671_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1672_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1673_o <= n1671_o & n1672_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1674_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1675_o <= n1673_o & n1674_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n1676 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n1675_o,
    o => gen3_n13_ccnot3_j_o);
  n1679_o <= gen3_n13_ccnot3_j_n1676 (2);
  n1680_o <= gen3_n13_ccnot3_j_n1676 (1);
  n1681_o <= gen3_n13_ccnot3_j_n1676 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1682_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1683_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1684_o <= n1682_o & n1683_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1685_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1686_o <= n1684_o & n1685_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n1687 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n1686_o,
    o => gen3_n14_ccnot3_j_o);
  n1690_o <= gen3_n14_ccnot3_j_n1687 (2);
  n1691_o <= gen3_n14_ccnot3_j_n1687 (1);
  n1692_o <= gen3_n14_ccnot3_j_n1687 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1693_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1694_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1695_o <= n1693_o & n1694_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1696_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1697_o <= n1695_o & n1696_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n1698 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n1697_o,
    o => gen3_n15_ccnot3_j_o);
  n1701_o <= gen3_n15_ccnot3_j_n1698 (2);
  n1702_o <= gen3_n15_ccnot3_j_n1698 (1);
  n1703_o <= gen3_n15_ccnot3_j_n1698 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1704_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1705_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1706_o <= n1704_o & n1705_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1707_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1708_o <= n1706_o & n1707_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n1709 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n1708_o,
    o => gen3_n16_ccnot3_j_o);
  n1712_o <= gen3_n16_ccnot3_j_n1709 (2);
  n1713_o <= gen3_n16_ccnot3_j_n1709 (1);
  n1714_o <= gen3_n16_ccnot3_j_n1709 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1715_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1716_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1717_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1718_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1719_o <= n1717_o & n1718_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1720 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1719_o,
    o => cnot_4_o);
  n1723_o <= cnot_4_n1720 (1);
  n1724_o <= cnot_4_n1720 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1725_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1726_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1727_o <= n1725_o & n1726_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1728_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1729_o <= n1727_o & n1728_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n1730 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n1729_o,
    o => gen4_n15_peres4_j_o);
  n1733_o <= gen4_n15_peres4_j_n1730 (2);
  n1734_o <= gen4_n15_peres4_j_n1730 (1);
  n1735_o <= gen4_n15_peres4_j_n1730 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1736_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1737_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1738_o <= n1736_o & n1737_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1739_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1740_o <= n1738_o & n1739_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n1741 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n1740_o,
    o => gen4_n14_peres4_j_o);
  n1744_o <= gen4_n14_peres4_j_n1741 (2);
  n1745_o <= gen4_n14_peres4_j_n1741 (1);
  n1746_o <= gen4_n14_peres4_j_n1741 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1747_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1748_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1749_o <= n1747_o & n1748_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1750_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1751_o <= n1749_o & n1750_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n1752 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n1751_o,
    o => gen4_n13_peres4_j_o);
  n1755_o <= gen4_n13_peres4_j_n1752 (2);
  n1756_o <= gen4_n13_peres4_j_n1752 (1);
  n1757_o <= gen4_n13_peres4_j_n1752 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1758_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1759_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1760_o <= n1758_o & n1759_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1761_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1762_o <= n1760_o & n1761_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n1763 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n1762_o,
    o => gen4_n12_peres4_j_o);
  n1766_o <= gen4_n12_peres4_j_n1763 (2);
  n1767_o <= gen4_n12_peres4_j_n1763 (1);
  n1768_o <= gen4_n12_peres4_j_n1763 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1769_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1770_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1771_o <= n1769_o & n1770_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1772_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1773_o <= n1771_o & n1772_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n1774 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n1773_o,
    o => gen4_n11_peres4_j_o);
  n1777_o <= gen4_n11_peres4_j_n1774 (2);
  n1778_o <= gen4_n11_peres4_j_n1774 (1);
  n1779_o <= gen4_n11_peres4_j_n1774 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1780_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1781_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1782_o <= n1780_o & n1781_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1783_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1784_o <= n1782_o & n1783_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n1785 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n1784_o,
    o => gen4_n10_peres4_j_o);
  n1788_o <= gen4_n10_peres4_j_n1785 (2);
  n1789_o <= gen4_n10_peres4_j_n1785 (1);
  n1790_o <= gen4_n10_peres4_j_n1785 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1791_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1792_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1793_o <= n1791_o & n1792_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1794_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1795_o <= n1793_o & n1794_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n1796 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n1795_o,
    o => gen4_n9_peres4_j_o);
  n1799_o <= gen4_n9_peres4_j_n1796 (2);
  n1800_o <= gen4_n9_peres4_j_n1796 (1);
  n1801_o <= gen4_n9_peres4_j_n1796 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1802_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1803_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1804_o <= n1802_o & n1803_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1805_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1806_o <= n1804_o & n1805_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n1807 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n1806_o,
    o => gen4_n8_peres4_j_o);
  n1810_o <= gen4_n8_peres4_j_n1807 (2);
  n1811_o <= gen4_n8_peres4_j_n1807 (1);
  n1812_o <= gen4_n8_peres4_j_n1807 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1813_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1814_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1815_o <= n1813_o & n1814_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1816_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1817_o <= n1815_o & n1816_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1818 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1817_o,
    o => gen4_n7_peres4_j_o);
  n1821_o <= gen4_n7_peres4_j_n1818 (2);
  n1822_o <= gen4_n7_peres4_j_n1818 (1);
  n1823_o <= gen4_n7_peres4_j_n1818 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1824_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1825_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1826_o <= n1824_o & n1825_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1827_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1828_o <= n1826_o & n1827_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1829 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1828_o,
    o => gen4_n6_peres4_j_o);
  n1832_o <= gen4_n6_peres4_j_n1829 (2);
  n1833_o <= gen4_n6_peres4_j_n1829 (1);
  n1834_o <= gen4_n6_peres4_j_n1829 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1835_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1836_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1837_o <= n1835_o & n1836_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1838_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1839_o <= n1837_o & n1838_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1840 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1839_o,
    o => gen4_n5_peres4_j_o);
  n1843_o <= gen4_n5_peres4_j_n1840 (2);
  n1844_o <= gen4_n5_peres4_j_n1840 (1);
  n1845_o <= gen4_n5_peres4_j_n1840 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1846_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1847_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1848_o <= n1846_o & n1847_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1849_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1850_o <= n1848_o & n1849_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1851 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1850_o,
    o => gen4_n4_peres4_j_o);
  n1854_o <= gen4_n4_peres4_j_n1851 (2);
  n1855_o <= gen4_n4_peres4_j_n1851 (1);
  n1856_o <= gen4_n4_peres4_j_n1851 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1857_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1858_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1859_o <= n1857_o & n1858_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1860_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1861_o <= n1859_o & n1860_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1862 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1861_o,
    o => gen4_n3_peres4_j_o);
  n1865_o <= gen4_n3_peres4_j_n1862 (2);
  n1866_o <= gen4_n3_peres4_j_n1862 (1);
  n1867_o <= gen4_n3_peres4_j_n1862 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1868_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1869_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1870_o <= n1868_o & n1869_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1871_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1872_o <= n1870_o & n1871_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1873 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1872_o,
    o => gen4_n2_peres4_j_o);
  n1876_o <= gen4_n2_peres4_j_n1873 (2);
  n1877_o <= gen4_n2_peres4_j_n1873 (1);
  n1878_o <= gen4_n2_peres4_j_n1873 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1879_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1880_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1881_o <= n1879_o & n1880_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1882_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1883_o <= n1881_o & n1882_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1884 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1883_o,
    o => gen4_n1_peres4_j_o);
  n1887_o <= gen4_n1_peres4_j_n1884 (2);
  n1888_o <= gen4_n1_peres4_j_n1884 (1);
  n1889_o <= gen4_n1_peres4_j_n1884 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1890_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1891_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1892_o <= n1890_o & n1891_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1893_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1894_o <= n1892_o & n1893_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1895 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1894_o,
    o => gen4_n0_peres4_j_o);
  n1898_o <= gen4_n0_peres4_j_n1895 (2);
  n1899_o <= gen4_n0_peres4_j_n1895 (1);
  n1900_o <= gen4_n0_peres4_j_n1895 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1901_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1902_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1903_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1904_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1905_o <= n1903_o & n1904_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1906 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1905_o,
    o => gen5_n1_cnot5_j_o);
  n1909_o <= gen5_n1_cnot5_j_n1906 (1);
  n1910_o <= gen5_n1_cnot5_j_n1906 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1911_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1912_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1913_o <= n1911_o & n1912_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1914 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1913_o,
    o => gen5_n2_cnot5_j_o);
  n1917_o <= gen5_n2_cnot5_j_n1914 (1);
  n1918_o <= gen5_n2_cnot5_j_n1914 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1919_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1920_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1921_o <= n1919_o & n1920_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1922 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1921_o,
    o => gen5_n3_cnot5_j_o);
  n1925_o <= gen5_n3_cnot5_j_n1922 (1);
  n1926_o <= gen5_n3_cnot5_j_n1922 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1927_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1928_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1929_o <= n1927_o & n1928_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1930 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1929_o,
    o => gen5_n4_cnot5_j_o);
  n1933_o <= gen5_n4_cnot5_j_n1930 (1);
  n1934_o <= gen5_n4_cnot5_j_n1930 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1935_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1936_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1937_o <= n1935_o & n1936_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1938 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1937_o,
    o => gen5_n5_cnot5_j_o);
  n1941_o <= gen5_n5_cnot5_j_n1938 (1);
  n1942_o <= gen5_n5_cnot5_j_n1938 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1943_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1944_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1945_o <= n1943_o & n1944_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1946 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1945_o,
    o => gen5_n6_cnot5_j_o);
  n1949_o <= gen5_n6_cnot5_j_n1946 (1);
  n1950_o <= gen5_n6_cnot5_j_n1946 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1951_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1952_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1953_o <= n1951_o & n1952_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1954 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1953_o,
    o => gen5_n7_cnot5_j_o);
  n1957_o <= gen5_n7_cnot5_j_n1954 (1);
  n1958_o <= gen5_n7_cnot5_j_n1954 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1959_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1960_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1961_o <= n1959_o & n1960_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n1962 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n1961_o,
    o => gen5_n8_cnot5_j_o);
  n1965_o <= gen5_n8_cnot5_j_n1962 (1);
  n1966_o <= gen5_n8_cnot5_j_n1962 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1967_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1968_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1969_o <= n1967_o & n1968_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n1970 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n1969_o,
    o => gen5_n9_cnot5_j_o);
  n1973_o <= gen5_n9_cnot5_j_n1970 (1);
  n1974_o <= gen5_n9_cnot5_j_n1970 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1975_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1976_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1977_o <= n1975_o & n1976_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n1978 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n1977_o,
    o => gen5_n10_cnot5_j_o);
  n1981_o <= gen5_n10_cnot5_j_n1978 (1);
  n1982_o <= gen5_n10_cnot5_j_n1978 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1983_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1984_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1985_o <= n1983_o & n1984_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n1986 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n1985_o,
    o => gen5_n11_cnot5_j_o);
  n1989_o <= gen5_n11_cnot5_j_n1986 (1);
  n1990_o <= gen5_n11_cnot5_j_n1986 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1991_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1992_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1993_o <= n1991_o & n1992_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n1994 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n1993_o,
    o => gen5_n12_cnot5_j_o);
  n1997_o <= gen5_n12_cnot5_j_n1994 (1);
  n1998_o <= gen5_n12_cnot5_j_n1994 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1999_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2000_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2001_o <= n1999_o & n2000_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2002 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2001_o,
    o => gen5_n13_cnot5_j_o);
  n2005_o <= gen5_n13_cnot5_j_n2002 (1);
  n2006_o <= gen5_n13_cnot5_j_n2002 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2007_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2008_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2009_o <= n2007_o & n2008_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2010 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2009_o,
    o => gen5_n14_cnot5_j_o);
  n2013_o <= gen5_n14_cnot5_j_n2010 (1);
  n2014_o <= gen5_n14_cnot5_j_n2010 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2015_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2016_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2017_o <= n2015_o & n2016_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2018 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2017_o,
    o => gen5_n15_cnot5_j_o);
  n2021_o <= gen5_n15_cnot5_j_n2018 (1);
  n2022_o <= gen5_n15_cnot5_j_n2018 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2023_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2024_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2025_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2026_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2027_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2028_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2029_o <= n2027_o & n2028_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2030 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2029_o,
    o => gen6_n1_cnot1_j_o);
  n2033_o <= gen6_n1_cnot1_j_n2030 (1);
  n2034_o <= gen6_n1_cnot1_j_n2030 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2035_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2036_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2037_o <= n2035_o & n2036_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2038 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2037_o,
    o => gen6_n2_cnot1_j_o);
  n2041_o <= gen6_n2_cnot1_j_n2038 (1);
  n2042_o <= gen6_n2_cnot1_j_n2038 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2043_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2044_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2045_o <= n2043_o & n2044_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2046 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2045_o,
    o => gen6_n3_cnot1_j_o);
  n2049_o <= gen6_n3_cnot1_j_n2046 (1);
  n2050_o <= gen6_n3_cnot1_j_n2046 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2051_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2052_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2053_o <= n2051_o & n2052_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2054 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2053_o,
    o => gen6_n4_cnot1_j_o);
  n2057_o <= gen6_n4_cnot1_j_n2054 (1);
  n2058_o <= gen6_n4_cnot1_j_n2054 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2059_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2060_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2061_o <= n2059_o & n2060_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2062 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2061_o,
    o => gen6_n5_cnot1_j_o);
  n2065_o <= gen6_n5_cnot1_j_n2062 (1);
  n2066_o <= gen6_n5_cnot1_j_n2062 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2067_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2068_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2069_o <= n2067_o & n2068_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2070 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2069_o,
    o => gen6_n6_cnot1_j_o);
  n2073_o <= gen6_n6_cnot1_j_n2070 (1);
  n2074_o <= gen6_n6_cnot1_j_n2070 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2075_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2076_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2077_o <= n2075_o & n2076_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2078 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2077_o,
    o => gen6_n7_cnot1_j_o);
  n2081_o <= gen6_n7_cnot1_j_n2078 (1);
  n2082_o <= gen6_n7_cnot1_j_n2078 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2083_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2084_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2085_o <= n2083_o & n2084_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2086 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2085_o,
    o => gen6_n8_cnot1_j_o);
  n2089_o <= gen6_n8_cnot1_j_n2086 (1);
  n2090_o <= gen6_n8_cnot1_j_n2086 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2091_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2092_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2093_o <= n2091_o & n2092_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2094 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2093_o,
    o => gen6_n9_cnot1_j_o);
  n2097_o <= gen6_n9_cnot1_j_n2094 (1);
  n2098_o <= gen6_n9_cnot1_j_n2094 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2099_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2100_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2101_o <= n2099_o & n2100_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2102 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2101_o,
    o => gen6_n10_cnot1_j_o);
  n2105_o <= gen6_n10_cnot1_j_n2102 (1);
  n2106_o <= gen6_n10_cnot1_j_n2102 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2107_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2108_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2109_o <= n2107_o & n2108_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2110 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2109_o,
    o => gen6_n11_cnot1_j_o);
  n2113_o <= gen6_n11_cnot1_j_n2110 (1);
  n2114_o <= gen6_n11_cnot1_j_n2110 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2115_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2116_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2117_o <= n2115_o & n2116_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2118 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2117_o,
    o => gen6_n12_cnot1_j_o);
  n2121_o <= gen6_n12_cnot1_j_n2118 (1);
  n2122_o <= gen6_n12_cnot1_j_n2118 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2123_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2124_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2125_o <= n2123_o & n2124_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2126 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2125_o,
    o => gen6_n13_cnot1_j_o);
  n2129_o <= gen6_n13_cnot1_j_n2126 (1);
  n2130_o <= gen6_n13_cnot1_j_n2126 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2131_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2132_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2133_o <= n2131_o & n2132_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2134 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2133_o,
    o => gen6_n14_cnot1_j_o);
  n2137_o <= gen6_n14_cnot1_j_n2134 (1);
  n2138_o <= gen6_n14_cnot1_j_n2134 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2139_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2140_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2141_o <= n2139_o & n2140_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2142 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2141_o,
    o => gen6_n15_cnot1_j_o);
  n2145_o <= gen6_n15_cnot1_j_n2142 (1);
  n2146_o <= gen6_n15_cnot1_j_n2142 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2147_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2148_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2149_o <= n2147_o & n2148_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2150 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2149_o,
    o => gen6_n16_cnot1_j_o);
  n2153_o <= gen6_n16_cnot1_j_n2150 (1);
  n2154_o <= gen6_n16_cnot1_j_n2150 (0);
  n2155_o <= n1411_o & n1403_o & n1395_o & n1387_o & n1379_o & n1371_o & n1363_o & n1355_o & n1347_o & n1339_o & n1331_o & n1323_o & n1315_o & n1307_o & n1299_o & n1291_o & n1413_o;
  n2156_o <= n1412_o & n1404_o & n1396_o & n1388_o & n1380_o & n1372_o & n1364_o & n1356_o & n1348_o & n1340_o & n1332_o & n1324_o & n1316_o & n1308_o & n1300_o & n1292_o & n1414_o;
  n2157_o <= n1416_o & n1423_o & n1431_o & n1439_o & n1447_o & n1455_o & n1463_o & n1471_o & n1479_o & n1487_o & n1495_o & n1503_o & n1511_o & n1519_o & n1527_o & n1535_o & n1415_o;
  n2158_o <= n1424_o & n1432_o & n1440_o & n1448_o & n1456_o & n1464_o & n1472_o & n1480_o & n1488_o & n1496_o & n1504_o & n1512_o & n1520_o & n1528_o & n1536_o & n1537_o;
  n2159_o <= n1714_o & n1703_o & n1692_o & n1681_o & n1670_o & n1659_o & n1648_o & n1637_o & n1626_o & n1615_o & n1604_o & n1593_o & n1582_o & n1571_o & n1560_o & n1549_o & n1538_o;
  n2160_o <= n1715_o & n1713_o & n1702_o & n1691_o & n1680_o & n1669_o & n1658_o & n1647_o & n1636_o & n1625_o & n1614_o & n1603_o & n1592_o & n1581_o & n1570_o & n1559_o & n1548_o;
  n2161_o <= n1716_o & n1712_o & n1701_o & n1690_o & n1679_o & n1668_o & n1657_o & n1646_o & n1635_o & n1624_o & n1613_o & n1602_o & n1591_o & n1580_o & n1569_o & n1558_o & n1547_o;
  n2162_o <= n1723_o & n1733_o & n1744_o & n1755_o & n1766_o & n1777_o & n1788_o & n1799_o & n1810_o & n1821_o & n1832_o & n1843_o & n1854_o & n1865_o & n1876_o & n1887_o & n1898_o;
  n2163_o <= n1735_o & n1746_o & n1757_o & n1768_o & n1779_o & n1790_o & n1801_o & n1812_o & n1823_o & n1834_o & n1845_o & n1856_o & n1867_o & n1878_o & n1889_o & n1900_o & n1901_o;
  n2164_o <= n1724_o & n1734_o & n1745_o & n1756_o & n1767_o & n1778_o & n1789_o & n1800_o & n1811_o & n1822_o & n1833_o & n1844_o & n1855_o & n1866_o & n1877_o & n1888_o & n1899_o;
  n2165_o <= n2022_o & n2014_o & n2006_o & n1998_o & n1990_o & n1982_o & n1974_o & n1966_o & n1958_o & n1950_o & n1942_o & n1934_o & n1926_o & n1918_o & n1910_o & n1902_o;
  n2166_o <= n2024_o & n2021_o & n2013_o & n2005_o & n1997_o & n1989_o & n1981_o & n1973_o & n1965_o & n1957_o & n1949_o & n1941_o & n1933_o & n1925_o & n1917_o & n1909_o & n2023_o;
  n2167_o <= n2153_o & n2145_o & n2137_o & n2129_o & n2121_o & n2113_o & n2105_o & n2097_o & n2089_o & n2081_o & n2073_o & n2065_o & n2057_o & n2049_o & n2041_o & n2033_o & n2025_o;
  n2168_o <= n2154_o & n2146_o & n2138_o & n2130_o & n2122_o & n2114_o & n2106_o & n2098_o & n2090_o & n2082_o & n2074_o & n2066_o & n2058_o & n2050_o & n2042_o & n2034_o & n2026_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1274_o : std_logic;
  signal n1275_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1276 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic;
  signal n1282_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1281_o;
  o <= n1280_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1282_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1274_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1275_o <= n1274_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1276 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1275_o,
    o => gen1_n0_cnot0_o);
  n1279_o <= gen1_n0_cnot0_n1276 (1);
  n1280_o <= gen1_n0_cnot0_n1276 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1281_o <= ctrl_prop (1);
  n1282_o <= n1279_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1128 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1131_o : std_logic;
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1136 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1139_o : std_logic;
  signal n1140_o : std_logic;
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal n1143_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1144 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic;
  signal n1151_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1152 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1160 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1163_o : std_logic;
  signal n1164_o : std_logic;
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1168 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1171_o : std_logic;
  signal n1172_o : std_logic;
  signal n1173_o : std_logic;
  signal n1174_o : std_logic;
  signal n1175_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1176 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1184 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1192 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1195_o : std_logic;
  signal n1196_o : std_logic;
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1200 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n1208 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n1216 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n1224 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n1232 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic;
  signal n1239_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n1240 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n1248 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n1256 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n1264 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic_vector (17 downto 0);
  signal n1271_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n1269_o;
  o <= n1270_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1271_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1125_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1126_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1127_o <= n1125_o & n1126_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1128 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1127_o,
    o => gen1_n0_cnot0_o);
  n1131_o <= gen1_n0_cnot0_n1128 (1);
  n1132_o <= gen1_n0_cnot0_n1128 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1133_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1134_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1135_o <= n1133_o & n1134_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1136 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1135_o,
    o => gen1_n1_cnot0_o);
  n1139_o <= gen1_n1_cnot0_n1136 (1);
  n1140_o <= gen1_n1_cnot0_n1136 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1141_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1142_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1143_o <= n1141_o & n1142_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1144 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1143_o,
    o => gen1_n2_cnot0_o);
  n1147_o <= gen1_n2_cnot0_n1144 (1);
  n1148_o <= gen1_n2_cnot0_n1144 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1149_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1150_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1151_o <= n1149_o & n1150_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1152 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1151_o,
    o => gen1_n3_cnot0_o);
  n1155_o <= gen1_n3_cnot0_n1152 (1);
  n1156_o <= gen1_n3_cnot0_n1152 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1157_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1158_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1159_o <= n1157_o & n1158_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1160 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1159_o,
    o => gen1_n4_cnot0_o);
  n1163_o <= gen1_n4_cnot0_n1160 (1);
  n1164_o <= gen1_n4_cnot0_n1160 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1165_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1166_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1167_o <= n1165_o & n1166_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1168 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1167_o,
    o => gen1_n5_cnot0_o);
  n1171_o <= gen1_n5_cnot0_n1168 (1);
  n1172_o <= gen1_n5_cnot0_n1168 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1173_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1174_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1175_o <= n1173_o & n1174_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1176 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1175_o,
    o => gen1_n6_cnot0_o);
  n1179_o <= gen1_n6_cnot0_n1176 (1);
  n1180_o <= gen1_n6_cnot0_n1176 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1181_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1182_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1183_o <= n1181_o & n1182_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1184 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1183_o,
    o => gen1_n7_cnot0_o);
  n1187_o <= gen1_n7_cnot0_n1184 (1);
  n1188_o <= gen1_n7_cnot0_n1184 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1189_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1190_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1191_o <= n1189_o & n1190_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1192 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1191_o,
    o => gen1_n8_cnot0_o);
  n1195_o <= gen1_n8_cnot0_n1192 (1);
  n1196_o <= gen1_n8_cnot0_n1192 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1197_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1198_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1199_o <= n1197_o & n1198_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1200 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1199_o,
    o => gen1_n9_cnot0_o);
  n1203_o <= gen1_n9_cnot0_n1200 (1);
  n1204_o <= gen1_n9_cnot0_n1200 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1205_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1206_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1207_o <= n1205_o & n1206_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n1208 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n1207_o,
    o => gen1_n10_cnot0_o);
  n1211_o <= gen1_n10_cnot0_n1208 (1);
  n1212_o <= gen1_n10_cnot0_n1208 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1213_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1214_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1215_o <= n1213_o & n1214_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n1216 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n1215_o,
    o => gen1_n11_cnot0_o);
  n1219_o <= gen1_n11_cnot0_n1216 (1);
  n1220_o <= gen1_n11_cnot0_n1216 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1221_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1222_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1223_o <= n1221_o & n1222_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n1224 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n1223_o,
    o => gen1_n12_cnot0_o);
  n1227_o <= gen1_n12_cnot0_n1224 (1);
  n1228_o <= gen1_n12_cnot0_n1224 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1229_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1230_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1231_o <= n1229_o & n1230_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n1232 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n1231_o,
    o => gen1_n13_cnot0_o);
  n1235_o <= gen1_n13_cnot0_n1232 (1);
  n1236_o <= gen1_n13_cnot0_n1232 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1237_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1238_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1239_o <= n1237_o & n1238_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n1240 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n1239_o,
    o => gen1_n14_cnot0_o);
  n1243_o <= gen1_n14_cnot0_n1240 (1);
  n1244_o <= gen1_n14_cnot0_n1240 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1245_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1246_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1247_o <= n1245_o & n1246_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n1248 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n1247_o,
    o => gen1_n15_cnot0_o);
  n1251_o <= gen1_n15_cnot0_n1248 (1);
  n1252_o <= gen1_n15_cnot0_n1248 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1253_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1254_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1255_o <= n1253_o & n1254_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n1256 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n1255_o,
    o => gen1_n16_cnot0_o);
  n1259_o <= gen1_n16_cnot0_n1256 (1);
  n1260_o <= gen1_n16_cnot0_n1256 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1261_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1262_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1263_o <= n1261_o & n1262_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n1264 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n1263_o,
    o => gen1_n17_cnot0_o);
  n1267_o <= gen1_n17_cnot0_n1264 (1);
  n1268_o <= gen1_n17_cnot0_n1264 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1269_o <= ctrl_prop (18);
  n1270_o <= n1268_o & n1260_o & n1252_o & n1244_o & n1236_o & n1228_o & n1220_o & n1212_o & n1204_o & n1196_o & n1188_o & n1180_o & n1172_o & n1164_o & n1156_o & n1148_o & n1140_o & n1132_o;
  n1271_o <= n1267_o & n1259_o & n1251_o & n1243_o & n1235_o & n1227_o & n1219_o & n1211_o & n1203_o & n1195_o & n1187_o & n1179_o & n1171_o & n1163_o & n1155_o & n1147_o & n1139_o & n1131_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n1111 : std_logic;
  signal cnotr_n1112 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n1117 : std_logic_vector (17 downto 0);
  signal add_n1118 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n1111;
  a_out <= add_n1117;
  s <= add_n1118;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1112; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1111 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1112 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1117 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1118 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n310_o : std_logic;
  signal n311_o : std_logic;
  signal n312_o : std_logic_vector (1 downto 0);
  signal cnota_n313 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal n318_o : std_logic;
  signal n319_o : std_logic_vector (1 downto 0);
  signal cnotb_n320 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n323_o : std_logic;
  signal n324_o : std_logic;
  signal n325_o : std_logic_vector (1 downto 0);
  signal n326_o : std_logic;
  signal n327_o : std_logic_vector (2 downto 0);
  signal ccnotc_n328 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n331_o : std_logic;
  signal n332_o : std_logic;
  signal n333_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic_vector (1 downto 0);
  signal n337_o : std_logic;
  signal n338_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n339 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n342_o : std_logic;
  signal n343_o : std_logic;
  signal n344_o : std_logic;
  signal n345_o : std_logic;
  signal n346_o : std_logic;
  signal n347_o : std_logic;
  signal n348_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n349 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n352_o : std_logic;
  signal n353_o : std_logic;
  signal n354_o : std_logic;
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal n357_o : std_logic;
  signal n358_o : std_logic_vector (1 downto 0);
  signal n359_o : std_logic;
  signal n360_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n361 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n364_o : std_logic;
  signal n365_o : std_logic;
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal n369_o : std_logic;
  signal n370_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n371 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n374_o : std_logic;
  signal n375_o : std_logic;
  signal n376_o : std_logic;
  signal n377_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n378_o : std_logic;
  signal n379_o : std_logic;
  signal n380_o : std_logic_vector (1 downto 0);
  signal n381_o : std_logic;
  signal n382_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n383 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n386_o : std_logic;
  signal n387_o : std_logic;
  signal n388_o : std_logic;
  signal n389_o : std_logic;
  signal n390_o : std_logic;
  signal n391_o : std_logic;
  signal n392_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n393 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n396_o : std_logic;
  signal n397_o : std_logic;
  signal n398_o : std_logic;
  signal n399_o : std_logic;
  signal n400_o : std_logic;
  signal n401_o : std_logic;
  signal n402_o : std_logic_vector (1 downto 0);
  signal n403_o : std_logic;
  signal n404_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n405 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n408_o : std_logic;
  signal n409_o : std_logic;
  signal n410_o : std_logic;
  signal n411_o : std_logic;
  signal n412_o : std_logic;
  signal n413_o : std_logic;
  signal n414_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n415 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n418_o : std_logic;
  signal n419_o : std_logic;
  signal n420_o : std_logic;
  signal n421_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n422_o : std_logic;
  signal n423_o : std_logic;
  signal n424_o : std_logic_vector (1 downto 0);
  signal n425_o : std_logic;
  signal n426_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n427 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n430_o : std_logic;
  signal n431_o : std_logic;
  signal n432_o : std_logic;
  signal n433_o : std_logic;
  signal n434_o : std_logic;
  signal n435_o : std_logic;
  signal n436_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n437 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n440_o : std_logic;
  signal n441_o : std_logic;
  signal n442_o : std_logic;
  signal n443_o : std_logic;
  signal n444_o : std_logic;
  signal n445_o : std_logic;
  signal n446_o : std_logic_vector (1 downto 0);
  signal n447_o : std_logic;
  signal n448_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n449 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n452_o : std_logic;
  signal n453_o : std_logic;
  signal n454_o : std_logic;
  signal n455_o : std_logic;
  signal n456_o : std_logic;
  signal n457_o : std_logic;
  signal n458_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n459 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n462_o : std_logic;
  signal n463_o : std_logic;
  signal n464_o : std_logic;
  signal n465_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n466_o : std_logic;
  signal n467_o : std_logic;
  signal n468_o : std_logic_vector (1 downto 0);
  signal n469_o : std_logic;
  signal n470_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n471 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n474_o : std_logic;
  signal n475_o : std_logic;
  signal n476_o : std_logic;
  signal n477_o : std_logic;
  signal n478_o : std_logic;
  signal n479_o : std_logic;
  signal n480_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n481 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n484_o : std_logic;
  signal n485_o : std_logic;
  signal n486_o : std_logic;
  signal n487_o : std_logic;
  signal n488_o : std_logic;
  signal n489_o : std_logic;
  signal n490_o : std_logic_vector (1 downto 0);
  signal n491_o : std_logic;
  signal n492_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n493 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n496_o : std_logic;
  signal n497_o : std_logic;
  signal n498_o : std_logic;
  signal n499_o : std_logic;
  signal n500_o : std_logic;
  signal n501_o : std_logic;
  signal n502_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n503 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n506_o : std_logic;
  signal n507_o : std_logic;
  signal n508_o : std_logic;
  signal n509_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n510_o : std_logic;
  signal n511_o : std_logic;
  signal n512_o : std_logic_vector (1 downto 0);
  signal n513_o : std_logic;
  signal n514_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n515 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n518_o : std_logic;
  signal n519_o : std_logic;
  signal n520_o : std_logic;
  signal n521_o : std_logic;
  signal n522_o : std_logic;
  signal n523_o : std_logic;
  signal n524_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n525 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n528_o : std_logic;
  signal n529_o : std_logic;
  signal n530_o : std_logic;
  signal n531_o : std_logic;
  signal n532_o : std_logic;
  signal n533_o : std_logic;
  signal n534_o : std_logic_vector (1 downto 0);
  signal n535_o : std_logic;
  signal n536_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n537 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n540_o : std_logic;
  signal n541_o : std_logic;
  signal n542_o : std_logic;
  signal n543_o : std_logic;
  signal n544_o : std_logic;
  signal n545_o : std_logic;
  signal n546_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n547 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n550_o : std_logic;
  signal n551_o : std_logic;
  signal n552_o : std_logic;
  signal n553_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n554_o : std_logic;
  signal n555_o : std_logic;
  signal n556_o : std_logic_vector (1 downto 0);
  signal n557_o : std_logic;
  signal n558_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n559 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n562_o : std_logic;
  signal n563_o : std_logic;
  signal n564_o : std_logic;
  signal n565_o : std_logic;
  signal n566_o : std_logic;
  signal n567_o : std_logic;
  signal n568_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n569 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n572_o : std_logic;
  signal n573_o : std_logic;
  signal n574_o : std_logic;
  signal n575_o : std_logic;
  signal n576_o : std_logic;
  signal n577_o : std_logic;
  signal n578_o : std_logic_vector (1 downto 0);
  signal n579_o : std_logic;
  signal n580_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n581 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n584_o : std_logic;
  signal n585_o : std_logic;
  signal n586_o : std_logic;
  signal n587_o : std_logic;
  signal n588_o : std_logic;
  signal n589_o : std_logic;
  signal n590_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n591 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n594_o : std_logic;
  signal n595_o : std_logic;
  signal n596_o : std_logic;
  signal n597_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n598_o : std_logic;
  signal n599_o : std_logic;
  signal n600_o : std_logic_vector (1 downto 0);
  signal n601_o : std_logic;
  signal n602_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n603 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n606_o : std_logic;
  signal n607_o : std_logic;
  signal n608_o : std_logic;
  signal n609_o : std_logic;
  signal n610_o : std_logic;
  signal n611_o : std_logic;
  signal n612_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n613 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n616_o : std_logic;
  signal n617_o : std_logic;
  signal n618_o : std_logic;
  signal n619_o : std_logic;
  signal n620_o : std_logic;
  signal n621_o : std_logic;
  signal n622_o : std_logic_vector (1 downto 0);
  signal n623_o : std_logic;
  signal n624_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n625 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n628_o : std_logic;
  signal n629_o : std_logic;
  signal n630_o : std_logic;
  signal n631_o : std_logic;
  signal n632_o : std_logic;
  signal n633_o : std_logic;
  signal n634_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n635 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n638_o : std_logic;
  signal n639_o : std_logic;
  signal n640_o : std_logic;
  signal n641_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n642_o : std_logic;
  signal n643_o : std_logic;
  signal n644_o : std_logic_vector (1 downto 0);
  signal n645_o : std_logic;
  signal n646_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n647 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n650_o : std_logic;
  signal n651_o : std_logic;
  signal n652_o : std_logic;
  signal n653_o : std_logic;
  signal n654_o : std_logic;
  signal n655_o : std_logic;
  signal n656_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n657 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n660_o : std_logic;
  signal n661_o : std_logic;
  signal n662_o : std_logic;
  signal n663_o : std_logic;
  signal n664_o : std_logic;
  signal n665_o : std_logic;
  signal n666_o : std_logic_vector (1 downto 0);
  signal n667_o : std_logic;
  signal n668_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n669 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n672_o : std_logic;
  signal n673_o : std_logic;
  signal n674_o : std_logic;
  signal n675_o : std_logic;
  signal n676_o : std_logic;
  signal n677_o : std_logic;
  signal n678_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n679 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n682_o : std_logic;
  signal n683_o : std_logic;
  signal n684_o : std_logic;
  signal n685_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n686_o : std_logic;
  signal n687_o : std_logic;
  signal n688_o : std_logic_vector (1 downto 0);
  signal n689_o : std_logic;
  signal n690_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n691 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n694_o : std_logic;
  signal n695_o : std_logic;
  signal n696_o : std_logic;
  signal n697_o : std_logic;
  signal n698_o : std_logic;
  signal n699_o : std_logic;
  signal n700_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n701 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n704_o : std_logic;
  signal n705_o : std_logic;
  signal n706_o : std_logic;
  signal n707_o : std_logic;
  signal n708_o : std_logic;
  signal n709_o : std_logic;
  signal n710_o : std_logic_vector (1 downto 0);
  signal n711_o : std_logic;
  signal n712_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n713 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n716_o : std_logic;
  signal n717_o : std_logic;
  signal n718_o : std_logic;
  signal n719_o : std_logic;
  signal n720_o : std_logic;
  signal n721_o : std_logic;
  signal n722_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n723 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n726_o : std_logic;
  signal n727_o : std_logic;
  signal n728_o : std_logic;
  signal n729_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n730_o : std_logic;
  signal n731_o : std_logic;
  signal n732_o : std_logic_vector (1 downto 0);
  signal n733_o : std_logic;
  signal n734_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n735 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n738_o : std_logic;
  signal n739_o : std_logic;
  signal n740_o : std_logic;
  signal n741_o : std_logic;
  signal n742_o : std_logic;
  signal n743_o : std_logic;
  signal n744_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n745 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n748_o : std_logic;
  signal n749_o : std_logic;
  signal n750_o : std_logic;
  signal n751_o : std_logic;
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic_vector (1 downto 0);
  signal n755_o : std_logic;
  signal n756_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n757 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n760_o : std_logic;
  signal n761_o : std_logic;
  signal n762_o : std_logic;
  signal n763_o : std_logic;
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal n766_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n767 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n770_o : std_logic;
  signal n771_o : std_logic;
  signal n772_o : std_logic;
  signal n773_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n774_o : std_logic;
  signal n775_o : std_logic;
  signal n776_o : std_logic_vector (1 downto 0);
  signal n777_o : std_logic;
  signal n778_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n779 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n782_o : std_logic;
  signal n783_o : std_logic;
  signal n784_o : std_logic;
  signal n785_o : std_logic;
  signal n786_o : std_logic;
  signal n787_o : std_logic;
  signal n788_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n789 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n792_o : std_logic;
  signal n793_o : std_logic;
  signal n794_o : std_logic;
  signal n795_o : std_logic;
  signal n796_o : std_logic;
  signal n797_o : std_logic;
  signal n798_o : std_logic_vector (1 downto 0);
  signal n799_o : std_logic;
  signal n800_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n801 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n804_o : std_logic;
  signal n805_o : std_logic;
  signal n806_o : std_logic;
  signal n807_o : std_logic;
  signal n808_o : std_logic;
  signal n809_o : std_logic;
  signal n810_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n811 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n814_o : std_logic;
  signal n815_o : std_logic;
  signal n816_o : std_logic;
  signal n817_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n818_o : std_logic;
  signal n819_o : std_logic;
  signal n820_o : std_logic_vector (1 downto 0);
  signal n821_o : std_logic;
  signal n822_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n823 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n826_o : std_logic;
  signal n827_o : std_logic;
  signal n828_o : std_logic;
  signal n829_o : std_logic;
  signal n830_o : std_logic;
  signal n831_o : std_logic;
  signal n832_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n833 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n836_o : std_logic;
  signal n837_o : std_logic;
  signal n838_o : std_logic;
  signal n839_o : std_logic;
  signal n840_o : std_logic;
  signal n841_o : std_logic;
  signal n842_o : std_logic_vector (1 downto 0);
  signal n843_o : std_logic;
  signal n844_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n845 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n848_o : std_logic;
  signal n849_o : std_logic;
  signal n850_o : std_logic;
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n855 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n858_o : std_logic;
  signal n859_o : std_logic;
  signal n860_o : std_logic;
  signal n861_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n862_o : std_logic;
  signal n863_o : std_logic;
  signal n864_o : std_logic_vector (1 downto 0);
  signal n865_o : std_logic;
  signal n866_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n867 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n870_o : std_logic;
  signal n871_o : std_logic;
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n877 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n880_o : std_logic;
  signal n881_o : std_logic;
  signal n882_o : std_logic;
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic_vector (1 downto 0);
  signal n887_o : std_logic;
  signal n888_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n889 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n892_o : std_logic;
  signal n893_o : std_logic;
  signal n894_o : std_logic;
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n899 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n902_o : std_logic;
  signal n903_o : std_logic;
  signal n904_o : std_logic;
  signal n905_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n906_o : std_logic;
  signal n907_o : std_logic;
  signal n908_o : std_logic_vector (1 downto 0);
  signal n909_o : std_logic;
  signal n910_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n911 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n914_o : std_logic;
  signal n915_o : std_logic;
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n921 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n924_o : std_logic;
  signal n925_o : std_logic;
  signal n926_o : std_logic;
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic;
  signal n930_o : std_logic_vector (1 downto 0);
  signal n931_o : std_logic;
  signal n932_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n933 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n936_o : std_logic;
  signal n937_o : std_logic;
  signal n938_o : std_logic;
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic;
  signal n942_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n943 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n946_o : std_logic;
  signal n947_o : std_logic;
  signal n948_o : std_logic;
  signal n949_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n950_o : std_logic;
  signal n951_o : std_logic;
  signal n952_o : std_logic_vector (1 downto 0);
  signal n953_o : std_logic;
  signal n954_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n955 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n958_o : std_logic;
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n965 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n968_o : std_logic;
  signal n969_o : std_logic;
  signal n970_o : std_logic;
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic_vector (1 downto 0);
  signal n975_o : std_logic;
  signal n976_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n977 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n980_o : std_logic;
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal n986_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n987 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n990_o : std_logic;
  signal n991_o : std_logic;
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n994_o : std_logic;
  signal n995_o : std_logic;
  signal n996_o : std_logic_vector (1 downto 0);
  signal n997_o : std_logic;
  signal n998_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n999 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1009 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1012_o : std_logic;
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic_vector (1 downto 0);
  signal n1019_o : std_logic;
  signal n1020_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1021 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1024_o : std_logic;
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1031 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1034_o : std_logic;
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic;
  signal n1040_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1041 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1044_o : std_logic;
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic_vector (1 downto 0);
  signal cnotea_n1048 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic_vector (17 downto 0);
  signal n1054_o : std_logic_vector (17 downto 0);
  signal n1055_o : std_logic_vector (17 downto 0);
  signal n1056_o : std_logic_vector (16 downto 0);
  signal n1057_o : std_logic_vector (16 downto 0);
  signal n1058_o : std_logic_vector (16 downto 0);
  signal n1059_o : std_logic_vector (16 downto 0);
  signal n1060_o : std_logic_vector (3 downto 0);
  signal n1061_o : std_logic_vector (3 downto 0);
  signal n1062_o : std_logic_vector (3 downto 0);
  signal n1063_o : std_logic_vector (3 downto 0);
  signal n1064_o : std_logic_vector (3 downto 0);
  signal n1065_o : std_logic_vector (3 downto 0);
  signal n1066_o : std_logic_vector (3 downto 0);
  signal n1067_o : std_logic_vector (3 downto 0);
  signal n1068_o : std_logic_vector (3 downto 0);
  signal n1069_o : std_logic_vector (3 downto 0);
  signal n1070_o : std_logic_vector (3 downto 0);
  signal n1071_o : std_logic_vector (3 downto 0);
  signal n1072_o : std_logic_vector (3 downto 0);
  signal n1073_o : std_logic_vector (3 downto 0);
  signal n1074_o : std_logic_vector (3 downto 0);
  signal n1075_o : std_logic_vector (3 downto 0);
  signal n1076_o : std_logic_vector (3 downto 0);
  signal n1077_o : std_logic_vector (3 downto 0);
  signal n1078_o : std_logic_vector (3 downto 0);
  signal n1079_o : std_logic_vector (3 downto 0);
  signal n1080_o : std_logic_vector (3 downto 0);
  signal n1081_o : std_logic_vector (3 downto 0);
  signal n1082_o : std_logic_vector (3 downto 0);
  signal n1083_o : std_logic_vector (3 downto 0);
  signal n1084_o : std_logic_vector (3 downto 0);
  signal n1085_o : std_logic_vector (3 downto 0);
  signal n1086_o : std_logic_vector (3 downto 0);
  signal n1087_o : std_logic_vector (3 downto 0);
  signal n1088_o : std_logic_vector (3 downto 0);
  signal n1089_o : std_logic_vector (3 downto 0);
  signal n1090_o : std_logic_vector (3 downto 0);
  signal n1091_o : std_logic_vector (3 downto 0);
  signal n1092_o : std_logic_vector (3 downto 0);
  signal n1093_o : std_logic_vector (3 downto 0);
  signal n1094_o : std_logic_vector (3 downto 0);
  signal n1095_o : std_logic_vector (3 downto 0);
  signal n1096_o : std_logic_vector (3 downto 0);
  signal n1097_o : std_logic_vector (3 downto 0);
  signal n1098_o : std_logic_vector (3 downto 0);
  signal n1099_o : std_logic_vector (3 downto 0);
  signal n1100_o : std_logic_vector (3 downto 0);
  signal n1101_o : std_logic_vector (3 downto 0);
  signal n1102_o : std_logic_vector (3 downto 0);
  signal n1103_o : std_logic_vector (3 downto 0);
  signal n1104_o : std_logic_vector (3 downto 0);
  signal n1105_o : std_logic_vector (3 downto 0);
  signal n1106_o : std_logic_vector (3 downto 0);
  signal n1107_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1053_o;
  b_out <= n1054_o;
  s <= n1055_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1056_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1057_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1058_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1059_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n316_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n323_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n317_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1045_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n310_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n311_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n312_o <= n310_o & n311_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n313 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n312_o,
    o => cnota_o);
  n316_o <= cnota_n313 (1);
  n317_o <= cnota_n313 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n318_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n319_o <= n318_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n320 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n319_o,
    o => cnotb_o);
  n323_o <= cnotb_n320 (1);
  n324_o <= cnotb_n320 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n325_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n326_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n327_o <= n325_o & n326_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n328 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n327_o,
    o => ccnotc_o);
  n331_o <= ccnotc_n328 (2);
  n332_o <= ccnotc_n328 (1);
  n333_o <= ccnotc_n328 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1060_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1061_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1062_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n334_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n335_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n336_o <= n334_o & n335_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n337_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n338_o <= n336_o & n337_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n339 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n338_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n342_o <= gen1_n1_ccnot1_n339 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n343_o <= gen1_n1_ccnot1_n339 (1);
  n344_o <= gen1_n1_ccnot1_n339 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n345_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n346_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n347_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n348_o <= n346_o & n347_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n349 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n348_o,
    o => gen1_n1_cnot1_o);
  n352_o <= gen1_n1_cnot1_n349 (1);
  n353_o <= gen1_n1_cnot1_n349 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n354_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n355_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n356_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n357_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n358_o <= n356_o & n357_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n359_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n360_o <= n358_o & n359_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n361 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n360_o,
    o => gen1_n1_ccnot2_o);
  n364_o <= gen1_n1_ccnot2_n361 (2);
  n365_o <= gen1_n1_ccnot2_n361 (1);
  n366_o <= gen1_n1_ccnot2_n361 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n367_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n368_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n369_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n370_o <= n368_o & n369_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n371 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n370_o,
    o => gen1_n1_cnot2_o);
  n374_o <= gen1_n1_cnot2_n371 (1);
  n375_o <= gen1_n1_cnot2_n371 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n376_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n377_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1063_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1064_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1065_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n378_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n379_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n380_o <= n378_o & n379_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n381_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n382_o <= n380_o & n381_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n383 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n382_o,
    o => gen1_n2_ccnot1_o);
  n386_o <= gen1_n2_ccnot1_n383 (2);
  n387_o <= gen1_n2_ccnot1_n383 (1);
  n388_o <= gen1_n2_ccnot1_n383 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n389_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n390_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n391_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n392_o <= n390_o & n391_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n393 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n392_o,
    o => gen1_n2_cnot1_o);
  n396_o <= gen1_n2_cnot1_n393 (1);
  n397_o <= gen1_n2_cnot1_n393 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n398_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n399_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n400_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n401_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n402_o <= n400_o & n401_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n403_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n404_o <= n402_o & n403_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n405 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n404_o,
    o => gen1_n2_ccnot2_o);
  n408_o <= gen1_n2_ccnot2_n405 (2);
  n409_o <= gen1_n2_ccnot2_n405 (1);
  n410_o <= gen1_n2_ccnot2_n405 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n411_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n412_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n413_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n414_o <= n412_o & n413_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n415 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n414_o,
    o => gen1_n2_cnot2_o);
  n418_o <= gen1_n2_cnot2_n415 (1);
  n419_o <= gen1_n2_cnot2_n415 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n420_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n421_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1066_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1067_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1068_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n422_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n423_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n424_o <= n422_o & n423_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n425_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n426_o <= n424_o & n425_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n427 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n426_o,
    o => gen1_n3_ccnot1_o);
  n430_o <= gen1_n3_ccnot1_n427 (2);
  n431_o <= gen1_n3_ccnot1_n427 (1);
  n432_o <= gen1_n3_ccnot1_n427 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n433_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n434_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n435_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n436_o <= n434_o & n435_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n437 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n436_o,
    o => gen1_n3_cnot1_o);
  n440_o <= gen1_n3_cnot1_n437 (1);
  n441_o <= gen1_n3_cnot1_n437 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n442_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n443_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n444_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n445_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n446_o <= n444_o & n445_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n447_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n448_o <= n446_o & n447_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n449 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n448_o,
    o => gen1_n3_ccnot2_o);
  n452_o <= gen1_n3_ccnot2_n449 (2);
  n453_o <= gen1_n3_ccnot2_n449 (1);
  n454_o <= gen1_n3_ccnot2_n449 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n455_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n456_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n457_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n458_o <= n456_o & n457_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n459 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n458_o,
    o => gen1_n3_cnot2_o);
  n462_o <= gen1_n3_cnot2_n459 (1);
  n463_o <= gen1_n3_cnot2_n459 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n464_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n465_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1069_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1070_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1071_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n466_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n467_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n468_o <= n466_o & n467_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n469_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n470_o <= n468_o & n469_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n471 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n470_o,
    o => gen1_n4_ccnot1_o);
  n474_o <= gen1_n4_ccnot1_n471 (2);
  n475_o <= gen1_n4_ccnot1_n471 (1);
  n476_o <= gen1_n4_ccnot1_n471 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n477_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n478_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n479_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n480_o <= n478_o & n479_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n481 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n480_o,
    o => gen1_n4_cnot1_o);
  n484_o <= gen1_n4_cnot1_n481 (1);
  n485_o <= gen1_n4_cnot1_n481 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n486_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n487_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n488_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n489_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n490_o <= n488_o & n489_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n491_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n492_o <= n490_o & n491_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n493 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n492_o,
    o => gen1_n4_ccnot2_o);
  n496_o <= gen1_n4_ccnot2_n493 (2);
  n497_o <= gen1_n4_ccnot2_n493 (1);
  n498_o <= gen1_n4_ccnot2_n493 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n499_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n500_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n501_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n502_o <= n500_o & n501_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n503 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n502_o,
    o => gen1_n4_cnot2_o);
  n506_o <= gen1_n4_cnot2_n503 (1);
  n507_o <= gen1_n4_cnot2_n503 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n508_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n509_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1072_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1073_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1074_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n510_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n511_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n512_o <= n510_o & n511_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n513_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n514_o <= n512_o & n513_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n515 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n514_o,
    o => gen1_n5_ccnot1_o);
  n518_o <= gen1_n5_ccnot1_n515 (2);
  n519_o <= gen1_n5_ccnot1_n515 (1);
  n520_o <= gen1_n5_ccnot1_n515 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n521_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n522_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n523_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n524_o <= n522_o & n523_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n525 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n524_o,
    o => gen1_n5_cnot1_o);
  n528_o <= gen1_n5_cnot1_n525 (1);
  n529_o <= gen1_n5_cnot1_n525 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n530_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n531_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n532_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n533_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n534_o <= n532_o & n533_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n535_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n536_o <= n534_o & n535_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n537 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n536_o,
    o => gen1_n5_ccnot2_o);
  n540_o <= gen1_n5_ccnot2_n537 (2);
  n541_o <= gen1_n5_ccnot2_n537 (1);
  n542_o <= gen1_n5_ccnot2_n537 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n543_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n544_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n545_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n546_o <= n544_o & n545_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n547 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n546_o,
    o => gen1_n5_cnot2_o);
  n550_o <= gen1_n5_cnot2_n547 (1);
  n551_o <= gen1_n5_cnot2_n547 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n552_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n553_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1075_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1076_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1077_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n554_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n555_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n556_o <= n554_o & n555_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n557_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n558_o <= n556_o & n557_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n559 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n558_o,
    o => gen1_n6_ccnot1_o);
  n562_o <= gen1_n6_ccnot1_n559 (2);
  n563_o <= gen1_n6_ccnot1_n559 (1);
  n564_o <= gen1_n6_ccnot1_n559 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n565_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n566_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n567_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n568_o <= n566_o & n567_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n569 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n568_o,
    o => gen1_n6_cnot1_o);
  n572_o <= gen1_n6_cnot1_n569 (1);
  n573_o <= gen1_n6_cnot1_n569 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n574_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n575_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n576_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n577_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n578_o <= n576_o & n577_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n579_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n580_o <= n578_o & n579_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n581 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n580_o,
    o => gen1_n6_ccnot2_o);
  n584_o <= gen1_n6_ccnot2_n581 (2);
  n585_o <= gen1_n6_ccnot2_n581 (1);
  n586_o <= gen1_n6_ccnot2_n581 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n587_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n588_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n589_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n590_o <= n588_o & n589_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n591 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n590_o,
    o => gen1_n6_cnot2_o);
  n594_o <= gen1_n6_cnot2_n591 (1);
  n595_o <= gen1_n6_cnot2_n591 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n596_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n597_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1078_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1079_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1080_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n598_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n599_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n600_o <= n598_o & n599_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n601_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n602_o <= n600_o & n601_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n603 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n602_o,
    o => gen1_n7_ccnot1_o);
  n606_o <= gen1_n7_ccnot1_n603 (2);
  n607_o <= gen1_n7_ccnot1_n603 (1);
  n608_o <= gen1_n7_ccnot1_n603 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n609_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n610_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n611_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n612_o <= n610_o & n611_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n613 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n612_o,
    o => gen1_n7_cnot1_o);
  n616_o <= gen1_n7_cnot1_n613 (1);
  n617_o <= gen1_n7_cnot1_n613 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n618_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n619_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n620_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n621_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n622_o <= n620_o & n621_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n623_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n624_o <= n622_o & n623_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n625 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n624_o,
    o => gen1_n7_ccnot2_o);
  n628_o <= gen1_n7_ccnot2_n625 (2);
  n629_o <= gen1_n7_ccnot2_n625 (1);
  n630_o <= gen1_n7_ccnot2_n625 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n631_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n632_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n633_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n634_o <= n632_o & n633_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n635 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n634_o,
    o => gen1_n7_cnot2_o);
  n638_o <= gen1_n7_cnot2_n635 (1);
  n639_o <= gen1_n7_cnot2_n635 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n640_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n641_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1081_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1082_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1083_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n642_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n643_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n644_o <= n642_o & n643_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n645_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n646_o <= n644_o & n645_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n647 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n646_o,
    o => gen1_n8_ccnot1_o);
  n650_o <= gen1_n8_ccnot1_n647 (2);
  n651_o <= gen1_n8_ccnot1_n647 (1);
  n652_o <= gen1_n8_ccnot1_n647 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n653_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n654_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n655_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n656_o <= n654_o & n655_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n657 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n656_o,
    o => gen1_n8_cnot1_o);
  n660_o <= gen1_n8_cnot1_n657 (1);
  n661_o <= gen1_n8_cnot1_n657 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n662_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n663_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n664_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n665_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n666_o <= n664_o & n665_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n667_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n668_o <= n666_o & n667_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n669 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n668_o,
    o => gen1_n8_ccnot2_o);
  n672_o <= gen1_n8_ccnot2_n669 (2);
  n673_o <= gen1_n8_ccnot2_n669 (1);
  n674_o <= gen1_n8_ccnot2_n669 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n675_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n676_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n677_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n678_o <= n676_o & n677_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n679 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n678_o,
    o => gen1_n8_cnot2_o);
  n682_o <= gen1_n8_cnot2_n679 (1);
  n683_o <= gen1_n8_cnot2_n679 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n684_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n685_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1084_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1085_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1086_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n686_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n687_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n688_o <= n686_o & n687_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n689_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n690_o <= n688_o & n689_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n691 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n690_o,
    o => gen1_n9_ccnot1_o);
  n694_o <= gen1_n9_ccnot1_n691 (2);
  n695_o <= gen1_n9_ccnot1_n691 (1);
  n696_o <= gen1_n9_ccnot1_n691 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n697_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n698_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n699_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n700_o <= n698_o & n699_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n701 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n700_o,
    o => gen1_n9_cnot1_o);
  n704_o <= gen1_n9_cnot1_n701 (1);
  n705_o <= gen1_n9_cnot1_n701 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n706_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n707_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n708_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n709_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n710_o <= n708_o & n709_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n711_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n712_o <= n710_o & n711_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n713 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n712_o,
    o => gen1_n9_ccnot2_o);
  n716_o <= gen1_n9_ccnot2_n713 (2);
  n717_o <= gen1_n9_ccnot2_n713 (1);
  n718_o <= gen1_n9_ccnot2_n713 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n719_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n720_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n721_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n722_o <= n720_o & n721_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n723 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n722_o,
    o => gen1_n9_cnot2_o);
  n726_o <= gen1_n9_cnot2_n723 (1);
  n727_o <= gen1_n9_cnot2_n723 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n728_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n729_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1087_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1088_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1089_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n730_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n731_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n732_o <= n730_o & n731_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n733_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n734_o <= n732_o & n733_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n735 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n734_o,
    o => gen1_n10_ccnot1_o);
  n738_o <= gen1_n10_ccnot1_n735 (2);
  n739_o <= gen1_n10_ccnot1_n735 (1);
  n740_o <= gen1_n10_ccnot1_n735 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n741_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n742_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n743_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n744_o <= n742_o & n743_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n745 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n744_o,
    o => gen1_n10_cnot1_o);
  n748_o <= gen1_n10_cnot1_n745 (1);
  n749_o <= gen1_n10_cnot1_n745 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n750_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n751_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n752_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n753_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n754_o <= n752_o & n753_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n755_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n756_o <= n754_o & n755_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n757 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n756_o,
    o => gen1_n10_ccnot2_o);
  n760_o <= gen1_n10_ccnot2_n757 (2);
  n761_o <= gen1_n10_ccnot2_n757 (1);
  n762_o <= gen1_n10_ccnot2_n757 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n763_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n764_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n765_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n766_o <= n764_o & n765_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n767 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n766_o,
    o => gen1_n10_cnot2_o);
  n770_o <= gen1_n10_cnot2_n767 (1);
  n771_o <= gen1_n10_cnot2_n767 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n772_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n773_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1090_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1091_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1092_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n774_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n775_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n776_o <= n774_o & n775_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n777_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n778_o <= n776_o & n777_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n779 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n778_o,
    o => gen1_n11_ccnot1_o);
  n782_o <= gen1_n11_ccnot1_n779 (2);
  n783_o <= gen1_n11_ccnot1_n779 (1);
  n784_o <= gen1_n11_ccnot1_n779 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n785_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n786_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n787_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n788_o <= n786_o & n787_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n789 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n788_o,
    o => gen1_n11_cnot1_o);
  n792_o <= gen1_n11_cnot1_n789 (1);
  n793_o <= gen1_n11_cnot1_n789 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n794_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n795_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n796_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n797_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n798_o <= n796_o & n797_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n799_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n800_o <= n798_o & n799_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n801 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n800_o,
    o => gen1_n11_ccnot2_o);
  n804_o <= gen1_n11_ccnot2_n801 (2);
  n805_o <= gen1_n11_ccnot2_n801 (1);
  n806_o <= gen1_n11_ccnot2_n801 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n807_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n808_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n809_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n810_o <= n808_o & n809_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n811 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n810_o,
    o => gen1_n11_cnot2_o);
  n814_o <= gen1_n11_cnot2_n811 (1);
  n815_o <= gen1_n11_cnot2_n811 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n816_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n817_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1093_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1094_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1095_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n818_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n819_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n820_o <= n818_o & n819_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n821_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n822_o <= n820_o & n821_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n823 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n822_o,
    o => gen1_n12_ccnot1_o);
  n826_o <= gen1_n12_ccnot1_n823 (2);
  n827_o <= gen1_n12_ccnot1_n823 (1);
  n828_o <= gen1_n12_ccnot1_n823 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n829_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n830_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n831_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n832_o <= n830_o & n831_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n833 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n832_o,
    o => gen1_n12_cnot1_o);
  n836_o <= gen1_n12_cnot1_n833 (1);
  n837_o <= gen1_n12_cnot1_n833 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n838_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n839_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n840_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n841_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n842_o <= n840_o & n841_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n843_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n844_o <= n842_o & n843_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n845 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n844_o,
    o => gen1_n12_ccnot2_o);
  n848_o <= gen1_n12_ccnot2_n845 (2);
  n849_o <= gen1_n12_ccnot2_n845 (1);
  n850_o <= gen1_n12_ccnot2_n845 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n851_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n852_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n853_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n854_o <= n852_o & n853_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n855 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n854_o,
    o => gen1_n12_cnot2_o);
  n858_o <= gen1_n12_cnot2_n855 (1);
  n859_o <= gen1_n12_cnot2_n855 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n860_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n861_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1096_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1097_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1098_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n862_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n863_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n864_o <= n862_o & n863_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n865_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n866_o <= n864_o & n865_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n867 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n866_o,
    o => gen1_n13_ccnot1_o);
  n870_o <= gen1_n13_ccnot1_n867 (2);
  n871_o <= gen1_n13_ccnot1_n867 (1);
  n872_o <= gen1_n13_ccnot1_n867 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n873_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n874_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n875_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n876_o <= n874_o & n875_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n877 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n876_o,
    o => gen1_n13_cnot1_o);
  n880_o <= gen1_n13_cnot1_n877 (1);
  n881_o <= gen1_n13_cnot1_n877 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n882_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n883_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n884_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n885_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n886_o <= n884_o & n885_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n887_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n888_o <= n886_o & n887_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n889 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n888_o,
    o => gen1_n13_ccnot2_o);
  n892_o <= gen1_n13_ccnot2_n889 (2);
  n893_o <= gen1_n13_ccnot2_n889 (1);
  n894_o <= gen1_n13_ccnot2_n889 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n895_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n896_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n897_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n898_o <= n896_o & n897_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n899 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n898_o,
    o => gen1_n13_cnot2_o);
  n902_o <= gen1_n13_cnot2_n899 (1);
  n903_o <= gen1_n13_cnot2_n899 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n904_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n905_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1099_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1100_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1101_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n906_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n907_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n908_o <= n906_o & n907_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n909_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n910_o <= n908_o & n909_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n911 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n910_o,
    o => gen1_n14_ccnot1_o);
  n914_o <= gen1_n14_ccnot1_n911 (2);
  n915_o <= gen1_n14_ccnot1_n911 (1);
  n916_o <= gen1_n14_ccnot1_n911 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n917_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n918_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n919_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n920_o <= n918_o & n919_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n921 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n920_o,
    o => gen1_n14_cnot1_o);
  n924_o <= gen1_n14_cnot1_n921 (1);
  n925_o <= gen1_n14_cnot1_n921 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n926_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n927_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n928_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n929_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n930_o <= n928_o & n929_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n931_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n932_o <= n930_o & n931_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n933 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n932_o,
    o => gen1_n14_ccnot2_o);
  n936_o <= gen1_n14_ccnot2_n933 (2);
  n937_o <= gen1_n14_ccnot2_n933 (1);
  n938_o <= gen1_n14_ccnot2_n933 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n939_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n940_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n941_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n942_o <= n940_o & n941_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n943 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n942_o,
    o => gen1_n14_cnot2_o);
  n946_o <= gen1_n14_cnot2_n943 (1);
  n947_o <= gen1_n14_cnot2_n943 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n948_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n949_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1102_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1103_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1104_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n950_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n951_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n952_o <= n950_o & n951_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n953_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n954_o <= n952_o & n953_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n955 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n954_o,
    o => gen1_n15_ccnot1_o);
  n958_o <= gen1_n15_ccnot1_n955 (2);
  n959_o <= gen1_n15_ccnot1_n955 (1);
  n960_o <= gen1_n15_ccnot1_n955 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n961_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n962_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n963_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n964_o <= n962_o & n963_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n965 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n964_o,
    o => gen1_n15_cnot1_o);
  n968_o <= gen1_n15_cnot1_n965 (1);
  n969_o <= gen1_n15_cnot1_n965 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n970_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n971_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n972_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n973_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n974_o <= n972_o & n973_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n975_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n976_o <= n974_o & n975_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n977 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n976_o,
    o => gen1_n15_ccnot2_o);
  n980_o <= gen1_n15_ccnot2_n977 (2);
  n981_o <= gen1_n15_ccnot2_n977 (1);
  n982_o <= gen1_n15_ccnot2_n977 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n983_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n984_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n985_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n986_o <= n984_o & n985_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n987 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n986_o,
    o => gen1_n15_cnot2_o);
  n990_o <= gen1_n15_cnot2_n987 (1);
  n991_o <= gen1_n15_cnot2_n987 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n992_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n993_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n1105_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n1106_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n1107_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n994_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n995_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n996_o <= n994_o & n995_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n997_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n998_o <= n996_o & n997_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n999 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n998_o,
    o => gen1_n16_ccnot1_o);
  n1002_o <= gen1_n16_ccnot1_n999 (2);
  n1003_o <= gen1_n16_ccnot1_n999 (1);
  n1004_o <= gen1_n16_ccnot1_n999 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1005_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1006_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1007_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1008_o <= n1006_o & n1007_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1009 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1008_o,
    o => gen1_n16_cnot1_o);
  n1012_o <= gen1_n16_cnot1_n1009 (1);
  n1013_o <= gen1_n16_cnot1_n1009 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1014_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1015_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1016_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1017_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1018_o <= n1016_o & n1017_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1019_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1020_o <= n1018_o & n1019_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1021 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1020_o,
    o => gen1_n16_ccnot2_o);
  n1024_o <= gen1_n16_ccnot2_n1021 (2);
  n1025_o <= gen1_n16_ccnot2_n1021 (1);
  n1026_o <= gen1_n16_ccnot2_n1021 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1027_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1028_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1029_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1030_o <= n1028_o & n1029_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1031 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1030_o,
    o => gen1_n16_cnot2_o);
  n1034_o <= gen1_n16_cnot2_n1031 (1);
  n1035_o <= gen1_n16_cnot2_n1031 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1036_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1037_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1038_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1039_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1040_o <= n1038_o & n1039_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1041 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1040_o,
    o => cnoteb_o);
  n1044_o <= cnoteb_n1041 (1);
  n1045_o <= cnoteb_n1041 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1046_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1047_o <= n1046_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1048 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1047_o,
    o => cnotea_o);
  n1051_o <= cnotea_n1048 (1);
  n1052_o <= cnotea_n1048 (0);
  n1053_o <= n1051_o & a_s;
  n1054_o <= n1044_o & b_s;
  n1055_o <= n1052_o & s_s;
  n1056_o <= n1034_o & n990_o & n946_o & n902_o & n858_o & n814_o & n770_o & n726_o & n682_o & n638_o & n594_o & n550_o & n506_o & n462_o & n418_o & n374_o & n331_o;
  n1057_o <= n1036_o & n992_o & n948_o & n904_o & n860_o & n816_o & n772_o & n728_o & n684_o & n640_o & n596_o & n552_o & n508_o & n464_o & n420_o & n376_o & n332_o;
  n1058_o <= n1035_o & n991_o & n947_o & n903_o & n859_o & n815_o & n771_o & n727_o & n683_o & n639_o & n595_o & n551_o & n507_o & n463_o & n419_o & n375_o & n324_o;
  n1059_o <= n1037_o & n993_o & n949_o & n905_o & n861_o & n817_o & n773_o & n729_o & n685_o & n641_o & n597_o & n553_o & n509_o & n465_o & n421_o & n377_o & n333_o;
  n1060_o <= n344_o & n343_o & n342_o & n345_o;
  n1061_o <= n355_o & n353_o & n352_o & n354_o;
  n1062_o <= n366_o & n365_o & n367_o & n364_o;
  n1063_o <= n388_o & n387_o & n386_o & n389_o;
  n1064_o <= n399_o & n397_o & n396_o & n398_o;
  n1065_o <= n410_o & n409_o & n411_o & n408_o;
  n1066_o <= n432_o & n431_o & n430_o & n433_o;
  n1067_o <= n443_o & n441_o & n440_o & n442_o;
  n1068_o <= n454_o & n453_o & n455_o & n452_o;
  n1069_o <= n476_o & n475_o & n474_o & n477_o;
  n1070_o <= n487_o & n485_o & n484_o & n486_o;
  n1071_o <= n498_o & n497_o & n499_o & n496_o;
  n1072_o <= n520_o & n519_o & n518_o & n521_o;
  n1073_o <= n531_o & n529_o & n528_o & n530_o;
  n1074_o <= n542_o & n541_o & n543_o & n540_o;
  n1075_o <= n564_o & n563_o & n562_o & n565_o;
  n1076_o <= n575_o & n573_o & n572_o & n574_o;
  n1077_o <= n586_o & n585_o & n587_o & n584_o;
  n1078_o <= n608_o & n607_o & n606_o & n609_o;
  n1079_o <= n619_o & n617_o & n616_o & n618_o;
  n1080_o <= n630_o & n629_o & n631_o & n628_o;
  n1081_o <= n652_o & n651_o & n650_o & n653_o;
  n1082_o <= n663_o & n661_o & n660_o & n662_o;
  n1083_o <= n674_o & n673_o & n675_o & n672_o;
  n1084_o <= n696_o & n695_o & n694_o & n697_o;
  n1085_o <= n707_o & n705_o & n704_o & n706_o;
  n1086_o <= n718_o & n717_o & n719_o & n716_o;
  n1087_o <= n740_o & n739_o & n738_o & n741_o;
  n1088_o <= n751_o & n749_o & n748_o & n750_o;
  n1089_o <= n762_o & n761_o & n763_o & n760_o;
  n1090_o <= n784_o & n783_o & n782_o & n785_o;
  n1091_o <= n795_o & n793_o & n792_o & n794_o;
  n1092_o <= n806_o & n805_o & n807_o & n804_o;
  n1093_o <= n828_o & n827_o & n826_o & n829_o;
  n1094_o <= n839_o & n837_o & n836_o & n838_o;
  n1095_o <= n850_o & n849_o & n851_o & n848_o;
  n1096_o <= n872_o & n871_o & n870_o & n873_o;
  n1097_o <= n883_o & n881_o & n880_o & n882_o;
  n1098_o <= n894_o & n893_o & n895_o & n892_o;
  n1099_o <= n916_o & n915_o & n914_o & n917_o;
  n1100_o <= n927_o & n925_o & n924_o & n926_o;
  n1101_o <= n938_o & n937_o & n939_o & n936_o;
  n1102_o <= n960_o & n959_o & n958_o & n961_o;
  n1103_o <= n971_o & n969_o & n968_o & n970_o;
  n1104_o <= n982_o & n981_o & n983_o & n980_o;
  n1105_o <= n1004_o & n1003_o & n1002_o & n1005_o;
  n1106_o <= n1015_o & n1013_o & n1012_o & n1014_o;
  n1107_o <= n1026_o & n1025_o & n1027_o & n1024_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n202_o : std_logic_vector (17 downto 0);
  signal add1_n203 : std_logic_vector (17 downto 0);
  signal add1_n204 : std_logic_vector (17 downto 0);
  signal add1_n205 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n212_o : std_logic;
  signal addsub_n213 : std_logic;
  signal addsub_n214 : std_logic_vector (17 downto 0);
  signal addsub_n215 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n222_o : std_logic;
  signal cnotr1_n223 : std_logic;
  signal cnotr1_n224 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n229_o : std_logic;
  signal cnotr2_n230 : std_logic;
  signal cnotr2_n231 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n236_o : std_logic;
  signal n237_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n238 : std_logic;
  signal gen0_cnotr3_n239 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n244_o : std_logic_vector (14 downto 0);
  signal n245_o : std_logic;
  signal n246_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n247 : std_logic;
  signal gen0_cnotr4_n248 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n253_o : std_logic_vector (14 downto 0);
  signal n254_o : std_logic_vector (1 downto 0);
  signal n255_o : std_logic_vector (16 downto 0);
  signal n256_o : std_logic;
  signal gen0_cnotr5_n257 : std_logic;
  signal gen0_cnotr5_n258 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n263_o : std_logic_vector (14 downto 0);
  signal n264_o : std_logic_vector (1 downto 0);
  signal n265_o : std_logic;
  signal n266_o : std_logic_vector (15 downto 0);
  signal n267_o : std_logic_vector (16 downto 0);
  signal add2_n268 : std_logic_vector (16 downto 0);
  signal add2_n269 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal n277_o : std_logic;
  signal n278_o : std_logic;
  signal cnotr6_n279 : std_logic;
  signal cnotr6_n280 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n285_o : std_logic;
  signal n286_o : std_logic_vector (15 downto 0);
  signal cnotr7_n287 : std_logic;
  signal cnotr7_n288 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n293_o : std_logic;
  signal alut1_n294 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n297 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n300_o : std_logic_vector (20 downto 0);
  signal n301_o : std_logic_vector (16 downto 0);
  signal n302_o : std_logic_vector (17 downto 0);
  signal n303_o : std_logic_vector (17 downto 0);
  signal n304_o : std_logic_vector (17 downto 0);
  signal n305_o : std_logic_vector (5 downto 0);
begin
  g <= n300_o;
  a_out <= add2_n269;
  c_out <= n301_o;
  x_out <= add1_n205;
  y_out <= addsub_n215;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n203; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n302_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n303_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n224; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n204; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n231; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n304_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n305_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n294; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n280; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n268; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n297; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n248; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n267_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n202_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n203 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n204 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n205 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n202_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n212_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n213 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n214 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n215 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n212_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n222_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n223 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n224 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n222_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n229_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n230 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n231 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n229_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n236_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n237_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n238 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n239 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n236_o,
    i => n237_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n244_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n245_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n246_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n247 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n248 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n245_o,
    i => n246_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n253_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n254_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n255_o <= n253_o & n254_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n256_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n257 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n258 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n256_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n263_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n264_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n265_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n266_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n267_o <= n265_o & n266_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n268 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n269 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n274_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n275_o <= not n274_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n276_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n277_o <= not n276_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n278_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n279 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n280 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n278_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n285_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n286_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n287 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n288 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n285_o,
    i => n286_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n293_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n294 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n297 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n300_o <= n264_o & addsub_n214 & cnotr7_n287;
  n301_o <= cnotr7_n288 & n293_o;
  n302_o <= gen0_cnotr5_n258 & gen0_cnotr5_n257 & n263_o;
  n303_o <= gen0_cnotr3_n239 & gen0_cnotr3_n238 & n244_o;
  n304_o <= gen0_cnotr4_n247 & n255_o;
  n305_o <= n277_o & addsub_n213 & cnotr6_n279 & cnotr2_n230 & cnotr1_n223 & n275_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n92_o : std_logic_vector (17 downto 0);
  signal add1_n93 : std_logic_vector (17 downto 0);
  signal add1_n94 : std_logic_vector (17 downto 0);
  signal add1_n95 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n102_o : std_logic;
  signal addsub_n103 : std_logic;
  signal addsub_n104 : std_logic_vector (17 downto 0);
  signal addsub_n105 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n112_o : std_logic;
  signal cnotr1_n113 : std_logic;
  signal cnotr1_n114 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n119_o : std_logic;
  signal cnotr2_n120 : std_logic;
  signal cnotr2_n121 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n126_o : std_logic;
  signal n127_o : std_logic;
  signal gen0_cnotr3_n128 : std_logic;
  signal gen0_cnotr3_n129 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n134_o : std_logic_vector (15 downto 0);
  signal n135_o : std_logic;
  signal n136_o : std_logic;
  signal gen0_cnotr4_n137 : std_logic;
  signal gen0_cnotr4_n138 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n143_o : std_logic_vector (15 downto 0);
  signal n144_o : std_logic;
  signal n145_o : std_logic_vector (16 downto 0);
  signal n146_o : std_logic;
  signal gen0_cnotr5_n147 : std_logic;
  signal gen0_cnotr5_n148 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n153_o : std_logic_vector (15 downto 0);
  signal n154_o : std_logic;
  signal n155_o : std_logic;
  signal n156_o : std_logic_vector (15 downto 0);
  signal n157_o : std_logic_vector (16 downto 0);
  signal add2_n158 : std_logic_vector (16 downto 0);
  signal add2_n159 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n164_o : std_logic;
  signal n165_o : std_logic;
  signal n166_o : std_logic;
  signal n167_o : std_logic;
  signal n168_o : std_logic;
  signal cnotr6_n169 : std_logic;
  signal cnotr6_n170 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n175_o : std_logic;
  signal n176_o : std_logic_vector (15 downto 0);
  signal cnotr7_n177 : std_logic;
  signal cnotr7_n178 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n183_o : std_logic;
  signal alut1_n184 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n187 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n190_o : std_logic_vector (19 downto 0);
  signal n191_o : std_logic_vector (16 downto 0);
  signal n192_o : std_logic_vector (17 downto 0);
  signal n193_o : std_logic_vector (17 downto 0);
  signal n194_o : std_logic_vector (17 downto 0);
  signal n195_o : std_logic_vector (5 downto 0);
begin
  g <= n190_o;
  a_out <= add2_n159;
  c_out <= n191_o;
  x_out <= add1_n95;
  y_out <= addsub_n105;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n93; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n192_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n193_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n114; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n94; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n121; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n194_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n195_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n184; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n170; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n158; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n187; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n138; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n157_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n92_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n93 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n94 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n95 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n92_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n102_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n103 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n104 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n105 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n102_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n112_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n113 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n114 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n112_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n119_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n120 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n121 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n119_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n126_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n127_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n128 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n129 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n126_o,
    i => n127_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n134_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n135_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n136_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n137 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n138 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n135_o,
    i => n136_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n143_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n144_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n145_o <= n143_o & n144_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n146_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n147 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n148 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n146_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n153_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n154_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n155_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n156_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n157_o <= n155_o & n156_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n158 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n159 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n164_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n165_o <= not n164_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n166_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n167_o <= not n166_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n168_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n169 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n170 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n168_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n175_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n176_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n177 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n178 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n175_o,
    i => n176_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n183_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n184 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n187 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n190_o <= n154_o & addsub_n104 & cnotr7_n177;
  n191_o <= cnotr7_n178 & n183_o;
  n192_o <= gen0_cnotr5_n148 & gen0_cnotr5_n147 & n153_o;
  n193_o <= gen0_cnotr3_n129 & gen0_cnotr3_n128 & n134_o;
  n194_o <= gen0_cnotr4_n137 & n145_o;
  n195_o <= n167_o & addsub_n103 & cnotr6_n169 & cnotr2_n120 & cnotr1_n113 & n165_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_2;

architecture rtl of inith_lookup_17_2 is
  signal n62_o : std_logic;
  signal n63_o : std_logic;
  signal n64_o : std_logic;
  signal n65_o : std_logic;
  signal n66_o : std_logic;
  signal n67_o : std_logic;
  signal n68_o : std_logic;
  signal n69_o : std_logic;
  signal n70_o : std_logic;
  signal n71_o : std_logic;
  signal n72_o : std_logic;
  signal n73_o : std_logic;
  signal n74_o : std_logic;
  signal n75_o : std_logic;
  signal n76_o : std_logic;
  signal n77_o : std_logic;
  signal n78_o : std_logic;
  signal n79_o : std_logic;
  signal n80_o : std_logic;
  signal n81_o : std_logic;
  signal n82_o : std_logic;
  signal n83_o : std_logic;
  signal n84_o : std_logic;
  signal n85_o : std_logic;
  signal n86_o : std_logic_vector (16 downto 0);
begin
  o <= n86_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n62_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n63_o <= not n62_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n64_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n65_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n66_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n67_o <= not n66_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n68_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n69_o <= not n68_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n70_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n71_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n72_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n73_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n74_o <= not n73_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n75_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n76_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n77_o <= not n76_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n78_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n79_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n80_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n81_o <= not n80_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n82_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n83_o <= not n82_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n84_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n85_o <= i (0);
  -- vhdl_source/cordich.vhdl:18:16
  n86_o <= n63_o & n64_o & n65_o & n67_o & n69_o & n70_o & n71_o & n72_o & n74_o & n75_o & n77_o & n78_o & n79_o & n81_o & n83_o & n84_o & n85_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (60 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (60 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (50 downto 0);
  signal as : std_logic_vector (50 downto 0);
  signal xs : std_logic_vector (53 downto 0);
  signal ys : std_logic_vector (53 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n56_o : std_logic_vector (60 downto 0);
  signal n57_o : std_logic_vector (50 downto 0);
  signal n58_o : std_logic_vector (50 downto 0);
  signal n59_o : std_logic_vector (53 downto 0);
  signal n60_o : std_logic_vector (53 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n56_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n57_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n58_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n59_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n60_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_2 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  n56_o <= (19 downto 0 => 'Z') & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n57_o <= gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n58_o <= gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n59_o <= gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n60_o <= gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
