#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Thu Mar 27 20:57:46 2025
# Process ID         : 149386
# Current directory  : /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1
# Command line       : vivado -log test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_wrapper.tcl -notrace
# Log file           : /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1/test_wrapper.vdi
# Journal file       : /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1/vivado.jou
# Running On         : GoodKook-Skull
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8809G CPU @ 3.10GHz
# CPU Frequency      : 3095.999 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 25205 MB
# Swap memory        : 6442 MB
# Total Virtual      : 31648 MB
# Available Virtual  : 27529 MB
#-----------------------------------------------------------
source test_wrapper.tcl -notrace
Command: link_design -top test_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Removing all libraries
analyzing package 'attributes'
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:876]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:887]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:898]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:909]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:920]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:931]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:942]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:953]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:964]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:975]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:986]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:997]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1008]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1019]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1030]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1041]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1052]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1063]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1074]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1085]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1096]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1107]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1118]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1129]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1140]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1151]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1162]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1173]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1184]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1195]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1206]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1217]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1228]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1239]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1250]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1261]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1272]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1294]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1305]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1316]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1327]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1338]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1349]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1360]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1371]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1382]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1393]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '1'bx' specified for property 'INIT'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1591]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1662]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1667]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1672]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1677]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1682]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1687]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1692]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1697]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1702]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1707]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1712]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1717]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1722]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1727]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1732]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1737]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1742]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1747]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1752]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1757]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1762]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1767]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value '32'b00000000000000000000000000000001' specified for property 'keep'. Expecting type 'string' with possible values of 'true,false,yes,no,1,0'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/synthesis/test_wrapper.v:1772]
Resolution: Please check the value of the property and set to a correct value.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.676 ; gain = 0.000 ; free physical = 15850 ; free virtual = 25857
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goodkook/ETRI050_DesignKit/devel/PSCE_API/Board/A7_100T/constraints/Arty-A7-100-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_LED'. [/home/goodkook/ETRI050_DesignKit/devel/PSCE_API/Board/A7_100T/constraints/Arty-A7-100-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/goodkook/ETRI050_DesignKit/devel/PSCE_API/Board/A7_100T/constraints/Arty-A7-100-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IO_Req'. [/home/goodkook/ETRI050_DesignKit/devel/PSCE_API/Board/A7_100T/constraints/Arty-A7-100-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/goodkook/ETRI050_DesignKit/devel/PSCE_API/Board/A7_100T/constraints/Arty-A7-100-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/goodkook/ETRI050_DesignKit/devel/PSCE_API/Board/A7_100T/constraints/Arty-A7-100-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1602.207 ; gain = 0.000 ; free physical = 15755 ; free virtual = 25751
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 2 Warnings, 73 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 1706.715 ; gain = 104.508 ; free physical = 15658 ; free virtual = 25654

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e8b38118

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2135.668 ; gain = 428.953 ; free physical = 15242 ; free virtual = 25238

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e8b38118

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.590 ; gain = 0.000 ; free physical = 14915 ; free virtual = 24911

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e8b38118

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.590 ; gain = 0.000 ; free physical = 14915 ; free virtual = 24911
Phase 1 Initialization | Checksum: 1e8b38118

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.590 ; gain = 0.000 ; free physical = 14915 ; free virtual = 24911

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e8b38118

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2480.590 ; gain = 0.000 ; free physical = 14917 ; free virtual = 24913

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e8b38118

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2480.590 ; gain = 0.000 ; free physical = 14909 ; free virtual = 24905
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e8b38118

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2480.590 ; gain = 0.000 ; free physical = 14909 ; free virtual = 24905

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e8b38118

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2480.590 ; gain = 0.000 ; free physical = 14909 ; free virtual = 24905
Retarget | Checksum: 1e8b38118
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1edc763df

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2480.590 ; gain = 0.000 ; free physical = 14909 ; free virtual = 24905
Constant propagation | Checksum: 1edc763df
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 3 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.590 ; gain = 0.000 ; free physical = 14908 ; free virtual = 24905
Phase 5 Sweep | Checksum: 3098075ab

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2480.590 ; gain = 0.000 ; free physical = 14908 ; free virtual = 24905
Sweep | Checksum: 3098075ab
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 3098075ab

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2512.605 ; gain = 32.016 ; free physical = 14908 ; free virtual = 24905
BUFG optimization | Checksum: 3098075ab
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 3098075ab

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2512.605 ; gain = 32.016 ; free physical = 14908 ; free virtual = 24905
Shift Register Optimization | Checksum: 3098075ab
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 3098075ab

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2512.605 ; gain = 32.016 ; free physical = 14908 ; free virtual = 24905
Post Processing Netlist | Checksum: 3098075ab
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2efc60810

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2512.605 ; gain = 32.016 ; free physical = 14908 ; free virtual = 24904

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.605 ; gain = 0.000 ; free physical = 14908 ; free virtual = 24904
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2efc60810

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2512.605 ; gain = 32.016 ; free physical = 14908 ; free virtual = 24904
Phase 9 Finalization | Checksum: 2efc60810

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2512.605 ; gain = 32.016 ; free physical = 14908 ; free virtual = 24904
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               3  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2efc60810

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2512.605 ; gain = 32.016 ; free physical = 14908 ; free virtual = 24904

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2efc60810

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.605 ; gain = 0.000 ; free physical = 14908 ; free virtual = 24904

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2efc60810

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.605 ; gain = 0.000 ; free physical = 14908 ; free virtual = 24904

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.605 ; gain = 0.000 ; free physical = 14908 ; free virtual = 24904
Ending Netlist Obfuscation Task | Checksum: 2efc60810

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2512.605 ; gain = 0.000 ; free physical = 14908 ; free virtual = 24904
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 2 Warnings, 73 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2512.605 ; gain = 910.398 ; free physical = 14908 ; free virtual = 24904
INFO: [Vivado 12-24828] Executing command : report_drc -file test_wrapper_drc_opted.rpt -pb test_wrapper_drc_opted.pb -rpx test_wrapper_drc_opted.rpx
Command: report_drc -file test_wrapper_drc_opted.rpt -pb test_wrapper_drc_opted.pb -rpx test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1/test_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.605 ; gain = 0.000 ; free physical = 14873 ; free virtual = 24869
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.605 ; gain = 0.000 ; free physical = 14873 ; free virtual = 24869
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.605 ; gain = 0.000 ; free physical = 14875 ; free virtual = 24871
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2512.605 ; gain = 0.000 ; free physical = 14874 ; free virtual = 24871
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.605 ; gain = 0.000 ; free physical = 14874 ; free virtual = 24871
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.605 ; gain = 0.000 ; free physical = 14874 ; free virtual = 24870
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2512.605 ; gain = 0.000 ; free physical = 14874 ; free virtual = 24870
INFO: [Common 17-1381] The checkpoint '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1/test_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2581.250 ; gain = 0.000 ; free physical = 14810 ; free virtual = 24806
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2126638dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2581.250 ; gain = 0.000 ; free physical = 14810 ; free virtual = 24806
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2581.250 ; gain = 0.000 ; free physical = 14810 ; free virtual = 24806

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12f4162e2

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2613.266 ; gain = 32.016 ; free physical = 14800 ; free virtual = 24796

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 133346c2f

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14802 ; free virtual = 24798

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 133346c2f

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14802 ; free virtual = 24798
Phase 1 Placer Initialization | Checksum: 133346c2f

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14802 ; free virtual = 24798

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 225e81c88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14796 ; free virtual = 24793

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18ec06d5f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14793 ; free virtual = 24789

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18ec06d5f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14795 ; free virtual = 24791

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 13e35bb38

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14796 ; free virtual = 24792

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1440e976c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14800 ; free virtual = 24796

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 18 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 9 nets or LUTs. Breaked 0 LUT, combined 9 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14802 ; free virtual = 24798

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              9  |                     9  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              9  |                     9  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1d7cd84d0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14802 ; free virtual = 24798
Phase 2.5 Global Place Phase2 | Checksum: 1b78d6eff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14796 ; free virtual = 24792
Phase 2 Global Placement | Checksum: 1b78d6eff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14796 ; free virtual = 24792

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ef19cf93

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14798 ; free virtual = 24794

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a873bded

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14796 ; free virtual = 24792

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22baff3b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14796 ; free virtual = 24792

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16c4dbb1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14796 ; free virtual = 24792

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dc2096e2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14784 ; free virtual = 24781

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dc2096e2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14784 ; free virtual = 24781

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21bc2e03a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14784 ; free virtual = 24781
Phase 3 Detail Placement | Checksum: 21bc2e03a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14784 ; free virtual = 24781

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17e6fe2c4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=496.608 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1065e0b95

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14786 ; free virtual = 24783
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24fb901f9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14786 ; free virtual = 24783
Phase 4.1.1.1 BUFG Insertion | Checksum: 17e6fe2c4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14786 ; free virtual = 24783

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=496.608. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d878e5a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14786 ; free virtual = 24783

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14786 ; free virtual = 24783
Phase 4.1 Post Commit Optimization | Checksum: 1d878e5a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14786 ; free virtual = 24783

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d878e5a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14786 ; free virtual = 24783

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d878e5a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14786 ; free virtual = 24782
Phase 4.3 Placer Reporting | Checksum: 1d878e5a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14786 ; free virtual = 24782

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14786 ; free virtual = 24782

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14786 ; free virtual = 24782
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25b491709

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14786 ; free virtual = 24782
Ending Placer Task | Checksum: 1f5296426

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2645.281 ; gain = 64.031 ; free physical = 14786 ; free virtual = 24782
63 Infos, 2 Warnings, 73 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14776 ; free virtual = 24773
INFO: [Vivado 12-24828] Executing command : report_utilization -file test_wrapper_utilization_placed.rpt -pb test_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14780 ; free virtual = 24777
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14784 ; free virtual = 24781
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14784 ; free virtual = 24781
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14784 ; free virtual = 24781
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14784 ; free virtual = 24781
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14784 ; free virtual = 24781
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14784 ; free virtual = 24781
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14784 ; free virtual = 24781
INFO: [Common 17-1381] The checkpoint '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1/test_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14776 ; free virtual = 24773
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 496.608 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 2 Warnings, 73 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14777 ; free virtual = 24774
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14769 ; free virtual = 24766
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14769 ; free virtual = 24766
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14768 ; free virtual = 24765
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14768 ; free virtual = 24765
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14768 ; free virtual = 24766
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2645.281 ; gain = 0.000 ; free physical = 14768 ; free virtual = 24766
INFO: [Common 17-1381] The checkpoint '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1/test_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a39f46cc ConstDB: 0 ShapeSum: 9fb7bdc4 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 6c115798 | NumContArr: dbdd919c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2cd40de6e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2765.402 ; gain = 120.121 ; free physical = 14613 ; free virtual = 24610

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2cd40de6e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2765.402 ; gain = 120.121 ; free physical = 14613 ; free virtual = 24610

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2cd40de6e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2765.402 ; gain = 120.121 ; free physical = 14613 ; free virtual = 24610
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b01797af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2795.605 ; gain = 150.324 ; free physical = 14585 ; free virtual = 24582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=496.628| TNS=0.000  | WHS=-0.379 | THS=-7.061 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 116
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 116
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1acc648be

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14582 ; free virtual = 24579

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1acc648be

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14582 ; free virtual = 24579

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e0a9a189

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14581 ; free virtual = 24578
Phase 4 Initial Routing | Checksum: 1e0a9a189

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14581 ; free virtual = 24578

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=495.393| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 28679e045

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14579 ; free virtual = 24576
Phase 5 Rip-up And Reroute | Checksum: 28679e045

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14579 ; free virtual = 24576

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 28679e045

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14579 ; free virtual = 24576

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 28679e045

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14579 ; free virtual = 24576
Phase 6 Delay and Skew Optimization | Checksum: 28679e045

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14579 ; free virtual = 24576

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=495.489| TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 22e6dbf72

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14579 ; free virtual = 24576
Phase 7 Post Hold Fix | Checksum: 22e6dbf72

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14579 ; free virtual = 24576

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0456108 %
  Global Horizontal Routing Utilization  = 0.0394288 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 22e6dbf72

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14579 ; free virtual = 24576

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 22e6dbf72

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14575 ; free virtual = 24572

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24bfc7c21

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14575 ; free virtual = 24572

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24bfc7c21

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14575 ; free virtual = 24572

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=495.489| TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 24bfc7c21

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14575 ; free virtual = 24572
Total Elapsed time in route_design: 24.15 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 18b355510

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14575 ; free virtual = 24572
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 18b355510

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14575 ; free virtual = 24572

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 2 Warnings, 73 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2800.574 ; gain = 155.293 ; free physical = 14575 ; free virtual = 24572
INFO: [Vivado 12-24828] Executing command : report_drc -file test_wrapper_drc_routed.rpt -pb test_wrapper_drc_routed.pb -rpx test_wrapper_drc_routed.rpx
Command: report_drc -file test_wrapper_drc_routed.rpt -pb test_wrapper_drc_routed.pb -rpx test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1/test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file test_wrapper_methodology_drc_routed.rpt -pb test_wrapper_methodology_drc_routed.pb -rpx test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file test_wrapper_methodology_drc_routed.rpt -pb test_wrapper_methodology_drc_routed.pb -rpx test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1/test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file test_wrapper_timing_summary_routed.rpt -pb test_wrapper_timing_summary_routed.pb -rpx test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file test_wrapper_route_status.rpt -pb test_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file test_wrapper_bus_skew_routed.rpt -pb test_wrapper_bus_skew_routed.pb -rpx test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file test_wrapper_power_routed.rpt -pb test_wrapper_power_summary_routed.pb -rpx test_wrapper_power_routed.rpx
Command: report_power -file test_wrapper_power_routed.rpt -pb test_wrapper_power_summary_routed.pb -rpx test_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 2 Warnings, 73 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file test_wrapper_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.613 ; gain = 0.000 ; free physical = 14468 ; free virtual = 24466
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2934.613 ; gain = 0.000 ; free physical = 14468 ; free virtual = 24466
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.613 ; gain = 0.000 ; free physical = 14468 ; free virtual = 24466
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2934.613 ; gain = 0.000 ; free physical = 14468 ; free virtual = 24466
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.613 ; gain = 0.000 ; free physical = 14468 ; free virtual = 24466
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.613 ; gain = 0.000 ; free physical = 14468 ; free virtual = 24466
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2934.613 ; gain = 0.000 ; free physical = 14468 ; free virtual = 24466
INFO: [Common 17-1381] The checkpoint '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1/test_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Mar 27 20:58:37 2025...
#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Thu Mar 27 20:58:47 2025
# Process ID         : 154982
# Current directory  : /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1
# Command line       : vivado -log test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_wrapper.tcl -notrace
# Log file           : /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1/test_wrapper.vdi
# Journal file       : /home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-1_Vitis-HLS_basic_loop/emulation/PSCE-TRANS/Xilinx/test_wrapper/test_wrapper.runs/impl_1/vivado.jou
# Running On         : GoodKook-Skull
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8809G CPU @ 3.10GHz
# CPU Frequency      : 3095.999 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 25205 MB
# Swap memory        : 6442 MB
# Total Virtual      : 31648 MB
# Available Virtual  : 27484 MB
#-----------------------------------------------------------
source test_wrapper.tcl -notrace
Command: open_checkpoint test_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1371.938 ; gain = 0.000 ; free physical = 15883 ; free virtual = 25882
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1434.398 ; gain = 0.000 ; free physical = 15806 ; free virtual = 25805
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1494.242 ; gain = 0.000 ; free physical = 15746 ; free virtual = 25744
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.727 ; gain = 0.000 ; free physical = 15193 ; free virtual = 25192
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.727 ; gain = 0.000 ; free physical = 15193 ; free virtual = 25191
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.727 ; gain = 0.000 ; free physical = 15193 ; free virtual = 25191
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.727 ; gain = 0.000 ; free physical = 15193 ; free virtual = 25191
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2113.727 ; gain = 0.000 ; free physical = 15193 ; free virtual = 25192
Read Physdb Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2113.727 ; gain = 0.000 ; free physical = 15193 ; free virtual = 25192
Restored from archive | CPU: 0.080000 secs | Memory: 1.259193 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2113.727 ; gain = 6.938 ; free physical = 15193 ; free virtual = 25192
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.727 ; gain = 0.000 ; free physical = 15193 ; free virtual = 25192
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2.2 (64-bit) build 6060944
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2113.727 ; gain = 741.789 ; free physical = 15193 ; free virtual = 25192
Command: write_bitstream -force test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2661.051 ; gain = 547.324 ; free physical = 14693 ; free virtual = 24695
INFO: [Common 17-206] Exiting Vivado at Thu Mar 27 20:59:20 2025...
