git clone --depth 1 --no-tags https://github.com/Sebiee/pvlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176973640
git clone --depth 1 --no-tags https://github.com/MathAnido/CPMath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175308918
git clone --depth 1 --no-tags https://github.com/giulcioffi/SystemVerilog-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175220082
git clone --depth 1 --no-tags https://github.com/Darkdragonoid/Practicas-Estructura-Computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175843719
git clone --depth 1 --no-tags https://github.com/RahulMeena98/EEL316-Introduction-to-VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178445266
git clone --depth 1 --no-tags https://github.com/sebastian46/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178523438
git clone --depth 1 --no-tags https://github.com/kazkojima/cosmem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178641383
git clone --depth 1 --no-tags https://github.com/DAllasww/FPGA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172858579
git clone --depth 1 --no-tags https://github.com/yasastharinda9511/small_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177443339
git clone --depth 1 --no-tags https://github.com/Videept/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177136805
git clone --depth 1 --no-tags https://github.com/nehaj27/PRESENT---pipelined-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177268522
git clone --depth 1 --no-tags https://github.com/Keb-L/ARM32_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177233467
git clone --depth 1 --no-tags https://github.com/Kang-Hoon/first-repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177311456
git clone --depth 1 --no-tags https://github.com/Idorobots/upduino-blinky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177567590
git clone --depth 1 --no-tags https://github.com/Vrandus/labL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175516012
git clone --depth 1 --no-tags https://github.com/KhaledAbdelgalil/PPI-intel-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175521675
git clone --depth 1 --no-tags https://github.com/rockboynton/DE10-CE2820-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178255183
git clone --depth 1 --no-tags https://github.com/yaram/basic-riscv-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178681275
git clone --depth 1 --no-tags https://github.com/mikeulicny/verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173002320
git clone --depth 1 --no-tags https://github.com/labtekdigmikro/blink-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173309306
git clone --depth 1 --no-tags https://github.com/tyler-burkett/CPE480-Assignment-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173356675
git clone --depth 1 --no-tags https://github.com/TripRichert/verilog_utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173584883
git clone --depth 1 --no-tags https://github.com/chintadinesh/tic_tac_toe_extension.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175442705
git clone --depth 1 --no-tags https://github.com/eldougo/verilog_xadc_temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175359728
git clone --depth 1 --no-tags https://github.com/yoonsikp/csc258-verilog-sokoban.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175316557
git clone --depth 1 --no-tags https://github.com/prakhar-shukla-in/MIPS-single-cycle-32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174543000
git clone --depth 1 --no-tags https://github.com/Rakesh-Rakuten/Fpga-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174518752
git clone --depth 1 --no-tags https://github.com/ColtPtrHun/LCD_Verilog_Spartan3E.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174612460
git clone --depth 1 --no-tags https://github.com/OmarMGhanem/ChipSBqM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173452599
git clone --depth 1 --no-tags https://github.com/luke-jiang/CSE_371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173529543
git clone --depth 1 --no-tags https://github.com/qntt/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174923951
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-jmenden2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174885863
git clone --depth 1 --no-tags https://github.com/Sokojoe/b58-flappy-bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175104008
git clone --depth 1 --no-tags https://github.com/Akathian/CSCB58_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175520061
git clone --depth 1 --no-tags https://github.com/colwind/AdventureGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175596504
git clone --depth 1 --no-tags https://github.com/kwilson33/CS552_Comp_Arch_Processor_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173361391
git clone --depth 1 --no-tags https://github.com/LargeSpark/DE1-SoC_ServoController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173976907
git clone --depth 1 --no-tags https://github.com/ahmedibrahimabody/machine-state.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173805339
git clone --depth 1 --no-tags https://github.com/wesnicol/verilog-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173857015
git clone --depth 1 --no-tags https://github.com/Preston404/SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174032358
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-thunsucker34.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174865905
git clone --depth 1 --no-tags https://github.com/Ariescjh/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174101130
git clone --depth 1 --no-tags https://github.com/peterfalcao/NoCPhoenixVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172991029
git clone --depth 1 --no-tags https://github.com/cornway/Fpga-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174869856
git clone --depth 1 --no-tags https://github.com/royforlinux/jamma-board-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174263347
git clone --depth 1 --no-tags https://github.com/rwang97/gold-miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174072916
git clone --depth 1 --no-tags https://github.com/KavanLiang/Verilog-Pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176151176
git clone --depth 1 --no-tags https://github.com/mathild7/i2s_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178167779
git clone --depth 1 --no-tags https://github.com/riya24899/8-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178060679
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-mrobbins5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178064139
git clone --depth 1 --no-tags https://github.com/C9Adrian/CPE-404.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178037157
git clone --depth 1 --no-tags https://github.com/piotrekk94/sbc030-vga-ctrl-chisel-prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179161813
git clone --depth 1 --no-tags https://github.com/AltairQ/Cobra1.sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179143985
git clone --depth 1 --no-tags https://github.com/tracyliu1220/2018-DD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179101810
git clone --depth 1 --no-tags https://github.com/kervel/icestorm_docker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178526007
git clone --depth 1 --no-tags https://github.com/vballoli/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178211726
git clone --depth 1 --no-tags https://github.com/imgcre/my-verilog-iic-homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178449673
git clone --depth 1 --no-tags https://github.com/m4j0rt0m/debouncing_reset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176979397
git clone --depth 1 --no-tags https://github.com/eneridangelis/DigitalSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177038316
git clone --depth 1 --no-tags https://github.com/williamlammy/Crossbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176812415
git clone --depth 1 --no-tags https://github.com/whisp1830/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172846724
git clone --depth 1 --no-tags https://github.com/Hextortion/beta-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173472065
git clone --depth 1 --no-tags https://github.com/Z-Y00/mips-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173701265
git clone --depth 1 --no-tags https://github.com/benjaminsantos/MIPS-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174436150
git clone --depth 1 --no-tags https://github.com/WangsanmuIsWangsen/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174135605
git clone --depth 1 --no-tags https://github.com/8hantanu/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173305549
git clone --depth 1 --no-tags https://github.com/weikleda/cs456lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172984868
git clone --depth 1 --no-tags https://github.com/Amira-Fareed/Pipeline_Mips_Proccessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176612302
git clone --depth 1 --no-tags https://github.com/RuisongZhou/vendor_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176628218
git clone --depth 1 --no-tags https://github.com/BartoszKordylewski/SemVI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176247068
git clone --depth 1 --no-tags https://github.com/Amccount/ann.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177401346
git clone --depth 1 --no-tags https://github.com/osamaadam/pipeTemp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175625280
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-flaccidnarwhal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178926709
git clone --depth 1 --no-tags https://github.com/fernanda-palacios/music-visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178281581
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-roiceliu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178615466
git clone --depth 1 --no-tags https://github.com/casanovaalejandra/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178666007
git clone --depth 1 --no-tags https://github.com/tyler-burkett/CPE480-Assignment-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177595751
git clone --depth 1 --no-tags https://github.com/CTrigger/FPGA-Echo-Reverberation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177707340
git clone --depth 1 --no-tags https://github.com/patrickstowell/TinyFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174767887
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-EthanGYoung.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174719761
git clone --depth 1 --no-tags https://github.com/Zeta0Omega/Embedded-system---P06---Optimize-the-Floating-Point-Unit-shipped-with-the-Mor1kx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173730249
git clone --depth 1 --no-tags https://github.com/pavan-pulapa/FPGA_XOR_SHIFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173611168
git clone --depth 1 --no-tags https://github.com/z13815108z/Lab8Version1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174260628
git clone --depth 1 --no-tags https://github.com/MolVlad/FPGA-Verilog-MIPT-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174291797
git clone --depth 1 --no-tags https://github.com/hodaaab/MIPS-CA-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175144428
git clone --depth 1 --no-tags https://github.com/vadoska/eleven.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172877416
git clone --depth 1 --no-tags https://github.com/yyysjz1997/A-simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172881294
git clone --depth 1 --no-tags https://github.com/TheRobotCarlson/EE480-HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172975899
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-jtsai8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174892208
git clone --depth 1 --no-tags https://github.com/hoangminh2408/ECE-3829-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176024664
git clone --depth 1 --no-tags https://github.com/2018github123/BusVerification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176449044
git clone --depth 1 --no-tags https://github.com/BSVS27/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176402806
git clone --depth 1 --no-tags https://github.com/ms0387120/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174547221
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-nmGit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174421484
git clone --depth 1 --no-tags https://github.com/davidqiu1993/Embedded-System-Architecture-and-Design-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174642777
git clone --depth 1 --no-tags https://github.com/andrewparlane/EAMTA2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175624191
git clone --depth 1 --no-tags https://github.com/Azzazy/comp-arch-project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177594048
git clone --depth 1 --no-tags https://github.com/mm0503885/Digital-Circuit-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176912086
