.include "macro.inc"

# assembler directives
.set noat      # allow manual use of $at
.set noreorder # don't insert nops after branches
.set gp=64     # allow use of 64-bit general purpose registers

.section .text, "ax"

glabel func_800166B0
/* 172B0 800166B0 3C02A460 */  lui        $v0, (0xA4600010 >> 16)
/* 172B4 800166B4 34420010 */  ori        $v0, $v0, (0xA4600010 & 0xFFFF)
/* 172B8 800166B8 8C420000 */  lw         $v0, 0x0($v0)
/* 172BC 800166BC 30420003 */  andi       $v0, $v0, 0x3
/* 172C0 800166C0 10400006 */  beqz       $v0, .L800166DC
/* 172C4 800166C4 3C03A460 */   lui       $v1, (0xA4600010 >> 16)
/* 172C8 800166C8 34630010 */  ori        $v1, $v1, (0xA4600010 & 0xFFFF)
.L800166CC:
/* 172CC 800166CC 8C620000 */  lw         $v0, 0x0($v1)
/* 172D0 800166D0 30420003 */  andi       $v0, $v0, 0x3
/* 172D4 800166D4 1440FFFD */  bnez       $v0, .L800166CC
/* 172D8 800166D8 00000000 */   nop
.L800166DC:
/* 172DC 800166DC 90880009 */  lbu        $t0, 0x9($a0)
/* 172E0 800166E0 00081080 */  sll        $v0, $t0, 2
/* 172E4 800166E4 3C078003 */  lui        $a3, %hi(D_80030CB0)
/* 172E8 800166E8 00E23821 */  addu       $a3, $a3, $v0
/* 172EC 800166EC 8CE70CB0 */  lw         $a3, %lo(D_80030CB0)($a3)
/* 172F0 800166F0 90820004 */  lbu        $v0, 0x4($a0)
/* 172F4 800166F4 90E30004 */  lbu        $v1, 0x4($a3)
/* 172F8 800166F8 1062003F */  beq        $v1, $v0, .L800167F8
/* 172FC 800166FC 00000000 */   nop
/* 17300 80016700 1500001A */  bnez       $t0, .L8001676C
/* 17304 80016704 00E01821 */   addu      $v1, $a3, $zero
/* 17308 80016708 90620005 */  lbu        $v0, 0x5($v1)
/* 1730C 8001670C 90870005 */  lbu        $a3, 0x5($a0)
/* 17310 80016710 10470003 */  beq        $v0, $a3, .L80016720
/* 17314 80016714 3C02A460 */   lui       $v0, (0xA4600014 >> 16)
/* 17318 80016718 34420014 */  ori        $v0, $v0, (0xA4600014 & 0xFFFF)
/* 1731C 8001671C AC470000 */  sw         $a3, 0x0($v0)
.L80016720:
/* 17320 80016720 90620006 */  lbu        $v0, 0x6($v1)
/* 17324 80016724 90870006 */  lbu        $a3, 0x6($a0)
/* 17328 80016728 10470003 */  beq        $v0, $a3, .L80016738
/* 1732C 8001672C 3C02A460 */   lui       $v0, (0xA460001C >> 16)
/* 17330 80016730 3442001C */  ori        $v0, $v0, (0xA460001C & 0xFFFF)
/* 17334 80016734 AC470000 */  sw         $a3, 0x0($v0)
.L80016738:
/* 17338 80016738 90620007 */  lbu        $v0, 0x7($v1)
/* 1733C 8001673C 90870007 */  lbu        $a3, 0x7($a0)
/* 17340 80016740 10470003 */  beq        $v0, $a3, .L80016750
/* 17344 80016744 3C02A460 */   lui       $v0, (0xA4600020 >> 16)
/* 17348 80016748 34420020 */  ori        $v0, $v0, (0xA4600020 & 0xFFFF)
/* 1734C 8001674C AC470000 */  sw         $a3, 0x0($v0)
.L80016750:
/* 17350 80016750 90620008 */  lbu        $v0, 0x8($v1)
/* 17354 80016754 90870008 */  lbu        $a3, 0x8($a0)
/* 17358 80016758 1047001D */  beq        $v0, $a3, .L800167D0
/* 1735C 8001675C 00000000 */   nop
/* 17360 80016760 3C02A460 */  lui        $v0, (0xA4600018 >> 16)
/* 17364 80016764 080059F3 */  j          .L800167CC
/* 17368 80016768 34420018 */   ori       $v0, $v0, (0xA4600018 & 0xFFFF)
.L8001676C:
/* 1736C 8001676C 90620005 */  lbu        $v0, 0x5($v1)
/* 17370 80016770 90870005 */  lbu        $a3, 0x5($a0)
/* 17374 80016774 10470003 */  beq        $v0, $a3, .L80016784
/* 17378 80016778 3C02A460 */   lui       $v0, (0xA4600024 >> 16)
/* 1737C 8001677C 34420024 */  ori        $v0, $v0, (0xA4600024 & 0xFFFF)
/* 17380 80016780 AC470000 */  sw         $a3, 0x0($v0)
.L80016784:
/* 17384 80016784 90620006 */  lbu        $v0, 0x6($v1)
/* 17388 80016788 90870006 */  lbu        $a3, 0x6($a0)
/* 1738C 8001678C 10470003 */  beq        $v0, $a3, .L8001679C
/* 17390 80016790 3C02A460 */   lui       $v0, (0xA460002C >> 16)
/* 17394 80016794 3442002C */  ori        $v0, $v0, (0xA460002C & 0xFFFF)
/* 17398 80016798 AC470000 */  sw         $a3, 0x0($v0)
.L8001679C:
/* 1739C 8001679C 90620007 */  lbu        $v0, 0x7($v1)
/* 173A0 800167A0 90870007 */  lbu        $a3, 0x7($a0)
/* 173A4 800167A4 10470003 */  beq        $v0, $a3, .L800167B4
/* 173A8 800167A8 3C02A460 */   lui       $v0, (0xA4600030 >> 16)
/* 173AC 800167AC 34420030 */  ori        $v0, $v0, (0xA4600030 & 0xFFFF)
/* 173B0 800167B0 AC470000 */  sw         $a3, 0x0($v0)
.L800167B4:
/* 173B4 800167B4 90620008 */  lbu        $v0, 0x8($v1)
/* 173B8 800167B8 90870008 */  lbu        $a3, 0x8($a0)
/* 173BC 800167BC 10470004 */  beq        $v0, $a3, .L800167D0
/* 173C0 800167C0 00000000 */   nop
/* 173C4 800167C4 3C02A460 */  lui        $v0, (0xA4600028 >> 16)
/* 173C8 800167C8 34420028 */  ori        $v0, $v0, (0xA4600028 & 0xFFFF)
.L800167CC:
/* 173CC 800167CC AC470000 */  sw         $a3, 0x0($v0)
.L800167D0:
/* 173D0 800167D0 90820004 */  lbu        $v0, 0x4($a0)
/* 173D4 800167D4 A0620004 */  sb         $v0, 0x4($v1)
/* 173D8 800167D8 90820005 */  lbu        $v0, 0x5($a0)
/* 173DC 800167DC A0620005 */  sb         $v0, 0x5($v1)
/* 173E0 800167E0 90820006 */  lbu        $v0, 0x6($a0)
/* 173E4 800167E4 A0620006 */  sb         $v0, 0x6($v1)
/* 173E8 800167E8 90820007 */  lbu        $v0, 0x7($a0)
/* 173EC 800167EC A0620007 */  sb         $v0, 0x7($v1)
/* 173F0 800167F0 90820008 */  lbu        $v0, 0x8($a0)
/* 173F4 800167F4 A0620008 */  sb         $v0, 0x8($v1)
.L800167F8:
/* 173F8 800167F8 8C82000C */  lw         $v0, 0xC($a0)
/* 173FC 800167FC 3C03A000 */  lui        $v1, %hi(D_A0000000)
/* 17400 80016800 00451025 */  or         $v0, $v0, $a1
/* 17404 80016804 00431025 */  or         $v0, $v0, $v1
/* 17408 80016808 8C420000 */  lw         $v0, %lo(D_A0000000)($v0)
/* 1740C 8001680C ACC20000 */  sw         $v0, 0x0($a2)
/* 17410 80016810 03E00008 */  jr         $ra
/* 17414 80016814 00001021 */   addu      $v0, $zero, $zero
/* 17418 80016818 00000000 */  nop
/* 1741C 8001681C 00000000 */  nop
