 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Sun May  1 15:18:22 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:          1.70
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.88
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              19079
  Buf/Inv Cell Count:            1857
  Buf Cell Count:                 824
  Inv Cell Count:                1033
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     18603
  Sequential Cell Count:          476
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    33951.884180
  Noncombinational Area:  1991.203216
  Buf/Inv Area:           1471.881648
  Total Buffer Area:           916.57
  Total Inverter Area:         555.31
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             35943.087396
  Design Area:           35943.087396


  Design Rules
  -----------------------------------
  Total Number of Nets:         23590
  Nets With Violations:             4
  Max Trans Violations:             4
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-144

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.05
  Logic Optimization:                  6.88
  Mapping Optimization:               19.97
  -----------------------------------------
  Overall Compile Time:               30.86
  Overall Compile Wall Clock Time:    31.24

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
