#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Fri Dec  8 00:34:45 2017
# Process ID: 22776
# Current directory: C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.runs/synth_1/CPU.vds
# Journal file: C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 33768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 382.730 ; gain = 97.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'PC_adder' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/PC_adder.v:23]
	Parameter INCREMENT_AMOUNT bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PC_adder' (1#1) [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/PC_adder.v:23]
INFO: [Synth 8-638] synthesizing module 'instruction_module' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/instruction_module.v:23]
	Parameter instruction1 bound to: 2234400 - type: integer 
	Parameter instruction2 bound to: 19075106 - type: integer 
	Parameter instruction3 bound to: 6891557 - type: integer 
	Parameter instruction4 bound to: 6893606 - type: integer 
	Parameter instruction5 bound to: 6895652 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'instruction_module' (2#1) [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/instruction_module.v:23]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/control_unit.v:47]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (3#1) [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/control_unit.v:23]
INFO: [Synth 8-638] synthesizing module 'mux2x1' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/mux2x1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2x1' (4#1) [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/mux2x1.v:23]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:23]
INFO: [Synth 8-256] done synthesizing module 'register_file' (5#1) [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:23]
INFO: [Synth 8-638] synthesizing module 'signext_16_32' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/signext_16_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'signext_16_32' (6#1) [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/signext_16_32.v:23]
INFO: [Synth 8-638] synthesizing module 'emux2x1' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/emux2x1.v:23]
INFO: [Synth 8-256] done synthesizing module 'emux2x1' (7#1) [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/emux2x1.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'data_mem' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:23]
WARNING: [Synth 8-567] referenced signal 'dataMemory' should be on the sensitivity list [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:85]
WARNING: [Synth 8-567] referenced signal 'dataIn' should be on the sensitivity list [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:85]
INFO: [Synth 8-256] done synthesizing module 'data_mem' (9#1) [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:23]
INFO: [Synth 8-638] synthesizing module 'wmux2x1' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/wmux2x1.v:23]
INFO: [Synth 8-256] done synthesizing module 'wmux2x1' (10#1) [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/wmux2x1.v:23]
WARNING: [Synth 8-6014] Unused sequential element wMUXoutOutput_reg was removed.  [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/CPU.v:273]
WARNING: [Synth 8-6014] Unused sequential element w_MUX_32_out_Output_reg was removed.  [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/CPU.v:274]
INFO: [Synth 8-256] done synthesizing module 'CPU' (11#1) [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/CPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 434.602 ; gain = 149.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 434.602 ; gain = 149.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/constrs_1/imports/Desktop/ZYBO_MASTER.xdc]
Finished Parsing XDC File [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/constrs_1/imports/Desktop/ZYBO_MASTER.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/constrs_1/imports/Desktop/ZYBO_MASTER.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 782.133 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 782.133 ; gain = 496.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 782.133 ; gain = 496.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 782.133 ; gain = 496.770
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "instruction_memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction_memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "wreg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "m2reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wmem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluimm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "regrt" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "aluc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/ALU.v:30]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/CPU.v:260]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/control_unit.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[0]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[1]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[2]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[3]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[4]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[5]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[6]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[7]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[8]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[9]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[10]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[11]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[12]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[13]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[14]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[15]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[16]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[17]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[18]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[19]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[20]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[21]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[22]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[23]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[24]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[25]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[26]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[27]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[28]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[29]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[30]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'RF_reg[31]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/register_file.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'dataOut_reg' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[0]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[1]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[2]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[3]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[4]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[5]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[6]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[7]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[8]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[9]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[10]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[11]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[12]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[13]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[14]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[15]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[16]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[17]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[18]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[19]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[20]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[21]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[22]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[23]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[24]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[25]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[26]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[27]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[28]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[29]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[30]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'dataMemory_reg[31]' [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/data_mem.v:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 782.133 ; gain = 496.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              109 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 1     
	  21 Input      9 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 29    
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	              109 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module PC_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module instruction_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Muxes : 
	  21 Input      9 Bit        Muxes := 4     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
Module mux2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module emux2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
Module data_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 29    
	   5 Input      3 Bit        Muxes := 2     
Module wmux2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/CPU.v:47]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.srcs/sources_1/imports/new/CPU.v:260]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\count_reg[1] )
WARNING: [Synth 8-3332] Sequential element (cunit/aluc_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (cunit/aluc_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (cunit/aluc_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (cunit/aluc_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data1_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/Data2_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (reg_file/RF_reg[0][0]) is unused and will be removed from module CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 782.133 ; gain = 496.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 782.133 ; gain = 496.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 792.273 ; gain = 506.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 792.273 ; gain = 506.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 792.273 ; gain = 506.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 792.273 ; gain = 506.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 792.273 ; gain = 506.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 792.273 ; gain = 506.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 792.273 ; gain = 506.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 792.273 ; gain = 506.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT4   |     2|
|5     |LUT5   |     1|
|6     |LUT6   |     5|
|7     |FDRE   |    30|
|8     |FDSE   |     1|
|9     |IBUF   |     2|
|10    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    53|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 792.273 ; gain = 506.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1767 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 792.273 ; gain = 159.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 792.273 ; gain = 506.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 173 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 793.297 ; gain = 520.613
INFO: [Common 17-1381] The checkpoint 'C:/Users/prate/Desktop/project_hxf5071_pbc5080/project_hxf5071_pbc5080.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 793.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  8 00:35:32 2017...
