INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/bcd_to_7_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4x4
INFO: [VRFC 10-2458] undeclared symbol segments, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [D:/ELEC 4200/lab9/9_3/9_3.srcs/sim_1/new/tb_4x4.v:31]
