<root><simulation><result_generated_time />2023-05-17 20:09:52<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 3, 'IX': 3, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />55296<total_data_size_element />{'W': 6144, 'I': 2304, 'O': 216}<total_data_reuse />{'W': 9, 'I': 24.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['C_4', 'OY_8']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [768, 1, 1], 'O': [3, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 3)]], [[('C', 32)], [('C', 8)]], [], []]<I />[[], [[('C', 32)], [('C', 8), ('OY', 3)]], [], []]<O />[[[('C', 32)], [('C', 8)]], [[], [('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 12), ('OX', 3)], [], []]<I />[[('K', 2), ('K', 12), ('OX', 3)], [], []]<O />[[('K', 2), ('K', 12)], [('OX', 3)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [3.0, 3, 1, 1], 'I': [1.0, 24.0, 1.0, 1.0], 'O': [256.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 49152, 49152], 'I': [24, 18432, 18432], 'O': [192, 1728, 1728], 'O_partial': [0, 0, 0], 'O_final': [192, 1728, 1728]}<actual_mem_utilization_individual />{'W': [0.38, 0.0, 0.0], 'I': [0.05, 0.0, 0.0], 'O': [0.38, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.0, 0.0], 'I': [0.05, 0.0, 0.0], 'O': [0.38, 0.0, 0.0]}<effective_mem_size_bit />{'W': [192, 49152, 49152], 'I': [24, 18432, 18432], 'O': [96, 576, 1728], 'O_partial': [0, 0, 0], 'O_final': [96, 576, 1728]}<total_unit_count />{'W': [768, 256, 1, 1], 'I': [768, 768, 1, 1], 'O': [768, 3, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [768, 768, 1, 1], 'O': [3, 3, 1, 1]}<duplicate_unit_count />{'W': [3.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[18432, 6144], [6144, 6144], [6144, 0]]<I />[[2304, 2304], [2304, 2304], [2304, 0]]<O />[[(0, 216), (216, 0)], [(0, 216), (216, 0)], [(0, 216), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 216), (216, 0)], [(0, 216), (216, 0)], [(0, 216), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2304, 768], [96, 96], [24, 0]]<I />[[288, 288], [36, 36], [9, 0]]<O />[[(0, 27), (27, 0)], [(0, 3), (3, 0)], [(0, 1), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 27], [27, 0]), ([0, 3], [3, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />55296<idle />18432</mac_count></basic_info><energy><total_energy />121871.8<mem_energy_breakdown><W />[1.1, 19.0, 32.0]<I />[0.2, 7.1, 12.0]<O />[0.0, 0.7, 1.1]</mem_energy_breakdown><MAC_energy><active_MAC />120877.1<idle_MAC />921.6<total />121798.70000000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2241<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.2988<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />241<latency_cycle_without_data_loading />72<ideal_computing_cycle />72<data_loading><load_cycle_total />169<load_cycle_individual />{'W': [96, 96, 0], 'I': [36, 36, 0]}<load_cycle_combined />{'W': 97, 'I': 37}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-71], [-72, -72], [-72, -72]], 'I': [[-71], [-72, -72], [-72, -72]], 'O': [[-72], [-63, -69], [-69, -71]]}<mem_stall_cycle_shared />{'W': [[-71], [-72, 0], [0, 0]], 'I': [[-71], [-72, 0], [0, 0]], 'O': [[-72], [-63, -69], [-69, -71]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 49152, 49152], 'I': [24, 18432, 18432], 'O': [192, 1728, 1728], 'O_partial': [0, 0, 0], 'O_final': [192, 1728, 1728]}<data_size_each_level_total />{'W': [49152, 49152, 49152], 'I': [18432, 18432, 18432], 'O': [576, 1728, 1728]}<loop_cycles_each_level />{'W': [72, 72, 72], 'I': [72, 72, 72], 'O': [24, 72, 72]}<top_ir_loop_size />{'W': [3, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.7], [682.7, 682.7], [682.7, 682.7]], 'I': [[8.0, 0.3], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 8.0], [24.0, 24.0], [24.0, 24.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 682.7], [682.7, 682.7]], 'I': [[8.0, 0.3], [256.0, 256.0], [256.0, 256.0]], 'O': [[8.0, 8.0], [24.0, 24.0], [24.0, 24.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [682.7, 682.7], [682.7, 0]], 'I': [[8.0, 0.3], [256.0, 256.0], [256.0, 0]], 'O': [[8.0, 8.0], [24.0, 24.0], [24.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [962.7, 962.7], [938.7, 24.0]], 'I': [[8.0, 0.3], [962.7, 962.7], [938.7, 24.0]], 'O': [[8.0, 8.0], [962.7, 962.7], [938.7, 24.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 72], [72, 72, 1], [72, 72, 1]], 'I': [[1, 1, 72], [72, 72, 1], [72, 72, 1]], 'O': [[1, 1, 72], [24, 24, 3], [72, 72, 1]]}<trans_time_real />{'W': [[0, 1, 72], [[3, 72, 1], [96, 72, 1]], [[96, 72, 1], [24, 72, 1]]], 'I': [[0, 1, 72], [[0, 72, 1], [36, 72, 1]], [[36, 72, 1], [9, 72, 1]]], 'O': [[0, 1, 72], [[3, 24, 3], [1, 24, 3]], [[3, 72, 1], [1, 72, 1]]]}<single_stall_cycle />{'W': [[-1], [-69, 24], [24, -48]], 'I': [[-1], [-72, -36], [-36, -63]], 'O': [[-1], [-21, -23], [-69, -71]]}<single_stall_count />{'W': [71, 0, 0], 'I': [71, 0, 0], 'O': [72, 3, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [9, 3]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-72, -72], [-69, -72]], 1: [[-72, -72], [-63, -69]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.0<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>