# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->SCAN_CLK(R)	0.587    -0.587/*        0.058/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /SI    1
@(R)->SCAN_CLK(R)	0.572    -0.572/*        0.058/*         Reg_file_dut/\reg_file_reg[11][5] /SI    1
@(R)->SCAN_CLK(R)	0.571    -0.571/*        0.047/*         ALU_dut/\ALU_OUT_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.569    -0.568/*        0.058/*         Data_Sync_dut/\SYNC_bus_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.567    -0.567/*        0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /SI    1
@(R)->SCAN_CLK(R)	0.573    -0.492/*        0.052/*         UART_RX_dut/dut_sample/out_next_3_reg/D    1
@(R)->SCAN_CLK(R)	0.570    -0.453/*        0.055/*         UART_RX_dut/dut_sample/out_next_2_reg/D    1
@(R)->SCAN_CLK(R)	0.579    -0.438/*        0.071/*         Rst_Sync_D2_dut/\FF_Stage_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.532    */-0.436        */0.092         UART_RX_dut/dut_sample/out_next_1_reg/D    1
@(R)->SCAN_CLK(R)	0.575    -0.434/*        0.075/*         Rst_Sync_D2_dut/\FF_Stage_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.559    -0.417/*        0.071/*         Rst_Sync_D1_dut/\FF_Stage_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.555    -0.414/*        0.075/*         Rst_Sync_D1_dut/\FF_Stage_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.570    -0.353/*        0.054/*         UART_RX_dut/stp_dut/stp_err_reg/D    1
@(R)->SCAN_CLK(R)	0.535    */-0.342        */0.089         UART_RX_dut/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.573    -0.275/*        0.052/*         UART_RX_dut/srt_dut/strt_glitch_reg/D    1
@(R)->SCAN_CLK(R)	0.540    */-0.268        */0.086         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.539    */-0.265        */0.087         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.541    */-0.258        */0.085         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.541    */-0.254        */0.085         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.540    */-0.248        */0.086         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.537    */-0.243        */0.087         UART_RX_dut/deser_dut/\P_DATA_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.536    */-0.242        */0.087         UART_RX_dut/deser_dut/\P_DATA_reg[5] /D    1
@(R)->SCAN_CLK(R)	0.536    */-0.242        */0.087         UART_RX_dut/deser_dut/\P_DATA_reg[6] /D    1
@(R)->SCAN_CLK(R)	0.537    */-0.239        */0.087         UART_RX_dut/deser_dut/\P_DATA_reg[7] /D    1
@(R)->SCAN_CLK(R)	0.538    */-0.237        */0.087         UART_RX_dut/deser_dut/\P_DATA_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.538    */-0.235        */0.088         UART_RX_dut/deser_dut/\P_DATA_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.535    */-0.233        */0.088         UART_RX_dut/deser_dut/\P_DATA_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.538    */-0.231        */0.086         UART_RX_dut/deser_dut/\P_DATA_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.531    */-0.230        */0.095         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.530    */-0.225        */0.095         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.530    */-0.223        */0.095         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.530    */-0.222        */0.096         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.563    -0.213/*        0.061/*         UART_RX_dut/dut_sample/out_next_2_reg/RN    1
@(R)->SCAN_CLK(R)	0.562    -0.213/*        0.061/*         UART_RX_dut/dut_sample/out_next_1_reg/RN    1
@(R)->SCAN_CLK(R)	0.562    -0.213/*        0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.563    -0.212/*        0.061/*         UART_RX_dut/dut_sample/out_next_3_reg/RN    1
@(R)->SCAN_CLK(R)	0.562    -0.212/*        0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.564    -0.211/*        0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.564    -0.211/*        0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.564    -0.211/*        0.061/*         UART_RX_dut/\out_next_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.564    -0.210/*        0.061/*         UART_RX_dut/\out_next_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.562    -0.210/*        0.061/*         UART_RX_dut/\out_next_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.561    -0.210/*        0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.564    -0.210/*        0.061/*         UART_RX_dut/\out_next_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.564    -0.210/*        0.061/*         UART_RX_dut/\out_next_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.562    -0.210/*        0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.563    -0.209/*        0.061/*         UART_RX_dut/\out_next_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.556    -0.206/*        0.069/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.573    -0.191/*        0.057/*         Reg_file_dut/\reg_file_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.573    -0.191/*        0.057/*         Reg_file_dut/\reg_file_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.573    -0.188/*        0.057/*         Reg_file_dut/\reg_file_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.573    -0.185/*        0.057/*         Reg_file_dut/\reg_file_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.572    -0.183/*        0.057/*         Reg_file_dut/\reg_file_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.568    -0.181/*        0.057/*         Reg_file_dut/\reg_file_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.568    -0.181/*        0.057/*         Reg_file_dut/\reg_file_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.568    -0.181/*        0.057/*         Reg_file_dut/\reg_file_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.572    -0.181/*        0.057/*         Reg_file_dut/\reg_file_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.568    -0.180/*        0.057/*         Reg_file_dut/\reg_file_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.573    -0.180/*        0.057/*         Reg_file_dut/\reg_file_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.573    -0.180/*        0.057/*         Reg_file_dut/\reg_file_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.572    -0.179/*        0.057/*         Reg_file_dut/\reg_file_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.572    -0.179/*        0.057/*         Reg_file_dut/\reg_file_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.568    -0.179/*        0.057/*         Reg_file_dut/\reg_file_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.568    -0.179/*        0.057/*         Reg_file_dut/\reg_file_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.573    -0.179/*        0.057/*         Reg_file_dut/\reg_file_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.570    -0.179/*        0.057/*         Reg_file_dut/\reg_file_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.573    -0.179/*        0.057/*         Reg_file_dut/\reg_file_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.572    -0.179/*        0.057/*         Reg_file_dut/\reg_file_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.572    -0.179/*        0.057/*         Reg_file_dut/\reg_file_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.573    -0.179/*        0.057/*         Reg_file_dut/\reg_file_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.573    -0.179/*        0.057/*         Reg_file_dut/\reg_file_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.572    -0.178/*        0.057/*         Reg_file_dut/\reg_file_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.569    -0.178/*        0.057/*         Reg_file_dut/\reg_file_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.572    -0.178/*        0.057/*         Reg_file_dut/\reg_file_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.573    -0.178/*        0.057/*         Reg_file_dut/\reg_file_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.572    -0.177/*        0.057/*         Reg_file_dut/\reg_file_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.568    -0.177/*        0.057/*         Reg_file_dut/\reg_file_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.567    -0.176/*        0.057/*         Reg_file_dut/\reg_file_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.568    -0.176/*        0.057/*         Reg_file_dut/\reg_file_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.567    -0.176/*        0.057/*         Reg_file_dut/\reg_file_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.568    -0.175/*        0.057/*         Reg_file_dut/\reg_file_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.568    -0.175/*        0.057/*         Reg_file_dut/\reg_file_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.568    -0.175/*        0.057/*         Reg_file_dut/\reg_file_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.568    -0.175/*        0.057/*         Reg_file_dut/\reg_file_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.567    -0.174/*        0.057/*         Reg_file_dut/\reg_file_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.535    */-0.004        */0.083         Data_Sync_dut/\FF_Stage_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.572    0.065/*         0.052/*         UART_RX_dut/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.701    0.067/*         -0.081/*        Reg_file_dut/\reg_file_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.076/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.077/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.077/*         0.059/*         CLK_DIV_TX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.078/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.078/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.597    0.078/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.596    0.078/*         0.059/*         CLK_DIV_TX_dut/\Counter_2_reg[8] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.079/*         0.059/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.597    0.089/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.089/*         0.053/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.094/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.094/*         0.054/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.096/*         0.060/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.592    0.097/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.098/*         0.052/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.098/*         0.060/*         CLK_DIV_RX_dut/\Counter_1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.099/*         0.052/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /D    1
@(R)->SCAN_CLK(R)	0.592    0.099/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.100/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.100/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.100/*         0.055/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.100/*         0.052/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /D    1
@(R)->SCAN_CLK(R)	0.592    0.101/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.591    0.101/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.104/*         0.055/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.104/*         0.051/*         ALU_dut/\ALU_OUT_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.573    0.104/*         0.052/*         UART_RX_dut/\out_next_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.562    0.105/*         0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.555    0.105/*         0.071/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.105/*         0.071/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.555    0.105/*         0.071/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.105/*         0.071/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.105/*         0.071/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.105/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.106/*         0.052/*         Data_Sync_dut/\FF_Stage_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.106/*         0.053/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.106/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /SI    1
@(R)->SCAN_CLK(R)	0.573    0.106/*         0.052/*         UART_RX_dut/\out_next_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.593    0.107/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.563    0.107/*         0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.107/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /SI    1
@(R)->SCAN_CLK(R)	0.594    0.108/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.108/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.108/*         0.052/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.109/*         0.060/*         ALU_dut/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.109/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /SI    1
@(R)->SCAN_CLK(R)	0.563    0.110/*         0.061/*         UART_RX_dut/\out_next_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.563    0.110/*         0.061/*         UART_RX_dut/\out_next_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.556    0.110/*         0.062/*         ALU_dut/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.110/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /SI    1
@(R)->SCAN_CLK(R)	0.593    0.110/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.111/*         0.053/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.111/*         0.060/*         UART_RX_dut/dut_sample/out_next_3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.111/*         0.056/*         Rst_Sync_D1_dut/\FF_Stage_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.572    0.112/*         0.053/*         UART_RX_dut/\out_next_reg[6] /D    1
@(R)->SCAN_CLK(R)	0.594    0.112/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.112/*         0.060/*         ALU_dut/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.112/*         0.060/*         UART_RX_dut/dut_sample/out_next_2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.112/*         0.060/*         ALU_dut/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.112/*         0.053/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.113/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.113/*         0.053/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /D    1
@(R)->SCAN_CLK(R)	0.547    0.113/*         0.079/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.559    0.113/*         0.059/*         Data_Sync_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.113/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /SI    1
@(R)->SCAN_CLK(R)	0.547    0.113/*         0.079/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.113/*         0.061/*         Rst_Sync_D2_dut/\FF_Stage_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.548    0.113/*         0.078/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.113/*         0.060/*         ALU_dut/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.113/*         0.060/*         ALU_dut/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.114/*         0.056/*         Rst_Sync_D2_dut/\FF_Stage_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.114/*         0.060/*         ALU_dut/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.114/*         0.060/*         ALU_dut/\ALU_OUT_reg[11] /SI    1
@(R)->SCAN_CLK(R)	0.572    0.114/*         0.053/*         UART_RX_dut/\out_next_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.114/*         0.060/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.114/*         0.060/*         ALU_dut/\ALU_OUT_reg[15] /SI    1
@(R)->SCAN_CLK(R)	0.594    0.115/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.115/*         0.053/*         UART_RX_dut/\out_next_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.563    0.115/*         0.061/*         UART_RX_dut/srt_dut/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.563    0.115/*         0.061/*         UART_RX_dut/stp_dut/stp_err_reg/RN    1
@(R)->SCAN_CLK(R)	0.594    0.116/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.116/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /SI    1
@(R)->SCAN_CLK(R)	0.571    0.116/*         0.053/*         UART_RX_dut/\out_next_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.563    0.116/*         0.061/*         UART_RX_dut/\current_state_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.117/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.117/*         0.060/*         SYS_CTRL_dut/\Addr_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.118/*         0.060/*         pulse_gen_dut/out_reg/SI    1
@(R)->SCAN_CLK(R)	0.594    0.118/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.118/*         0.061/*         ALU_dut/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.118/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.118/*         0.061/*         ALU_dut/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.118/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.119/*         0.063/*         Rst_Sync_D1_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.119/*         0.061/*         ALU_dut/\ALU_OUT_reg[6] /SI    1
@(R)->SCAN_CLK(R)	0.563    0.120/*         0.061/*         UART_RX_dut/\current_state_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.120/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.120/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    0.120/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.120/*         0.054/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    0.120/*         0.060/*         SYS_CTRL_dut/\Addr_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    0.120/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.120/*         0.052/*         ALU_dut/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.121/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.121/*         0.060/*         SYS_CTRL_dut/\Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.121/*         0.054/*         Data_Sync_dut/Q_in_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.121/*         0.064/*         Rst_Sync_D2_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.121/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /SI    1
@(R)->SCAN_CLK(R)	0.594    0.121/*         0.059/*         CLK_DIV_TX_dut/\Counter_1_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.583    0.121/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.121/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    0.122/*         0.060/*         SYS_CTRL_dut/\Addr_next_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.122/*         0.059/*         CLK_DIV_TX_dut/\Counter_1_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.122/*         0.061/*         UART_RX_dut/\out_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    0.122/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.122/*         0.059/*         CLK_DIV_TX_dut/\Counter_2_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.122/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.123/*         0.059/*         CLK_DIV_TX_dut/\Counter_1_reg[9] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.123/*         0.061/*         ALU_dut/\ALU_OUT_reg[5] /SI    1
@(R)->SCAN_CLK(R)	0.594    0.123/*         0.059/*         CLK_DIV_TX_dut/\Counter_1_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    0.123/*         0.060/*         SYS_CTRL_dut/\Addr_next_reg[4] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.123/*         0.059/*         CLK_DIV_TX_dut/\Counter_1_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.123/*         0.059/*         CLK_DIV_TX_dut/\Counter_2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.124/*         0.053/*         UART_RX_dut/\out_next_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.124/*         0.061/*         Reg_file_dut/\reg_file_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.124/*         0.061/*         UART_RX_dut/\out_next_reg[7] /SI    1
@(R)->SCAN_CLK(R)	0.570    0.124/*         0.054/*         UART_RX_dut/\out_next_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.125/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.125/*         0.059/*         CLK_DIV_TX_dut/\Counter_1_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.125/*         0.061/*         UART_RX_dut/\out_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.125/*         0.060/*         SYS_CTRL_dut/\Addr_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.125/*         0.060/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.595    0.126/*         0.059/*         CLK_DIV_TX_dut/\Counter_1_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.126/*         0.061/*         UART_RX_dut/\out_next_reg[5] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.126/*         0.059/*         CLK_DIV_TX_dut/\Counter_1_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.565    0.126/*         0.061/*         UART_RX_dut/\current_state_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.127/*         0.061/*         UART_RX_dut/\out_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.127/*         0.061/*         Reg_file_dut/\reg_file_reg[12][2] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.127/*         0.059/*         CLK_DIV_TX_dut/\Counter_1_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.127/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.127/*         0.061/*         Reg_file_dut/\reg_file_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.127/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.127/*         0.059/*         CLK_DIV_RX_dut/\Counter_4_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.127/*         0.061/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.128/*         0.061/*         Data_Sync_dut/Q_in_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.128/*         0.061/*         Reg_file_dut/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.128/*         0.061/*         SYS_CTRL_dut/\Addr_next_reg[7] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.128/*         0.059/*         CLK_DIV_RX_dut/\Counter_4_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.128/*         0.061/*         UART_RX_dut/\out_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.128/*         0.061/*         Reg_file_dut/\reg_file_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.128/*         0.085/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.128/*         0.061/*         Reg_file_dut/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.128/*         0.061/*         CLK_DIV_RX_dut/\Counter_4_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.128/*         0.061/*         Reg_file_dut/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.559    0.129/*         0.061/*         SYS_CTRL_dut/\Addr_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.583    0.129/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.129/*         0.085/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.130/*         0.061/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.600    0.130/*         0.059/*         CLK_DIV_RX_dut/\Counter_4_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.130/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.130/*         0.061/*         Reg_file_dut/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.130/*         0.085/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.131/*         0.061/*         Data_Sync_dut/\SYNC_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.131/*         0.061/*         UART_RX_dut/\out_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.131/*         0.061/*         CLK_DIV_TX_dut/\Counter_2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.131/*         0.061/*         CLK_DIV_RX_dut/\Counter_3_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.131/*         0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.131/*         0.085/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.131/*         0.061/*         ALU_dut/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.131/*         0.061/*         CLK_DIV_RX_dut/\Counter_2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.131/*         0.061/*         UART_RX_dut/srt_dut/strt_glitch_reg/SI    1
@(R)->SCAN_CLK(R)	0.600    0.132/*         0.059/*         CLK_DIV_RX_dut/\Counter_4_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[6][5] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.132/*         0.059/*         CLK_DIV_RX_dut/\Counter_4_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.559    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.132/*         0.061/*         CLK_DIV_RX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[13][5] /SI    1
@(R)->SCAN_CLK(R)	0.538    */0.133         */0.088         UART_RX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.133/*         0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.133/*         0.061/*         CLK_DIV_TX_dut/\Counter_4_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.133/*         0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.133/*         0.089/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[6][1] /SI    1
@(R)->SCAN_CLK(R)	0.600    0.134/*         0.059/*         CLK_DIV_RX_dut/\Counter_4_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.134/*         0.059/*         CLK_DIV_RX_dut/\Counter_4_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.134/*         0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.134/*         0.085/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.134/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.134/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.134/*         0.061/*         CLK_DIV_TX_dut/\Counter_4_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.134/*         0.061/*         CLK_DIV_TX_dut/\Counter_3_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[13][1] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.135/*         0.059/*         CLK_DIV_RX_dut/\Counter_4_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.135/*         0.061/*         CLK_DIV_TX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.135/*         0.053/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.135/*         0.085/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.135/*         0.061/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[10][6] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.136/*         0.059/*         CLK_DIV_RX_dut/\Counter_3_reg[9] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.136/*         0.061/*         Reg_file_dut/\reg_file_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.136/*         0.061/*         Reg_file_dut/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.136/*         0.061/*         Reg_file_dut/\reg_file_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.556    0.136/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.136/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.136/*         0.062/*         CLK_DIV_TX_dut/\Counter_1_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.136/*         0.061/*         Reg_file_dut/\reg_file_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.136/*         0.061/*         CLK_DIV_RX_dut/\Counter_4_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.136/*         0.061/*         Reg_file_dut/\reg_file_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.136/*         0.061/*         Reg_file_dut/\reg_file_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.137/*         0.061/*         CLK_DIV_TX_dut/\Counter_1_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.137/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.137/*         0.059/*         CLK_DIV_RX_dut/\Counter_3_reg[8] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.137/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.137/*         0.056/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.138/*         0.061/*         Reg_file_dut/\reg_file_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.556    0.138/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.138/*         0.059/*         CLK_DIV_RX_dut/\Counter_3_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.138/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.138/*         0.061/*         Reg_file_dut/\reg_file_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.556    0.138/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.138/*         0.061/*         Reg_file_dut/\reg_file_reg[5][7] /SI    1
@(R)->SCAN_CLK(R)	0.602    0.138/*         0.059/*         CLK_DIV_RX_dut/\Counter_3_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.139/*         0.059/*         CLK_DIV_RX_dut/\Counter_3_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.139/*         0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.559    0.139/*         0.061/*         Reg_file_dut/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.139/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /SI    1
@(R)->SCAN_CLK(R)	0.603    0.139/*         0.059/*         CLK_DIV_RX_dut/\Counter_2_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.603    0.139/*         0.059/*         CLK_DIV_RX_dut/\Counter_2_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.603    0.139/*         0.059/*         CLK_DIV_RX_dut/\Counter_3_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.139/*         0.062/*         CLK_DIV_TX_dut/\Counter_4_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.139/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /SI    1
@(R)->SCAN_CLK(R)	0.603    0.139/*         0.059/*         CLK_DIV_RX_dut/\Counter_2_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.603    0.139/*         0.059/*         CLK_DIV_RX_dut/\Counter_3_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.139/*         0.059/*         CLK_DIV_RX_dut/\Counter_3_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.139/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.559    0.139/*         0.061/*         Reg_file_dut/\reg_file_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.139/*         0.061/*         Reg_file_dut/\reg_file_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.139/*         0.061/*         CLK_DIV_RX_dut/\Counter_3_reg[6] /SI    1
@(R)->SCAN_CLK(R)	0.601    0.140/*         0.059/*         CLK_DIV_RX_dut/\Counter_3_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.140/*         0.061/*         SYS_CTRL_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.140/*         0.062/*         Reg_file_dut/\reg_file_reg[7][1] /SI    1
@(R)->SCAN_CLK(R)	0.571    0.140/*         0.058/*         Reg_file_dut/\reg_file_reg[13][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.140/*         0.061/*         Reg_file_dut/\reg_file_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.140/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.140/*         0.061/*         CLK_DIV_RX_dut/\Counter_1_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.140/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.140/*         0.061/*         CLK_DIV_RX_dut/\Counter_3_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.602    0.140/*         0.059/*         CLK_DIV_RX_dut/\Counter_3_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.140/*         0.062/*         Reg_file_dut/\reg_file_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.141/*         0.061/*         CLK_DIV_TX_dut/\Counter_2_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.141/*         0.061/*         Reg_file_dut/\reg_file_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.141/*         0.061/*         SYS_CTRL_dut/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.141/*         0.062/*         UART_RX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.141/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.141/*         0.061/*         CLK_DIV_RX_dut/\Counter_3_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.141/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.141/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.141/*         0.061/*         CLK_DIV_TX_dut/\Counter_3_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.141/*         0.061/*         CLK_DIV_TX_dut/\Counter_4_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.141/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.141/*         0.061/*         Reg_file_dut/\reg_file_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.141/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.142/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.142/*         0.054/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.142/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.142/*         0.061/*         CLK_DIV_RX_dut/\Counter_4_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.142/*         0.062/*         CLK_DIV_TX_dut/\Counter_1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.142/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.142/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.142/*         0.061/*         CLK_DIV_TX_dut/\Counter_1_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.142/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.142/*         0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.142/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.142/*         0.061/*         Reg_file_dut/\reg_file_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.143/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.143/*         0.062/*         Reg_file_dut/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.143/*         0.061/*         CLK_DIV_RX_dut/\Counter_4_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.143/*         0.061/*         Reg_file_dut/\reg_file_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.143/*         0.062/*         CLK_DIV_TX_dut/\Counter_4_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.143/*         0.062/*         Reg_file_dut/\reg_file_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.143/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.143/*         0.061/*         Reg_file_dut/\reg_file_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.143/*         0.062/*         CLK_DIV_RX_dut/\Counter_4_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.143/*         0.061/*         Reg_file_dut/\reg_file_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.144/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.144/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.144/*         0.062/*         CLK_DIV_RX_dut/\Counter_3_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.144/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.144/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.144/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.144/*         0.062/*         UART_RX_dut/dut_sample/out_next_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.145/*         0.061/*         Reg_file_dut/\reg_file_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.145/*         0.062/*         CLK_DIV_RX_dut/\Counter_4_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.145/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.145/*         0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.145/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.145/*         0.062/*         CLK_DIV_RX_dut/\Counter_4_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.145/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.145/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.146/*         0.062/*         CLK_DIV_RX_dut/\Counter_3_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.146/*         0.062/*         CLK_DIV_TX_dut/\Counter_4_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.146/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.146/*         0.062/*         CLK_DIV_TX_dut/\Counter_4_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.146/*         0.062/*         CLK_DIV_TX_dut/\Counter_1_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.146/*         0.063/*         UART_TX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.146/*         0.062/*         Rst_Sync_D1_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.146/*         0.062/*         CLK_DIV_TX_dut/\Counter_1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.146/*         0.064/*         UART_TX_dut/\Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.146/*         0.062/*         CLK_DIV_RX_dut/\Counter_4_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.146/*         0.062/*         CLK_DIV_TX_dut/\Counter_1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.146/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.147/*         0.063/*         UART_RX_dut/stp_dut/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.147/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /SI    1
@(R)->SCAN_CLK(R)	0.571    0.147/*         0.058/*         Reg_file_dut/\reg_file_reg[7][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.147/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.554    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.147/*         0.061/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.554    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.147/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.147/*         0.062/*         CLK_DIV_TX_dut/\Counter_4_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.147/*         0.061/*         Reg_file_dut/\reg_file_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.147/*         0.062/*         SYS_CTRL_dut/flag_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.147/*         0.062/*         Reg_file_dut/\reg_file_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.147/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.147/*         0.062/*         CLK_DIV_TX_dut/\Counter_4_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.147/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.148/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.148/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.148/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.148/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.148/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.148/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.148/*         0.062/*         CLK_DIV_RX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.148/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.148/*         0.062/*         CLK_DIV_RX_dut/\Counter_4_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.148/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.149/*         0.062/*         CLK_DIV_RX_dut/\Counter_3_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.149/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.149/*         0.062/*         Reg_file_dut/\reg_file_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.149/*         0.062/*         CLK_DIV_RX_dut/\Counter_4_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.149/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.149/*         0.061/*         CLK_DIV_TX_dut/\Counter_1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.149/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.149/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.149/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.149/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.149/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.149/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.583    0.149/*         0.063/*         UART_TX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.149/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.149/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.149/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.149/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.149/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.149/*         0.055/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.149/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.150/*         0.062/*         CLK_DIV_RX_dut/\Counter_3_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.150/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.150/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.150/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.150/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.150/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[8] /SI    1
@(R)->SCAN_CLK(R)	0.572    0.150/*         0.058/*         Reg_file_dut/\reg_file_reg[14][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.150/*         0.062/*         Reg_file_dut/\reg_file_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.150/*         0.062/*         CLK_DIV_TX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.150/*         0.062/*         CLK_DIV_TX_dut/\Counter_1_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.556    0.150/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /SI    1
@(R)->SCAN_CLK(R)	0.568    0.150/*         0.058/*         Reg_file_dut/\reg_file_reg[15][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.150/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.151/*         0.062/*         Data_Sync_dut/\SYNC_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.151/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /SI    1
@(R)->SCAN_CLK(R)	0.568    0.151/*         0.058/*         Reg_file_dut/\reg_file_reg[9][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    0.151/*         0.057/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.151/*         0.062/*         Data_Sync_dut/\SYNC_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.151/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.151/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.151/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.151/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.151/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.151/*         0.062/*         CLK_DIV_RX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.151/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.151/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.152/*         0.062/*         Data_Sync_dut/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.152/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.152/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.152/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.152/*         0.051/*         Reg_file_dut/\reg_file_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.152/*         0.063/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.152/*         0.062/*         Data_Sync_dut/\SYNC_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.152/*         0.062/*         Data_Sync_dut/\SYNC_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.152/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.152/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.573    0.152/*         0.057/*         Reg_file_dut/\reg_file_reg[12][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.153/*         0.062/*         Data_Sync_dut/\SYNC_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.153/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.153/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.153/*         0.062/*         CLK_DIV_TX_dut/\Counter_1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.153/*         0.047/*         Reg_file_dut/\reg_file_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.153/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.153/*         0.063/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.153/*         0.062/*         Data_Sync_dut/\SYNC_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.153/*         0.062/*         CLK_DIV_TX_dut/\Counter_4_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.153/*         0.062/*         CLK_DIV_RX_dut/\Counter_3_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.153/*         0.051/*         Reg_file_dut/\reg_file_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    0.153/*         0.066/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.153/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.154/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.154/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.155/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.155/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.155/*         0.047/*         Reg_file_dut/\reg_file_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.155/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.155/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /SI    1
@(R)->SCAN_CLK(R)	0.536    */0.155         */0.082         Data_Sync_dut/pulse_gen_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.155/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.559    0.155/*         0.066/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.155/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.155/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.555    0.155/*         0.063/*         Reg_file_dut/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.156/*         0.062/*         CLK_DIV_RX_dut/\Counter_3_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.156/*         0.063/*         CLK_DIV_TX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.156/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /SI    1
@(R)->SCAN_CLK(R)	0.575    0.156/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.567    0.156/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.157/*         0.059/*         Reg_file_dut/\reg_file_reg[7][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.157/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.157/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.157/*         0.046/*         Reg_file_dut/\reg_file_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.157/*         0.063/*         CLK_DIV_RX_dut/\Counter_2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.157/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.554    0.157/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.158/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /SI    1
@(R)->SCAN_CLK(R)	0.572    0.158/*         0.059/*         Reg_file_dut/\reg_file_reg[4][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.158/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.573    0.158/*         0.057/*         Reg_file_dut/\reg_file_reg[12][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.556    0.159/*         0.062/*         SYS_CTRL_dut/\Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.159/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /SI    1
@(R)->SCAN_CLK(R)	0.567    0.160/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.160/*         0.063/*         CLK_DIV_RX_dut/\Counter_1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.160/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.160/*         0.051/*         Reg_file_dut/\reg_file_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.160/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.556    0.161/*         0.063/*         SYS_CTRL_dut/\current_state_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.575    0.161/*         0.057/*         Reg_file_dut/\reg_file_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.161/*         0.057/*         Reg_file_dut/\reg_file_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.161/*         0.057/*         Reg_file_dut/\reg_file_reg[14][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    */0.161         */0.085         pulse_gen_dut/out_reg/D    1
@(R)->SCAN_CLK(R)	0.574    0.162/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.162/*         0.048/*         Reg_file_dut/\reg_file_reg[1][0] /SI    1
@(R)->SCAN_CLK(R)	0.567    0.162/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.163/*         0.059/*         Reg_file_dut/\reg_file_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.575    0.164/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[6] /D    1
@(R)->SCAN_CLK(R)	0.568    0.165/*         0.059/*         Reg_file_dut/\reg_file_reg[6][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.165/*         0.045/*         Reg_file_dut/\reg_file_reg[0][7] /SI    1
@(R)->SCAN_CLK(R)	0.575    0.165/*         0.057/*         Reg_file_dut/\reg_file_reg[14][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.165/*         0.051/*         Reg_file_dut/\reg_file_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.166/*         0.057/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /D    1
@(R)->SCAN_CLK(R)	0.575    0.166/*         0.057/*         Reg_file_dut/\reg_file_reg[15][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.166/*         0.063/*         CLK_DIV_TX_dut/\Counter_2_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.575    0.166/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.166/*         0.048/*         Reg_file_dut/\reg_file_reg[1][7] /SI    1
@(R)->SCAN_CLK(R)	0.567    0.166/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.166/*         0.059/*         Reg_file_dut/\reg_file_reg[6][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.554    0.167/*         0.062/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.575    0.167/*         0.057/*         Reg_file_dut/\reg_file_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.167/*         0.059/*         Reg_file_dut/\reg_file_reg[5][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.167/*         0.052/*         ALU_dut/\ALU_OUT_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.167/*         0.064/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.566    0.168/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.168/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.559    0.168/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.168/*         0.064/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.572    0.169/*         0.059/*         Reg_file_dut/\reg_file_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.567    0.169/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.169/*         0.059/*         Reg_file_dut/\reg_file_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.567    0.169/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.170/*         0.057/*         Reg_file_dut/\reg_file_reg[15][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.170/*         0.062/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.564    0.170/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.170/*         0.057/*         Reg_file_dut/\reg_file_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.170/*         0.057/*         Reg_file_dut/\reg_file_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.170/*         0.059/*         Reg_file_dut/\reg_file_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.567    0.171/*         0.059/*         Reg_file_dut/\reg_file_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.171/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.171/*         0.052/*         ALU_dut/\ALU_OUT_reg[12] /D    1
@(R)->SCAN_CLK(R)	0.568    0.171/*         0.059/*         Reg_file_dut/\reg_file_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.171/*         0.059/*         Reg_file_dut/\reg_file_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.171/*         0.059/*         Reg_file_dut/\reg_file_reg[4][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.172/*         0.050/*         Reg_file_dut/\reg_file_reg[1][3] /SI    1
@(R)->SCAN_CLK(R)	0.567    0.172/*         0.059/*         Reg_file_dut/\reg_file_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.172/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.172/*         0.059/*         Reg_file_dut/\reg_file_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.172/*         0.059/*         Reg_file_dut/\reg_file_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.172/*         0.059/*         Reg_file_dut/\reg_file_reg[7][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.172/*         0.068/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.574    0.172/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.569    0.172/*         0.059/*         Reg_file_dut/\reg_file_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.567    0.172/*         0.059/*         Reg_file_dut/\reg_file_reg[7][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.173/*         0.053/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.567    0.173/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.173/*         0.052/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.574    0.173/*         0.057/*         Reg_file_dut/\reg_file_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.567    0.173/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.173/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.567    0.173/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.174/*         0.052/*         ALU_dut/\ALU_OUT_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.174/*         0.086/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.567    0.174/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.175/*         0.048/*         Reg_file_dut/\reg_file_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.175/*         0.052/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.176/*         0.052/*         ALU_dut/\ALU_OUT_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.176/*         0.052/*         SYS_CTRL_dut/\Addr_next_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.176/*         0.052/*         ALU_dut/\ALU_OUT_reg[10] /D    1
@(R)->SCAN_CLK(R)	0.559    0.177/*         0.060/*         Data_Sync_dut/pulse_gen_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.177/*         0.052/*         ALU_dut/\ALU_OUT_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.177/*         0.052/*         ALU_dut/\ALU_OUT_reg[15] /D    1
@(R)->SCAN_CLK(R)	0.572    0.177/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.178/*         0.052/*         ALU_dut/\ALU_OUT_reg[11] /D    1
@(R)->SCAN_CLK(R)	0.559    0.178/*         0.060/*         SYS_CTRL_dut/\Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.559    0.178/*         0.060/*         Data_Sync_dut/Q_in_reg/RN    1
@(R)->SCAN_CLK(R)	0.559    0.179/*         0.060/*         Data_Sync_dut/\FF_Stage_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.559    0.179/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.179/*         0.052/*         Reg_file_dut/\reg_file_reg[8][7] /D    1
@(R)->SCAN_CLK(R)	0.572    0.179/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.179/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.179/*         0.052/*         SYS_CTRL_dut/\Addr_next_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[9][2] /D    1
@(R)->SCAN_CLK(R)	0.558    0.180/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.575    0.180/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[13][6] /D    1
@(R)->SCAN_CLK(R)	0.566    0.180/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.180/*         0.052/*         SYS_CTRL_dut/\Addr_next_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.180/*         0.069/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.558    0.180/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[8][5] /D    1
@(R)->SCAN_CLK(R)	0.558    0.181/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.181/*         0.056/*         Reg_file_dut/\reg_file_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.558    0.181/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[11][1] /D    1
@(R)->SCAN_CLK(R)	0.558    0.181/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.565    0.181/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[8][6] /D    1
@(R)->SCAN_CLK(R)	0.569    0.181/*         0.057/*         Reg_file_dut/\reg_file_reg[12][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.181/*         0.052/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.558    0.181/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[7][5] /D    1
@(R)->SCAN_CLK(R)	0.567    0.182/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[11][3] /D    1
@(R)->SCAN_CLK(R)	0.558    0.182/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.182/*         0.052/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.565    0.182/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.182/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.182/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.182/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[12][4] /D    1
@(R)->SCAN_CLK(R)	0.567    0.182/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.567    0.182/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.565    0.182/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.183/*         0.052/*         SYS_CTRL_dut/\Addr_next_reg[6] /D    1
@(R)->SCAN_CLK(R)	0.568    0.183/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.183/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[9][6] /D    1
@(R)->SCAN_CLK(R)	0.566    0.183/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.183/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.567    0.183/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[14][3] /D    1
@(R)->SCAN_CLK(R)	0.567    0.183/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.183/*         0.053/*         Reg_file_dut/\reg_file_reg[9][3] /D    1
@(R)->SCAN_CLK(R)	0.568    0.183/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.567    0.183/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.183/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.564    0.183/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.183/*         0.053/*         Reg_file_dut/\reg_file_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[12][6] /D    1
@(R)->SCAN_CLK(R)	0.564    0.183/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.564    0.183/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.183/*         0.060/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.183/*         0.052/*         Reg_file_dut/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.183/*         0.053/*         Reg_file_dut/\reg_file_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[7][2] /D    1
@(R)->SCAN_CLK(R)	0.556    0.184/*         0.060/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.184/*         0.053/*         Reg_file_dut/\reg_file_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.184/*         0.052/*         Reg_file_dut/\RdData_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.555    0.184/*         0.060/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.184/*         0.053/*         Reg_file_dut/\reg_file_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.185/*         0.052/*         Reg_file_dut/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.185/*         0.053/*         Reg_file_dut/\reg_file_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.186/*         0.052/*         Reg_file_dut/\reg_file_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.186/*         0.053/*         Reg_file_dut/\reg_file_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.186/*         0.052/*         Reg_file_dut/\reg_file_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.186/*         0.053/*         Reg_file_dut/\reg_file_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.186/*         0.053/*         Reg_file_dut/\reg_file_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.186/*         0.052/*         Reg_file_dut/\reg_file_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.186/*         0.065/*         Data_Sync_dut/pulse_gen_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.186/*         0.052/*         Reg_file_dut/\reg_file_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.186/*         0.052/*         Reg_file_dut/\reg_file_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.186/*         0.052/*         Reg_file_dut/\reg_file_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.187/*         0.052/*         Reg_file_dut/\reg_file_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.187/*         0.052/*         Reg_file_dut/\reg_file_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.187/*         0.052/*         Reg_file_dut/\reg_file_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.187/*         0.052/*         Reg_file_dut/\reg_file_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.187/*         0.052/*         Reg_file_dut/\reg_file_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.187/*         0.052/*         Reg_file_dut/\reg_file_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.187/*         0.052/*         Reg_file_dut/\reg_file_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.187/*         0.053/*         Reg_file_dut/\reg_file_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.188/*         0.052/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.188/*         0.052/*         Reg_file_dut/\reg_file_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.188/*         0.053/*         Reg_file_dut/\reg_file_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.188/*         0.052/*         Reg_file_dut/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.188/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.188/*         0.052/*         Reg_file_dut/\reg_file_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.188/*         0.052/*         Reg_file_dut/\reg_file_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.188/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.568    0.188/*         0.057/*         Reg_file_dut/\reg_file_reg[8][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.188/*         0.052/*         Reg_file_dut/\reg_file_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.188/*         0.052/*         UART_TX_dut/\Counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.188/*         0.052/*         Reg_file_dut/\reg_file_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.189/*         0.052/*         Reg_file_dut/\reg_file_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.189/*         0.052/*         Reg_file_dut/\reg_file_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.189/*         0.052/*         Reg_file_dut/\reg_file_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.189/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.189/*         0.053/*         Reg_file_dut/\reg_file_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.189/*         0.053/*         Reg_file_dut/\reg_file_reg[9][5] /D    1
@(R)->SCAN_CLK(R)	0.568    0.189/*         0.057/*         Reg_file_dut/\reg_file_reg[11][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.189/*         0.062/*         Data_Sync_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.189/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.189/*         0.053/*         Reg_file_dut/\reg_file_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.189/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.189/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.189/*         0.053/*         Reg_file_dut/\reg_file_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.190/*         0.052/*         Reg_file_dut/\reg_file_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.190/*         0.053/*         Reg_file_dut/\reg_file_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.190/*         0.052/*         Reg_file_dut/\reg_file_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.190/*         0.052/*         Reg_file_dut/\reg_file_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.190/*         0.053/*         Reg_file_dut/\reg_file_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.190/*         0.053/*         Reg_file_dut/\reg_file_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.191/*         0.053/*         SYS_CTRL_dut/\Addr_next_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.191/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.191/*         0.052/*         Reg_file_dut/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.191/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.191/*         0.052/*         Reg_file_dut/\reg_file_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.192/*         0.052/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.192/*         0.052/*         Reg_file_dut/\reg_file_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.192/*         0.052/*         Reg_file_dut/\reg_file_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.192/*         0.066/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.193/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.193/*         0.053/*         Reg_file_dut/\reg_file_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.193/*         0.052/*         Reg_file_dut/\reg_file_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.193/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.193/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.193/*         0.053/*         Reg_file_dut/\reg_file_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.193/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.193/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.193/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.193/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.193/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.193/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.569    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.194/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /D    1
@(R)->SCAN_CLK(R)	0.568    0.194/*         0.056/*         Reg_file_dut/\reg_file_reg[11][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.194/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.194/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.194/*         0.052/*         Reg_file_dut/\reg_file_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.194/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    */0.194         */0.083         SYS_CTRL_dut/\Counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.194/*         0.053/*         Reg_file_dut/\reg_file_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.194/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.194/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.195/*         0.052/*         Reg_file_dut/\reg_file_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.195/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.195/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.195/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.195/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.195/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.195/*         0.052/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.195/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /D    1
@(R)->SCAN_CLK(R)	0.568    0.195/*         0.056/*         Reg_file_dut/\reg_file_reg[9][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.195/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.196/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.196/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.610    0.196/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.196/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.196/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.196/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.196/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.197/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.197/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.197/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.197/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.197/*         0.052/*         Reg_file_dut/\reg_file_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.197/*         0.053/*         Reg_file_dut/\reg_file_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.197/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.197/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.197/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.601    0.197/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.197/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /D    1
@(R)->SCAN_CLK(R)	0.568    0.198/*         0.056/*         Reg_file_dut/\reg_file_reg[10][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.198/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.198/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.198/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.198/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.198/*         0.063/*         SYS_CTRL_dut/\Addr_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.198/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.198/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.198/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.198/*         0.053/*         Reg_file_dut/\reg_file_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.198/*         0.053/*         SYS_CTRL_dut/\Counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.198/*         0.052/*         Reg_file_dut/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.198/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.198/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.199/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /D    1
@(R)->SCAN_CLK(R)	0.571    0.199/*         0.056/*         SYS_CTRL_dut/\Addr_next_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.199/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.199/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /D    1
@(R)->SCAN_CLK(R)	0.569    0.199/*         0.056/*         Reg_file_dut/\reg_file_reg[0][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.199/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    0.199/*         0.065/*         Reg_file_dut/\reg_file_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.199/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.199/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.199/*         0.053/*         CLK_DIV_RX_dut/\Counter_4_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.199/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.199/*         0.053/*         Reg_file_dut/\reg_file_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.199/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.199/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.200/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.200/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.200/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.200/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.200/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.200/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.200/*         0.052/*         Reg_file_dut/\reg_file_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.200/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.200/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.200/*         0.053/*         Reg_file_dut/\reg_file_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.200/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.200/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.201/*         0.052/*         Reg_file_dut/\reg_file_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.201/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.201/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.201/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.201/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.201/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.201/*         0.052/*         Reg_file_dut/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.201/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /D    1
@(R)->SCAN_CLK(R)	0.569    0.202/*         0.056/*         Data_Sync_dut/\SYNC_bus_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.202/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.202/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.570    0.202/*         0.056/*         Data_Sync_dut/\SYNC_bus_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.202/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /D    1
@(R)->SCAN_CLK(R)	0.569    0.202/*         0.056/*         Data_Sync_dut/\SYNC_bus_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.203/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.203/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.563    0.203/*         0.056/*         SYS_CTRL_dut/\Addr_next_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.203/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.203/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.203/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /D    1
@(R)->SCAN_CLK(R)	0.570    0.203/*         0.056/*         Data_Sync_dut/\SYNC_bus_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.203/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.203/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /D    1
@(R)->SCAN_CLK(R)	0.564    0.203/*         0.056/*         SYS_CTRL_dut/\Addr_next_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.203/*         0.054/*         Reg_file_dut/\reg_file_reg[13][1] /D    1
@(R)->SCAN_CLK(R)	0.563    0.203/*         0.056/*         SYS_CTRL_dut/\Addr_next_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.203/*         0.056/*         Reg_file_dut/\reg_file_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.563    0.203/*         0.056/*         SYS_CTRL_dut/\Addr_next_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.570    0.203/*         0.056/*         SYS_CTRL_dut/\Addr_next_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.203/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.203/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.203/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.203/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /D    1
@(R)->SCAN_CLK(R)	0.568    0.203/*         0.056/*         Reg_file_dut/\reg_file_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.563    0.203/*         0.056/*         Reg_file_dut/\reg_file_reg[8][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.204/*         0.034/*         Reg_file_dut/\reg_file_reg[1][4] /D    1
@(R)->SCAN_CLK(R)	0.563    0.204/*         0.056/*         SYS_CTRL_dut/\Addr_next_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.563    0.204/*         0.056/*         Reg_file_dut/\reg_file_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.570    0.204/*         0.056/*         Data_Sync_dut/\SYNC_bus_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.204/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /D    1
@(R)->SCAN_CLK(R)	0.568    0.204/*         0.056/*         Reg_file_dut/\reg_file_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.570    0.204/*         0.056/*         Data_Sync_dut/\SYNC_bus_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.204/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.204/*         0.052/*         ALU_dut/OUT_VALID_reg/D    1
@(R)->SCAN_CLK(R)	0.570    0.204/*         0.056/*         Data_Sync_dut/\SYNC_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.563    0.204/*         0.056/*         Reg_file_dut/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.205/*         0.056/*         SYS_CTRL_dut/\Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.205/*         0.056/*         SYS_CTRL_dut/\Addr_next_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.602    0.205/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.205/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.205/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /D    1
@(R)->SCAN_CLK(R)	0.570    0.205/*         0.056/*         Data_Sync_dut/\SYNC_bus_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.205/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.205/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.205/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.205/*         0.034/*         Reg_file_dut/\reg_file_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.205/*         0.034/*         Reg_file_dut/\reg_file_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    0.205/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.205/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /D    1
@(R)->SCAN_CLK(R)	0.562    0.205/*         0.056/*         Reg_file_dut/\RdData_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.206/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.206/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.206/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.556    0.206/*         0.062/*         Data_Sync_dut/enable_pulse_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.570    0.206/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.206/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    0.206/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /D    1
@(R)->SCAN_CLK(R)	0.562    0.206/*         0.056/*         Reg_file_dut/\RdData_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.206/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.207/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.207/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.207/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.576    0.207/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.207/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.208/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.208/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.208/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.609    0.208/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    0.208/*         0.056/*         ALU_dut/\ALU_OUT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.208/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.208/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.209/*         0.052/*         Reg_file_dut/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.578    0.210/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.210/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.210/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.210/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.210/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.211/*         0.066/*         Reg_file_dut/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.211/*         0.039/*         Reg_file_dut/\reg_file_reg[0][6] /D    1
@(R)->SCAN_CLK(R)	0.563    0.212/*         0.056/*         SYS_CTRL_dut/flag_1_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.571    0.212/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /D    1
@(R)->SCAN_CLK(R)	0.562    0.213/*         0.056/*         Data_Sync_dut/enable_pulse_reg/RN    1
@(R)->SCAN_CLK(R)	0.562    0.213/*         0.056/*         Data_Sync_dut/\FF_Stage_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.214/*         0.039/*         Reg_file_dut/\reg_file_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.215/*         0.052/*         ALU_dut/\ALU_OUT_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.215/*         0.054/*         ALU_dut/\ALU_OUT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.216/*         0.034/*         Reg_file_dut/\reg_file_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.216/*         0.067/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.217/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    */0.217         */0.087         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.220/*         0.054/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.220/*         0.040/*         Reg_file_dut/\reg_file_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.221/*         0.039/*         Reg_file_dut/\reg_file_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.221/*         0.039/*         Reg_file_dut/\reg_file_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.221/*         0.039/*         Reg_file_dut/\reg_file_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    */0.221         */0.084         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.222/*         0.062/*         pulse_gen_dut/Q_in_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.223/*         0.053/*         ALU_dut/\ALU_OUT_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.223/*         0.062/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.223/*         0.053/*         SYS_CTRL_dut/flag_1_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.224/*         0.056/*         SYS_CTRL_dut/\Addr_next_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.583    */0.224         */0.044         Reg_file_dut/\reg_file_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.583    */0.224         */0.044         Reg_file_dut/\reg_file_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.225/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.225/*         0.061/*         UART_TX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.225/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.226/*         0.061/*         UART_TX_dut/\Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.559    */0.226         */0.086         UART_TX_dut/\Counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.227/*         0.057/*         pulse_gen_dut/Q_in_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.600    0.228/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.567    0.228/*         0.052/*         SYS_CTRL_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.605    0.228/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.230/*         0.056/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.230/*         0.053/*         SYS_CTRL_dut/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.230/*         0.052/*         UART_TX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.230/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.231/*         0.053/*         ALU_dut/\ALU_OUT_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.232/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.233/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.233/*         0.052/*         ALU_dut/\ALU_OUT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.233/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.235/*         0.062/*         UART_RX_dut/\out_next_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.494    */0.237         */0.129         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.557    0.237/*         0.062/*         SYS_CTRL_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.238/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[9] /D    1
@(R)->SCAN_CLK(R)	0.494    */0.238         */0.129         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.239/*         0.063/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.239/*         0.053/*         ALU_dut/\ALU_OUT_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.494    */0.240         */0.129         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /E    1
@(R)->SCAN_CLK(R)	0.494    */0.240         */0.129         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /E    1
@(R)->SCAN_CLK(R)	0.493    */0.241         */0.129         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /E    1
@(R)->SCAN_CLK(R)	0.494    */0.241         */0.129         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /E    1
@(R)->SCAN_CLK(R)	0.494    */0.241         */0.129         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.242/*         0.052/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.606    0.242/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.608    0.244/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[8] /D    1
@(R)->SCAN_CLK(R)	0.491    */0.245         */0.132         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.247/*         0.039/*         Reg_file_dut/\reg_file_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.248/*         0.054/*         ALU_dut/\ALU_OUT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.249/*         0.053/*         CLK_DIV_TX_dut/\Counter_3_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.607    0.251/*         0.053/*         CLK_DIV_RX_dut/\Counter_4_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.251/*         0.062/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.252/*         0.068/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.253/*         0.053/*         SYS_CTRL_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.253/*         0.064/*         UART_RX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.604    0.256/*         0.053/*         CLK_DIV_RX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.257/*         0.052/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    */0.258         */0.085         UART_TX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.259/*         0.061/*         UART_TX_dut/\Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.261/*         0.053/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.261/*         0.052/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.263/*         0.052/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.268/*         0.054/*         SYS_CTRL_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.507    */0.270         */0.117         UART_RX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.603    0.274/*         0.054/*         CLK_DIV_TX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    */0.277         */0.085         UART_TX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.278/*         0.053/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.575    */0.278         */0.084         CLK_DIV_RX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    */0.280         */0.088         UART_TX_dut/\Counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.282/*         0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    */0.285         */0.083         CLK_DIV_TX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    0.297/*         0.061/*         Reg_file_dut/\reg_file_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.306/*         0.061/*         Reg_file_dut/\reg_file_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.574    */0.312         */0.083         CLK_DIV_TX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.491    */0.315         */0.132         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.318/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    */0.319         */0.085         CLK_DIV_RX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.491    */0.321         */0.132         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.491    */0.322         */0.132         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.322/*         0.054/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.490    */0.322         */0.133         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.490    */0.325         */0.134         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.325/*         0.040/*         Reg_file_dut/\reg_file_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.490    */0.327         */0.133         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.490    */0.327         */0.133         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.568    0.329/*         0.052/*         Reg_file_dut/\reg_file_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.332/*         0.055/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.337/*         0.062/*         SYS_CTRL_dut/\Addr_next_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.342/*         0.055/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.486    */0.345         */0.137         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.349/*         0.054/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.353/*         0.055/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.359/*         0.055/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	0.378    */0.359         */-0.040        CLK_GATE_dut/ICG_DUT/E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.360/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.572    0.363/*         0.053/*         Reg_file_dut/\reg_file_reg[0][1] /D    1
@(R)->SCAN_CLK(R)	0.703    0.367/*         -0.078/*        Reg_file_dut/\reg_file_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.370/*         -0.077/*        Reg_file_dut/\reg_file_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.706    0.371/*         -0.078/*        Reg_file_dut/\reg_file_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.706    0.371/*         -0.078/*        Reg_file_dut/\reg_file_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.706    0.371/*         -0.078/*        Reg_file_dut/\reg_file_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.374/*         -0.070/*        Reg_file_dut/\reg_file_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.375/*         -0.070/*        Reg_file_dut/\reg_file_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.375/*         -0.070/*        Reg_file_dut/\reg_file_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.375/*         -0.077/*        Reg_file_dut/\reg_file_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.375/*         -0.070/*        Reg_file_dut/\reg_file_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.695    0.376/*         -0.070/*        Reg_file_dut/\reg_file_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.689    0.381/*         -0.069/*        Reg_file_dut/\reg_file_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.692    0.387/*         -0.074/*        ALU_dut/\ALU_OUT_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.558    0.388/*         0.062/*         SYS_CTRL_dut/\Addr_next_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.691    0.389/*         -0.074/*        ALU_dut/\ALU_OUT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.691    0.390/*         -0.074/*        ALU_dut/\ALU_OUT_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.573    0.403/*         0.053/*         Reg_file_dut/\reg_file_reg[0][2] /D    1
@(R)->SCAN_CLK(R)	0.601    0.432/*         0.059/*         CLK_DIV_RX_dut/\Counter_4_reg[8] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.529    */0.433         */0.089         Reg_file_dut/RdData_Valid_reg/D    1
@(R)->SCAN_CLK(R)	0.600    0.435/*         0.059/*         CLK_DIV_RX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.435/*         0.059/*         CLK_DIV_RX_dut/\Counter_4_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.437/*         0.059/*         CLK_DIV_TX_dut/\Counter_2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.437/*         0.059/*         CLK_DIV_TX_dut/\Counter_1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.441/*         0.059/*         CLK_DIV_RX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.441/*         0.059/*         CLK_DIV_RX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.445/*         0.059/*         CLK_DIV_RX_dut/\Counter_1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.446/*         0.059/*         CLK_DIV_TX_dut/\Counter_2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.452/*         0.059/*         CLK_DIV_TX_dut/\Counter_2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.453/*         0.059/*         CLK_DIV_TX_dut/\Counter_2_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.558    0.459/*         0.061/*         SYS_CTRL_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.558    0.460/*         0.061/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.463/*         0.059/*         CLK_DIV_RX_dut/\Counter_1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.463/*         0.059/*         CLK_DIV_RX_dut/\Counter_1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.463/*         0.059/*         CLK_DIV_TX_dut/\Counter_2_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.464/*         0.059/*         CLK_DIV_TX_dut/\Counter_2_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.465/*         0.059/*         CLK_DIV_TX_dut/\Counter_2_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.465/*         0.059/*         CLK_DIV_RX_dut/\Counter_1_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.465/*         0.059/*         CLK_DIV_RX_dut/\Counter_1_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.465/*         0.059/*         CLK_DIV_TX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.465/*         0.059/*         CLK_DIV_TX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.599    0.465/*         0.059/*         CLK_DIV_RX_dut/\Counter_1_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.466/*         0.059/*         CLK_DIV_RX_dut/\Counter_1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.598    0.466/*         0.059/*         CLK_DIV_RX_dut/\Counter_1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.555    0.469/*         0.061/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.554    0.471/*         0.061/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.584    0.472/*         0.061/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.475/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.584    0.478/*         0.061/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.478/*         0.061/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.584    0.478/*         0.061/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.478/*         0.061/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.479/*         0.061/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.480/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.481/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.481/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.481/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.483/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.564    0.484/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.484/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.484/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.484/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.484/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.564    0.485/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.565    0.485/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.565    0.485/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.564    0.485/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.564    0.485/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.485/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.486/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.486/*         0.059/*         CLK_DIV_RX_dut/\Counter_1_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.487/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.487/*         0.059/*         CLK_DIV_RX_dut/\Counter_1_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.488/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.488/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.488/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.488/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.488/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.488/*         0.061/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.488/*         0.061/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.489/*         0.061/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.489/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.489/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.489/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.489/*         0.059/*         CLK_DIV_RX_dut/\Counter_2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.489/*         0.061/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.600    0.489/*         0.059/*         CLK_DIV_RX_dut/\Counter_2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.489/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.489/*         0.059/*         CLK_DIV_RX_dut/\Counter_2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.602    0.490/*         0.059/*         CLK_DIV_RX_dut/\Counter_2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.490/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.602    0.490/*         0.059/*         CLK_DIV_RX_dut/\Counter_2_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.490/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.490/*         0.059/*         CLK_DIV_RX_dut/\Counter_2_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.490/*         0.060/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.601    0.491/*         0.059/*         CLK_DIV_RX_dut/\Counter_2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.565    0.492/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.565    0.492/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.565    0.492/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.564    0.493/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.563    0.494/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.562    0.494/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.563    0.494/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.563    0.494/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.562    0.494/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.495/*         0.062/*         ALU_dut/\ALU_OUT_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.495/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.495/*         0.062/*         ALU_dut/\ALU_OUT_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.495/*         0.062/*         ALU_dut/\ALU_OUT_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.495/*         0.062/*         ALU_dut/\ALU_OUT_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.495/*         0.062/*         ALU_dut/\ALU_OUT_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.495/*         0.062/*         ALU_dut/\ALU_OUT_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.584    0.496/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.555    0.496/*         0.062/*         ALU_dut/\ALU_OUT_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.549    0.498/*         0.068/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.498/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.498/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.584    0.499/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.566    0.502/*         0.059/*         Reg_file_dut/\reg_file_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.584    0.502/*         0.061/*         UART_TX_dut/\Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.504/*         0.059/*         Reg_file_dut/\reg_file_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.504/*         0.059/*         Reg_file_dut/\reg_file_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.505/*         0.059/*         Reg_file_dut/\reg_file_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.567    0.506/*         0.059/*         Reg_file_dut/\reg_file_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.506/*         0.059/*         Reg_file_dut/\reg_file_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.506/*         0.059/*         Reg_file_dut/\reg_file_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.569    0.506/*         0.059/*         Reg_file_dut/\reg_file_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.507/*         0.061/*         pulse_gen_dut/Q_in_reg/RN    1
@(R)->SCAN_CLK(R)	0.570    0.507/*         0.059/*         Reg_file_dut/\reg_file_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.507/*         0.061/*         UART_TX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.508/*         0.061/*         pulse_gen_dut/out_reg/RN    1
@(R)->SCAN_CLK(R)	0.568    0.508/*         0.059/*         Reg_file_dut/\reg_file_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.508/*         0.061/*         UART_TX_dut/\Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.508/*         0.061/*         UART_TX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.508/*         0.059/*         Reg_file_dut/\reg_file_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.508/*         0.061/*         UART_TX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.508/*         0.059/*         Reg_file_dut/\reg_file_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.584    0.508/*         0.061/*         UART_TX_dut/\Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.512/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.514/*         0.059/*         Reg_file_dut/\reg_file_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.515/*         0.059/*         Reg_file_dut/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.518/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.560    0.520/*         0.059/*         Reg_file_dut/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.559    0.521/*         0.059/*         Reg_file_dut/RdData_Valid_reg/RN    1
@(R)->SCAN_CLK(R)	0.558    0.521/*         0.059/*         Reg_file_dut/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.522/*         0.061/*         ALU_dut/\ALU_OUT_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.523/*         0.061/*         ALU_dut/\ALU_OUT_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.523/*         0.059/*         Reg_file_dut/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.523/*         0.059/*         Reg_file_dut/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.524/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.525/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.526/*         0.061/*         ALU_dut/\ALU_OUT_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.526/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.526/*         0.061/*         ALU_dut/\ALU_OUT_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.527/*         0.061/*         ALU_dut/\ALU_OUT_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.527/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.561    0.528/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.528/*         0.061/*         ALU_dut/\ALU_OUT_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.528/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.528/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.528/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.528/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.529/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.529/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.529/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.556    0.529/*         0.061/*         ALU_dut/OUT_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	0.561    0.530/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.560    0.531/*         0.059/*         SYS_CTRL_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.560    0.531/*         0.059/*         SYS_CTRL_dut/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.532/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.532/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.560    0.532/*         0.059/*         SYS_CTRL_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.532/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.575    0.532/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.575    0.532/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.575    0.532/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.532/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.532/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.575    0.532/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.533/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.557    0.533/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.534/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.571    0.538/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.553    0.538/*         0.067/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.539/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.540/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.572    0.540/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.543/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.545/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.575    0.547/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.547/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.548/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.548/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.548/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.548/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.548/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.550/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.550/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.550/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.550/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.550/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.552/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.573    0.553/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.574    0.554/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.561/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.561/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.561/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.561/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.561/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.561/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.562/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.567    0.564/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.564/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.564/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.564/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.564/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.564/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.565/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.565/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.568    0.565/*         0.056/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /RN    1
