<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0')">rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.76</td>
<td class="s9 cl rt"><a href="mod410.html#Line" > 93.55</a></td>
<td class="s10 cl rt"><a href="mod410.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod410.html#Toggle" > 97.28</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod410.html#Branch" > 96.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod410.html#inst_tag_45458"  onclick="showContent('inst_tag_45458')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s9 cl rt"> 91.54</td>
<td class="s9 cl rt"><a href="mod410.html#inst_tag_45458_Line" > 93.55</a></td>
<td class="s8 cl rt"><a href="mod410.html#inst_tag_45458_Cond" > 86.67</a></td>
<td class="s9 cl rt"><a href="mod410.html#inst_tag_45458_Toggle" > 97.28</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod410.html#inst_tag_45458_Branch" > 88.68</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod410.html#inst_tag_45457"  onclick="showContent('inst_tag_45457')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s9 cl rt"> 96.69</td>
<td class="s9 cl rt"><a href="mod410.html#inst_tag_45457_Line" > 93.55</a></td>
<td class="s10 cl rt"><a href="mod410.html#inst_tag_45457_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod410.html#inst_tag_45457_Toggle" > 96.98</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod410.html#inst_tag_45457_Branch" > 96.23</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_45458'>
<hr>
<a name="inst_tag_45458"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_45458" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.54</td>
<td class="s9 cl rt"><a href="mod410.html#inst_tag_45458_Line" > 93.55</a></td>
<td class="s8 cl rt"><a href="mod410.html#inst_tag_45458_Cond" > 86.67</a></td>
<td class="s9 cl rt"><a href="mod410.html#inst_tag_45458_Toggle" > 97.28</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod410.html#inst_tag_45458_Branch" > 88.68</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.14</td>
<td class="s9 cl rt"> 98.48</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s9 cl rt"> 91.59</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.36</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.83</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod866.html#inst_tag_112550" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod186.html#inst_tag_35266" id="tag_urg_inst_35266">Acs</a></td>
<td class="s8 cl rt"> 89.25</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1310.html#inst_tag_164789" id="tag_urg_inst_164789">Ap</a></td>
<td class="s9 cl rt"> 99.15</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.58</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1310.html#inst_tag_164790" id="tag_urg_inst_164790">Ap_0</a></td>
<td class="s9 cl rt"> 99.15</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.58</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1162.html#inst_tag_158571" id="tag_urg_inst_158571">Wp</a></td>
<td class="s9 cl rt"> 99.37</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod38.html#inst_tag_950" id="tag_urg_inst_950">uc3465c9ee</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1189.html#inst_tag_158748" id="tag_urg_inst_158748">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1303.html#inst_tag_164706" id="tag_urg_inst_164706">udl</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1291.html#inst_tag_164592" id="tag_urg_inst_164592">udl_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1074.html#inst_tag_141629" id="tag_urg_inst_141629">ues</a></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1383.html#inst_tag_166229" id="tag_urg_inst_166229">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1383.html#inst_tag_166230" id="tag_urg_inst_166230">ur487</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_0.html#inst_tag_2066" id="tag_urg_inst_2066">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_0.html#inst_tag_2067" id="tag_urg_inst_2067">ursrrrg292</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_0.html#inst_tag_2065" id="tag_urg_inst_2065">ursrrrg515</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1380.html#inst_tag_166168" id="tag_urg_inst_166168">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1117.html#inst_tag_150844" id="tag_urg_inst_150844">us72a3ed95</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_45457'>
<hr>
<a name="inst_tag_45457"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_45457" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.69</td>
<td class="s9 cl rt"><a href="mod410.html#inst_tag_45457_Line" > 93.55</a></td>
<td class="s10 cl rt"><a href="mod410.html#inst_tag_45457_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod410.html#inst_tag_45457_Toggle" > 96.98</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod410.html#inst_tag_45457_Branch" > 96.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.97</td>
<td class="s9 cl rt"> 98.48</td>
<td class="s8 cl rt"> 88.24</td>
<td class="s9 cl rt"> 91.20</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.94</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.81</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod866.html#inst_tag_112549" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod186.html#inst_tag_35263" id="tag_urg_inst_35263">Acs</a></td>
<td class="s8 cl rt"> 89.25</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1310.html#inst_tag_164787" id="tag_urg_inst_164787">Ap</a></td>
<td class="s8 cl rt"> 81.46</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 94.87</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.95</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1310.html#inst_tag_164788" id="tag_urg_inst_164788">Ap_0</a></td>
<td class="s9 cl rt"> 99.15</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.58</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1162.html#inst_tag_158570" id="tag_urg_inst_158570">Wp</a></td>
<td class="s9 cl rt"> 99.37</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod38.html#inst_tag_949" id="tag_urg_inst_949">uc3465c9ee</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1189.html#inst_tag_158747" id="tag_urg_inst_158747">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1303.html#inst_tag_164705" id="tag_urg_inst_164705">udl</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1291.html#inst_tag_164591" id="tag_urg_inst_164591">udl_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1074.html#inst_tag_141626" id="tag_urg_inst_141626">ues</a></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1383.html#inst_tag_166226" id="tag_urg_inst_166226">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1383.html#inst_tag_166227" id="tag_urg_inst_166227">ur487</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_0.html#inst_tag_2048" id="tag_urg_inst_2048">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_0.html#inst_tag_2049" id="tag_urg_inst_2049">ursrrrg292</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_0.html#inst_tag_2047" id="tag_urg_inst_2047">ursrrrg515</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1380.html#inst_tag_166165" id="tag_urg_inst_166165">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1117.html#inst_tag_150842" id="tag_urg_inst_150842">us72a3ed95</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod410.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>31</td><td>29</td><td>93.55</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57725</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57737</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57757</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57774</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57787</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57795</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57832</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57843</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57857</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57871</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57888</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57905</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57919</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57934</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57948</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57962</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57976</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57990</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
57724                   	always @( uLen1_caseSel or u_6535 or u_80e3 or u_b7c0 or u_d36e ) begin
57725      1/1          		case ( uLen1_caseSel )
57726      1/1          			4'b0001 : Len1 = u_b7c0 ;
57727      1/1          			4'b0010 : Len1 = u_d36e ;
57728      1/1          			4'b0100 : Len1 = u_6535 ;
57729      1/1          			4'b1000 : Len1 = u_80e3 ;
57730      1/1          			default : Len1 = 6'b0 ;
57731                   		endcase
57732                   	end
57733                   	assign AxiW_Strb = u_bbd0_4;
57734                   	assign Gen_Req_Be = Preamble ? PreBe : Be;
57735                   	rsnoc_z_T_C_S_C_L_R_R_8 ur( .I( AxiW_Strb ) , .O( Be ) );
57736                   	assign uPreLen1_caseSel = { PreStrm } ;
57737      1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
57738      1/1          			1'b1    : PreLen1 = 2'b11 ;
57739      1/1          			default : PreLen1 = 2'b0 ;
57740                   		endcase
57741                   	end
57742                   	rsnoc_z_T_C_S_C_L_R_D_L_F2t8 udl( .I( PreLen1 ) , .O( u_411b ) );
57743                   	rsnoc_z_T_C_S_C_L_R_R_8 ur487( .I( u_411b ) , .O( PreBe ) );
57744                   	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
57745                   	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
57746                   	assign AxiAr_Lock = u_6819_5;
57747                   	assign AxiAw_Lock = u_6320_5;
57748                   	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
57749                   	assign AxiAP_Lock = AxiAA_Lock;
57750                   	assign AxiA_Lock = AxiAP_Lock;
57751                   	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
57752                   	assign u_66aa = AxiALockIs_Excl;
57753                   	assign u_cd75 = u_66aa ? 1'b0 : 1'b1;
57754                   	assign Gen_Req_BurstType = u_9647;
57755                   	assign uu_9647_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
57756                   	always @( u_cd75 or uu_9647_caseSel ) begin
57757      1/1          		case ( uu_9647_caseSel )
57758      1/1          			3'b001  : u_9647 = 1'b0 ;
57759      1/1          			3'b010  : u_9647 = 1'b0 ;
57760      1/1          			3'b100  : u_9647 = u_cd75 ;
57761      1/1          			default : u_9647 = 1'b0 ;
57762                   		endcase
57763                   	end
57764                   	assign AxiW_Data = u_bbd0_0;
57765                   	assign AxiW_DataEcc = AxiW_Data;
57766                   	assign upreStrm_AddrLsb = AxiAddr [6:0];
57767                   	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
57768                   	assign upreStrm_Len1W = { 5'b0 , AxiA_Len };
57769                   	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } , 32'b0 };
57770                   	assign PreDataWd = PreData;
57771                   	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
57772                   	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( AxiW_DataEcc ) , .O( Data ) );
57773                   	assign uPreData_caseSel = { PreStrm } ;
57774      1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
57775      1/1          			1'b1    : PreData = u_2393 ;
57776      1/1          			default : PreData = 64'b0 ;
57777                   		endcase
57778                   	end
57779                   	assign StartOffset = AxiAddr [2:0] &amp; u_f88;
57780                   	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 3'b0 , StartOffset };
57781                   	rsnoc_z_T_C_S_C_L_R_D_L_F2t3 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
57782                   	assign Gen_Req_Lock = Preamble;
57783                   	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
57784                   	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_49b7 : u_94f4 );
57785                   	assign uu_94f4_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
57786                   	always @( uu_94f4_caseSel ) begin
57787      1/1          		case ( uu_94f4_caseSel )
57788      1/1          			2'b01   : u_94f4 = 3'b010 ;
57789      1/1          			2'b10   : u_94f4 = 3'b000 ;
57790      <font color = "red">0/1     ==>  			default : u_94f4 = 3'b000 ;</font>
57791                   		endcase
57792                   	end
57793                   	assign uu_49b7_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
57794                   	always @( uu_49b7_caseSel ) begin
57795      1/1          		case ( uu_49b7_caseSel )
57796      1/1          			2'b01   : u_49b7 = 3'b101 ;
57797      1/1          			2'b10   : u_49b7 = 3'b100 ;
57798      <font color = "red">0/1     ==>  			default : u_49b7 = 3'b000 ;</font>
57799                   		endcase
57800                   	end
57801                   	assign AxiA_Id = AxiAP_Id;
57802                   	assign u_a1de = AxiA_Id;
57803                   	assign SeqIdComp = u_a1de;
57804                   	assign Gen_Req_SeqId = SeqIdComp;
57805                   	assign Gen_Req_SeqUnOrdered = 1'b0;
57806                   	assign Gen_Req_SeqUnique = 1'b0;
57807                   	assign AxiAr_Prot = u_6819_6;
57808                   	assign AxiAw_Prot = u_6320_6;
57809                   	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
57810                   	assign AxiAP_Prot = AxiAA_Prot;
57811                   	assign AxiA_Prot = AxiAP_Prot;
57812                   	assign AxiA_Cache = AxiAP_Cache;
57813                   	assign u_2f07 = AxiA_Cache;
57814                   	assign Gen_Req_User =
57815                   		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_2f07 [3] , u_2f07 [2] , u_2f07 [1] , u_2f07 [0] };
57816                   	assign Snoop = 1'b0;
57817                   	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
57818                   	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
57819                   	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
57820                   	assign u_9aba = AxiA_Size [1:0];
57821                   	assign u_ad2e = AxiA_Size [1:0];
57822                   	assign u_967a = AxiA_Size [1:0];
57823                   	assign u_5389 = AxiA_Size [1:0];
57824                   	assign u_21ba = { 3'b0 , { AxiA_Len } };
57825                   	assign u_3040 = { 2'b0 , { AxiA_Len , 1'b1 } };
57826                   	assign u_42b4 = { 1'b0 , { AxiA_Len , 2'b11 } };
57827                   	assign u_db0a = { AxiA_Len , 3'b111 };
57828                   	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 10'b0 , StartOffset };
57829                   	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 3'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
57830                   		assign uFullLen1_caseSel = { u_9aba == 2'b11 , u_ad2e == 2'b10 , u_967a == 2'b01 , u_5389 == 2'b0 } ;
57831                   		always @( uFullLen1_caseSel or u_21ba or u_3040 or u_42b4 or u_db0a ) begin
57832      1/1          			case ( uFullLen1_caseSel )
57833      1/1          				4'b0001 : FullLen1 = u_21ba ;
57834      1/1          				4'b0010 : FullLen1 = u_3040 ;
57835      1/1          				4'b0100 : FullLen1 = u_42b4 ;
57836      1/1          				4'b1000 : FullLen1 = u_db0a ;
57837      1/1          				default : FullLen1 = 6'b0 ;
57838                   			endcase
57839                   		end
57840                   	// synopsys translate_off
57841                   	// synthesis translate_off
57842                   	always @( posedge Sys_Clk )
57843      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57844      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
57845      <font color = "grey">unreachable  </font>				dontStop = 0;
57846      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57847      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57848      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
57849      <font color = "grey">unreachable  </font>					$stop;
57850                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57851                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57852                   	// synthesis translate_on
57853                   	// synopsys translate_on
57854                   	// synopsys translate_off
57855                   	// synthesis translate_off
57856                   	always @( posedge Sys_Clk )
57857      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57858      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57859      <font color = "grey">unreachable  </font>				dontStop = 0;
57860      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57861      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57862      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
57863      <font color = "grey">unreachable  </font>					$stop;
57864                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57865                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57866                   	// synthesis translate_on
57867                   	// synopsys translate_on
57868                   	// synopsys translate_off
57869                   	// synthesis translate_off
57870                   	always @( posedge Sys_Clk )
57871      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57872      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57873      <font color = "grey">unreachable  </font>				dontStop = 0;
57874      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57875      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57876      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
57877      <font color = "grey">unreachable  </font>					$stop;
57878                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57879                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57880                   	// synthesis translate_on
57881                   	// synopsys translate_on
57882                   	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
57883                   	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
57884                   	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
57885                   	// synopsys translate_off
57886                   	// synthesis translate_off
57887                   	always @( posedge Sys_Clk )
57888      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57889      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
57890      <font color = "grey">unreachable  </font>				dontStop = 0;
57891      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57892      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57893      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
57894      <font color = "grey">unreachable  </font>					$stop;
57895                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57896                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57897                   	// synthesis translate_on
57898                   	// synopsys translate_on
57899                   	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
57900                   	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 3'b111 } ) );
57901                   	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
57902                   	// synopsys translate_off
57903                   	// synthesis translate_off
57904                   	always @( posedge Sys_Clk )
57905      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57906      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
57907      <font color = "grey">unreachable  </font>				dontStop = 0;
57908      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57909      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57910      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
57911      <font color = "grey">unreachable  </font>					$stop;
57912                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57913                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57914                   	// synthesis translate_on
57915                   	// synopsys translate_on
57916                   	// synopsys translate_off
57917                   	// synthesis translate_off
57918                   	always @( posedge Sys_Clk )
57919      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57920      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57921      <font color = "grey">unreachable  </font>				dontStop = 0;
57922      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57923      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57924      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
57925      <font color = "grey">unreachable  </font>					$stop;
57926                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57927                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57928                   	// synthesis translate_on
57929                   	// synopsys translate_on
57930                   	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b011 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
57931                   	// synopsys translate_off
57932                   	// synthesis translate_off
57933                   	always @( posedge Sys_Clk )
57934      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57935      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
57936      <font color = "grey">unreachable  </font>				dontStop = 0;
57937      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57938      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57939      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
57940      <font color = "grey">unreachable  </font>					$stop;
57941                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57942                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57943                   	// synthesis translate_on
57944                   	// synopsys translate_on
57945                   	// synopsys translate_off
57946                   	// synthesis translate_off
57947                   	always @( posedge Sys_Clk )
57948      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57949      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57950      <font color = "grey">unreachable  </font>				dontStop = 0;
57951      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57952      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57953      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
57954      <font color = "grey">unreachable  </font>					$stop;
57955                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57956                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57957                   	// synthesis translate_on
57958                   	// synopsys translate_on
57959                   	// synopsys translate_off
57960                   	// synthesis translate_off
57961                   	always @( posedge Sys_Clk )
57962      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57963      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57964      <font color = "grey">unreachable  </font>				dontStop = 0;
57965      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57966      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57967      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
57968      <font color = "grey">unreachable  </font>					$stop;
57969                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57970                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57971                   	// synthesis translate_on
57972                   	// synopsys translate_on
57973                   	// synopsys translate_off
57974                   	// synthesis translate_off
57975                   	always @( posedge Sys_Clk )
57976      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57977      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57978      <font color = "grey">unreachable  </font>				dontStop = 0;
57979      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57980      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57981      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
57982      <font color = "grey">unreachable  </font>					$stop;
57983                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57984                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57985                   	// synthesis translate_on
57986                   	// synopsys translate_on
57987                   	// synopsys translate_off
57988                   	// synthesis translate_off
57989                   	always @( posedge Sys_Clk )
57990      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57991      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57992      <font color = "grey">unreachable  </font>				dontStop = 0;
57993      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57994      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57995      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
57996      <font color = "grey">unreachable  </font>					$stop;
57997                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57998                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod410.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>30</td><td>30</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>30</td><td>30</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57570
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57678
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57683
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57691
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57696
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57703
 EXPRESSION (FixedOnGoing ? 3'b011 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57710
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57734
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57748
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57753
 EXPRESSION (u_66aa ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57771
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57780
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {3'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57784
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_49b7 : u_94f4))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57784
 SUB-EXPRESSION (Wr ? u_49b7 : u_94f4)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57809
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod410.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">42</td>
<td class="rt">80.77 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">662</td>
<td class="rt">644</td>
<td class="rt">97.28 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">331</td>
<td class="rt">323</td>
<td class="rt">97.58 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">331</td>
<td class="rt">321</td>
<td class="rt">96.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">42</td>
<td class="rt">80.77 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">662</td>
<td class="rt">644</td>
<td class="rt">97.28 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">331</td>
<td class="rt">323</td>
<td class="rt">97.58 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">331</td>
<td class="rt">321</td>
<td class="rt">96.98 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod410.html" >rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">53</td>
<td class="rt">51</td>
<td class="rt">96.23 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57570</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57678</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57683</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57691</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57696</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57703</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57710</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57734</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57748</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57753</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57771</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57780</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57784</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57725</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57737</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57757</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57774</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">57787</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">57795</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57832</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57570      	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57678      	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57683      	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57691      	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57696      	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57703      	assign SizeLcl = FixedOnGoing ? 3'b011 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57710      	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57734      	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57748      	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57753      	assign u_cd75 = u_66aa ? 1'b0 : 1'b1;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57771      	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57780      	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 3'b0 , StartOffset };
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57784      	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_49b7 : u_94f4 );
           	                              <font color = "green">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "green">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57809      	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57725      		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
57726      			4'b0001 : Len1 = u_b7c0 ;
           <font color = "green">			==></font>
57727      			4'b0010 : Len1 = u_d36e ;
           <font color = "green">			==></font>
57728      			4'b0100 : Len1 = u_6535 ;
           <font color = "green">			==></font>
57729      			4'b1000 : Len1 = u_80e3 ;
           <font color = "green">			==></font>
57730      			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57737      	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
57738      			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
57739      			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57757      		case ( uu_9647_caseSel )
           		<font color = "green">-1-</font>               
57758      			3'b001  : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
57759      			3'b010  : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
57760      			3'b100  : u_9647 = u_cd75 ;
           <font color = "green">			==></font>
57761      			default : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57774      	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
57775      			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
57776      			default : PreData = 64'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57787      		case ( uu_94f4_caseSel )
           		<font color = "red">-1-</font>               
57788      			2'b01   : u_94f4 = 3'b010 ;
           <font color = "green">			==></font>
57789      			2'b10   : u_94f4 = 3'b000 ;
           <font color = "green">			==></font>
57790      			default : u_94f4 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57795      		case ( uu_49b7_caseSel )
           		<font color = "red">-1-</font>               
57796      			2'b01   : u_49b7 = 3'b101 ;
           <font color = "green">			==></font>
57797      			2'b10   : u_49b7 = 3'b100 ;
           <font color = "green">			==></font>
57798      			default : u_49b7 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57832      			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
57833      				4'b0001 : FullLen1 = u_21ba ;
           <font color = "green">				==></font>
57834      				4'b0010 : FullLen1 = u_3040 ;
           <font color = "green">				==></font>
57835      				4'b0100 : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
57836      				4'b1000 : FullLen1 = u_db0a ;
           <font color = "green">				==></font>
57837      				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_45458'>
<a name="inst_tag_45458_Line"></a>
<b>Line Coverage for Instance : <a href="mod410.html#inst_tag_45458" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>31</td><td>29</td><td>93.55</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57725</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57737</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57757</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57774</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57787</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57795</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57832</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57843</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57857</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57871</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57888</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57905</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57919</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57934</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57948</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57962</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57976</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57990</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
57724                   	always @( uLen1_caseSel or u_6535 or u_80e3 or u_b7c0 or u_d36e ) begin
57725      1/1          		case ( uLen1_caseSel )
57726      1/1          			4'b0001 : Len1 = u_b7c0 ;
57727      1/1          			4'b0010 : Len1 = u_d36e ;
57728      1/1          			4'b0100 : Len1 = u_6535 ;
57729      1/1          			4'b1000 : Len1 = u_80e3 ;
57730      1/1          			default : Len1 = 6'b0 ;
57731                   		endcase
57732                   	end
57733                   	assign AxiW_Strb = u_bbd0_4;
57734                   	assign Gen_Req_Be = Preamble ? PreBe : Be;
57735                   	rsnoc_z_T_C_S_C_L_R_R_8 ur( .I( AxiW_Strb ) , .O( Be ) );
57736                   	assign uPreLen1_caseSel = { PreStrm } ;
57737      1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
57738      1/1          			1'b1    : PreLen1 = 2'b11 ;
57739      1/1          			default : PreLen1 = 2'b0 ;
57740                   		endcase
57741                   	end
57742                   	rsnoc_z_T_C_S_C_L_R_D_L_F2t8 udl( .I( PreLen1 ) , .O( u_411b ) );
57743                   	rsnoc_z_T_C_S_C_L_R_R_8 ur487( .I( u_411b ) , .O( PreBe ) );
57744                   	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
57745                   	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
57746                   	assign AxiAr_Lock = u_6819_5;
57747                   	assign AxiAw_Lock = u_6320_5;
57748                   	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
57749                   	assign AxiAP_Lock = AxiAA_Lock;
57750                   	assign AxiA_Lock = AxiAP_Lock;
57751                   	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
57752                   	assign u_66aa = AxiALockIs_Excl;
57753                   	assign u_cd75 = u_66aa ? 1'b0 : 1'b1;
57754                   	assign Gen_Req_BurstType = u_9647;
57755                   	assign uu_9647_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
57756                   	always @( u_cd75 or uu_9647_caseSel ) begin
57757      1/1          		case ( uu_9647_caseSel )
57758      1/1          			3'b001  : u_9647 = 1'b0 ;
57759      1/1          			3'b010  : u_9647 = 1'b0 ;
57760      1/1          			3'b100  : u_9647 = u_cd75 ;
57761      1/1          			default : u_9647 = 1'b0 ;
57762                   		endcase
57763                   	end
57764                   	assign AxiW_Data = u_bbd0_0;
57765                   	assign AxiW_DataEcc = AxiW_Data;
57766                   	assign upreStrm_AddrLsb = AxiAddr [6:0];
57767                   	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
57768                   	assign upreStrm_Len1W = { 5'b0 , AxiA_Len };
57769                   	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } , 32'b0 };
57770                   	assign PreDataWd = PreData;
57771                   	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
57772                   	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( AxiW_DataEcc ) , .O( Data ) );
57773                   	assign uPreData_caseSel = { PreStrm } ;
57774      1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
57775      1/1          			1'b1    : PreData = u_2393 ;
57776      1/1          			default : PreData = 64'b0 ;
57777                   		endcase
57778                   	end
57779                   	assign StartOffset = AxiAddr [2:0] &amp; u_f88;
57780                   	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 3'b0 , StartOffset };
57781                   	rsnoc_z_T_C_S_C_L_R_D_L_F2t3 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
57782                   	assign Gen_Req_Lock = Preamble;
57783                   	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
57784                   	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_49b7 : u_94f4 );
57785                   	assign uu_94f4_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
57786                   	always @( uu_94f4_caseSel ) begin
57787      1/1          		case ( uu_94f4_caseSel )
57788      1/1          			2'b01   : u_94f4 = 3'b010 ;
57789      1/1          			2'b10   : u_94f4 = 3'b000 ;
57790      <font color = "red">0/1     ==>  			default : u_94f4 = 3'b000 ;</font>
57791                   		endcase
57792                   	end
57793                   	assign uu_49b7_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
57794                   	always @( uu_49b7_caseSel ) begin
57795      1/1          		case ( uu_49b7_caseSel )
57796      1/1          			2'b01   : u_49b7 = 3'b101 ;
57797      1/1          			2'b10   : u_49b7 = 3'b100 ;
57798      <font color = "red">0/1     ==>  			default : u_49b7 = 3'b000 ;</font>
57799                   		endcase
57800                   	end
57801                   	assign AxiA_Id = AxiAP_Id;
57802                   	assign u_a1de = AxiA_Id;
57803                   	assign SeqIdComp = u_a1de;
57804                   	assign Gen_Req_SeqId = SeqIdComp;
57805                   	assign Gen_Req_SeqUnOrdered = 1'b0;
57806                   	assign Gen_Req_SeqUnique = 1'b0;
57807                   	assign AxiAr_Prot = u_6819_6;
57808                   	assign AxiAw_Prot = u_6320_6;
57809                   	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
57810                   	assign AxiAP_Prot = AxiAA_Prot;
57811                   	assign AxiA_Prot = AxiAP_Prot;
57812                   	assign AxiA_Cache = AxiAP_Cache;
57813                   	assign u_2f07 = AxiA_Cache;
57814                   	assign Gen_Req_User =
57815                   		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_2f07 [3] , u_2f07 [2] , u_2f07 [1] , u_2f07 [0] };
57816                   	assign Snoop = 1'b0;
57817                   	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
57818                   	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
57819                   	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
57820                   	assign u_9aba = AxiA_Size [1:0];
57821                   	assign u_ad2e = AxiA_Size [1:0];
57822                   	assign u_967a = AxiA_Size [1:0];
57823                   	assign u_5389 = AxiA_Size [1:0];
57824                   	assign u_21ba = { 3'b0 , { AxiA_Len } };
57825                   	assign u_3040 = { 2'b0 , { AxiA_Len , 1'b1 } };
57826                   	assign u_42b4 = { 1'b0 , { AxiA_Len , 2'b11 } };
57827                   	assign u_db0a = { AxiA_Len , 3'b111 };
57828                   	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 10'b0 , StartOffset };
57829                   	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 3'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
57830                   		assign uFullLen1_caseSel = { u_9aba == 2'b11 , u_ad2e == 2'b10 , u_967a == 2'b01 , u_5389 == 2'b0 } ;
57831                   		always @( uFullLen1_caseSel or u_21ba or u_3040 or u_42b4 or u_db0a ) begin
57832      1/1          			case ( uFullLen1_caseSel )
57833      1/1          				4'b0001 : FullLen1 = u_21ba ;
57834      1/1          				4'b0010 : FullLen1 = u_3040 ;
57835      1/1          				4'b0100 : FullLen1 = u_42b4 ;
57836      1/1          				4'b1000 : FullLen1 = u_db0a ;
57837      1/1          				default : FullLen1 = 6'b0 ;
57838                   			endcase
57839                   		end
57840                   	// synopsys translate_off
57841                   	// synthesis translate_off
57842                   	always @( posedge Sys_Clk )
57843      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57844      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
57845      <font color = "grey">unreachable  </font>				dontStop = 0;
57846      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57847      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57848      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
57849      <font color = "grey">unreachable  </font>					$stop;
57850                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57851                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57852                   	// synthesis translate_on
57853                   	// synopsys translate_on
57854                   	// synopsys translate_off
57855                   	// synthesis translate_off
57856                   	always @( posedge Sys_Clk )
57857      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57858      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57859      <font color = "grey">unreachable  </font>				dontStop = 0;
57860      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57861      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57862      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
57863      <font color = "grey">unreachable  </font>					$stop;
57864                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57865                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57866                   	// synthesis translate_on
57867                   	// synopsys translate_on
57868                   	// synopsys translate_off
57869                   	// synthesis translate_off
57870                   	always @( posedge Sys_Clk )
57871      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57872      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57873      <font color = "grey">unreachable  </font>				dontStop = 0;
57874      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57875      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57876      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
57877      <font color = "grey">unreachable  </font>					$stop;
57878                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57879                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57880                   	// synthesis translate_on
57881                   	// synopsys translate_on
57882                   	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
57883                   	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
57884                   	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
57885                   	// synopsys translate_off
57886                   	// synthesis translate_off
57887                   	always @( posedge Sys_Clk )
57888      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57889      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
57890      <font color = "grey">unreachable  </font>				dontStop = 0;
57891      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57892      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57893      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
57894      <font color = "grey">unreachable  </font>					$stop;
57895                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57896                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57897                   	// synthesis translate_on
57898                   	// synopsys translate_on
57899                   	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
57900                   	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 3'b111 } ) );
57901                   	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
57902                   	// synopsys translate_off
57903                   	// synthesis translate_off
57904                   	always @( posedge Sys_Clk )
57905      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57906      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
57907      <font color = "grey">unreachable  </font>				dontStop = 0;
57908      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57909      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57910      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
57911      <font color = "grey">unreachable  </font>					$stop;
57912                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57913                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57914                   	// synthesis translate_on
57915                   	// synopsys translate_on
57916                   	// synopsys translate_off
57917                   	// synthesis translate_off
57918                   	always @( posedge Sys_Clk )
57919      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57920      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57921      <font color = "grey">unreachable  </font>				dontStop = 0;
57922      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57923      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57924      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
57925      <font color = "grey">unreachable  </font>					$stop;
57926                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57927                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57928                   	// synthesis translate_on
57929                   	// synopsys translate_on
57930                   	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b011 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
57931                   	// synopsys translate_off
57932                   	// synthesis translate_off
57933                   	always @( posedge Sys_Clk )
57934      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57935      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
57936      <font color = "grey">unreachable  </font>				dontStop = 0;
57937      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57938      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57939      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
57940      <font color = "grey">unreachable  </font>					$stop;
57941                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57942                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57943                   	// synthesis translate_on
57944                   	// synopsys translate_on
57945                   	// synopsys translate_off
57946                   	// synthesis translate_off
57947                   	always @( posedge Sys_Clk )
57948      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57949      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57950      <font color = "grey">unreachable  </font>				dontStop = 0;
57951      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57952      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57953      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
57954      <font color = "grey">unreachable  </font>					$stop;
57955                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57956                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57957                   	// synthesis translate_on
57958                   	// synopsys translate_on
57959                   	// synopsys translate_off
57960                   	// synthesis translate_off
57961                   	always @( posedge Sys_Clk )
57962      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57963      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57964      <font color = "grey">unreachable  </font>				dontStop = 0;
57965      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57966      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57967      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
57968      <font color = "grey">unreachable  </font>					$stop;
57969                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57970                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57971                   	// synthesis translate_on
57972                   	// synopsys translate_on
57973                   	// synopsys translate_off
57974                   	// synthesis translate_off
57975                   	always @( posedge Sys_Clk )
57976      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57977      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57978      <font color = "grey">unreachable  </font>				dontStop = 0;
57979      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57980      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57981      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
57982      <font color = "grey">unreachable  </font>					$stop;
57983                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57984                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57985                   	// synthesis translate_on
57986                   	// synopsys translate_on
57987                   	// synopsys translate_off
57988                   	// synthesis translate_off
57989                   	always @( posedge Sys_Clk )
57990      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57991      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57992      <font color = "grey">unreachable  </font>				dontStop = 0;
57993      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57994      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57995      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
57996      <font color = "grey">unreachable  </font>					$stop;
57997                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57998                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_45458_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod410.html#inst_tag_45458" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>30</td><td>26</td><td>86.67</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>30</td><td>26</td><td>86.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57570
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57678
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57683
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57691
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57696
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57703
 EXPRESSION (FixedOnGoing ? 3'b011 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57710
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57734
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57748
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57753
 EXPRESSION (u_66aa ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57771
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57780
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {3'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57784
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_49b7 : u_94f4))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57784
 SUB-EXPRESSION (Wr ? u_49b7 : u_94f4)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57809
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_45458_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod410.html#inst_tag_45458" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">42</td>
<td class="rt">80.77 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">662</td>
<td class="rt">644</td>
<td class="rt">97.28 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">331</td>
<td class="rt">323</td>
<td class="rt">97.58 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">331</td>
<td class="rt">321</td>
<td class="rt">96.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">42</td>
<td class="rt">80.77 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">662</td>
<td class="rt">644</td>
<td class="rt">97.28 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">331</td>
<td class="rt">323</td>
<td class="rt">97.58 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">331</td>
<td class="rt">321</td>
<td class="rt">96.98 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_45458_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod410.html#inst_tag_45458" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">53</td>
<td class="rt">47</td>
<td class="rt">88.68 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57570</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57678</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57683</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57691</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57696</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57703</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57710</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">57734</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57748</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57753</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">57771</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">57780</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">57784</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57725</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57737</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57757</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57774</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">57787</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">57795</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57832</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57570      	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57678      	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57683      	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57691      	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57696      	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57703      	assign SizeLcl = FixedOnGoing ? 3'b011 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57710      	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57734      	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57748      	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57753      	assign u_cd75 = u_66aa ? 1'b0 : 1'b1;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57771      	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57780      	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 3'b0 , StartOffset };
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57784      	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_49b7 : u_94f4 );
           	                              <font color = "red">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "red">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57809      	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57725      		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
57726      			4'b0001 : Len1 = u_b7c0 ;
           <font color = "green">			==></font>
57727      			4'b0010 : Len1 = u_d36e ;
           <font color = "green">			==></font>
57728      			4'b0100 : Len1 = u_6535 ;
           <font color = "green">			==></font>
57729      			4'b1000 : Len1 = u_80e3 ;
           <font color = "green">			==></font>
57730      			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57737      	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
57738      			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
57739      			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57757      		case ( uu_9647_caseSel )
           		<font color = "green">-1-</font>               
57758      			3'b001  : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
57759      			3'b010  : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
57760      			3'b100  : u_9647 = u_cd75 ;
           <font color = "green">			==></font>
57761      			default : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57774      	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
57775      			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
57776      			default : PreData = 64'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57787      		case ( uu_94f4_caseSel )
           		<font color = "red">-1-</font>               
57788      			2'b01   : u_94f4 = 3'b010 ;
           <font color = "green">			==></font>
57789      			2'b10   : u_94f4 = 3'b000 ;
           <font color = "green">			==></font>
57790      			default : u_94f4 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57795      		case ( uu_49b7_caseSel )
           		<font color = "red">-1-</font>               
57796      			2'b01   : u_49b7 = 3'b101 ;
           <font color = "green">			==></font>
57797      			2'b10   : u_49b7 = 3'b100 ;
           <font color = "green">			==></font>
57798      			default : u_49b7 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57832      			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
57833      				4'b0001 : FullLen1 = u_21ba ;
           <font color = "green">				==></font>
57834      				4'b0010 : FullLen1 = u_3040 ;
           <font color = "green">				==></font>
57835      				4'b0100 : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
57836      				4'b1000 : FullLen1 = u_db0a ;
           <font color = "green">				==></font>
57837      				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_45457'>
<a name="inst_tag_45457_Line"></a>
<b>Line Coverage for Instance : <a href="mod410.html#inst_tag_45457" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>31</td><td>29</td><td>93.55</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57725</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57737</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57757</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57774</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57787</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>57795</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57832</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57843</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57857</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57871</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57888</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57905</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57919</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57934</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57948</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57962</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57976</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>57990</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
57724                   	always @( uLen1_caseSel or u_6535 or u_80e3 or u_b7c0 or u_d36e ) begin
57725      1/1          		case ( uLen1_caseSel )
57726      1/1          			4'b0001 : Len1 = u_b7c0 ;
57727      1/1          			4'b0010 : Len1 = u_d36e ;
57728      1/1          			4'b0100 : Len1 = u_6535 ;
57729      1/1          			4'b1000 : Len1 = u_80e3 ;
57730      1/1          			default : Len1 = 6'b0 ;
57731                   		endcase
57732                   	end
57733                   	assign AxiW_Strb = u_bbd0_4;
57734                   	assign Gen_Req_Be = Preamble ? PreBe : Be;
57735                   	rsnoc_z_T_C_S_C_L_R_R_8 ur( .I( AxiW_Strb ) , .O( Be ) );
57736                   	assign uPreLen1_caseSel = { PreStrm } ;
57737      1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
57738      1/1          			1'b1    : PreLen1 = 2'b11 ;
57739      1/1          			default : PreLen1 = 2'b0 ;
57740                   		endcase
57741                   	end
57742                   	rsnoc_z_T_C_S_C_L_R_D_L_F2t8 udl( .I( PreLen1 ) , .O( u_411b ) );
57743                   	rsnoc_z_T_C_S_C_L_R_R_8 ur487( .I( u_411b ) , .O( PreBe ) );
57744                   	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
57745                   	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
57746                   	assign AxiAr_Lock = u_6819_5;
57747                   	assign AxiAw_Lock = u_6320_5;
57748                   	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
57749                   	assign AxiAP_Lock = AxiAA_Lock;
57750                   	assign AxiA_Lock = AxiAP_Lock;
57751                   	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
57752                   	assign u_66aa = AxiALockIs_Excl;
57753                   	assign u_cd75 = u_66aa ? 1'b0 : 1'b1;
57754                   	assign Gen_Req_BurstType = u_9647;
57755                   	assign uu_9647_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
57756                   	always @( u_cd75 or uu_9647_caseSel ) begin
57757      1/1          		case ( uu_9647_caseSel )
57758      1/1          			3'b001  : u_9647 = 1'b0 ;
57759      1/1          			3'b010  : u_9647 = 1'b0 ;
57760      1/1          			3'b100  : u_9647 = u_cd75 ;
57761      1/1          			default : u_9647 = 1'b0 ;
57762                   		endcase
57763                   	end
57764                   	assign AxiW_Data = u_bbd0_0;
57765                   	assign AxiW_DataEcc = AxiW_Data;
57766                   	assign upreStrm_AddrLsb = AxiAddr [6:0];
57767                   	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
57768                   	assign upreStrm_Len1W = { 5'b0 , AxiA_Len };
57769                   	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } , 32'b0 };
57770                   	assign PreDataWd = PreData;
57771                   	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
57772                   	rsnoc_z_T_C_S_C_L_R_S_72a3ed95_64 us72a3ed95( .I( AxiW_DataEcc ) , .O( Data ) );
57773                   	assign uPreData_caseSel = { PreStrm } ;
57774      1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
57775      1/1          			1'b1    : PreData = u_2393 ;
57776      1/1          			default : PreData = 64'b0 ;
57777                   		endcase
57778                   	end
57779                   	assign StartOffset = AxiAddr [2:0] &amp; u_f88;
57780                   	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 3'b0 , StartOffset };
57781                   	rsnoc_z_T_C_S_C_L_R_D_L_F2t3 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
57782                   	assign Gen_Req_Lock = Preamble;
57783                   	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
57784                   	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_49b7 : u_94f4 );
57785                   	assign uu_94f4_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
57786                   	always @( uu_94f4_caseSel ) begin
57787      1/1          		case ( uu_94f4_caseSel )
57788      1/1          			2'b01   : u_94f4 = 3'b010 ;
57789      1/1          			2'b10   : u_94f4 = 3'b000 ;
57790      <font color = "red">0/1     ==>  			default : u_94f4 = 3'b000 ;</font>
57791                   		endcase
57792                   	end
57793                   	assign uu_49b7_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
57794                   	always @( uu_49b7_caseSel ) begin
57795      1/1          		case ( uu_49b7_caseSel )
57796      1/1          			2'b01   : u_49b7 = 3'b101 ;
57797      1/1          			2'b10   : u_49b7 = 3'b100 ;
57798      <font color = "red">0/1     ==>  			default : u_49b7 = 3'b000 ;</font>
57799                   		endcase
57800                   	end
57801                   	assign AxiA_Id = AxiAP_Id;
57802                   	assign u_a1de = AxiA_Id;
57803                   	assign SeqIdComp = u_a1de;
57804                   	assign Gen_Req_SeqId = SeqIdComp;
57805                   	assign Gen_Req_SeqUnOrdered = 1'b0;
57806                   	assign Gen_Req_SeqUnique = 1'b0;
57807                   	assign AxiAr_Prot = u_6819_6;
57808                   	assign AxiAw_Prot = u_6320_6;
57809                   	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
57810                   	assign AxiAP_Prot = AxiAA_Prot;
57811                   	assign AxiA_Prot = AxiAP_Prot;
57812                   	assign AxiA_Cache = AxiAP_Cache;
57813                   	assign u_2f07 = AxiA_Cache;
57814                   	assign Gen_Req_User =
57815                   		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_2f07 [3] , u_2f07 [2] , u_2f07 [1] , u_2f07 [0] };
57816                   	assign Snoop = 1'b0;
57817                   	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
57818                   	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
57819                   	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
57820                   	assign u_9aba = AxiA_Size [1:0];
57821                   	assign u_ad2e = AxiA_Size [1:0];
57822                   	assign u_967a = AxiA_Size [1:0];
57823                   	assign u_5389 = AxiA_Size [1:0];
57824                   	assign u_21ba = { 3'b0 , { AxiA_Len } };
57825                   	assign u_3040 = { 2'b0 , { AxiA_Len , 1'b1 } };
57826                   	assign u_42b4 = { 1'b0 , { AxiA_Len , 2'b11 } };
57827                   	assign u_db0a = { AxiA_Len , 3'b111 };
57828                   	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 10'b0 , StartOffset };
57829                   	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 3'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
57830                   		assign uFullLen1_caseSel = { u_9aba == 2'b11 , u_ad2e == 2'b10 , u_967a == 2'b01 , u_5389 == 2'b0 } ;
57831                   		always @( uFullLen1_caseSel or u_21ba or u_3040 or u_42b4 or u_db0a ) begin
57832      1/1          			case ( uFullLen1_caseSel )
57833      1/1          				4'b0001 : FullLen1 = u_21ba ;
57834      1/1          				4'b0010 : FullLen1 = u_3040 ;
57835      1/1          				4'b0100 : FullLen1 = u_42b4 ;
57836      1/1          				4'b1000 : FullLen1 = u_db0a ;
57837      1/1          				default : FullLen1 = 6'b0 ;
57838                   			endcase
57839                   		end
57840                   	// synopsys translate_off
57841                   	// synthesis translate_off
57842                   	always @( posedge Sys_Clk )
57843      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57844      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
57845      <font color = "grey">unreachable  </font>				dontStop = 0;
57846      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57847      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57848      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
57849      <font color = "grey">unreachable  </font>					$stop;
57850                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57851                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57852                   	// synthesis translate_on
57853                   	// synopsys translate_on
57854                   	// synopsys translate_off
57855                   	// synthesis translate_off
57856                   	always @( posedge Sys_Clk )
57857      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57858      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57859      <font color = "grey">unreachable  </font>				dontStop = 0;
57860      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57861      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57862      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
57863      <font color = "grey">unreachable  </font>					$stop;
57864                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57865                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57866                   	// synthesis translate_on
57867                   	// synopsys translate_on
57868                   	// synopsys translate_off
57869                   	// synthesis translate_off
57870                   	always @( posedge Sys_Clk )
57871      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57872      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57873      <font color = "grey">unreachable  </font>				dontStop = 0;
57874      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57875      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57876      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
57877      <font color = "grey">unreachable  </font>					$stop;
57878                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57879                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57880                   	// synthesis translate_on
57881                   	// synopsys translate_on
57882                   	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
57883                   	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
57884                   	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
57885                   	// synopsys translate_off
57886                   	// synthesis translate_off
57887                   	always @( posedge Sys_Clk )
57888      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57889      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
57890      <font color = "grey">unreachable  </font>				dontStop = 0;
57891      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57892      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57893      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
57894      <font color = "grey">unreachable  </font>					$stop;
57895                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57896                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57897                   	// synthesis translate_on
57898                   	// synopsys translate_on
57899                   	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
57900                   	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 3'b111 } ) );
57901                   	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
57902                   	// synopsys translate_off
57903                   	// synthesis translate_off
57904                   	always @( posedge Sys_Clk )
57905      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57906      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
57907      <font color = "grey">unreachable  </font>				dontStop = 0;
57908      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57909      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57910      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
57911      <font color = "grey">unreachable  </font>					$stop;
57912                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57913                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57914                   	// synthesis translate_on
57915                   	// synopsys translate_on
57916                   	// synopsys translate_off
57917                   	// synthesis translate_off
57918                   	always @( posedge Sys_Clk )
57919      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57920      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57921      <font color = "grey">unreachable  </font>				dontStop = 0;
57922      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57923      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57924      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
57925      <font color = "grey">unreachable  </font>					$stop;
57926                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57927                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57928                   	// synthesis translate_on
57929                   	// synopsys translate_on
57930                   	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b011 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
57931                   	// synopsys translate_off
57932                   	// synthesis translate_off
57933                   	always @( posedge Sys_Clk )
57934      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57935      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
57936      <font color = "grey">unreachable  </font>				dontStop = 0;
57937      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57938      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57939      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
57940      <font color = "grey">unreachable  </font>					$stop;
57941                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57942                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57943                   	// synthesis translate_on
57944                   	// synopsys translate_on
57945                   	// synopsys translate_off
57946                   	// synthesis translate_off
57947                   	always @( posedge Sys_Clk )
57948      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57949      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57950      <font color = "grey">unreachable  </font>				dontStop = 0;
57951      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57952      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57953      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
57954      <font color = "grey">unreachable  </font>					$stop;
57955                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57956                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57957                   	// synthesis translate_on
57958                   	// synopsys translate_on
57959                   	// synopsys translate_off
57960                   	// synthesis translate_off
57961                   	always @( posedge Sys_Clk )
57962      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57963      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57964      <font color = "grey">unreachable  </font>				dontStop = 0;
57965      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57966      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57967      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
57968      <font color = "grey">unreachable  </font>					$stop;
57969                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57970                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57971                   	// synthesis translate_on
57972                   	// synopsys translate_on
57973                   	// synopsys translate_off
57974                   	// synthesis translate_off
57975                   	always @( posedge Sys_Clk )
57976      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57977      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57978      <font color = "grey">unreachable  </font>				dontStop = 0;
57979      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57980      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57981      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
57982      <font color = "grey">unreachable  </font>					$stop;
57983                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57984                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
57985                   	// synthesis translate_on
57986                   	// synopsys translate_on
57987                   	// synopsys translate_off
57988                   	// synthesis translate_off
57989                   	always @( posedge Sys_Clk )
57990      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
57991      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
57992      <font color = "grey">unreachable  </font>				dontStop = 0;
57993      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
57994      <font color = "grey">unreachable  </font>				if (!dontStop) begin
57995      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
57996      <font color = "grey">unreachable  </font>					$stop;
57997                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
57998                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_45457_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod410.html#inst_tag_45457" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>30</td><td>30</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>30</td><td>30</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57570
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57678
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57683
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57691
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57696
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57703
 EXPRESSION (FixedOnGoing ? 3'b011 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57710
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57734
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57748
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57753
 EXPRESSION (u_66aa ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57771
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57780
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {3'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57784
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_49b7 : u_94f4))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57784
 SUB-EXPRESSION (Wr ? u_49b7 : u_94f4)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       57809
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_45457_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod410.html#inst_tag_45457" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">41</td>
<td class="rt">78.85 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">662</td>
<td class="rt">642</td>
<td class="rt">96.98 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">331</td>
<td class="rt">322</td>
<td class="rt">97.28 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">331</td>
<td class="rt">320</td>
<td class="rt">96.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">41</td>
<td class="rt">78.85 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">662</td>
<td class="rt">642</td>
<td class="rt">96.98 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">331</td>
<td class="rt">322</td>
<td class="rt">97.28 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">331</td>
<td class="rt">320</td>
<td class="rt">96.68 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_45457_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod410.html#inst_tag_45457" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">53</td>
<td class="rt">51</td>
<td class="rt">96.23 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57570</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57678</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57683</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57691</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57696</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57703</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57710</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57734</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57748</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57753</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57771</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57780</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57784</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">57809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57725</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57737</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57757</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57774</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">57787</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">57795</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">57832</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57570      	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57678      	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57683      	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57691      	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57696      	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57703      	assign SizeLcl = FixedOnGoing ? 3'b011 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57710      	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57734      	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57748      	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57753      	assign u_cd75 = u_66aa ? 1'b0 : 1'b1;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57771      	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57780      	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 3'b0 , StartOffset };
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57784      	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_49b7 : u_94f4 );
           	                              <font color = "green">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "green">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57809      	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57725      		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
57726      			4'b0001 : Len1 = u_b7c0 ;
           <font color = "green">			==></font>
57727      			4'b0010 : Len1 = u_d36e ;
           <font color = "green">			==></font>
57728      			4'b0100 : Len1 = u_6535 ;
           <font color = "green">			==></font>
57729      			4'b1000 : Len1 = u_80e3 ;
           <font color = "green">			==></font>
57730      			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57737      	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
57738      			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
57739      			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57757      		case ( uu_9647_caseSel )
           		<font color = "green">-1-</font>               
57758      			3'b001  : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
57759      			3'b010  : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
57760      			3'b100  : u_9647 = u_cd75 ;
           <font color = "green">			==></font>
57761      			default : u_9647 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57774      	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
57775      			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
57776      			default : PreData = 64'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57787      		case ( uu_94f4_caseSel )
           		<font color = "red">-1-</font>               
57788      			2'b01   : u_94f4 = 3'b010 ;
           <font color = "green">			==></font>
57789      			2'b10   : u_94f4 = 3'b000 ;
           <font color = "green">			==></font>
57790      			default : u_94f4 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57795      		case ( uu_49b7_caseSel )
           		<font color = "red">-1-</font>               
57796      			2'b01   : u_49b7 = 3'b101 ;
           <font color = "green">			==></font>
57797      			2'b10   : u_49b7 = 3'b100 ;
           <font color = "green">			==></font>
57798      			default : u_49b7 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57832      			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
57833      				4'b0001 : FullLen1 = u_21ba ;
           <font color = "green">				==></font>
57834      				4'b0010 : FullLen1 = u_3040 ;
           <font color = "green">				==></font>
57835      				4'b0100 : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
57836      				4'b1000 : FullLen1 = u_db0a ;
           <font color = "green">				==></font>
57837      				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>4'b0001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_45457">
    <li>
      <a href="#inst_tag_45457_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_45457_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_45457_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_45457_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_45458">
    <li>
      <a href="#inst_tag_45458_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_45458_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_45458_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_45458_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_R_U_a96f8f8d_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
