INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/code/yeckle/Lab-6-DSD-ManuelSandoz/Lab-6-DSD-ManuelSandoz.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [D:/Downloads/code/yeckle/Lab-6-DSD-ManuelSandoz/Lab-6-DSD-ManuelSandoz.srcs/sources_1/new/counter.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/code/yeckle/Lab-6-DSD-ManuelSandoz/Lab-6-DSD-ManuelSandoz.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
WARNING: [VRFC 10-3676] redeclaration of ansi port 'done' is not allowed [D:/Downloads/code/yeckle/Lab-6-DSD-ManuelSandoz/Lab-6-DSD-ManuelSandoz.srcs/sources_1/new/fsm.v:11]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Downloads/code/yeckle/Lab-6-DSD-ManuelSandoz/Lab-6-DSD-ManuelSandoz.srcs/sources_1/new/fsm.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/code/yeckle/Lab-6-DSD-ManuelSandoz/Lab-6-DSD-ManuelSandoz.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/code/yeckle/Lab-6-DSD-ManuelSandoz/Lab-6-DSD-ManuelSandoz.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
