INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/rgb2ycbcr_0/src/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/centroid_0_3/src/c_addsub_1/sim/c_addsub_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/circle_0/src/c_addsub_circle/sim/c_addsub_circle.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_circle
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/circle_0/src/mult_gen_square/sim/mult_gen_square.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_square
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/hdmi_vga_zybo_YCbCr_bin/hdmi_vga_zybo.srcs/sources_1/ip/vp_0_2/src/circle_0/src/c_addsub_square/sim/c_addsub_square.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_square
