--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 58638 paths analyzed, 7391 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.009ns.
--------------------------------------------------------------------------------
Slack:                  9.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.055ns (Levels of Logic = 4)
  Clock Path Skew:      0.081ns (0.787 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   addr_q_0_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X13Y25.D1      net (fanout=1)        1.012   addr_q_0_1
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y26.ADDRA2  net (fanout=4)        1.905   addr_d<2>_0
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
    -------------------------------------------------  ---------------------------
    Total                                     10.055ns (1.908ns logic, 8.147ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  10.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.981ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.741 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   addr_q_0_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X13Y25.D1      net (fanout=1)        1.012   addr_q_0_1
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X19Y46.A3      net (fanout=18)       1.059   Mmux_addr_d1911
    SLICE_X19Y46.A       Tilo                  0.259   f5_tdc_control/state_q_FSM_FFd4-In1
                                                       f4_mems_control/Mmux_addr_d141
    RAMB16_X1Y28.ADDRA7  net (fanout=4)        2.027   addr_d<7>_1
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.981ns (1.908ns logic, 8.073ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  10.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.016ns (Levels of Logic = 4)
  Clock Path Skew:      0.074ns (0.787 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   f6_addr[14]
                                                       f6_mems_control/addr_q_14
    SLICE_X13Y25.D2      net (fanout=5)        0.973   f6_addr[14]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y26.ADDRA2  net (fanout=4)        1.905   addr_d<2>_0
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
    -------------------------------------------------  ---------------------------
    Total                                     10.016ns (1.908ns logic, 8.108ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  10.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.942ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.741 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   f6_addr[14]
                                                       f6_mems_control/addr_q_14
    SLICE_X13Y25.D2      net (fanout=5)        0.973   f6_addr[14]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X19Y46.A3      net (fanout=18)       1.059   Mmux_addr_d1911
    SLICE_X19Y46.A       Tilo                  0.259   f5_tdc_control/state_q_FSM_FFd4-In1
                                                       f4_mems_control/Mmux_addr_d141
    RAMB16_X1Y28.ADDRA7  net (fanout=4)        2.027   addr_d<7>_1
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.942ns (1.908ns logic, 8.034ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  10.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.870ns (Levels of Logic = 4)
  Clock Path Skew:      0.078ns (0.787 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.CQ      Tcko                  0.476   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X13Y25.D4      net (fanout=17)       0.827   f6_addr[9]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y26.ADDRA2  net (fanout=4)        1.905   addr_d<2>_0
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.870ns (1.908ns logic, 7.962ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  10.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.812ns (Levels of Logic = 4)
  Clock Path Skew:      0.025ns (0.731 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   addr_q_0_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X13Y25.D1      net (fanout=1)        1.012   addr_q_0_1
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y22.ADDRA2  net (fanout=4)        1.662   addr_d<2>_0
    RAMB16_X0Y22.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (1.908ns logic, 7.904ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  10.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.796ns (Levels of Logic = 4)
  Clock Path Skew:      0.032ns (0.741 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.CQ      Tcko                  0.476   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X13Y25.D4      net (fanout=17)       0.827   f6_addr[9]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X19Y46.A3      net (fanout=18)       1.059   Mmux_addr_d1911
    SLICE_X19Y46.A       Tilo                  0.259   f5_tdc_control/state_q_FSM_FFd4-In1
                                                       f4_mems_control/Mmux_addr_d141
    RAMB16_X1Y28.ADDRA7  net (fanout=4)        2.027   addr_d<7>_1
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.796ns (1.908ns logic, 7.888ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  10.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.773ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.731 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   f6_addr[14]
                                                       f6_mems_control/addr_q_14
    SLICE_X13Y25.D2      net (fanout=5)        0.973   f6_addr[14]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y22.ADDRA2  net (fanout=4)        1.662   addr_d<2>_0
    RAMB16_X0Y22.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.773ns (1.908ns logic, 7.865ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  10.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.753ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.741 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   addr_q_0_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X13Y25.D1      net (fanout=1)        1.012   addr_q_0_1
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X16Y46.A3      net (fanout=18)       1.008   Mmux_addr_d1911
    SLICE_X16Y46.A       Tilo                  0.254   f5_tdc_data_out[3]
                                                       f4_mems_control/Mmux_addr_d161
    RAMB16_X1Y28.ADDRA9  net (fanout=4)        1.855   addr_d<9>_1
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.753ns (1.903ns logic, 7.850ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  10.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.803ns (Levels of Logic = 4)
  Clock Path Skew:      0.088ns (0.794 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   addr_q_0_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X13Y25.D1      net (fanout=1)        1.012   addr_q_0_1
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y24.ADDRA2  net (fanout=4)        1.653   addr_d<2>_0
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.803ns (1.908ns logic, 7.895ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  10.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.714ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.741 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   f6_addr[14]
                                                       f6_mems_control/addr_q_14
    SLICE_X13Y25.D2      net (fanout=5)        0.973   f6_addr[14]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X16Y46.A3      net (fanout=18)       1.008   Mmux_addr_d1911
    SLICE_X16Y46.A       Tilo                  0.254   f5_tdc_data_out[3]
                                                       f4_mems_control/Mmux_addr_d161
    RAMB16_X1Y28.ADDRA9  net (fanout=4)        1.855   addr_d<9>_1
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.714ns (1.903ns logic, 7.811ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  10.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.764ns (Levels of Logic = 4)
  Clock Path Skew:      0.081ns (0.794 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   f6_addr[14]
                                                       f6_mems_control/addr_q_14
    SLICE_X13Y25.D2      net (fanout=5)        0.973   f6_addr[14]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y24.ADDRA2  net (fanout=4)        1.653   addr_d<2>_0
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.764ns (1.908ns logic, 7.856ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  10.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.647ns (Levels of Logic = 4)
  Clock Path Skew:      0.035ns (0.741 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   addr_q_0_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X13Y25.D1      net (fanout=1)        1.012   addr_q_0_1
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X19Y45.B1      net (fanout=18)       1.031   Mmux_addr_d1911
    SLICE_X19Y45.B       Tilo                  0.259   addr_d<2>_1
                                                       f4_mems_control/Mmux_addr_d151
    RAMB16_X1Y28.ADDRA8  net (fanout=4)        1.721   addr_d<8>_1
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.647ns (1.908ns logic, 7.739ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  10.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.580ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.679 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   addr_q_0_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X13Y25.D1      net (fanout=1)        1.012   addr_q_0_1
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y35.A3      net (fanout=18)       1.225   Mmux_addr_d1911
    SLICE_X15Y35.A       Tilo                  0.259   addr_d<5>_2
                                                       f3_mems_control/Mmux_addr_d121
    RAMB16_X1Y20.ADDRA5  net (fanout=4)        1.460   addr_d<5>_2
    RAMB16_X1Y20.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.580ns (1.908ns logic, 7.672ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  10.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.627ns (Levels of Logic = 4)
  Clock Path Skew:      0.022ns (0.731 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.CQ      Tcko                  0.476   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X13Y25.D4      net (fanout=17)       0.827   f6_addr[9]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y22.ADDRA2  net (fanout=4)        1.662   addr_d<2>_0
    RAMB16_X0Y22.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.627ns (1.908ns logic, 7.719ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  10.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.608ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.741 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   f6_addr[14]
                                                       f6_mems_control/addr_q_14
    SLICE_X13Y25.D2      net (fanout=5)        0.973   f6_addr[14]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X19Y45.B1      net (fanout=18)       1.031   Mmux_addr_d1911
    SLICE_X19Y45.B       Tilo                  0.259   addr_d<2>_1
                                                       f4_mems_control/Mmux_addr_d151
    RAMB16_X1Y28.ADDRA8  net (fanout=4)        1.721   addr_d<8>_1
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.608ns (1.908ns logic, 7.700ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  10.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.541ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.679 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   f6_addr[14]
                                                       f6_mems_control/addr_q_14
    SLICE_X13Y25.D2      net (fanout=5)        0.973   f6_addr[14]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y35.A3      net (fanout=18)       1.225   Mmux_addr_d1911
    SLICE_X15Y35.A       Tilo                  0.259   addr_d<5>_2
                                                       f3_mems_control/Mmux_addr_d121
    RAMB16_X1Y20.ADDRA5  net (fanout=4)        1.460   addr_d<5>_2
    RAMB16_X1Y20.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1
                                                       mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.541ns (1.908ns logic, 7.633ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  10.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.604ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.741 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.525   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X11Y44.B5      net (fanout=14)       2.250   state_q_FSM_FFd3_5
    SLICE_X11Y44.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X17Y25.B5      net (fanout=7)        1.901   f6_mems_SPI_busy
    SLICE_X17Y25.B       Tilo                  0.259   f6_addr[6]
                                                       f1_mems_control/Mmux_addr_d191_3
    SLICE_X17Y45.C2      net (fanout=16)       2.261   Mmux_addr_d1912
    SLICE_X17Y45.C       Tilo                  0.259   addr_d<13>_1
                                                       f4_mems_control/Mmux_addr_d51
    RAMB16_X1Y28.ADDRA13 net (fanout=4)        1.490   addr_d<13>_1
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.604ns (1.702ns logic, 7.902ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  10.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_1_1 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.642ns (Levels of Logic = 4)
  Clock Path Skew:      0.079ns (0.787 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_1_1 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.DQ      Tcko                  0.476   addr_q_1_1
                                                       f6_mems_control/addr_q_1_1
    SLICE_X13Y25.D3      net (fanout=1)        0.599   addr_q_1_1
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y26.ADDRA2  net (fanout=4)        1.905   addr_d<2>_0
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.642ns (1.908ns logic, 7.734ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  10.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.570ns (Levels of Logic = 4)
  Clock Path Skew:      0.016ns (0.722 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   addr_q_0_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X13Y25.D1      net (fanout=1)        1.012   addr_q_0_1
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y20.ADDRA2  net (fanout=4)        1.420   addr_d<2>_0
    RAMB16_X0Y20.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.570ns (1.908ns logic, 7.662ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  10.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.568ns (Levels of Logic = 4)
  Clock Path Skew:      0.032ns (0.741 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.CQ      Tcko                  0.476   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X13Y25.D4      net (fanout=17)       0.827   f6_addr[9]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X16Y46.A3      net (fanout=18)       1.008   Mmux_addr_d1911
    SLICE_X16Y46.A       Tilo                  0.254   f5_tdc_data_out[3]
                                                       f4_mems_control/Mmux_addr_d161
    RAMB16_X1Y28.ADDRA9  net (fanout=4)        1.855   addr_d<9>_1
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.568ns (1.903ns logic, 7.665ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  10.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_1_1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.568ns (Levels of Logic = 4)
  Clock Path Skew:      0.033ns (0.741 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_1_1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.DQ      Tcko                  0.476   addr_q_1_1
                                                       f6_mems_control/addr_q_1_1
    SLICE_X13Y25.D3      net (fanout=1)        0.599   addr_q_1_1
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X19Y46.A3      net (fanout=18)       1.059   Mmux_addr_d1911
    SLICE_X19Y46.A       Tilo                  0.259   f5_tdc_control/state_q_FSM_FFd4-In1
                                                       f4_mems_control/Mmux_addr_d141
    RAMB16_X1Y28.ADDRA7  net (fanout=4)        2.027   addr_d<7>_1
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.568ns (1.908ns logic, 7.660ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  10.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_9 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.618ns (Levels of Logic = 4)
  Clock Path Skew:      0.085ns (0.794 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_9 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.CQ      Tcko                  0.476   f6_addr[10]
                                                       f6_mems_control/addr_q_9
    SLICE_X13Y25.D4      net (fanout=17)       0.827   f6_addr[9]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y24.ADDRA2  net (fanout=4)        1.653   addr_d<2>_0
    RAMB16_X0Y24.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.618ns (1.908ns logic, 7.710ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  10.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.531ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.722 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   f6_addr[14]
                                                       f6_mems_control/addr_q_14
    SLICE_X13Y25.D2      net (fanout=5)        0.973   f6_addr[14]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y20.ADDRA2  net (fanout=4)        1.420   addr_d<2>_0
    RAMB16_X0Y20.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.531ns (1.908ns logic, 7.623ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  10.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.517ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.744 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   addr_q_0_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X13Y25.D1      net (fanout=1)        1.012   addr_q_0_1
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X19Y46.A3      net (fanout=18)       1.059   Mmux_addr_d1911
    SLICE_X19Y46.A       Tilo                  0.259   f5_tdc_control/state_q_FSM_FFd4-In1
                                                       f4_mems_control/Mmux_addr_d141
    RAMB16_X1Y26.ADDRA7  net (fanout=4)        1.563   addr_d<7>_1
    RAMB16_X1Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.517ns (1.908ns logic, 7.609ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  10.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_5 (FF)
  Destination:          mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.536ns (Levels of Logic = 4)
  Clock Path Skew:      0.079ns (0.787 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_5 to mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.CQ      Tcko                  0.430   f6_addr[6]
                                                       f6_mems_control/addr_q_5
    SLICE_X13Y25.D5      net (fanout=15)       0.539   f6_addr[5]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X15Y43.B3      net (fanout=18)       1.255   Mmux_addr_d1911
    SLICE_X15Y43.B       Tilo                  0.259   addr_d<5>_1
                                                       f5_mems_control/Mmux_addr_d91
    RAMB16_X0Y26.ADDRA2  net (fanout=4)        1.905   addr_d<2>_0
    RAMB16_X0Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
                                                       mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4
    -------------------------------------------------  ---------------------------
    Total                                      9.536ns (1.862ns logic, 7.674ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  10.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_14 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.478ns (Levels of Logic = 4)
  Clock Path Skew:      0.031ns (0.744 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_14 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   f6_addr[14]
                                                       f6_mems_control/addr_q_14
    SLICE_X13Y25.D2      net (fanout=5)        0.973   f6_addr[14]
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X19Y46.A3      net (fanout=18)       1.059   Mmux_addr_d1911
    SLICE_X19Y46.A       Tilo                  0.259   f5_tdc_control/state_q_FSM_FFd4-In1
                                                       f4_mems_control/Mmux_addr_d141
    RAMB16_X1Y26.ADDRA7  net (fanout=4)        1.563   addr_d<7>_1
    RAMB16_X1Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.478ns (1.908ns logic, 7.570ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  10.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_0_1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.481ns (Levels of Logic = 4)
  Clock Path Skew:      0.038ns (0.744 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_0_1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.DQ      Tcko                  0.476   addr_q_0_1
                                                       f6_mems_control/addr_q_0_1
    SLICE_X13Y25.D1      net (fanout=1)        1.012   addr_q_0_1
    SLICE_X13Y25.D       Tilo                  0.259   f6_mems_spi_master/ctr_q[4]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>2
    SLICE_X12Y26.C2      net (fanout=1)        0.695   f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>1
    SLICE_X12Y26.C       Tilo                  0.255   fifo_manager/serial_tx_TDC/data_q[3]
                                                       f1_mems_control/addr_q[15]_GND_27_o_equal_15_o<15>3
    SLICE_X15Y43.A3      net (fanout=10)       3.280   addr_q[15]_GND_27_o_equal_15_o
    SLICE_X15Y43.A       Tilo                  0.259   addr_d<5>_1
                                                       f1_mems_control/Mmux_addr_d191_2
    SLICE_X16Y46.A3      net (fanout=18)       1.008   Mmux_addr_d1911
    SLICE_X16Y46.A       Tilo                  0.254   f5_tdc_data_out[3]
                                                       f4_mems_control/Mmux_addr_d161
    RAMB16_X1Y26.ADDRA9  net (fanout=4)        1.583   addr_d<9>_1
    RAMB16_X1Y26.CLKA    Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.481ns (1.903ns logic, 7.578ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  10.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.522ns (Levels of Logic = 3)
  Clock Path Skew:      0.084ns (0.699 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.525   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X11Y44.B5      net (fanout=14)       2.250   state_q_FSM_FFd3_5
    SLICE_X11Y44.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X6Y18.C3       net (fanout=7)        2.966   f6_mems_SPI_busy
    SLICE_X6Y18.C        Tilo                  0.235   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X4Y12.B1       net (fanout=18)       1.440   Mmux_addr_d19
    SLICE_X4Y12.B        Tilo                  0.254   addr_d<6>_4
                                                       f1_mems_control/Mmux_addr_d51
    RAMB16_X0Y2.ADDRA13  net (fanout=4)        1.193   addr_d<13>_4
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.522ns (1.673ns logic, 7.849ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  10.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.462ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.644 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.525   state_q_FSM_FFd3_5
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X11Y44.B5      net (fanout=14)       2.250   state_q_FSM_FFd3_5
    SLICE_X11Y44.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X6Y18.C3       net (fanout=7)        2.966   f6_mems_SPI_busy
    SLICE_X6Y18.C        Tilo                  0.235   addr_d<4>_4
                                                       f1_mems_control/Mmux_addr_d191
    SLICE_X4Y12.B1       net (fanout=18)       1.440   Mmux_addr_d19
    SLICE_X4Y12.B        Tilo                  0.254   addr_d<6>_4
                                                       f1_mems_control/Mmux_addr_d51
    RAMB16_X0Y8.ADDRA13  net (fanout=4)        1.133   addr_d<13>_4
    RAMB16_X0Y8.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3
                                                       mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      9.462ns (1.673ns logic, 7.789ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT1/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT1/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT2/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT2/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT3/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT3/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT4/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_211_OUT4/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT1/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT2/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT3/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_205_OUT4/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT1/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT2/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT3/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4/CLKA
  Logical resource: mems_rom/Mram_f1_addrs[11]_X_23_o_wide_mux_182_OUT4/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT1/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT2/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT2/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT3/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT3/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_193_OUT4/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT1/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT2/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT3/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_187_OUT4/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT2/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT3/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT3/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_199_OUT4/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_8/CLK0
  Logical resource: f5_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_10/CLK0
  Logical resource: f6_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_0/CLK0
  Logical resource: f1_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_2/CLK0
  Logical resource: f2_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_4/CLK0
  Logical resource: f3_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.009|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 58638 paths, 0 nets, and 11402 connections

Design statistics:
   Minimum period:  10.009ns{1}   (Maximum frequency:  99.910MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 15 21:58:54 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 442 MB



