`timescale 1ns / 1ps
// SINGLE GEOMETRY SOURCE: every parameter default below comes from zlc_geometry.vh, which is
// AUTO-GENERATED from fpga/board_config/streamer_config.json by image.emit_geometry_vh during a
// separately approved recovery build.  Normal experiment startup never regenerates or programs
// hardware; no .v carries a hand-typed geometry literal or LAYOUT_FINGERPRINT.
`include "zlc_geometry.vh"
// =============================================================================
// zlc_pulse_streamer_top -- FINAL board top for the affine edge-table streamer.
//
// One clean design (no variants).  JTAG-to-AXI control; edge + scan tables in
// BLOCK RAM, bus tables in LUTRAM inside the engine.  Reaches 4096 edges + 4096
// bank-local scan slots at one time.  The host preloads two chunks and its sole
// observer refills released banks through the frozen mailbox while this FPGA
// remains the owner of every scan-point transition.
//
// Control path (all behind ONE proven axi_bram_ctrl, so AXI handshakes are the
// vendor IP -- only a SIMPLE combinational write decoder is custom):
//   jtag_axi_0 -> axi_bram_ctrl_0 -> {bram_addr_a, bram_we_a, ...} -> decoder,
//   by word-address region (bases == host.image.region_bases, single source):
//     R_CTRL  regfile: scalars + COMMAND/STATUS mailbox + bus_counts + BANK_SIZE
//             + SLOT_COUNT + CURSOR(read-back) + BANK_READY(host-written)
//     R_TICK  edge tick BRAM   (32b/edge)   ]
//     R_COEFF edge coeff BRAM  (64b/edge)    } 3 PARALLEL edge BRAMs, read in
//     R_MASK  edge mask BRAM   (62b/edge)   ]  lockstep on edge_raddr -> whole
//                                              edge per access, no width padding
//     R_SCAN  scan BRAM (128b slot vector/point), 2*BANK_SIZE deep (ping-pong)
//     R_BUS   bus-image BRAM; the mini-loader copies it into the engine bus LUTRAM
//
// SCAN BANKS: the engine plays scan point 0..N-1 through two banks and exposes
// scan_cursor plus BANK_READY/BANK*_CHUNK.  Prepare loads the first two chunks;
// the sole host observer refills each released bank without driving per-point
// timing.  A late or missing chunk holds the engine and raises UNDERFLOW, which
// invalidates the run.
//
// 1-TICK: the build tcl forces the 3 edge BRAMs to READ_LATENCY_B = 2 so the
// engine's RD_LAT=2 prefetch pipeline is deterministic and back-to-back 20 ns
// edges play one per clock (see zlc_edge_streamer.v + engine_model proofs).
//
// Geometry localparams are computed by the SAME formulas as host.image.region_bases
// (locked by test_final_top_regions_match_image); the create-project tcl derives
// the BRAM IP geometry from host.image too.
//
// *** Structurally complete + contract-tested; the engine + control FSM are
// checked by Python cycle models and targeted xsim benches; physical deployment
// still requires on-board evidence. ***
// =============================================================================

module zlc_pulse_streamer_top #(
    // Geometry defaults are macros from the generated zlc_geometry.vh (config-derived) -- see the
    // header include above; SCAN_COUNT_WIDTH is an intrinsic 32-bit counter width, not a config knob.
    parameter integer CHANNEL_COUNT = `ZLC_CHANNEL_COUNT,
    parameter integer EDGE_ADDR_WIDTH = `ZLC_EDGE_ADDR_WIDTH,
    parameter integer BANK_SIZE = `ZLC_BANK_SIZE,           // power of two; scan ping-pong bank
    parameter integer SCAN_ADDR_WIDTH = `ZLC_SCAN_ADDR_WIDTH, // = clog2(2*BANK_SIZE), image.scan_addr_width
    parameter integer SCAN_COUNT_WIDTH = 32,                // encoded total scan-point count N; independent of bank depth
    parameter integer TICK_WIDTH = `ZLC_TICK_WIDTH,
    parameter integer NUM_SLOTS = `ZLC_NUM_SLOTS,
    parameter integer COEFF_WIDTH = `ZLC_COEFF_WIDTH,
    parameter integer COEFF_FRAC_BITS = `ZLC_COEFF_FRAC_BITS,
    parameter integer BUS_COUNT = `ZLC_BUS_COUNT,
    parameter integer BUS_INDEX_WIDTH = `ZLC_BUS_INDEX_WIDTH, // = clog2(BUS_COUNT), image.bus_index_width
    parameter integer BUS_WIDTH = `ZLC_BUS_WIDTH,
    parameter integer BUS_SEG_ADDR_WIDTH = `ZLC_BUS_SEG_ADDR_WIDTH,
    parameter integer BUS_SEL_WIDTH = `ZLC_BUS_SEL_WIDTH,
    parameter integer EVT_FIFO_DEPTH = `ZLC_EVT_FIFO_DEPTH,     // TTL delay event FIFO depth (per channel)
    parameter integer BUS_EVT_FIFO_DEPTH = `ZLC_BUS_EVT_FIFO_DEPTH, // per-BUS segment FIFO depth
    // Host<->bitstream compatibility fingerprint exposed on CTRL word 63 -- image.build_fingerprint of
    // THIS build's geometry (all StreamerParams geometry fields folded with LAYOUT_STRUCT_VERSION).  The
    // macro carries the config-derived value; the host connect-check verifies it (build_fingerprint is
    // the single source, folded into the header by image.emit_geometry_vh).
    parameter integer LAYOUT_FINGERPRINT = `ZLC_LAYOUT_FINGERPRINT
)(
    input  wire clk,
    // UART fast-control side-channel (assign to FT2232 ch-B pins, or an external USB-UART on 2 spare
    // pins, in board.xdc).  Writes the SAME region_bases map as JTAG-to-AXI -- a byte-identical
    // transport swap for ~82 ms program apply / ~sub-ms scan-step vs ~1 s over Vivado-Tcl JTAG.
    input  wire uart_rx,
    output wire uart_tx,
    output wire [1:0] led,
    output wire cooling, output wire cooling_pgc, output wire repump, output wire probe,
    output wire pushout, output wire state_pre, output wire trig, output wire coil,
    output wire grey_cooling, output wire trap, output wire UV, output wire emCCD,
    output wire microwave, output wire address,
    output wire GND1, output wire GND4, output wire GND5, output wire GND6, output wire GND7,
    output wire GND8, output wire GND9, output wire GND10, output wire GND11,
    output wire cooling_shutter, output wire GND12, output wire repump_shutter, output wire GND13,
    output wire probe_shutter, output wire GND14, output wire bias, output wire GND15,
    output wire [9:0] da_dipole, output wire da_clk0,
    output wire [9:0] da_bias_y, output wire da_clk1,
    output wire [9:0] da_bias_x, output wire da_clk2,
    output wire [9:0] da_bias_z, output wire da_clk3
);

    localparam integer COEFF_BITS = NUM_SLOTS * COEFF_WIDTH;     // 64
    localparam integer SLOT_BITS = NUM_SLOTS * TICK_WIDTH;       // 128
    // Port-B widths DERIVED from the geometry (== image.build_ip_sizes): coeff/mask 32b-word-padded,
    // scan is the full slot vector.  Never a bare literal, so a num_slots/channel_count change
    // resizes the edge-BRAM ports (and the tcl IP widths, which come from the same build_ip_sizes).
    localparam integer COEFF_PORTB_BITS = ((COEFF_BITS + 31) / 32) * 32;   // 64
    localparam integer MASK_PORTB_BITS = ((CHANNEL_COUNT + 31) / 32) * 32; // 64 (62 padded)
    localparam integer SCAN_PORTB_BITS = SLOT_BITS;             // 128 = 4x32
    localparam integer COEFF_WORDS = COEFF_PORTB_BITS / 32;      // 2
    localparam integer MASK_WORDS = MASK_PORTB_BITS / 32;        // 2
    localparam integer SCAN_WORDS = SCAN_PORTB_BITS / 32;        // 4
    localparam integer MAX_EDGES = (1 << EDGE_ADDR_WIDTH);
    localparam integer SCAN_DEPTH = 2 * BANK_SIZE;
    localparam integer MAX_BUS_SEGMENTS = (1 << BUS_SEG_ADDR_WIDTH);
    localparam integer BUS_ROWS = BUS_COUNT * MAX_BUS_SEGMENTS;
    localparam integer BUS_WORDS = 2 + 2 * ((COEFF_BITS + 31) / 32) + 1;   // 7

    // --- word-address region bases (== host.image.region_bases) ---------------
    // Per-signal OUTPUT delays live in the R_DELAY register region (one 32-bit word each), NOT
    // in CTRL and NOT in a BRAM image, so the last region before R_DELAY is the bus image.
    localparam integer R_CTRL_BASE = 0;
    localparam integer R_CTRL_WORDS = 64;
    localparam integer R_TICK_BASE  = R_CTRL_BASE + R_CTRL_WORDS;
    localparam integer R_COEFF_BASE = R_TICK_BASE  + MAX_EDGES * 1;
    localparam integer R_MASK_BASE  = R_COEFF_BASE + MAX_EDGES * COEFF_WORDS;
    localparam integer R_SCAN_BASE  = R_MASK_BASE  + MAX_EDGES * MASK_WORDS;
    localparam integer R_BUS_BASE   = R_SCAN_BASE  + SCAN_DEPTH * SCAN_WORDS;
    // DELAY register region: ONE 32-bit word per delay-eligible signal (channels then buses),
    // the event-scheduler delay in ticks.  128 words of headroom regardless of channel count
    // so the layout is stable across configs.
    localparam integer R_DELAY_BASE  = R_BUS_BASE   + BUS_ROWS * BUS_WORDS;
    localparam integer R_DELAY_WORDS = `ZLC_DELAY_REG_WORDS;   // = image.delay_region_words (>= CHANNEL_COUNT + BUS_COUNT)
    localparam integer R_TOTAL_WORDS = R_DELAY_BASE + R_DELAY_WORDS;

    // CTRL regfile word offsets (== host.image.CtrlWords).
    localparam integer C_MAGIC = 0;
    localparam integer C_COMMAND = 1;   // bit0 LOAD bit1 FIRE bit2 RESET bit3 SAFE
    localparam integer C_STATUS = 2;    // bit0 LOADED bit1 RUNNING bit2 DONE bit3 ERROR(host-only) bit4 UNDERFLOW
    localparam integer C_PROG_COUNT = 3;
    localparam integer C_SCAN_COUNT = 4;
    localparam integer C_SCAN_ENABLE = 5;
    localparam integer C_REPEAT_FOREVER = 6;
    localparam integer C_LOOP_START = 7;
    localparam integer C_LOOP_COUNT = 8;
    localparam integer C_LOOP_END_TICK = 9;
    localparam integer C_LOOP_END_LO = 10;
    localparam integer C_LOOP_END_HI = 11;
    localparam integer C_BUS_COUNTS = 12;
    localparam integer C_BANK_SIZE = 13;
    localparam integer C_SLOT_COUNT = 14;
    localparam integer C_CURSOR = 15;       // engine -> host (points consumed)
    localparam integer C_BANK_READY = 16;   // host -> engine (bit b: bank b loaded)
    localparam integer C_BANK0_CHUNK = 17;  // host -> engine: sweep chunk resident in bank 0
    localparam integer C_BANK1_CHUNK = 18;  // host -> engine: sweep chunk resident in bank 1
    localparam integer C_REPEAT_FROM_LOOP_START = 19;  // repeat_forever rewinds to LOOP_START
                                                       // (additive-delay steady frame), not edge 0
    // --- per-channel CLK mask: bit b drives channel b's PIN from the FPGA clk
    // (== host.image.CtrlWords.CLK_ENABLE).  Sits right after the command words: there are NO
    // dense delay-tick CTRL words any more (TTL+DAC delays live in the R_DELAY region).
    localparam integer CLK_ENABLE_WORDS = (CHANNEL_COUNT + 31) / 32;            // 2
    localparam integer C_CLK_ENABLE = C_REPEAT_FROM_LOOP_START + 1;             // 20: per-channel clk mask (2 words: 20..21)

    // engine outputs
    wire [CHANNEL_COUNT-1:0] out;
    wire [BUS_COUNT*BUS_WIDTH-1:0] zlc_bus_out;
    wire zlc_running, zlc_done, zlc_underflow;
    wire [SCAN_COUNT_WIDTH-1:0] zlc_cursor;

    // --- delays: BOTH TTL channels AND DAC buses use the 32b/word R_DELAY register region,
    // driving the per-signal event scheduler (long delays; see zlc_edge_streamer).
    localparam integer TTL_DELAY_WIDTH = 32;
    // R_DELAY carries ONE 32-bit word per delay-eligible signal: the CHANNEL_COUNT TTL channels
    // first, then the BUS_COUNT per-bus DAC delays.  TTL and DAC delays share the SAME 32-bit
    // range and the SAME event-scheduler mechanism, so a negative TTL delay's global shift G can
    // reach the buses with no range mismatch.  (There are no dense delay-tick CTRL words: the
    // CTRL block is the 20 command words 0..19 then the clk mask -- nothing delay-related.)
    localparam integer DELAY_REG_COUNT = CHANNEL_COUNT + BUS_COUNT;
    reg  [31:0] delay_reg [0:DELAY_REG_COUNT-1];
    integer dri;
    initial for (dri = 0; dri < DELAY_REG_COUNT; dri = dri + 1) delay_reg[dri] = 32'b0;
    wire [CHANNEL_COUNT*TTL_DELAY_WIDTH-1:0] delay_ticks_w;
    wire [BUS_COUNT*TTL_DELAY_WIDTH-1:0] bus_delay_ticks_w;

    // --- per-channel CLK mask + muxed output: a channel wired to clk outputs the FPGA
    // clk on its pin (PHASE-INVERTED, see below); otherwise it outputs the engine bit.
    // out_final feeds the pin map.
    //
    // DAC LATCH PHASE (critical -- do NOT change back to plain `clk`): the clk pins are
    // the parallel-DAC latch strobes (da_clk0..3, wired here via the GUI clk button).  The
    // 40 DAC DATA bits (da_bias_*/da_dipole = zlc_bus_out) are registered on `posedge clk`,
    // so the parallel word CHANGES on the rising edge.  If the strobe were plain `clk` the
    // DAC would latch on that SAME rising edge -- coincident with the data transition AND
    // with the ~30 TTL outputs all switching at a period boundary -- so a value change is
    // captured half-old/half-new = a sporadic THIRD code (the "third DA value between two
    // edge periods" bug; a long HOLD gap only masked it by moving the DAC step off the
    // busy edge).  Driving the strobe as ~clk moves the DAC latch to the clk FALLING edge =
    // the CENTRE of the data eye (~10 ns settled each side at 50 MHz) and the quiet half-
    // cycle (nothing else switches there), so the DAC always captures the clean settled
    // word.  Proven in sim/tb_da_clk_phase.v (engine step is glitch-free; coincident latch
    // captures a third code for realistic skews, eye-centre latch never does).
    wire [CLK_ENABLE_WORDS*32-1:0] clk_enable_pack;
    wire [CHANNEL_COUNT-1:0] clk_en;
    wire [CHANNEL_COUNT-1:0] out_final;

    // --- JTAG-to-AXI master -> FULL AXI4 -> AXI BRAM controller ---------------
    // Full AXI4 (not Lite) so the host issues INCR burst writes (up to 256 words per
    // transaction) -> ~100x faster BRAM upload.  ID width 1; the extra burst sidebands
    // (awid/awlen/awsize/awburst/awlock/awcache/wlast/bid/... + read mirror) are wired
    // master<->slave 1:1.  m_axi_awqos/arqos are driven by the master but axi_bram_ctrl
    // has no qos/region/user ports, so those two wires are intentionally left dangling.
    wire axi_clk = clk;
    wire axi_resetn = 1'b1;
    wire [0:0]  m_axi_awid;    wire [7:0] m_axi_awlen;   wire [2:0] m_axi_awsize;
    wire [1:0]  m_axi_awburst; wire [0:0] m_axi_awlock;  wire [3:0] m_axi_awcache;  wire [3:0] m_axi_awqos;
    wire [31:0] m_axi_awaddr;  wire [2:0] m_axi_awprot;  wire m_axi_awvalid; wire m_axi_awready;
    wire [31:0] m_axi_wdata;   wire [3:0] m_axi_wstrb;   wire m_axi_wlast;   wire m_axi_wvalid;  wire m_axi_wready;
    wire [0:0]  m_axi_bid;     wire [1:0] m_axi_bresp;   wire m_axi_bvalid;        wire m_axi_bready;
    wire [0:0]  m_axi_arid;    wire [7:0] m_axi_arlen;   wire [2:0] m_axi_arsize;
    wire [1:0]  m_axi_arburst; wire [0:0] m_axi_arlock;  wire [3:0] m_axi_arcache;  wire [3:0] m_axi_arqos;
    wire [31:0] m_axi_araddr;  wire [2:0] m_axi_arprot;  wire m_axi_arvalid; wire m_axi_arready;
    wire [0:0]  m_axi_rid;     wire [31:0] m_axi_rdata;  wire [1:0] m_axi_rresp;   wire m_axi_rlast; wire m_axi_rvalid;  wire m_axi_rready;

    wire        bram_clka, bram_rsta, bram_ena;
    wire [3:0]  bram_wea;
    wire [31:0] bram_addra;          // byte address from axi_bram_ctrl
    wire [31:0] bram_dina;
    reg  [31:0] bram_douta;          // read mux back to AXI

    // --- UART fast-control bridge + write-side MUX (before the region decode) ----------------
    // The bridge decodes serial frames into (u_word_addr, u_wdata, u_we) writes to the SAME flat
    // word map.  It and JTAG-AXI are never used simultaneously (JTAG = bring-up/ILA, UART = runtime),
    // so a priority mux (UART wins when u_active) is correct + free; a UART write is byte-for-byte a
    // JTAG write to the same word (only the operands are re-sourced, decode/timing unchanged).
    wire [29:0] u_word_addr; wire [31:0] u_wdata; wire u_we, u_active;
    wire [5:0]  u_rd_word;   wire u_rd_req; reg [31:0] u_rd_data;
    reg  [3:0]  uart_por = 4'h0;                            // power-on reset, independent of eng_reset
    always @(posedge clk) if (uart_por != 4'hF) uart_por <= uart_por + 1'b1;
    wire uart_rst = (uart_por != 4'hF);
    zlc_uart_bridge #(.CLK_HZ(50_000_000), .BAUD(3_000_000)) zlc_uart_i (
        .clk(clk), .rst(uart_rst), .uart_rx(uart_rx), .uart_tx(uart_tx),
        .u_word_addr(u_word_addr), .u_wdata(u_wdata), .u_we(u_we), .u_active(u_active),
        .u_rd_word(u_rd_word), .u_rd_req(u_rd_req), .u_rd_data(u_rd_data)
    );
    wire        uart_sel  = u_active;
    wire [29:0] word_addr = uart_sel ? u_word_addr : bram_addra[31:2];
    wire [31:0] wdata_mux = uart_sel ? u_wdata     : bram_dina;
    wire        ena_mux   = uart_sel ? u_we        : bram_ena;
    wire [3:0]  wea_mux   = uart_sel ? (u_we ? 4'hF : 4'h0) : bram_wea;
    wire        wr        = |wea_mux;

    // region selects (combinational decode of the word address)
    wire sel_ctrl  = (word_addr >= R_CTRL_BASE)  && (word_addr < R_TICK_BASE);
    wire sel_tick  = (word_addr >= R_TICK_BASE)  && (word_addr < R_COEFF_BASE);
    wire sel_coeff = (word_addr >= R_COEFF_BASE) && (word_addr < R_MASK_BASE);
    wire sel_mask  = (word_addr >= R_MASK_BASE)  && (word_addr < R_SCAN_BASE);
    wire sel_scan  = (word_addr >= R_SCAN_BASE)  && (word_addr < R_BUS_BASE);
    wire sel_bus   = (word_addr >= R_BUS_BASE)   && (word_addr < R_DELAY_BASE);
    wire sel_delay = (word_addr >= R_DELAY_BASE) && (word_addr < R_TOTAL_WORDS);
    wire [29:0] tick_word_off  = word_addr - R_TICK_BASE[29:0];
    wire [29:0] coeff_word_off = word_addr - R_COEFF_BASE[29:0];
    wire [29:0] mask_word_off  = word_addr - R_MASK_BASE[29:0];
    wire [29:0] scan_word_off  = word_addr - R_SCAN_BASE[29:0];
    wire [29:0] bus_word_off   = word_addr - R_BUS_BASE[29:0];
    wire [29:0] delay_word_off = word_addr - R_DELAY_BASE[29:0];

    // --- CTRL regfile ---------------------------------------------------------
    reg [31:0] ctrl_reg [0:R_CTRL_WORDS-1];
    integer ci;
    initial begin for (ci = 0; ci < R_CTRL_WORDS; ci = ci + 1) ctrl_reg[ci] = 32'b0; end

    // assemble the DENSE delay-tick busses from consecutive CTRL words (little-endian word
    // order: word j supplies bits [32*j +: 32]); slice the engine input widths from the LSBs
    // (the upper pad bits of the last word are 0 from the host).
    genvar dw;
    generate
        for (dw = 0; dw < CHANNEL_COUNT; dw = dw + 1) begin : zlc_delay_reg_pack_gen
            assign delay_ticks_w[dw*TTL_DELAY_WIDTH +: TTL_DELAY_WIDTH] = delay_reg[dw];
        end
        // per-bus DAC delays ride the SAME R_DELAY region, just after the channels.
        for (dw = 0; dw < BUS_COUNT; dw = dw + 1) begin : zlc_bus_delay_reg_pack_gen
            assign bus_delay_ticks_w[dw*TTL_DELAY_WIDTH +: TTL_DELAY_WIDTH] = delay_reg[CHANNEL_COUNT + dw];
        end
    endgenerate

    // Assemble the per-channel clk mask from its CTRL words, then mux the strobe onto each
    // clk pin.  The strobe is ~clk (clk FALLING edge) so the DAC latches the parallel word
    // at the centre of its data eye -- see the DAC LATCH PHASE note above.
    genvar cw;
    generate
        for (cw = 0; cw < CLK_ENABLE_WORDS; cw = cw + 1) begin : zlc_clk_enable_pack_gen
            assign clk_enable_pack[cw*32 +: 32] = ctrl_reg[C_CLK_ENABLE + cw];
        end
    endgenerate
    assign clk_en = clk_enable_pack[CHANNEL_COUNT-1:0];
    genvar cmx;
    generate
        for (cmx = 0; cmx < CHANNEL_COUNT; cmx = cmx + 1) begin : zlc_clk_mux_gen
            assign out_final[cmx] = clk_en[cmx] ? ~clk : out[cmx];
        end
    endgenerate

    // loader/engine-driven write-backs (separate from AXI host writes)
    reg ldr_status_we;
    reg [31:0] ldr_status_val;
    reg ldr_cmd_clear;          // loader acks a command by clearing C_COMMAND

    always @(posedge clk) begin
        if (ena_mux && wr && sel_ctrl) ctrl_reg[word_addr[5:0]] <= wdata_mux;
        if (ena_mux && wr && sel_delay && (delay_word_off < DELAY_REG_COUNT))
            delay_reg[delay_word_off[6:0]] <= wdata_mux;
        if (ldr_status_we) ctrl_reg[C_STATUS] <= ldr_status_val;
        if (ldr_cmd_clear) ctrl_reg[C_COMMAND] <= 32'b0;
        ctrl_reg[C_CURSOR] <= zlc_cursor;        // engine cursor visible to host
    end

    // --- read mux back to AXI -------------------------------------------------
    // CTRL word 63 reads back the GEOMETRY FINGERPRINT (LAYOUT_FINGERPRINT = ZLC_LAYOUT_FINGERPRINT
    // from the generated zlc_geometry.vh = this build's image.build_fingerprint; writes land in
    // ctrl_reg[63] but are never read back).  The host
    // (build_fingerprint of ITS OWN config) verifies it BEFORE writing anything layout-dependent, so a
    // host packing for one geometry can NEVER silently mis-drive a bitstream built for another --
    // whether the register STRUCTURE moved (e.g. CLK_ENABLE 46->20 put the clk mask in dead words) or
    // any GEOMETRY field drifted (e.g. bus_seg_addr_width 6->5 shifted R_DELAY down 896 words, wrecking
    // every DAC-scan value + delay).  An OLD bitstream returns its own (different) fingerprint or
    // ctrl_reg[63]=0 here, so a mismatched host refuses it with a clear "rebuild" error.
    localparam integer C_LAYOUT_ID = 63;
    localparam [31:0] ZLC_LAYOUT_ID = LAYOUT_FINGERPRINT[31:0];   // geometry fingerprint (image.build_fingerprint)
    always @(*) begin
        if (sel_ctrl) bram_douta = (word_addr[5:0] == C_LAYOUT_ID[5:0])
                                   ? ZLC_LAYOUT_ID : ctrl_reg[word_addr[5:0]];
        else bram_douta = 32'b0;
    end

    // UART read tap: COMBINATIONAL, byte-identical to the AXI read mux above (same hardwired LAYOUT_ID
    // readback).  MUST NOT be registered: the bridge sets u_rd_word with a NON-BLOCKING assign in D_READ
    // (so u_rd_word is valid only in the NEXT state, D_RLAT) and latches u_rd_data into wbuf THAT SAME
    // D_RLAT cycle.  A registered tap adds a second cycle of latency, so the bridge would capture the
    // PREVIOUS word's value -> every UART read (STATUS/CURSOR/LAYOUT_ID/self-test) returns stale data
    // (observed on hardware: LAYOUT_ID read back 0 instead of the fingerprint, auto rejected the UART link).
    // Combinational makes u_rd_data = f(u_rd_word) valid the moment u_rd_word is, matching the bridge's
    // single-cycle D_READ->D_RLAT handshake.  (Latched into wbuf on the D_RLAT clock edge -> no glitch.)
    always @(*)
        u_rd_data = (u_rd_word == C_LAYOUT_ID[5:0]) ? ZLC_LAYOUT_ID : ctrl_reg[u_rd_word];

    // --- 3 PARALLEL edge BRAMs (tick 32b, coeff 64b, mask 62/64b) -------------
    // Forced READ_LATENCY_B = 2 by the build tcl; engine RD_LAT must match.
    wire [TICK_WIDTH-1:0]      edge_tick_rdata;
    wire [COEFF_PORTB_BITS-1:0] edge_coeff_rdata_w;
    wire [MASK_PORTB_BITS-1:0]  edge_mask_rdata_w;
    wire [EDGE_ADDR_WIDTH-1:0] edge_raddr;

    blk_mem_gen_edge_tick zlc_edge_tick_i (
        .clka(axi_clk), .ena(ena_mux && sel_tick), .wea(wea_mux),
        .addra(tick_word_off[EDGE_ADDR_WIDTH-1:0]), .dina(wdata_mux), .douta(),
        .clkb(axi_clk), .enb(1'b1), .web(4'b0),
        .addrb(edge_raddr), .dinb(32'b0), .doutb(edge_tick_rdata)
    );
    blk_mem_gen_edge_coeff zlc_edge_coeff_i (
        .clka(axi_clk), .ena(ena_mux && sel_coeff), .wea(wea_mux),
        .addra(coeff_word_off[($clog2(MAX_EDGES*COEFF_WORDS))-1:0]), .dina(wdata_mux), .douta(),
        .clkb(axi_clk), .enb(1'b1), .web({(COEFF_PORTB_BITS/8){1'b0}}),
        .addrb(edge_raddr), .dinb({COEFF_PORTB_BITS{1'b0}}), .doutb(edge_coeff_rdata_w)
    );
    blk_mem_gen_edge_mask zlc_edge_mask_i (
        .clka(axi_clk), .ena(ena_mux && sel_mask), .wea(wea_mux),
        .addra(mask_word_off[($clog2(MAX_EDGES*MASK_WORDS))-1:0]), .dina(wdata_mux), .douta(),
        .clkb(axi_clk), .enb(1'b1), .web({(MASK_PORTB_BITS/8){1'b0}}),
        .addrb(edge_raddr), .dinb({MASK_PORTB_BITS{1'b0}}), .doutb(edge_mask_rdata_w)
    );

    // --- EDGE BRAM READ ALIGNMENT (resolved; do NOT re-add a tick register) ---------
    // The three edge BRAMs (tick / coeff / mask) are read in lockstep on edge_raddr.
    // It is TEMPTING to think the SYMMETRIC tick (32b/32b) is faster than the ASYMMETRIC
    // coeff/mask (32b write / 64b read) and therefore needs a +1 register to "align".  It
    // does NOT: each port B is symmetric WITHIN ITSELF (tick 32/32, coeff/mask 64/64), so
    // all three read at the SAME latency (measured = 2 cycles on this part; verified in
    // xsim against the ACTUAL synthesised blk_mem_gen IP netlists).
    // The real zlc_edge_streamer driven by these real BRAM IPs plays the uploaded edge
    // table CORRECTLY end-to-end (tb_real_engine.v: two 20 ms emCCD pulses).  Adding a +1
    // tick register to "align" a skew that does NOT exist instead CREATES a tick>mask skew
    // that corrupts streamed edges in sim (pulse 2 collapses to a 1-tick glitch).
    // Feed the tick read straight to the engine, exactly like coeff/mask below.

    // --- SCAN BRAM (port A 32b write, port B 128b read; 2*BANK_SIZE deep) ------
    wire [SCAN_PORTB_BITS-1:0] scan_rdata_w;
    wire [SCAN_ADDR_WIDTH-1:0] scan_raddr;
    blk_mem_gen_scan zlc_scan_bram_i (
        .clka(axi_clk), .ena(ena_mux && sel_scan), .wea(wea_mux),
        .addra(scan_word_off[($clog2(SCAN_DEPTH*SCAN_WORDS))-1:0]), .dina(wdata_mux), .douta(),
        .clkb(axi_clk), .enb(1'b1), .web({(SCAN_PORTB_BITS/8){1'b0}}),
        .addrb(scan_raddr), .dinb({SCAN_PORTB_BITS{1'b0}}), .doutb(scan_rdata_w)
    );

    // --- BUS image BRAM (32b TDP; the mini-loader reads it into bus LUTRAM) ----
    wire [31:0] bus_img_doutb;
    reg  [($clog2(BUS_ROWS*BUS_WORDS))-1:0] bus_img_raddr;
    blk_mem_gen_busimg zlc_bus_img_i (
        .clka(axi_clk), .ena(ena_mux && sel_bus), .wea(wea_mux),
        .addra(bus_word_off[($clog2(BUS_ROWS*BUS_WORDS))-1:0]), .dina(wdata_mux), .douta(),
        .clkb(axi_clk), .enb(1'b1), .web(4'b0),
        .addrb(bus_img_raddr), .dinb(32'b0), .doutb(bus_img_doutb)
    );

    // --- control / bus mini-loader FSM ----------------------------------------
    // On LOAD: hold engine reset, copy the bus image (R_BUS) into the engine bus LUTRAM via
    // bus_prog_*, then set STATUS.LOADED.  On FIRE: release reset + pulse start.  Edge/scan are
    // NOT copied (the engine reads those BRAMs directly); the LITERAL delay line takes its delays
    // straight from the dense CTRL words (no image to copy).  Bus rows are 7 words = [start_tick,
    // stop_tick, sc_lo, sc_hi, ec_lo, ec_hi, flags] (host.image).  Rising-edge-detected commands.
    localparam CMD_LOAD = 4'b0001, CMD_FIRE = 4'b0010, CMD_RESET = 4'b0100, CMD_SAFE = 4'b1000;
    // STATUS bit map MUST match host.image: LOADED=1 RUNNING=2 DONE=4 ERROR=8(host-only,
    // never set here) UNDERFLOW=16.  Underflow is bit4 (NOT bit3) so a transient
    // streaming STALL is never confused with the host's fatal ERROR bit.
    localparam [4:0] ST_LOADED = 5'd1, ST_RUNNING = 5'd2, ST_DONE = 5'd4, ST_UNDERFLOW = 5'd16;
    localparam integer CNT_W = BUS_SEG_ADDR_WIDTH + 1;

    reg eng_reset = 1'b1, eng_start = 1'b0;
    // FSM-owned "engine is in its RUNNING/DONE-tracking phase" flag.  The DONE/
    // UNDERFLOW refresh is gated on THIS (not on ctrl_reg[C_STATUS], which a separate
    // block writes back one cycle late): a command clears it atomically here, so a
    // SAFE/RESET/LOAD cannot be bounced back to RUNNING by a stale-STATUS re-read.
    reg status_running = 1'b0;
    reg bus_prog_we = 1'b0;
    reg [BUS_INDEX_WIDTH-1:0] bus_prog_bus = {BUS_INDEX_WIDTH{1'b0}};
    reg [BUS_SEG_ADDR_WIDTH-1:0] bus_prog_addr = {BUS_SEG_ADDR_WIDTH{1'b0}};
    reg [TICK_WIDTH-1:0] bus_prog_start_tick = {TICK_WIDTH{1'b0}};
    reg [TICK_WIDTH-1:0] bus_prog_stop_tick = {TICK_WIDTH{1'b0}};
    reg [COEFF_BITS-1:0] bus_prog_start_tick_coeffs = {COEFF_BITS{1'b0}};
    reg [COEFF_BITS-1:0] bus_prog_stop_tick_coeffs = {COEFF_BITS{1'b0}};
    reg [BUS_WIDTH-1:0] bus_prog_start_value = {BUS_WIDTH{1'b0}};
    reg [BUS_WIDTH-1:0] bus_prog_stop_value = {BUS_WIDTH{1'b0}};
    reg [1:0] bus_prog_mode = 2'b0;
    reg [BUS_SEL_WIDTH-1:0] bus_prog_value_select = {BUS_SEL_WIDTH{1'b0}};
    reg [BUS_SEL_WIDTH-1:0] bus_prog_stop_value_select = {BUS_SEL_WIDTH{1'b0}};

    localparam [3:0] L_IDLE=0, L_RD=1, L_CAP=2, L_EMIT=3, L_NEXT=4, L_FIRE=5, L_RUN=6;
    reg [3:0] lstate = L_IDLE;
    reg [2:0] wi;                       // word index within a bus row
    reg [31:0] cap [0:6];
    reg [BUS_INDEX_WIDTH:0] bcur;       // current bus
    reg [BUS_SEG_ADDR_WIDTH:0] baddr;   // segment within bus
    reg [BUS_SEG_ADDR_WIDTH:0] bcnt;    // count for current bus
    reg [1:0] settle;
    reg [3:0] cmd_seen;
    integer ic;
    initial begin for (ic=0; ic<7; ic=ic+1) cap[ic]=32'b0; wi=0; bcur=0; baddr=0; bcnt=0; settle=0; cmd_seen=0; bus_img_raddr=0; end

    wire [3:0] cmd_now = ctrl_reg[C_COMMAND][3:0];
    wire [3:0] cmd_edge = cmd_now & ~cmd_seen;

    function [CNT_W-1:0] bus_count_of; input integer b; begin
        bus_count_of = ctrl_reg[C_BUS_COUNTS][b*CNT_W +: CNT_W]; end endfunction
    function [($clog2(BUS_ROWS*BUS_WORDS))-1:0] R_relbus;
        input integer b; input integer a;
        begin R_relbus = (b * MAX_BUS_SEGMENTS + a) * BUS_WORDS; end
    endfunction

    always @(posedge clk) begin
        ldr_status_we <= 1'b0;
        ldr_cmd_clear <= 1'b0;
        eng_start <= 1'b0;
        case (lstate)
        L_IDLE: begin
            cmd_seen <= cmd_now;
            if (cmd_edge & CMD_RESET) begin eng_reset <= 1'b1; status_running <= 1'b0; ldr_status_we <= 1'b1; ldr_status_val <= 32'b0; end
            else if (cmd_edge & CMD_SAFE) begin eng_reset <= 1'b1; status_running <= 1'b0; ldr_status_we <= 1'b1; ldr_status_val <= 32'b0; end
            else if (cmd_edge & CMD_LOAD) begin
                eng_reset <= 1'b1; status_running <= 1'b0; bcur <= 0; baddr <= 0; bcnt <= bus_count_of(0); wi <= 0; lstate <= L_NEXT;
            end else if ((cmd_edge & CMD_FIRE) && (ctrl_reg[C_STATUS][0])) begin
                lstate <= L_FIRE;
            end
        end
        L_NEXT: begin
            wi <= 0;
            if (baddr >= bcnt) begin
                if (bcur == BUS_COUNT-1) begin
                    // bus image done -> LOADED.  The LITERAL delay line needs no image copy
                    // (its delays ride the dense CTRL words, latched by the engine at FIRE).
                    ldr_status_we <= 1'b1; ldr_status_val <= {27'b0, ST_LOADED}; lstate <= L_IDLE;
                end else begin
                    bcur <= bcur + 1'b1; baddr <= 0; bcnt <= bus_count_of(bcur + 1'b1); lstate <= L_NEXT;
                end
            end else begin
                bus_img_raddr <= R_relbus(bcur, baddr);
                settle <= 2'd2; lstate <= L_RD;
            end
        end
        L_RD: begin
            bus_img_raddr <= R_relbus(bcur, baddr) + wi;
            settle <= 2'd2; lstate <= L_CAP;
        end
        L_CAP: begin
            if (settle == 0) begin
                cap[wi] <= bus_img_doutb;
                if (wi == BUS_WORDS-1) lstate <= L_EMIT;
                else begin wi <= wi + 1'b1; lstate <= L_RD; end
            end else settle <= settle - 1'b1;
        end
        L_EMIT: begin
            bus_prog_bus <= bcur[BUS_INDEX_WIDTH-1:0];
            bus_prog_addr <= baddr[BUS_SEG_ADDR_WIDTH-1:0];
            bus_prog_start_tick <= cap[0]; bus_prog_stop_tick <= cap[1];
            // PARAMETERIZATION GUARD: this 2-word coeff assembly assumes COEFF_BITS == 64
            // (NUM_SLOTS=4 x COEFF_WIDTH=16).  Any other geometry silently truncates the
            // high coeffs (cap[] words are 32b) -- the host (image.check_rtl_assumptions)
            // REJECTS such configs at pack time; fix this assembly before changing NUM_SLOTS.
            bus_prog_start_tick_coeffs <= {cap[3][COEFF_BITS-33:0], cap[2]};
            bus_prog_stop_tick_coeffs <= {cap[5][COEFF_BITS-33:0], cap[4]};
            bus_prog_start_value <= cap[6][BUS_WIDTH-1:0];
            bus_prog_stop_value <= cap[6][2*BUS_WIDTH-1:BUS_WIDTH];
            // PARAMETERIZATION GUARD: the flags word packs 2*BUS_WIDTH + 2 + 2*BUS_SEL_WIDTH
            // bits into ONE 32b cap word (28 bits at the shipped 10/3 widths).  Wider buses /
            // selects would overflow it -- also rejected host-side at pack time.
            bus_prog_mode <= cap[6][2*BUS_WIDTH+1:2*BUS_WIDTH];
            bus_prog_value_select <= cap[6][2*BUS_WIDTH+2+BUS_SEL_WIDTH-1:2*BUS_WIDTH+2];
            bus_prog_stop_value_select <= cap[6][2*BUS_WIDTH+2+2*BUS_SEL_WIDTH-1:2*BUS_WIDTH+2+BUS_SEL_WIDTH];
            bus_prog_we <= ~bus_prog_we;          // toggle commits a segment write
            baddr <= baddr + 1'b1;
            settle <= 2'd2; lstate <= L_RUN;
        end
        L_RUN: begin
            if (settle == 0) lstate <= L_NEXT; else settle <= settle - 1'b1;
        end
        L_FIRE: begin
            eng_reset <= 1'b0;
            eng_start <= 1'b1;
            status_running <= 1'b1;
            ldr_status_we <= 1'b1; ldr_status_val <= {27'b0, ST_RUNNING};
            cmd_seen <= cmd_now;
            lstate <= L_IDLE;
        end
        default: lstate <= L_IDLE;
        endcase
        // Surface DONE / UNDERFLOW while running -- but ONLY when idle and NOT
        // handling a command this cycle.  This block runs after the case and shares
        // ldr_status_val with it, so if it fired unconditionally it would OVERWRITE a
        // command-driven STATUS write (SAFE/RESET clear, LOAD's LOADED) every cycle,
        // re-asserting RUNNING forever -> the host could never clear RUNNING and the
        // next CMD_LOAD's LOADED would never stick (observed as STATUS stuck at 0x2).
        // Gating on (idle && no command edge) lets SAFE/RESET/LOAD/FIRE win their
        // cycle, while still tracking done/underflow on the quiescent run cycles.
        if ((lstate == L_IDLE) && (cmd_edge == 4'b0) && status_running) begin
            ldr_status_we <= 1'b1;
            ldr_status_val <= {27'b0, ((zlc_done ? 5'b0 : ST_RUNNING) | (zlc_done ? ST_DONE : 5'b0) | (zlc_underflow ? ST_UNDERFLOW : 5'b0))};
            if (zlc_done) status_running <= 1'b0;   // DONE latched; stop re-asserting STATUS
        end
    end

    // --- delay-channel map DERIVED from the config header (not a hand-written literal) --------
    // The board lays the real TTL outputs FIRST, so the delay-eligible set is the contiguous leading
    // NUM_DELAY_CH channels (image.num_delay_ch) and the slot->channel map is the identity.  Deriving
    // NUM_DELAY_CH / DELAY_CH_IDX_W / the map from zlc_geometry.vh (vs the old {17..0} literal) closes
    // a fingerprint-invisible blind spot: a channel_count/bus_count/bus_width change moves the count
    // AND its map TOGETHER, so a rebuilt bitstream can never orphan a delay-eligible channel while the
    // connect fingerprint reads green.  Byte-identical to the old literal at the shipped geometry
    // (18 entries, {17..0}); pinned by test_all_geometry_params_config_matches_rtl_defaults.
    localparam integer DLY_NUM  = `ZLC_NUM_DELAY_CH;
    localparam integer DLY_IDXW = `ZLC_DELAY_CH_IDX_W;
    function [DLY_NUM*DLY_IDXW-1:0] zlc_delay_identity_map;
        input dummy;
        integer i;
        begin
            zlc_delay_identity_map = {(DLY_NUM*DLY_IDXW){1'b0}};
            for (i = 0; i < DLY_NUM; i = i + 1)
                zlc_delay_identity_map[i*DLY_IDXW +: DLY_IDXW] = i[DLY_IDXW-1:0];
        end
    endfunction
    localparam [DLY_NUM*DLY_IDXW-1:0] DLY_MAP = zlc_delay_identity_map(1'b0);

    // --- the FINAL edge-table engine ------------------------------------------
    zlc_edge_streamer #(
        .CHANNEL_COUNT(CHANNEL_COUNT), .EDGE_ADDR_WIDTH(EDGE_ADDR_WIDTH),
        .SCAN_ADDR_WIDTH(SCAN_ADDR_WIDTH), .SCAN_COUNT_WIDTH(SCAN_COUNT_WIDTH), .BANK_SIZE(BANK_SIZE),
        .TICK_WIDTH(TICK_WIDTH), .NUM_SLOTS(NUM_SLOTS), .COEFF_WIDTH(COEFF_WIDTH), .COEFF_FRAC_BITS(COEFF_FRAC_BITS),
        .BUS_COUNT(BUS_COUNT), .BUS_INDEX_WIDTH(BUS_INDEX_WIDTH), .BUS_WIDTH(BUS_WIDTH),
        .BUS_SEG_ADDR_WIDTH(BUS_SEG_ADDR_WIDTH), .BUS_SEL_WIDTH(BUS_SEL_WIDTH),
        // EVT_DEPTH = per-channel delay event FIFO depth (in-flight edges).  MUST match
        // evt_fifo_depth in fpga/board_config/streamer_config.json -- the host
        // validator rejects programs that would overflow this depth.
        .EVT_DEPTH(EVT_FIFO_DEPTH),
        .BUS_EVT_DEPTH(BUS_EVT_FIFO_DEPTH),
        // Event FIFOs are COMPACTED to the delay-eligible channels (the real TTL outputs): the
        // bus-member bits (pins driven by bus_out) and the da_clk pins are NOT delay targets, so they
        // get no FIFO -- this is what keeps the deep EVT_DEPTH event RAM inside the 400 Kb
        // distributed-RAM budget.  The count + slot->channel map are DERIVED from the config header
        // (identity of the leading DLY_NUM channels; see the localparams above) so they can never
        // drift from image.num_delay_ch.  The host must never place a delay on channel >= DLY_NUM.
        .DELAY_COMPACT(1), .NUM_DELAY_CH(DLY_NUM), .DELAY_CH_IDX_W(DLY_IDXW),
        .DELAY_CH_MAP(DLY_MAP),
        // RD_LAT = the forced edge-BRAM read latency.  FIFO_DEPTH = RD_LAT + 2: the prefetch
        // pipeline is RD_LAT+1 deep (the registered edge_raddr adds a cycle before the BRAM),
        // so sustaining 1-tick playback needs a resident head + (RD_LAT+1) in-flight slots.
        .RD_LAT(2), .FIFO_DEPTH(4)
    ) zlc_engine_i (
        .clk(axi_clk), .reset(eng_reset), .start(eng_start),
        .prog_count(ctrl_reg[C_PROG_COUNT][EDGE_ADDR_WIDTH:0]),
        .repeat_forever(ctrl_reg[C_REPEAT_FOREVER][0]),
        .loop_start_addr(ctrl_reg[C_LOOP_START][EDGE_ADDR_WIDTH-1:0]),
        .loop_end_tick(ctrl_reg[C_LOOP_END_TICK][TICK_WIDTH-1:0]),
        .loop_end_coeffs({ctrl_reg[C_LOOP_END_HI][COEFF_BITS-33:0], ctrl_reg[C_LOOP_END_LO]}),
        .loop_count(ctrl_reg[C_LOOP_COUNT]),
        .repeat_from_loop_start(ctrl_reg[C_REPEAT_FROM_LOOP_START][0]),
        .scan_enable(ctrl_reg[C_SCAN_ENABLE][0]),
        .scan_count(ctrl_reg[C_SCAN_COUNT][SCAN_COUNT_WIDTH-1:0]),
        .edge_raddr(edge_raddr),
        .edge_tick_rdata(edge_tick_rdata),
        .edge_coeff_rdata(edge_coeff_rdata_w[COEFF_BITS-1:0]),
        .edge_mask_rdata(edge_mask_rdata_w[CHANNEL_COUNT-1:0]),
        .scan_raddr(scan_raddr), .scan_rdata(scan_rdata_w),
        .bank_ready(ctrl_reg[C_BANK_READY][1:0]),
        .bank_chunk0(ctrl_reg[C_BANK0_CHUNK][SCAN_COUNT_WIDTH-1:0]),
        .bank_chunk1(ctrl_reg[C_BANK1_CHUNK][SCAN_COUNT_WIDTH-1:0]),
        .scan_cursor(zlc_cursor), .underflow(zlc_underflow),
        .bus_prog_we(bus_prog_we), .bus_prog_bus(bus_prog_bus), .bus_prog_addr(bus_prog_addr),
        .bus_prog_start_tick(bus_prog_start_tick), .bus_prog_stop_tick(bus_prog_stop_tick),
        .bus_prog_start_tick_coeffs(bus_prog_start_tick_coeffs),
        .bus_prog_stop_tick_coeffs(bus_prog_stop_tick_coeffs),
        .bus_prog_start_value(bus_prog_start_value), .bus_prog_stop_value(bus_prog_stop_value),
        .bus_prog_mode(bus_prog_mode), .bus_prog_value_select(bus_prog_value_select),
        .bus_prog_stop_value_select(bus_prog_stop_value_select),
        .bus_counts(ctrl_reg[C_BUS_COUNTS][BUS_COUNT*(BUS_SEG_ADDR_WIDTH+1)-1:0]),
        // OUTPUT delay event scheduler -- per-channel / per-bus delay tick counts (the engine
        // queues each output's toggles against g_time and pops them d ticks later).
        .bus_delay_ticks(bus_delay_ticks_w),
        .delay_ticks(delay_ticks_w),
        .out(out), .bus_out(zlc_bus_out), .running(zlc_running), .done(zlc_done)
    );

    // ---- JTAG-to-AXI + AXI BRAM controller IP --------------------------------
    jtag_axi_0 zlc_jtag_axi_i (
        .aclk(axi_clk), .aresetn(axi_resetn),
        .m_axi_awid(m_axi_awid), .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awlen(m_axi_awlen), .m_axi_awsize(m_axi_awsize), .m_axi_awburst(m_axi_awburst),
        .m_axi_awlock(m_axi_awlock), .m_axi_awcache(m_axi_awcache), .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos), .m_axi_awvalid(m_axi_awvalid), .m_axi_awready(m_axi_awready),
        .m_axi_wdata(m_axi_wdata), .m_axi_wstrb(m_axi_wstrb), .m_axi_wlast(m_axi_wlast),
        .m_axi_wvalid(m_axi_wvalid), .m_axi_wready(m_axi_wready),
        .m_axi_bid(m_axi_bid), .m_axi_bresp(m_axi_bresp), .m_axi_bvalid(m_axi_bvalid), .m_axi_bready(m_axi_bready),
        .m_axi_arid(m_axi_arid), .m_axi_araddr(m_axi_araddr),
        .m_axi_arlen(m_axi_arlen), .m_axi_arsize(m_axi_arsize), .m_axi_arburst(m_axi_arburst),
        .m_axi_arlock(m_axi_arlock), .m_axi_arcache(m_axi_arcache), .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos), .m_axi_arvalid(m_axi_arvalid), .m_axi_arready(m_axi_arready),
        .m_axi_rid(m_axi_rid), .m_axi_rdata(m_axi_rdata), .m_axi_rresp(m_axi_rresp),
        .m_axi_rlast(m_axi_rlast), .m_axi_rvalid(m_axi_rvalid), .m_axi_rready(m_axi_rready)
    );
    // axi_bram_ctrl in full AXI4: same wires, plus the burst sidebands.  It has no
    // qos/region/user ports, so m_axi_awqos/m_axi_arqos are NOT connected here (the
    // master drives them; they simply have no slave load).  The external BRAM port
    // (bram_*) is identical to before -- burst beats just increment bram_addra.
    axi_bram_ctrl_0 zlc_bram_ctrl_i (
        .s_axi_aclk(axi_clk), .s_axi_aresetn(axi_resetn),
        .s_axi_awid(m_axi_awid), .s_axi_awaddr(m_axi_awaddr),
        .s_axi_awlen(m_axi_awlen), .s_axi_awsize(m_axi_awsize), .s_axi_awburst(m_axi_awburst),
        .s_axi_awlock(m_axi_awlock), .s_axi_awcache(m_axi_awcache), .s_axi_awprot(m_axi_awprot),
        .s_axi_awvalid(m_axi_awvalid), .s_axi_awready(m_axi_awready),
        .s_axi_wdata(m_axi_wdata), .s_axi_wstrb(m_axi_wstrb), .s_axi_wlast(m_axi_wlast),
        .s_axi_wvalid(m_axi_wvalid), .s_axi_wready(m_axi_wready),
        .s_axi_bid(m_axi_bid), .s_axi_bresp(m_axi_bresp), .s_axi_bvalid(m_axi_bvalid), .s_axi_bready(m_axi_bready),
        .s_axi_arid(m_axi_arid), .s_axi_araddr(m_axi_araddr),
        .s_axi_arlen(m_axi_arlen), .s_axi_arsize(m_axi_arsize), .s_axi_arburst(m_axi_arburst),
        .s_axi_arlock(m_axi_arlock), .s_axi_arcache(m_axi_arcache), .s_axi_arprot(m_axi_arprot),
        .s_axi_arvalid(m_axi_arvalid), .s_axi_arready(m_axi_arready),
        .s_axi_rid(m_axi_rid), .s_axi_rdata(m_axi_rdata), .s_axi_rresp(m_axi_rresp),
        .s_axi_rlast(m_axi_rlast), .s_axi_rvalid(m_axi_rvalid), .s_axi_rready(m_axi_rready),
        .bram_rst_a(bram_rsta), .bram_clk_a(bram_clka), .bram_en_a(bram_ena),
        .bram_we_a(bram_wea), .bram_addr_a(bram_addra),
        .bram_wrdata_a(bram_dina), .bram_rddata_a(bram_douta)
    );

    // ---- LEDs + 62-pin board map (identical to the validated board XDC) -------
    assign led[0] = zlc_running;
    assign led[1] = |out;
    // out_final = the clk-muxed engine output (a channel marked clk shows the FPGA clk).
    assign cooling = out_final[0]; assign cooling_pgc = out_final[1]; assign repump = out_final[2]; assign probe = out_final[3];
    assign pushout = out_final[4]; assign state_pre = out_final[5]; assign trig = out_final[6]; assign coil = out_final[7];
    assign grey_cooling = out_final[8]; assign trap = out_final[9]; assign UV = out_final[10]; assign emCCD = out_final[11];
    assign microwave = out_final[12]; assign address = out_final[13];
    assign cooling_shutter = out_final[14]; assign repump_shutter = out_final[15]; assign probe_shutter = out_final[16];
    assign bias = out_final[17];
    assign da_dipole[0] = zlc_bus_out[0]; assign da_dipole[1] = zlc_bus_out[1];
    assign da_dipole[2] = zlc_bus_out[2]; assign da_dipole[3] = zlc_bus_out[3];
    assign da_dipole[4] = zlc_bus_out[4]; assign da_dipole[5] = zlc_bus_out[5];
    assign da_dipole[6] = zlc_bus_out[6]; assign da_dipole[7] = zlc_bus_out[7];
    assign da_dipole[8] = zlc_bus_out[8]; assign da_dipole[9] = zlc_bus_out[9];
    assign da_clk0 = out_final[28];
    assign da_bias_y[0] = zlc_bus_out[10]; assign da_bias_y[1] = zlc_bus_out[11];
    assign da_bias_y[2] = zlc_bus_out[12]; assign da_bias_y[3] = zlc_bus_out[13];
    assign da_bias_y[4] = zlc_bus_out[14]; assign da_bias_y[5] = zlc_bus_out[15];
    assign da_bias_y[6] = zlc_bus_out[16]; assign da_bias_y[7] = zlc_bus_out[17];
    assign da_bias_y[8] = zlc_bus_out[18]; assign da_bias_y[9] = zlc_bus_out[19];
    assign da_clk1 = out_final[39];
    assign da_bias_x[0] = zlc_bus_out[20]; assign da_bias_x[1] = zlc_bus_out[21];
    assign da_bias_x[2] = zlc_bus_out[22]; assign da_bias_x[3] = zlc_bus_out[23];
    assign da_bias_x[4] = zlc_bus_out[24]; assign da_bias_x[5] = zlc_bus_out[25];
    assign da_bias_x[6] = zlc_bus_out[26]; assign da_bias_x[7] = zlc_bus_out[27];
    assign da_bias_x[8] = zlc_bus_out[28]; assign da_bias_x[9] = zlc_bus_out[29];
    assign da_clk2 = out_final[50];
    assign da_bias_z[0] = zlc_bus_out[30]; assign da_bias_z[1] = zlc_bus_out[31];
    assign da_bias_z[2] = zlc_bus_out[32]; assign da_bias_z[3] = zlc_bus_out[33];
    assign da_bias_z[4] = zlc_bus_out[34]; assign da_bias_z[5] = zlc_bus_out[35];
    assign da_bias_z[6] = zlc_bus_out[36]; assign da_bias_z[7] = zlc_bus_out[37];
    assign da_bias_z[8] = zlc_bus_out[38]; assign da_bias_z[9] = zlc_bus_out[39];
    assign da_clk3 = out_final[61];
    assign GND1 = 1'b0; assign GND4 = 1'b0; assign GND5 = 1'b0; assign GND6 = 1'b0;
    assign GND7 = 1'b0; assign GND8 = 1'b0; assign GND9 = 1'b0; assign GND10 = 1'b0;
    assign GND11 = 1'b0; assign GND12 = 1'b0; assign GND13 = 1'b0; assign GND14 = 1'b0;
    assign GND15 = 1'b0;
endmodule
