//Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
//Date        : Mon Dec 28 17:03:14 2015
//Host        : QuadMonster running 64-bit Ubuntu 15.10
//Command     : generate_target ntps_top.bd
//Design      : ntps_top
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module m00_couplers_imp_UDG1QZ
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [4:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [4:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [4:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [4:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [4:0]m00_couplers_to_m00_couplers_ARADDR;
  wire [2:0]m00_couplers_to_m00_couplers_ARPROT;
  wire [0:0]m00_couplers_to_m00_couplers_ARREADY;
  wire [0:0]m00_couplers_to_m00_couplers_ARVALID;
  wire [4:0]m00_couplers_to_m00_couplers_AWADDR;
  wire [2:0]m00_couplers_to_m00_couplers_AWPROT;
  wire [0:0]m00_couplers_to_m00_couplers_AWREADY;
  wire [0:0]m00_couplers_to_m00_couplers_AWVALID;
  wire [0:0]m00_couplers_to_m00_couplers_BREADY;
  wire [1:0]m00_couplers_to_m00_couplers_BRESP;
  wire [0:0]m00_couplers_to_m00_couplers_BVALID;
  wire [31:0]m00_couplers_to_m00_couplers_RDATA;
  wire [0:0]m00_couplers_to_m00_couplers_RREADY;
  wire [1:0]m00_couplers_to_m00_couplers_RRESP;
  wire [0:0]m00_couplers_to_m00_couplers_RVALID;
  wire [31:0]m00_couplers_to_m00_couplers_WDATA;
  wire [0:0]m00_couplers_to_m00_couplers_WREADY;
  wire [3:0]m00_couplers_to_m00_couplers_WSTRB;
  wire [0:0]m00_couplers_to_m00_couplers_WVALID;

  assign M_AXI_araddr[4:0] = m00_couplers_to_m00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m00_couplers_to_m00_couplers_ARPROT;
  assign M_AXI_arvalid[0] = m00_couplers_to_m00_couplers_ARVALID;
  assign M_AXI_awaddr[4:0] = m00_couplers_to_m00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m00_couplers_to_m00_couplers_AWPROT;
  assign M_AXI_awvalid[0] = m00_couplers_to_m00_couplers_AWVALID;
  assign M_AXI_bready[0] = m00_couplers_to_m00_couplers_BREADY;
  assign M_AXI_rready[0] = m00_couplers_to_m00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m00_couplers_to_m00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m00_couplers_to_m00_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m00_couplers_to_m00_couplers_WVALID;
  assign S_AXI_arready[0] = m00_couplers_to_m00_couplers_ARREADY;
  assign S_AXI_awready[0] = m00_couplers_to_m00_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m00_couplers_to_m00_couplers_BRESP;
  assign S_AXI_bvalid[0] = m00_couplers_to_m00_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m00_couplers_to_m00_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m00_couplers_to_m00_couplers_RRESP;
  assign S_AXI_rvalid[0] = m00_couplers_to_m00_couplers_RVALID;
  assign S_AXI_wready[0] = m00_couplers_to_m00_couplers_WREADY;
  assign m00_couplers_to_m00_couplers_ARADDR = S_AXI_araddr[4:0];
  assign m00_couplers_to_m00_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m00_couplers_to_m00_couplers_ARREADY = M_AXI_arready[0];
  assign m00_couplers_to_m00_couplers_ARVALID = S_AXI_arvalid[0];
  assign m00_couplers_to_m00_couplers_AWADDR = S_AXI_awaddr[4:0];
  assign m00_couplers_to_m00_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m00_couplers_to_m00_couplers_AWREADY = M_AXI_awready[0];
  assign m00_couplers_to_m00_couplers_AWVALID = S_AXI_awvalid[0];
  assign m00_couplers_to_m00_couplers_BREADY = S_AXI_bready[0];
  assign m00_couplers_to_m00_couplers_BRESP = M_AXI_bresp[1:0];
  assign m00_couplers_to_m00_couplers_BVALID = M_AXI_bvalid[0];
  assign m00_couplers_to_m00_couplers_RDATA = M_AXI_rdata[31:0];
  assign m00_couplers_to_m00_couplers_RREADY = S_AXI_rready[0];
  assign m00_couplers_to_m00_couplers_RRESP = M_AXI_rresp[1:0];
  assign m00_couplers_to_m00_couplers_RVALID = M_AXI_rvalid[0];
  assign m00_couplers_to_m00_couplers_WDATA = S_AXI_wdata[31:0];
  assign m00_couplers_to_m00_couplers_WREADY = M_AXI_wready[0];
  assign m00_couplers_to_m00_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m00_couplers_to_m00_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m01_couplers_imp_103ZR5M
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [4:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input [0:0]M_AXI_arready;
  output [0:0]M_AXI_arvalid;
  output [4:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input [0:0]M_AXI_awready;
  output [0:0]M_AXI_awvalid;
  output [0:0]M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input [0:0]M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output [0:0]M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input [0:0]M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input [0:0]M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output [0:0]M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [4:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output [0:0]S_AXI_arready;
  input [0:0]S_AXI_arvalid;
  input [4:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output [0:0]S_AXI_awready;
  input [0:0]S_AXI_awvalid;
  input [0:0]S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output [0:0]S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input [0:0]S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output [0:0]S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output [0:0]S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input [0:0]S_AXI_wvalid;

  wire [4:0]m01_couplers_to_m01_couplers_ARADDR;
  wire [2:0]m01_couplers_to_m01_couplers_ARPROT;
  wire [0:0]m01_couplers_to_m01_couplers_ARREADY;
  wire [0:0]m01_couplers_to_m01_couplers_ARVALID;
  wire [4:0]m01_couplers_to_m01_couplers_AWADDR;
  wire [2:0]m01_couplers_to_m01_couplers_AWPROT;
  wire [0:0]m01_couplers_to_m01_couplers_AWREADY;
  wire [0:0]m01_couplers_to_m01_couplers_AWVALID;
  wire [0:0]m01_couplers_to_m01_couplers_BREADY;
  wire [1:0]m01_couplers_to_m01_couplers_BRESP;
  wire [0:0]m01_couplers_to_m01_couplers_BVALID;
  wire [31:0]m01_couplers_to_m01_couplers_RDATA;
  wire [0:0]m01_couplers_to_m01_couplers_RREADY;
  wire [1:0]m01_couplers_to_m01_couplers_RRESP;
  wire [0:0]m01_couplers_to_m01_couplers_RVALID;
  wire [31:0]m01_couplers_to_m01_couplers_WDATA;
  wire [0:0]m01_couplers_to_m01_couplers_WREADY;
  wire [3:0]m01_couplers_to_m01_couplers_WSTRB;
  wire [0:0]m01_couplers_to_m01_couplers_WVALID;

  assign M_AXI_araddr[4:0] = m01_couplers_to_m01_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m01_couplers_to_m01_couplers_ARPROT;
  assign M_AXI_arvalid[0] = m01_couplers_to_m01_couplers_ARVALID;
  assign M_AXI_awaddr[4:0] = m01_couplers_to_m01_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m01_couplers_to_m01_couplers_AWPROT;
  assign M_AXI_awvalid[0] = m01_couplers_to_m01_couplers_AWVALID;
  assign M_AXI_bready[0] = m01_couplers_to_m01_couplers_BREADY;
  assign M_AXI_rready[0] = m01_couplers_to_m01_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m01_couplers_to_m01_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m01_couplers_to_m01_couplers_WSTRB;
  assign M_AXI_wvalid[0] = m01_couplers_to_m01_couplers_WVALID;
  assign S_AXI_arready[0] = m01_couplers_to_m01_couplers_ARREADY;
  assign S_AXI_awready[0] = m01_couplers_to_m01_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m01_couplers_to_m01_couplers_BRESP;
  assign S_AXI_bvalid[0] = m01_couplers_to_m01_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m01_couplers_to_m01_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m01_couplers_to_m01_couplers_RRESP;
  assign S_AXI_rvalid[0] = m01_couplers_to_m01_couplers_RVALID;
  assign S_AXI_wready[0] = m01_couplers_to_m01_couplers_WREADY;
  assign m01_couplers_to_m01_couplers_ARADDR = S_AXI_araddr[4:0];
  assign m01_couplers_to_m01_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m01_couplers_to_m01_couplers_ARREADY = M_AXI_arready[0];
  assign m01_couplers_to_m01_couplers_ARVALID = S_AXI_arvalid[0];
  assign m01_couplers_to_m01_couplers_AWADDR = S_AXI_awaddr[4:0];
  assign m01_couplers_to_m01_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m01_couplers_to_m01_couplers_AWREADY = M_AXI_awready[0];
  assign m01_couplers_to_m01_couplers_AWVALID = S_AXI_awvalid[0];
  assign m01_couplers_to_m01_couplers_BREADY = S_AXI_bready[0];
  assign m01_couplers_to_m01_couplers_BRESP = M_AXI_bresp[1:0];
  assign m01_couplers_to_m01_couplers_BVALID = M_AXI_bvalid[0];
  assign m01_couplers_to_m01_couplers_RDATA = M_AXI_rdata[31:0];
  assign m01_couplers_to_m01_couplers_RREADY = S_AXI_rready[0];
  assign m01_couplers_to_m01_couplers_RRESP = M_AXI_rresp[1:0];
  assign m01_couplers_to_m01_couplers_RVALID = M_AXI_rvalid[0];
  assign m01_couplers_to_m01_couplers_WDATA = S_AXI_wdata[31:0];
  assign m01_couplers_to_m01_couplers_WREADY = M_AXI_wready[0];
  assign m01_couplers_to_m01_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m01_couplers_to_m01_couplers_WVALID = S_AXI_wvalid[0];
endmodule

module m02_couplers_imp_T17R6G
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [12:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [12:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [12:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [12:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [12:0]m02_couplers_to_m02_couplers_ARADDR;
  wire m02_couplers_to_m02_couplers_ARREADY;
  wire m02_couplers_to_m02_couplers_ARVALID;
  wire [12:0]m02_couplers_to_m02_couplers_AWADDR;
  wire m02_couplers_to_m02_couplers_AWREADY;
  wire m02_couplers_to_m02_couplers_AWVALID;
  wire m02_couplers_to_m02_couplers_BREADY;
  wire [1:0]m02_couplers_to_m02_couplers_BRESP;
  wire m02_couplers_to_m02_couplers_BVALID;
  wire [31:0]m02_couplers_to_m02_couplers_RDATA;
  wire m02_couplers_to_m02_couplers_RREADY;
  wire [1:0]m02_couplers_to_m02_couplers_RRESP;
  wire m02_couplers_to_m02_couplers_RVALID;
  wire [31:0]m02_couplers_to_m02_couplers_WDATA;
  wire m02_couplers_to_m02_couplers_WREADY;
  wire [3:0]m02_couplers_to_m02_couplers_WSTRB;
  wire m02_couplers_to_m02_couplers_WVALID;

  assign M_AXI_araddr[12:0] = m02_couplers_to_m02_couplers_ARADDR;
  assign M_AXI_arvalid = m02_couplers_to_m02_couplers_ARVALID;
  assign M_AXI_awaddr[12:0] = m02_couplers_to_m02_couplers_AWADDR;
  assign M_AXI_awvalid = m02_couplers_to_m02_couplers_AWVALID;
  assign M_AXI_bready = m02_couplers_to_m02_couplers_BREADY;
  assign M_AXI_rready = m02_couplers_to_m02_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m02_couplers_to_m02_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m02_couplers_to_m02_couplers_WSTRB;
  assign M_AXI_wvalid = m02_couplers_to_m02_couplers_WVALID;
  assign S_AXI_arready = m02_couplers_to_m02_couplers_ARREADY;
  assign S_AXI_awready = m02_couplers_to_m02_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m02_couplers_to_m02_couplers_BRESP;
  assign S_AXI_bvalid = m02_couplers_to_m02_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m02_couplers_to_m02_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m02_couplers_to_m02_couplers_RRESP;
  assign S_AXI_rvalid = m02_couplers_to_m02_couplers_RVALID;
  assign S_AXI_wready = m02_couplers_to_m02_couplers_WREADY;
  assign m02_couplers_to_m02_couplers_ARADDR = S_AXI_araddr[12:0];
  assign m02_couplers_to_m02_couplers_ARREADY = M_AXI_arready;
  assign m02_couplers_to_m02_couplers_ARVALID = S_AXI_arvalid;
  assign m02_couplers_to_m02_couplers_AWADDR = S_AXI_awaddr[12:0];
  assign m02_couplers_to_m02_couplers_AWREADY = M_AXI_awready;
  assign m02_couplers_to_m02_couplers_AWVALID = S_AXI_awvalid;
  assign m02_couplers_to_m02_couplers_BREADY = S_AXI_bready;
  assign m02_couplers_to_m02_couplers_BRESP = M_AXI_bresp[1:0];
  assign m02_couplers_to_m02_couplers_BVALID = M_AXI_bvalid;
  assign m02_couplers_to_m02_couplers_RDATA = M_AXI_rdata[31:0];
  assign m02_couplers_to_m02_couplers_RREADY = S_AXI_rready;
  assign m02_couplers_to_m02_couplers_RRESP = M_AXI_rresp[1:0];
  assign m02_couplers_to_m02_couplers_RVALID = M_AXI_rvalid;
  assign m02_couplers_to_m02_couplers_WDATA = S_AXI_wdata[31:0];
  assign m02_couplers_to_m02_couplers_WREADY = M_AXI_wready;
  assign m02_couplers_to_m02_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m02_couplers_to_m02_couplers_WVALID = S_AXI_wvalid;
endmodule

module m03_couplers_imp_11PVS1L
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m03_couplers_to_m03_couplers_ARADDR;
  wire m03_couplers_to_m03_couplers_ARREADY;
  wire m03_couplers_to_m03_couplers_ARVALID;
  wire [31:0]m03_couplers_to_m03_couplers_AWADDR;
  wire m03_couplers_to_m03_couplers_AWREADY;
  wire m03_couplers_to_m03_couplers_AWVALID;
  wire m03_couplers_to_m03_couplers_BREADY;
  wire [1:0]m03_couplers_to_m03_couplers_BRESP;
  wire m03_couplers_to_m03_couplers_BVALID;
  wire [31:0]m03_couplers_to_m03_couplers_RDATA;
  wire m03_couplers_to_m03_couplers_RREADY;
  wire [1:0]m03_couplers_to_m03_couplers_RRESP;
  wire m03_couplers_to_m03_couplers_RVALID;
  wire [31:0]m03_couplers_to_m03_couplers_WDATA;
  wire m03_couplers_to_m03_couplers_WREADY;
  wire [3:0]m03_couplers_to_m03_couplers_WSTRB;
  wire m03_couplers_to_m03_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m03_couplers_to_m03_couplers_ARADDR;
  assign M_AXI_arvalid = m03_couplers_to_m03_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m03_couplers_to_m03_couplers_AWADDR;
  assign M_AXI_awvalid = m03_couplers_to_m03_couplers_AWVALID;
  assign M_AXI_bready = m03_couplers_to_m03_couplers_BREADY;
  assign M_AXI_rready = m03_couplers_to_m03_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m03_couplers_to_m03_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m03_couplers_to_m03_couplers_WSTRB;
  assign M_AXI_wvalid = m03_couplers_to_m03_couplers_WVALID;
  assign S_AXI_arready = m03_couplers_to_m03_couplers_ARREADY;
  assign S_AXI_awready = m03_couplers_to_m03_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m03_couplers_to_m03_couplers_BRESP;
  assign S_AXI_bvalid = m03_couplers_to_m03_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m03_couplers_to_m03_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m03_couplers_to_m03_couplers_RRESP;
  assign S_AXI_rvalid = m03_couplers_to_m03_couplers_RVALID;
  assign S_AXI_wready = m03_couplers_to_m03_couplers_WREADY;
  assign m03_couplers_to_m03_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m03_couplers_to_m03_couplers_ARREADY = M_AXI_arready;
  assign m03_couplers_to_m03_couplers_ARVALID = S_AXI_arvalid;
  assign m03_couplers_to_m03_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m03_couplers_to_m03_couplers_AWREADY = M_AXI_awready;
  assign m03_couplers_to_m03_couplers_AWVALID = S_AXI_awvalid;
  assign m03_couplers_to_m03_couplers_BREADY = S_AXI_bready;
  assign m03_couplers_to_m03_couplers_BRESP = M_AXI_bresp[1:0];
  assign m03_couplers_to_m03_couplers_BVALID = M_AXI_bvalid;
  assign m03_couplers_to_m03_couplers_RDATA = M_AXI_rdata[31:0];
  assign m03_couplers_to_m03_couplers_RREADY = S_AXI_rready;
  assign m03_couplers_to_m03_couplers_RRESP = M_AXI_rresp[1:0];
  assign m03_couplers_to_m03_couplers_RVALID = M_AXI_rvalid;
  assign m03_couplers_to_m03_couplers_WDATA = S_AXI_wdata[31:0];
  assign m03_couplers_to_m03_couplers_WREADY = M_AXI_wready;
  assign m03_couplers_to_m03_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m03_couplers_to_m03_couplers_WVALID = S_AXI_wvalid;
endmodule

module m04_couplers_imp_SJJV19
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m04_couplers_to_m04_couplers_ARADDR;
  wire m04_couplers_to_m04_couplers_ARREADY;
  wire m04_couplers_to_m04_couplers_ARVALID;
  wire [31:0]m04_couplers_to_m04_couplers_AWADDR;
  wire m04_couplers_to_m04_couplers_AWREADY;
  wire m04_couplers_to_m04_couplers_AWVALID;
  wire m04_couplers_to_m04_couplers_BREADY;
  wire [1:0]m04_couplers_to_m04_couplers_BRESP;
  wire m04_couplers_to_m04_couplers_BVALID;
  wire [31:0]m04_couplers_to_m04_couplers_RDATA;
  wire m04_couplers_to_m04_couplers_RREADY;
  wire [1:0]m04_couplers_to_m04_couplers_RRESP;
  wire m04_couplers_to_m04_couplers_RVALID;
  wire [31:0]m04_couplers_to_m04_couplers_WDATA;
  wire m04_couplers_to_m04_couplers_WREADY;
  wire [3:0]m04_couplers_to_m04_couplers_WSTRB;
  wire m04_couplers_to_m04_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m04_couplers_to_m04_couplers_ARADDR;
  assign M_AXI_arvalid = m04_couplers_to_m04_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m04_couplers_to_m04_couplers_AWADDR;
  assign M_AXI_awvalid = m04_couplers_to_m04_couplers_AWVALID;
  assign M_AXI_bready = m04_couplers_to_m04_couplers_BREADY;
  assign M_AXI_rready = m04_couplers_to_m04_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m04_couplers_to_m04_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m04_couplers_to_m04_couplers_WSTRB;
  assign M_AXI_wvalid = m04_couplers_to_m04_couplers_WVALID;
  assign S_AXI_arready = m04_couplers_to_m04_couplers_ARREADY;
  assign S_AXI_awready = m04_couplers_to_m04_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m04_couplers_to_m04_couplers_BRESP;
  assign S_AXI_bvalid = m04_couplers_to_m04_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m04_couplers_to_m04_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m04_couplers_to_m04_couplers_RRESP;
  assign S_AXI_rvalid = m04_couplers_to_m04_couplers_RVALID;
  assign S_AXI_wready = m04_couplers_to_m04_couplers_WREADY;
  assign m04_couplers_to_m04_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m04_couplers_to_m04_couplers_ARREADY = M_AXI_arready;
  assign m04_couplers_to_m04_couplers_ARVALID = S_AXI_arvalid;
  assign m04_couplers_to_m04_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m04_couplers_to_m04_couplers_AWREADY = M_AXI_awready;
  assign m04_couplers_to_m04_couplers_AWVALID = S_AXI_awvalid;
  assign m04_couplers_to_m04_couplers_BREADY = S_AXI_bready;
  assign m04_couplers_to_m04_couplers_BRESP = M_AXI_bresp[1:0];
  assign m04_couplers_to_m04_couplers_BVALID = M_AXI_bvalid;
  assign m04_couplers_to_m04_couplers_RDATA = M_AXI_rdata[31:0];
  assign m04_couplers_to_m04_couplers_RREADY = S_AXI_rready;
  assign m04_couplers_to_m04_couplers_RRESP = M_AXI_rresp[1:0];
  assign m04_couplers_to_m04_couplers_RVALID = M_AXI_rvalid;
  assign m04_couplers_to_m04_couplers_WDATA = S_AXI_wdata[31:0];
  assign m04_couplers_to_m04_couplers_WREADY = M_AXI_wready;
  assign m04_couplers_to_m04_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m04_couplers_to_m04_couplers_WVALID = S_AXI_wvalid;
endmodule

module m05_couplers_imp_125ZEBG
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m05_couplers_to_m05_couplers_ARADDR;
  wire m05_couplers_to_m05_couplers_ARREADY;
  wire m05_couplers_to_m05_couplers_ARVALID;
  wire [31:0]m05_couplers_to_m05_couplers_AWADDR;
  wire m05_couplers_to_m05_couplers_AWREADY;
  wire m05_couplers_to_m05_couplers_AWVALID;
  wire m05_couplers_to_m05_couplers_BREADY;
  wire [1:0]m05_couplers_to_m05_couplers_BRESP;
  wire m05_couplers_to_m05_couplers_BVALID;
  wire [31:0]m05_couplers_to_m05_couplers_RDATA;
  wire m05_couplers_to_m05_couplers_RREADY;
  wire [1:0]m05_couplers_to_m05_couplers_RRESP;
  wire m05_couplers_to_m05_couplers_RVALID;
  wire [31:0]m05_couplers_to_m05_couplers_WDATA;
  wire m05_couplers_to_m05_couplers_WREADY;
  wire [3:0]m05_couplers_to_m05_couplers_WSTRB;
  wire m05_couplers_to_m05_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m05_couplers_to_m05_couplers_ARADDR;
  assign M_AXI_arvalid = m05_couplers_to_m05_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m05_couplers_to_m05_couplers_AWADDR;
  assign M_AXI_awvalid = m05_couplers_to_m05_couplers_AWVALID;
  assign M_AXI_bready = m05_couplers_to_m05_couplers_BREADY;
  assign M_AXI_rready = m05_couplers_to_m05_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m05_couplers_to_m05_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m05_couplers_to_m05_couplers_WSTRB;
  assign M_AXI_wvalid = m05_couplers_to_m05_couplers_WVALID;
  assign S_AXI_arready = m05_couplers_to_m05_couplers_ARREADY;
  assign S_AXI_awready = m05_couplers_to_m05_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m05_couplers_to_m05_couplers_BRESP;
  assign S_AXI_bvalid = m05_couplers_to_m05_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m05_couplers_to_m05_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m05_couplers_to_m05_couplers_RRESP;
  assign S_AXI_rvalid = m05_couplers_to_m05_couplers_RVALID;
  assign S_AXI_wready = m05_couplers_to_m05_couplers_WREADY;
  assign m05_couplers_to_m05_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m05_couplers_to_m05_couplers_ARREADY = M_AXI_arready;
  assign m05_couplers_to_m05_couplers_ARVALID = S_AXI_arvalid;
  assign m05_couplers_to_m05_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m05_couplers_to_m05_couplers_AWREADY = M_AXI_awready;
  assign m05_couplers_to_m05_couplers_AWVALID = S_AXI_awvalid;
  assign m05_couplers_to_m05_couplers_BREADY = S_AXI_bready;
  assign m05_couplers_to_m05_couplers_BRESP = M_AXI_bresp[1:0];
  assign m05_couplers_to_m05_couplers_BVALID = M_AXI_bvalid;
  assign m05_couplers_to_m05_couplers_RDATA = M_AXI_rdata[31:0];
  assign m05_couplers_to_m05_couplers_RREADY = S_AXI_rready;
  assign m05_couplers_to_m05_couplers_RRESP = M_AXI_rresp[1:0];
  assign m05_couplers_to_m05_couplers_RVALID = M_AXI_rvalid;
  assign m05_couplers_to_m05_couplers_WDATA = S_AXI_wdata[31:0];
  assign m05_couplers_to_m05_couplers_WREADY = M_AXI_wready;
  assign m05_couplers_to_m05_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m05_couplers_to_m05_couplers_WVALID = S_AXI_wvalid;
endmodule

module m06_couplers_imp_RHBUQM
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m06_couplers_to_m06_couplers_ARADDR;
  wire m06_couplers_to_m06_couplers_ARREADY;
  wire m06_couplers_to_m06_couplers_ARVALID;
  wire [31:0]m06_couplers_to_m06_couplers_AWADDR;
  wire m06_couplers_to_m06_couplers_AWREADY;
  wire m06_couplers_to_m06_couplers_AWVALID;
  wire m06_couplers_to_m06_couplers_BREADY;
  wire [1:0]m06_couplers_to_m06_couplers_BRESP;
  wire m06_couplers_to_m06_couplers_BVALID;
  wire [31:0]m06_couplers_to_m06_couplers_RDATA;
  wire m06_couplers_to_m06_couplers_RREADY;
  wire [1:0]m06_couplers_to_m06_couplers_RRESP;
  wire m06_couplers_to_m06_couplers_RVALID;
  wire [31:0]m06_couplers_to_m06_couplers_WDATA;
  wire m06_couplers_to_m06_couplers_WREADY;
  wire [3:0]m06_couplers_to_m06_couplers_WSTRB;
  wire m06_couplers_to_m06_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m06_couplers_to_m06_couplers_ARADDR;
  assign M_AXI_arvalid = m06_couplers_to_m06_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m06_couplers_to_m06_couplers_AWADDR;
  assign M_AXI_awvalid = m06_couplers_to_m06_couplers_AWVALID;
  assign M_AXI_bready = m06_couplers_to_m06_couplers_BREADY;
  assign M_AXI_rready = m06_couplers_to_m06_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m06_couplers_to_m06_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m06_couplers_to_m06_couplers_WSTRB;
  assign M_AXI_wvalid = m06_couplers_to_m06_couplers_WVALID;
  assign S_AXI_arready = m06_couplers_to_m06_couplers_ARREADY;
  assign S_AXI_awready = m06_couplers_to_m06_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m06_couplers_to_m06_couplers_BRESP;
  assign S_AXI_bvalid = m06_couplers_to_m06_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m06_couplers_to_m06_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m06_couplers_to_m06_couplers_RRESP;
  assign S_AXI_rvalid = m06_couplers_to_m06_couplers_RVALID;
  assign S_AXI_wready = m06_couplers_to_m06_couplers_WREADY;
  assign m06_couplers_to_m06_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m06_couplers_to_m06_couplers_ARREADY = M_AXI_arready;
  assign m06_couplers_to_m06_couplers_ARVALID = S_AXI_arvalid;
  assign m06_couplers_to_m06_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m06_couplers_to_m06_couplers_AWREADY = M_AXI_awready;
  assign m06_couplers_to_m06_couplers_AWVALID = S_AXI_awvalid;
  assign m06_couplers_to_m06_couplers_BREADY = S_AXI_bready;
  assign m06_couplers_to_m06_couplers_BRESP = M_AXI_bresp[1:0];
  assign m06_couplers_to_m06_couplers_BVALID = M_AXI_bvalid;
  assign m06_couplers_to_m06_couplers_RDATA = M_AXI_rdata[31:0];
  assign m06_couplers_to_m06_couplers_RREADY = S_AXI_rready;
  assign m06_couplers_to_m06_couplers_RRESP = M_AXI_rresp[1:0];
  assign m06_couplers_to_m06_couplers_RVALID = M_AXI_rvalid;
  assign m06_couplers_to_m06_couplers_WDATA = S_AXI_wdata[31:0];
  assign m06_couplers_to_m06_couplers_WREADY = M_AXI_wready;
  assign m06_couplers_to_m06_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m06_couplers_to_m06_couplers_WVALID = S_AXI_wvalid;
endmodule

module m07_couplers_imp_12XXDJ3
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [31:0]m07_couplers_to_m07_couplers_ARADDR;
  wire m07_couplers_to_m07_couplers_ARREADY;
  wire m07_couplers_to_m07_couplers_ARVALID;
  wire [31:0]m07_couplers_to_m07_couplers_AWADDR;
  wire m07_couplers_to_m07_couplers_AWREADY;
  wire m07_couplers_to_m07_couplers_AWVALID;
  wire m07_couplers_to_m07_couplers_BREADY;
  wire [1:0]m07_couplers_to_m07_couplers_BRESP;
  wire m07_couplers_to_m07_couplers_BVALID;
  wire [31:0]m07_couplers_to_m07_couplers_RDATA;
  wire m07_couplers_to_m07_couplers_RREADY;
  wire [1:0]m07_couplers_to_m07_couplers_RRESP;
  wire m07_couplers_to_m07_couplers_RVALID;
  wire [31:0]m07_couplers_to_m07_couplers_WDATA;
  wire m07_couplers_to_m07_couplers_WREADY;
  wire [3:0]m07_couplers_to_m07_couplers_WSTRB;
  wire m07_couplers_to_m07_couplers_WVALID;

  assign M_AXI_araddr[31:0] = m07_couplers_to_m07_couplers_ARADDR;
  assign M_AXI_arvalid = m07_couplers_to_m07_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = m07_couplers_to_m07_couplers_AWADDR;
  assign M_AXI_awvalid = m07_couplers_to_m07_couplers_AWVALID;
  assign M_AXI_bready = m07_couplers_to_m07_couplers_BREADY;
  assign M_AXI_rready = m07_couplers_to_m07_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m07_couplers_to_m07_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m07_couplers_to_m07_couplers_WSTRB;
  assign M_AXI_wvalid = m07_couplers_to_m07_couplers_WVALID;
  assign S_AXI_arready = m07_couplers_to_m07_couplers_ARREADY;
  assign S_AXI_awready = m07_couplers_to_m07_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m07_couplers_to_m07_couplers_BRESP;
  assign S_AXI_bvalid = m07_couplers_to_m07_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m07_couplers_to_m07_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m07_couplers_to_m07_couplers_RRESP;
  assign S_AXI_rvalid = m07_couplers_to_m07_couplers_RVALID;
  assign S_AXI_wready = m07_couplers_to_m07_couplers_WREADY;
  assign m07_couplers_to_m07_couplers_ARADDR = S_AXI_araddr[31:0];
  assign m07_couplers_to_m07_couplers_ARREADY = M_AXI_arready;
  assign m07_couplers_to_m07_couplers_ARVALID = S_AXI_arvalid;
  assign m07_couplers_to_m07_couplers_AWADDR = S_AXI_awaddr[31:0];
  assign m07_couplers_to_m07_couplers_AWREADY = M_AXI_awready;
  assign m07_couplers_to_m07_couplers_AWVALID = S_AXI_awvalid;
  assign m07_couplers_to_m07_couplers_BREADY = S_AXI_bready;
  assign m07_couplers_to_m07_couplers_BRESP = M_AXI_bresp[1:0];
  assign m07_couplers_to_m07_couplers_BVALID = M_AXI_bvalid;
  assign m07_couplers_to_m07_couplers_RDATA = M_AXI_rdata[31:0];
  assign m07_couplers_to_m07_couplers_RREADY = S_AXI_rready;
  assign m07_couplers_to_m07_couplers_RRESP = M_AXI_rresp[1:0];
  assign m07_couplers_to_m07_couplers_RVALID = M_AXI_rvalid;
  assign m07_couplers_to_m07_couplers_WDATA = S_AXI_wdata[31:0];
  assign m07_couplers_to_m07_couplers_WREADY = M_AXI_wready;
  assign m07_couplers_to_m07_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m07_couplers_to_m07_couplers_WVALID = S_AXI_wvalid;
endmodule

module m08_couplers_imp_XW4JIV
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [14:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [14:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [14:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [14:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [14:0]m08_couplers_to_m08_couplers_ARADDR;
  wire [2:0]m08_couplers_to_m08_couplers_ARPROT;
  wire m08_couplers_to_m08_couplers_ARREADY;
  wire m08_couplers_to_m08_couplers_ARVALID;
  wire [14:0]m08_couplers_to_m08_couplers_AWADDR;
  wire [2:0]m08_couplers_to_m08_couplers_AWPROT;
  wire m08_couplers_to_m08_couplers_AWREADY;
  wire m08_couplers_to_m08_couplers_AWVALID;
  wire m08_couplers_to_m08_couplers_BREADY;
  wire [1:0]m08_couplers_to_m08_couplers_BRESP;
  wire m08_couplers_to_m08_couplers_BVALID;
  wire [31:0]m08_couplers_to_m08_couplers_RDATA;
  wire m08_couplers_to_m08_couplers_RREADY;
  wire [1:0]m08_couplers_to_m08_couplers_RRESP;
  wire m08_couplers_to_m08_couplers_RVALID;
  wire [31:0]m08_couplers_to_m08_couplers_WDATA;
  wire m08_couplers_to_m08_couplers_WREADY;
  wire [3:0]m08_couplers_to_m08_couplers_WSTRB;
  wire m08_couplers_to_m08_couplers_WVALID;

  assign M_AXI_araddr[14:0] = m08_couplers_to_m08_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m08_couplers_to_m08_couplers_ARPROT;
  assign M_AXI_arvalid = m08_couplers_to_m08_couplers_ARVALID;
  assign M_AXI_awaddr[14:0] = m08_couplers_to_m08_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m08_couplers_to_m08_couplers_AWPROT;
  assign M_AXI_awvalid = m08_couplers_to_m08_couplers_AWVALID;
  assign M_AXI_bready = m08_couplers_to_m08_couplers_BREADY;
  assign M_AXI_rready = m08_couplers_to_m08_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m08_couplers_to_m08_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m08_couplers_to_m08_couplers_WSTRB;
  assign M_AXI_wvalid = m08_couplers_to_m08_couplers_WVALID;
  assign S_AXI_arready = m08_couplers_to_m08_couplers_ARREADY;
  assign S_AXI_awready = m08_couplers_to_m08_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m08_couplers_to_m08_couplers_BRESP;
  assign S_AXI_bvalid = m08_couplers_to_m08_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m08_couplers_to_m08_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m08_couplers_to_m08_couplers_RRESP;
  assign S_AXI_rvalid = m08_couplers_to_m08_couplers_RVALID;
  assign S_AXI_wready = m08_couplers_to_m08_couplers_WREADY;
  assign m08_couplers_to_m08_couplers_ARADDR = S_AXI_araddr[14:0];
  assign m08_couplers_to_m08_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m08_couplers_to_m08_couplers_ARREADY = M_AXI_arready;
  assign m08_couplers_to_m08_couplers_ARVALID = S_AXI_arvalid;
  assign m08_couplers_to_m08_couplers_AWADDR = S_AXI_awaddr[14:0];
  assign m08_couplers_to_m08_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m08_couplers_to_m08_couplers_AWREADY = M_AXI_awready;
  assign m08_couplers_to_m08_couplers_AWVALID = S_AXI_awvalid;
  assign m08_couplers_to_m08_couplers_BREADY = S_AXI_bready;
  assign m08_couplers_to_m08_couplers_BRESP = M_AXI_bresp[1:0];
  assign m08_couplers_to_m08_couplers_BVALID = M_AXI_bvalid;
  assign m08_couplers_to_m08_couplers_RDATA = M_AXI_rdata[31:0];
  assign m08_couplers_to_m08_couplers_RREADY = S_AXI_rready;
  assign m08_couplers_to_m08_couplers_RRESP = M_AXI_rresp[1:0];
  assign m08_couplers_to_m08_couplers_RVALID = M_AXI_rvalid;
  assign m08_couplers_to_m08_couplers_WDATA = S_AXI_wdata[31:0];
  assign m08_couplers_to_m08_couplers_WREADY = M_AXI_wready;
  assign m08_couplers_to_m08_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m08_couplers_to_m08_couplers_WVALID = S_AXI_wvalid;
endmodule

module m09_couplers_imp_15GVJNA
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [14:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [14:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [14:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [14:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [14:0]m09_couplers_to_m09_couplers_ARADDR;
  wire [2:0]m09_couplers_to_m09_couplers_ARPROT;
  wire m09_couplers_to_m09_couplers_ARREADY;
  wire m09_couplers_to_m09_couplers_ARVALID;
  wire [14:0]m09_couplers_to_m09_couplers_AWADDR;
  wire [2:0]m09_couplers_to_m09_couplers_AWPROT;
  wire m09_couplers_to_m09_couplers_AWREADY;
  wire m09_couplers_to_m09_couplers_AWVALID;
  wire m09_couplers_to_m09_couplers_BREADY;
  wire [1:0]m09_couplers_to_m09_couplers_BRESP;
  wire m09_couplers_to_m09_couplers_BVALID;
  wire [31:0]m09_couplers_to_m09_couplers_RDATA;
  wire m09_couplers_to_m09_couplers_RREADY;
  wire [1:0]m09_couplers_to_m09_couplers_RRESP;
  wire m09_couplers_to_m09_couplers_RVALID;
  wire [31:0]m09_couplers_to_m09_couplers_WDATA;
  wire m09_couplers_to_m09_couplers_WREADY;
  wire [3:0]m09_couplers_to_m09_couplers_WSTRB;
  wire m09_couplers_to_m09_couplers_WVALID;

  assign M_AXI_araddr[14:0] = m09_couplers_to_m09_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m09_couplers_to_m09_couplers_ARPROT;
  assign M_AXI_arvalid = m09_couplers_to_m09_couplers_ARVALID;
  assign M_AXI_awaddr[14:0] = m09_couplers_to_m09_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m09_couplers_to_m09_couplers_AWPROT;
  assign M_AXI_awvalid = m09_couplers_to_m09_couplers_AWVALID;
  assign M_AXI_bready = m09_couplers_to_m09_couplers_BREADY;
  assign M_AXI_rready = m09_couplers_to_m09_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m09_couplers_to_m09_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m09_couplers_to_m09_couplers_WSTRB;
  assign M_AXI_wvalid = m09_couplers_to_m09_couplers_WVALID;
  assign S_AXI_arready = m09_couplers_to_m09_couplers_ARREADY;
  assign S_AXI_awready = m09_couplers_to_m09_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m09_couplers_to_m09_couplers_BRESP;
  assign S_AXI_bvalid = m09_couplers_to_m09_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m09_couplers_to_m09_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m09_couplers_to_m09_couplers_RRESP;
  assign S_AXI_rvalid = m09_couplers_to_m09_couplers_RVALID;
  assign S_AXI_wready = m09_couplers_to_m09_couplers_WREADY;
  assign m09_couplers_to_m09_couplers_ARADDR = S_AXI_araddr[14:0];
  assign m09_couplers_to_m09_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m09_couplers_to_m09_couplers_ARREADY = M_AXI_arready;
  assign m09_couplers_to_m09_couplers_ARVALID = S_AXI_arvalid;
  assign m09_couplers_to_m09_couplers_AWADDR = S_AXI_awaddr[14:0];
  assign m09_couplers_to_m09_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m09_couplers_to_m09_couplers_AWREADY = M_AXI_awready;
  assign m09_couplers_to_m09_couplers_AWVALID = S_AXI_awvalid;
  assign m09_couplers_to_m09_couplers_BREADY = S_AXI_bready;
  assign m09_couplers_to_m09_couplers_BRESP = M_AXI_bresp[1:0];
  assign m09_couplers_to_m09_couplers_BVALID = M_AXI_bvalid;
  assign m09_couplers_to_m09_couplers_RDATA = M_AXI_rdata[31:0];
  assign m09_couplers_to_m09_couplers_RREADY = S_AXI_rready;
  assign m09_couplers_to_m09_couplers_RRESP = M_AXI_rresp[1:0];
  assign m09_couplers_to_m09_couplers_RVALID = M_AXI_rvalid;
  assign m09_couplers_to_m09_couplers_WDATA = S_AXI_wdata[31:0];
  assign m09_couplers_to_m09_couplers_WREADY = M_AXI_wready;
  assign m09_couplers_to_m09_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m09_couplers_to_m09_couplers_WVALID = S_AXI_wvalid;
endmodule

module m10_couplers_imp_1FRQ7WJ
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [14:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [14:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [14:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [14:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [14:0]m10_couplers_to_m10_couplers_ARADDR;
  wire [2:0]m10_couplers_to_m10_couplers_ARPROT;
  wire m10_couplers_to_m10_couplers_ARREADY;
  wire m10_couplers_to_m10_couplers_ARVALID;
  wire [14:0]m10_couplers_to_m10_couplers_AWADDR;
  wire [2:0]m10_couplers_to_m10_couplers_AWPROT;
  wire m10_couplers_to_m10_couplers_AWREADY;
  wire m10_couplers_to_m10_couplers_AWVALID;
  wire m10_couplers_to_m10_couplers_BREADY;
  wire [1:0]m10_couplers_to_m10_couplers_BRESP;
  wire m10_couplers_to_m10_couplers_BVALID;
  wire [31:0]m10_couplers_to_m10_couplers_RDATA;
  wire m10_couplers_to_m10_couplers_RREADY;
  wire [1:0]m10_couplers_to_m10_couplers_RRESP;
  wire m10_couplers_to_m10_couplers_RVALID;
  wire [31:0]m10_couplers_to_m10_couplers_WDATA;
  wire m10_couplers_to_m10_couplers_WREADY;
  wire [3:0]m10_couplers_to_m10_couplers_WSTRB;
  wire m10_couplers_to_m10_couplers_WVALID;

  assign M_AXI_araddr[14:0] = m10_couplers_to_m10_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m10_couplers_to_m10_couplers_ARPROT;
  assign M_AXI_arvalid = m10_couplers_to_m10_couplers_ARVALID;
  assign M_AXI_awaddr[14:0] = m10_couplers_to_m10_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m10_couplers_to_m10_couplers_AWPROT;
  assign M_AXI_awvalid = m10_couplers_to_m10_couplers_AWVALID;
  assign M_AXI_bready = m10_couplers_to_m10_couplers_BREADY;
  assign M_AXI_rready = m10_couplers_to_m10_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m10_couplers_to_m10_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m10_couplers_to_m10_couplers_WSTRB;
  assign M_AXI_wvalid = m10_couplers_to_m10_couplers_WVALID;
  assign S_AXI_arready = m10_couplers_to_m10_couplers_ARREADY;
  assign S_AXI_awready = m10_couplers_to_m10_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m10_couplers_to_m10_couplers_BRESP;
  assign S_AXI_bvalid = m10_couplers_to_m10_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m10_couplers_to_m10_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m10_couplers_to_m10_couplers_RRESP;
  assign S_AXI_rvalid = m10_couplers_to_m10_couplers_RVALID;
  assign S_AXI_wready = m10_couplers_to_m10_couplers_WREADY;
  assign m10_couplers_to_m10_couplers_ARADDR = S_AXI_araddr[14:0];
  assign m10_couplers_to_m10_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m10_couplers_to_m10_couplers_ARREADY = M_AXI_arready;
  assign m10_couplers_to_m10_couplers_ARVALID = S_AXI_arvalid;
  assign m10_couplers_to_m10_couplers_AWADDR = S_AXI_awaddr[14:0];
  assign m10_couplers_to_m10_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m10_couplers_to_m10_couplers_AWREADY = M_AXI_awready;
  assign m10_couplers_to_m10_couplers_AWVALID = S_AXI_awvalid;
  assign m10_couplers_to_m10_couplers_BREADY = S_AXI_bready;
  assign m10_couplers_to_m10_couplers_BRESP = M_AXI_bresp[1:0];
  assign m10_couplers_to_m10_couplers_BVALID = M_AXI_bvalid;
  assign m10_couplers_to_m10_couplers_RDATA = M_AXI_rdata[31:0];
  assign m10_couplers_to_m10_couplers_RREADY = S_AXI_rready;
  assign m10_couplers_to_m10_couplers_RRESP = M_AXI_rresp[1:0];
  assign m10_couplers_to_m10_couplers_RVALID = M_AXI_rvalid;
  assign m10_couplers_to_m10_couplers_WDATA = S_AXI_wdata[31:0];
  assign m10_couplers_to_m10_couplers_WREADY = M_AXI_wready;
  assign m10_couplers_to_m10_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m10_couplers_to_m10_couplers_WVALID = S_AXI_wvalid;
endmodule

module m11_couplers_imp_NSUA8Y
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awvalid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [14:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [14:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [14:0]S_AXI_araddr;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input S_AXI_arvalid;
  input [14:0]S_AXI_awaddr;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input S_AXI_awvalid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [31:0]S_AXI_rdata;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [31:0]S_AXI_wdata;
  output S_AXI_wready;
  input [3:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire [14:0]m11_couplers_to_m11_couplers_ARADDR;
  wire [2:0]m11_couplers_to_m11_couplers_ARPROT;
  wire m11_couplers_to_m11_couplers_ARREADY;
  wire m11_couplers_to_m11_couplers_ARVALID;
  wire [14:0]m11_couplers_to_m11_couplers_AWADDR;
  wire [2:0]m11_couplers_to_m11_couplers_AWPROT;
  wire m11_couplers_to_m11_couplers_AWREADY;
  wire m11_couplers_to_m11_couplers_AWVALID;
  wire m11_couplers_to_m11_couplers_BREADY;
  wire [1:0]m11_couplers_to_m11_couplers_BRESP;
  wire m11_couplers_to_m11_couplers_BVALID;
  wire [31:0]m11_couplers_to_m11_couplers_RDATA;
  wire m11_couplers_to_m11_couplers_RREADY;
  wire [1:0]m11_couplers_to_m11_couplers_RRESP;
  wire m11_couplers_to_m11_couplers_RVALID;
  wire [31:0]m11_couplers_to_m11_couplers_WDATA;
  wire m11_couplers_to_m11_couplers_WREADY;
  wire [3:0]m11_couplers_to_m11_couplers_WSTRB;
  wire m11_couplers_to_m11_couplers_WVALID;

  assign M_AXI_araddr[14:0] = m11_couplers_to_m11_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = m11_couplers_to_m11_couplers_ARPROT;
  assign M_AXI_arvalid = m11_couplers_to_m11_couplers_ARVALID;
  assign M_AXI_awaddr[14:0] = m11_couplers_to_m11_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = m11_couplers_to_m11_couplers_AWPROT;
  assign M_AXI_awvalid = m11_couplers_to_m11_couplers_AWVALID;
  assign M_AXI_bready = m11_couplers_to_m11_couplers_BREADY;
  assign M_AXI_rready = m11_couplers_to_m11_couplers_RREADY;
  assign M_AXI_wdata[31:0] = m11_couplers_to_m11_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = m11_couplers_to_m11_couplers_WSTRB;
  assign M_AXI_wvalid = m11_couplers_to_m11_couplers_WVALID;
  assign S_AXI_arready = m11_couplers_to_m11_couplers_ARREADY;
  assign S_AXI_awready = m11_couplers_to_m11_couplers_AWREADY;
  assign S_AXI_bresp[1:0] = m11_couplers_to_m11_couplers_BRESP;
  assign S_AXI_bvalid = m11_couplers_to_m11_couplers_BVALID;
  assign S_AXI_rdata[31:0] = m11_couplers_to_m11_couplers_RDATA;
  assign S_AXI_rresp[1:0] = m11_couplers_to_m11_couplers_RRESP;
  assign S_AXI_rvalid = m11_couplers_to_m11_couplers_RVALID;
  assign S_AXI_wready = m11_couplers_to_m11_couplers_WREADY;
  assign m11_couplers_to_m11_couplers_ARADDR = S_AXI_araddr[14:0];
  assign m11_couplers_to_m11_couplers_ARPROT = S_AXI_arprot[2:0];
  assign m11_couplers_to_m11_couplers_ARREADY = M_AXI_arready;
  assign m11_couplers_to_m11_couplers_ARVALID = S_AXI_arvalid;
  assign m11_couplers_to_m11_couplers_AWADDR = S_AXI_awaddr[14:0];
  assign m11_couplers_to_m11_couplers_AWPROT = S_AXI_awprot[2:0];
  assign m11_couplers_to_m11_couplers_AWREADY = M_AXI_awready;
  assign m11_couplers_to_m11_couplers_AWVALID = S_AXI_awvalid;
  assign m11_couplers_to_m11_couplers_BREADY = S_AXI_bready;
  assign m11_couplers_to_m11_couplers_BRESP = M_AXI_bresp[1:0];
  assign m11_couplers_to_m11_couplers_BVALID = M_AXI_bvalid;
  assign m11_couplers_to_m11_couplers_RDATA = M_AXI_rdata[31:0];
  assign m11_couplers_to_m11_couplers_RREADY = S_AXI_rready;
  assign m11_couplers_to_m11_couplers_RRESP = M_AXI_rresp[1:0];
  assign m11_couplers_to_m11_couplers_RVALID = M_AXI_rvalid;
  assign m11_couplers_to_m11_couplers_WDATA = S_AXI_wdata[31:0];
  assign m11_couplers_to_m11_couplers_WREADY = M_AXI_wready;
  assign m11_couplers_to_m11_couplers_WSTRB = S_AXI_wstrb[3:0];
  assign m11_couplers_to_m11_couplers_WVALID = S_AXI_wvalid;
endmodule

module ntp_clock_topA_imp_IZ2XJU
   (LED1,
    LED2,
    LED3,
    LED4,
    LED5,
    LED6,
    LED7,
    LED8,
    NTP_TIME,
    NTP_TIME_UPD,
    PLL_locked,
    PPS_IN_N,
    PPS_IN_P,
    PPS_OUT,
    S00_AXI_araddr,
    S00_AXI_arprot,
    S00_AXI_arready,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awprot,
    S00_AXI_awready,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid,
    TEN_MHZ_IN_clk_n,
    TEN_MHZ_IN_clk_p,
    TEN_MHZ_OUT,
    reset,
    s00_axi_aclk,
    s00_axi_aresetn,
    test);
  output LED1;
  output LED2;
  output LED3;
  output LED4;
  output LED5;
  output LED6;
  output LED7;
  output LED8;
  output [63:0]NTP_TIME;
  output NTP_TIME_UPD;
  output PLL_locked;
  input [0:0]PPS_IN_N;
  input [0:0]PPS_IN_P;
  output PPS_OUT;
  input [4:0]S00_AXI_araddr;
  input [2:0]S00_AXI_arprot;
  output [0:0]S00_AXI_arready;
  input [0:0]S00_AXI_arvalid;
  input [4:0]S00_AXI_awaddr;
  input [2:0]S00_AXI_awprot;
  output [0:0]S00_AXI_awready;
  input [0:0]S00_AXI_awvalid;
  input [0:0]S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output [0:0]S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  input [0:0]S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output [0:0]S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  output [0:0]S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input [0:0]S00_AXI_wvalid;
  input TEN_MHZ_IN_clk_n;
  input TEN_MHZ_IN_clk_p;
  output TEN_MHZ_OUT;
  input reset;
  input s00_axi_aclk;
  input [0:0]s00_axi_aresetn;
  output [0:0]test;

  wire Conn1_CLK_N;
  wire Conn1_CLK_P;
  wire [0:0]PPS_IN_N_1;
  wire [0:0]PPS_IN_P_1;
  wire axi_pcie3_0_axi_aclk;
  wire [4:0]axi_pcie3_0_axi_periph_M00_AXI_ARADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M00_AXI_ARPROT;
  wire axi_pcie3_0_axi_periph_M00_AXI_ARREADY;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_ARVALID;
  wire [4:0]axi_pcie3_0_axi_periph_M00_AXI_AWADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M00_AXI_AWPROT;
  wire axi_pcie3_0_axi_periph_M00_AXI_AWREADY;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_AWVALID;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M00_AXI_BRESP;
  wire axi_pcie3_0_axi_periph_M00_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M00_AXI_RDATA;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M00_AXI_RRESP;
  wire axi_pcie3_0_axi_periph_M00_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M00_AXI_WDATA;
  wire axi_pcie3_0_axi_periph_M00_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M00_AXI_WSTRB;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_WVALID;
  wire ntp_clock_0_LED1;
  wire ntp_clock_0_LED2;
  wire ntp_clock_0_LED3;
  wire ntp_clock_0_LED4;
  wire ntp_clock_0_LED5;
  wire ntp_clock_0_LED6;
  wire ntp_clock_0_LED7;
  wire ntp_clock_0_LED8;
  wire [63:0]ntp_clock_0_NTP_TIME;
  wire ntp_clock_0_NTP_TIME_UPD;
  wire ntp_clock_0_PPS_OUT;
  wire ntp_clock_0_pll_psclk;
  wire ntp_clock_0_pll_psen;
  wire ntp_clock_0_pll_psincdec;
  wire pll_0_clk_out1;
  wire pll_0_clk_out2;
  wire pll_0_locked;
  wire pll_0_psdone;
  wire reset_1;
  wire [0:0]rst_axi_pcie3_0_250M_peripheral_aresetn;
  wire [0:0]util_ds_buf_0_IBUF_OUT;

  assign Conn1_CLK_N = TEN_MHZ_IN_clk_n;
  assign Conn1_CLK_P = TEN_MHZ_IN_clk_p;
  assign LED1 = ntp_clock_0_LED1;
  assign LED2 = ntp_clock_0_LED2;
  assign LED3 = ntp_clock_0_LED3;
  assign LED4 = ntp_clock_0_LED4;
  assign LED5 = ntp_clock_0_LED5;
  assign LED6 = ntp_clock_0_LED6;
  assign LED7 = ntp_clock_0_LED7;
  assign LED8 = ntp_clock_0_LED8;
  assign NTP_TIME[63:0] = ntp_clock_0_NTP_TIME;
  assign NTP_TIME_UPD = ntp_clock_0_NTP_TIME_UPD;
  assign PLL_locked = pll_0_locked;
  assign PPS_IN_N_1 = PPS_IN_N[0];
  assign PPS_IN_P_1 = PPS_IN_P[0];
  assign PPS_OUT = ntp_clock_0_PPS_OUT;
  assign S00_AXI_arready[0] = axi_pcie3_0_axi_periph_M00_AXI_ARREADY;
  assign S00_AXI_awready[0] = axi_pcie3_0_axi_periph_M00_AXI_AWREADY;
  assign S00_AXI_bresp[1:0] = axi_pcie3_0_axi_periph_M00_AXI_BRESP;
  assign S00_AXI_bvalid[0] = axi_pcie3_0_axi_periph_M00_AXI_BVALID;
  assign S00_AXI_rdata[31:0] = axi_pcie3_0_axi_periph_M00_AXI_RDATA;
  assign S00_AXI_rresp[1:0] = axi_pcie3_0_axi_periph_M00_AXI_RRESP;
  assign S00_AXI_rvalid[0] = axi_pcie3_0_axi_periph_M00_AXI_RVALID;
  assign S00_AXI_wready[0] = axi_pcie3_0_axi_periph_M00_AXI_WREADY;
  assign TEN_MHZ_OUT = pll_0_clk_out1;
  assign axi_pcie3_0_axi_aclk = s00_axi_aclk;
  assign axi_pcie3_0_axi_periph_M00_AXI_ARADDR = S00_AXI_araddr[4:0];
  assign axi_pcie3_0_axi_periph_M00_AXI_ARPROT = S00_AXI_arprot[2:0];
  assign axi_pcie3_0_axi_periph_M00_AXI_ARVALID = S00_AXI_arvalid[0];
  assign axi_pcie3_0_axi_periph_M00_AXI_AWADDR = S00_AXI_awaddr[4:0];
  assign axi_pcie3_0_axi_periph_M00_AXI_AWPROT = S00_AXI_awprot[2:0];
  assign axi_pcie3_0_axi_periph_M00_AXI_AWVALID = S00_AXI_awvalid[0];
  assign axi_pcie3_0_axi_periph_M00_AXI_BREADY = S00_AXI_bready[0];
  assign axi_pcie3_0_axi_periph_M00_AXI_RREADY = S00_AXI_rready[0];
  assign axi_pcie3_0_axi_periph_M00_AXI_WDATA = S00_AXI_wdata[31:0];
  assign axi_pcie3_0_axi_periph_M00_AXI_WSTRB = S00_AXI_wstrb[3:0];
  assign axi_pcie3_0_axi_periph_M00_AXI_WVALID = S00_AXI_wvalid[0];
  assign reset_1 = reset;
  assign rst_axi_pcie3_0_250M_peripheral_aresetn = s00_axi_aresetn[0];
  assign test[0] = util_ds_buf_0_IBUF_OUT;
  ntps_top_ntp_clock_0_0 ntp_clock_0
       (.CLK_128(pll_0_clk_out2),
        .LED1(ntp_clock_0_LED1),
        .LED2(ntp_clock_0_LED2),
        .LED3(ntp_clock_0_LED3),
        .LED4(ntp_clock_0_LED4),
        .LED5(ntp_clock_0_LED5),
        .LED6(ntp_clock_0_LED6),
        .LED7(ntp_clock_0_LED7),
        .LED8(ntp_clock_0_LED8),
        .NTP_TIME(ntp_clock_0_NTP_TIME),
        .NTP_TIME_UPD(ntp_clock_0_NTP_TIME_UPD),
        .PPS_IN(util_ds_buf_0_IBUF_OUT),
        .PPS_OUT(ntp_clock_0_PPS_OUT),
        .areset(reset_1),
        .pll_locked(pll_0_locked),
        .pll_psclk(ntp_clock_0_pll_psclk),
        .pll_psdone(pll_0_psdone),
        .pll_psen(ntp_clock_0_pll_psen),
        .pll_psincdec(ntp_clock_0_pll_psincdec),
        .s00_axi_aclk(axi_pcie3_0_axi_aclk),
        .s00_axi_araddr(axi_pcie3_0_axi_periph_M00_AXI_ARADDR),
        .s00_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .s00_axi_arprot(axi_pcie3_0_axi_periph_M00_AXI_ARPROT),
        .s00_axi_arready(axi_pcie3_0_axi_periph_M00_AXI_ARREADY),
        .s00_axi_arvalid(axi_pcie3_0_axi_periph_M00_AXI_ARVALID),
        .s00_axi_awaddr(axi_pcie3_0_axi_periph_M00_AXI_AWADDR),
        .s00_axi_awprot(axi_pcie3_0_axi_periph_M00_AXI_AWPROT),
        .s00_axi_awready(axi_pcie3_0_axi_periph_M00_AXI_AWREADY),
        .s00_axi_awvalid(axi_pcie3_0_axi_periph_M00_AXI_AWVALID),
        .s00_axi_bready(axi_pcie3_0_axi_periph_M00_AXI_BREADY),
        .s00_axi_bresp(axi_pcie3_0_axi_periph_M00_AXI_BRESP),
        .s00_axi_bvalid(axi_pcie3_0_axi_periph_M00_AXI_BVALID),
        .s00_axi_rdata(axi_pcie3_0_axi_periph_M00_AXI_RDATA),
        .s00_axi_rready(axi_pcie3_0_axi_periph_M00_AXI_RREADY),
        .s00_axi_rresp(axi_pcie3_0_axi_periph_M00_AXI_RRESP),
        .s00_axi_rvalid(axi_pcie3_0_axi_periph_M00_AXI_RVALID),
        .s00_axi_wdata(axi_pcie3_0_axi_periph_M00_AXI_WDATA),
        .s00_axi_wready(axi_pcie3_0_axi_periph_M00_AXI_WREADY),
        .s00_axi_wstrb(axi_pcie3_0_axi_periph_M00_AXI_WSTRB),
        .s00_axi_wvalid(axi_pcie3_0_axi_periph_M00_AXI_WVALID));
  ntps_top_clk_wiz_0_0 pll_0
       (.clk_in1_n(Conn1_CLK_N),
        .clk_in1_p(Conn1_CLK_P),
        .clk_out1(pll_0_clk_out1),
        .clk_out2(pll_0_clk_out2),
        .locked(pll_0_locked),
        .psclk(ntp_clock_0_pll_psclk),
        .psdone(pll_0_psdone),
        .psen(ntp_clock_0_pll_psen),
        .psincdec(ntp_clock_0_pll_psincdec),
        .reset(reset_1));
  ntps_top_util_ds_buf_0_1 util_ds_buf_0
       (.IBUF_DS_N(PPS_IN_N_1),
        .IBUF_DS_P(PPS_IN_P_1),
        .IBUF_OUT(util_ds_buf_0_IBUF_OUT));
endmodule

module ntp_clock_topB_imp_YXXTPB
   (LED1,
    LED2,
    LED3,
    LED4,
    LED5,
    LED6,
    LED7,
    LED8,
    NTP_TIME,
    NTP_TIME_UPD,
    PLL_locked,
    PPS_IN_N,
    PPS_IN_P,
    PPS_OUT,
    S00_AXI_araddr,
    S00_AXI_arprot,
    S00_AXI_arready,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awprot,
    S00_AXI_awready,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid,
    TEN_MHZ_IN_clk_n,
    TEN_MHZ_IN_clk_p,
    TEN_MHZ_OUT,
    reset,
    s00_axi_aclk,
    s00_axi_aresetn,
    test);
  output LED1;
  output LED2;
  output LED3;
  output LED4;
  output LED5;
  output LED6;
  output LED7;
  output LED8;
  output [63:0]NTP_TIME;
  output NTP_TIME_UPD;
  output PLL_locked;
  input [0:0]PPS_IN_N;
  input [0:0]PPS_IN_P;
  output PPS_OUT;
  input [4:0]S00_AXI_araddr;
  input [2:0]S00_AXI_arprot;
  output [0:0]S00_AXI_arready;
  input [0:0]S00_AXI_arvalid;
  input [4:0]S00_AXI_awaddr;
  input [2:0]S00_AXI_awprot;
  output [0:0]S00_AXI_awready;
  input [0:0]S00_AXI_awvalid;
  input [0:0]S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output [0:0]S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  input [0:0]S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output [0:0]S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  output [0:0]S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input [0:0]S00_AXI_wvalid;
  input TEN_MHZ_IN_clk_n;
  input TEN_MHZ_IN_clk_p;
  output TEN_MHZ_OUT;
  input reset;
  input s00_axi_aclk;
  input [0:0]s00_axi_aresetn;
  output [0:0]test;

  wire [0:0]PPS_IN_N_1;
  wire [0:0]PPS_IN_P_1;
  wire TEN_MHZ_IN_1_CLK_N;
  wire TEN_MHZ_IN_1_CLK_P;
  wire axi_pcie3_0_axi_aclk;
  wire [4:0]axi_pcie3_0_axi_periph_M00_AXI_ARADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M00_AXI_ARPROT;
  wire axi_pcie3_0_axi_periph_M00_AXI_ARREADY;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_ARVALID;
  wire [4:0]axi_pcie3_0_axi_periph_M00_AXI_AWADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M00_AXI_AWPROT;
  wire axi_pcie3_0_axi_periph_M00_AXI_AWREADY;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_AWVALID;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M00_AXI_BRESP;
  wire axi_pcie3_0_axi_periph_M00_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M00_AXI_RDATA;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M00_AXI_RRESP;
  wire axi_pcie3_0_axi_periph_M00_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M00_AXI_WDATA;
  wire axi_pcie3_0_axi_periph_M00_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M00_AXI_WSTRB;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_WVALID;
  wire ntp_clock_0_LED1;
  wire ntp_clock_0_LED2;
  wire ntp_clock_0_LED3;
  wire ntp_clock_0_LED4;
  wire ntp_clock_0_LED5;
  wire ntp_clock_0_LED6;
  wire ntp_clock_0_LED7;
  wire ntp_clock_0_LED8;
  wire [63:0]ntp_clock_0_NTP_TIME;
  wire ntp_clock_0_NTP_TIME_UPD;
  wire ntp_clock_0_PPS_OUT;
  wire ntp_clock_0_pll_psclk;
  wire ntp_clock_0_pll_psen;
  wire ntp_clock_0_pll_psincdec;
  wire pll_0_clk_out1;
  wire pll_0_clk_out2;
  wire pll_0_locked;
  wire pll_0_psdone;
  wire reset_1;
  wire [0:0]rst_axi_pcie3_0_250M_peripheral_aresetn;
  wire [0:0]util_ds_buf_0_IBUF_OUT;

  assign LED1 = ntp_clock_0_LED1;
  assign LED2 = ntp_clock_0_LED2;
  assign LED3 = ntp_clock_0_LED3;
  assign LED4 = ntp_clock_0_LED4;
  assign LED5 = ntp_clock_0_LED5;
  assign LED6 = ntp_clock_0_LED6;
  assign LED7 = ntp_clock_0_LED7;
  assign LED8 = ntp_clock_0_LED8;
  assign NTP_TIME[63:0] = ntp_clock_0_NTP_TIME;
  assign NTP_TIME_UPD = ntp_clock_0_NTP_TIME_UPD;
  assign PLL_locked = pll_0_locked;
  assign PPS_IN_N_1 = PPS_IN_N[0];
  assign PPS_IN_P_1 = PPS_IN_P[0];
  assign PPS_OUT = ntp_clock_0_PPS_OUT;
  assign S00_AXI_arready[0] = axi_pcie3_0_axi_periph_M00_AXI_ARREADY;
  assign S00_AXI_awready[0] = axi_pcie3_0_axi_periph_M00_AXI_AWREADY;
  assign S00_AXI_bresp[1:0] = axi_pcie3_0_axi_periph_M00_AXI_BRESP;
  assign S00_AXI_bvalid[0] = axi_pcie3_0_axi_periph_M00_AXI_BVALID;
  assign S00_AXI_rdata[31:0] = axi_pcie3_0_axi_periph_M00_AXI_RDATA;
  assign S00_AXI_rresp[1:0] = axi_pcie3_0_axi_periph_M00_AXI_RRESP;
  assign S00_AXI_rvalid[0] = axi_pcie3_0_axi_periph_M00_AXI_RVALID;
  assign S00_AXI_wready[0] = axi_pcie3_0_axi_periph_M00_AXI_WREADY;
  assign TEN_MHZ_IN_1_CLK_N = TEN_MHZ_IN_clk_n;
  assign TEN_MHZ_IN_1_CLK_P = TEN_MHZ_IN_clk_p;
  assign TEN_MHZ_OUT = pll_0_clk_out1;
  assign axi_pcie3_0_axi_aclk = s00_axi_aclk;
  assign axi_pcie3_0_axi_periph_M00_AXI_ARADDR = S00_AXI_araddr[4:0];
  assign axi_pcie3_0_axi_periph_M00_AXI_ARPROT = S00_AXI_arprot[2:0];
  assign axi_pcie3_0_axi_periph_M00_AXI_ARVALID = S00_AXI_arvalid[0];
  assign axi_pcie3_0_axi_periph_M00_AXI_AWADDR = S00_AXI_awaddr[4:0];
  assign axi_pcie3_0_axi_periph_M00_AXI_AWPROT = S00_AXI_awprot[2:0];
  assign axi_pcie3_0_axi_periph_M00_AXI_AWVALID = S00_AXI_awvalid[0];
  assign axi_pcie3_0_axi_periph_M00_AXI_BREADY = S00_AXI_bready[0];
  assign axi_pcie3_0_axi_periph_M00_AXI_RREADY = S00_AXI_rready[0];
  assign axi_pcie3_0_axi_periph_M00_AXI_WDATA = S00_AXI_wdata[31:0];
  assign axi_pcie3_0_axi_periph_M00_AXI_WSTRB = S00_AXI_wstrb[3:0];
  assign axi_pcie3_0_axi_periph_M00_AXI_WVALID = S00_AXI_wvalid[0];
  assign reset_1 = reset;
  assign rst_axi_pcie3_0_250M_peripheral_aresetn = s00_axi_aresetn[0];
  assign test[0] = util_ds_buf_0_IBUF_OUT;
  ntps_top_ntp_clock_0_1 ntp_clock_0
       (.CLK_128(pll_0_clk_out2),
        .LED1(ntp_clock_0_LED1),
        .LED2(ntp_clock_0_LED2),
        .LED3(ntp_clock_0_LED3),
        .LED4(ntp_clock_0_LED4),
        .LED5(ntp_clock_0_LED5),
        .LED6(ntp_clock_0_LED6),
        .LED7(ntp_clock_0_LED7),
        .LED8(ntp_clock_0_LED8),
        .NTP_TIME(ntp_clock_0_NTP_TIME),
        .NTP_TIME_UPD(ntp_clock_0_NTP_TIME_UPD),
        .PPS_IN(util_ds_buf_0_IBUF_OUT),
        .PPS_OUT(ntp_clock_0_PPS_OUT),
        .areset(reset_1),
        .pll_locked(pll_0_locked),
        .pll_psclk(ntp_clock_0_pll_psclk),
        .pll_psdone(pll_0_psdone),
        .pll_psen(ntp_clock_0_pll_psen),
        .pll_psincdec(ntp_clock_0_pll_psincdec),
        .s00_axi_aclk(axi_pcie3_0_axi_aclk),
        .s00_axi_araddr(axi_pcie3_0_axi_periph_M00_AXI_ARADDR),
        .s00_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .s00_axi_arprot(axi_pcie3_0_axi_periph_M00_AXI_ARPROT),
        .s00_axi_arready(axi_pcie3_0_axi_periph_M00_AXI_ARREADY),
        .s00_axi_arvalid(axi_pcie3_0_axi_periph_M00_AXI_ARVALID),
        .s00_axi_awaddr(axi_pcie3_0_axi_periph_M00_AXI_AWADDR),
        .s00_axi_awprot(axi_pcie3_0_axi_periph_M00_AXI_AWPROT),
        .s00_axi_awready(axi_pcie3_0_axi_periph_M00_AXI_AWREADY),
        .s00_axi_awvalid(axi_pcie3_0_axi_periph_M00_AXI_AWVALID),
        .s00_axi_bready(axi_pcie3_0_axi_periph_M00_AXI_BREADY),
        .s00_axi_bresp(axi_pcie3_0_axi_periph_M00_AXI_BRESP),
        .s00_axi_bvalid(axi_pcie3_0_axi_periph_M00_AXI_BVALID),
        .s00_axi_rdata(axi_pcie3_0_axi_periph_M00_AXI_RDATA),
        .s00_axi_rready(axi_pcie3_0_axi_periph_M00_AXI_RREADY),
        .s00_axi_rresp(axi_pcie3_0_axi_periph_M00_AXI_RRESP),
        .s00_axi_rvalid(axi_pcie3_0_axi_periph_M00_AXI_RVALID),
        .s00_axi_wdata(axi_pcie3_0_axi_periph_M00_AXI_WDATA),
        .s00_axi_wready(axi_pcie3_0_axi_periph_M00_AXI_WREADY),
        .s00_axi_wstrb(axi_pcie3_0_axi_periph_M00_AXI_WSTRB),
        .s00_axi_wvalid(axi_pcie3_0_axi_periph_M00_AXI_WVALID));
  ntps_top_pll_0_0 pll_0
       (.clk_in1_n(TEN_MHZ_IN_1_CLK_N),
        .clk_in1_p(TEN_MHZ_IN_1_CLK_P),
        .clk_out1(pll_0_clk_out1),
        .clk_out2(pll_0_clk_out2),
        .locked(pll_0_locked),
        .psclk(ntp_clock_0_pll_psclk),
        .psdone(pll_0_psdone),
        .psen(ntp_clock_0_pll_psen),
        .psincdec(ntp_clock_0_pll_psincdec),
        .reset(reset_1));
  ntps_top_util_ds_buf_0_2 util_ds_buf_0
       (.IBUF_DS_N(PPS_IN_N_1),
        .IBUF_DS_P(PPS_IN_P_1),
        .IBUF_OUT(util_ds_buf_0_IBUF_OUT));
endmodule

(* CORE_GENERATION_INFO = "ntps_top,IP_Integrator,{x_ipProduct=Vivado 2015.2,x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=ntps_top,x_ipVersion=1.00.a,x_ipLanguage=VERILOG,numBlks=49,numReposBlks=32,numNonXlnxBlks=15,numHierBlks=17,maxHierDepth=1,da_axi4_cnt=14,da_board_cnt=5,synth_mode=Global}" *) (* HW_HANDOFF = "ntps_top.hwdef" *) 
module ntps_top
   (HEAD10,
    HEAD12,
    HEAD14,
    HEAD16,
    HEAD18,
    HEAD2,
    HEAD20,
    HEAD22,
    HEAD24,
    HEAD26,
    HEAD28,
    HEAD30,
    HEAD32,
    HEAD34,
    HEAD36,
    HEAD4,
    HEAD6,
    HEAD8,
    LED0,
    LED1,
    LED2,
    LED3,
    LED4,
    LED5,
    LED6,
    LED7,
    PCIE_CLK_N,
    PCIE_CLK_P,
    PPS_INA_N,
    PPS_INA_P,
    PPS_INB_N,
    PPS_INB_P,
    PPS_OUTA,
    PPS_OUTB,
    SYS_CLK_N,
    SYS_CLK_P,
    TEN_MHZ_INA_clk_n,
    TEN_MHZ_INA_clk_p,
    TEN_MHZ_INB_clk_n,
    TEN_MHZ_INB_clk_p,
    TEN_MHZ_OUTA,
    TEN_MHZ_OUTB,
    i2c_clk,
    i2c_data,
    i2c_mux_rst_n,
    pci_exp_rxn,
    pci_exp_rxp,
    pci_exp_txn,
    pci_exp_txp,
    pcie_perst,
    pmbus_alert,
    pmbus_clk,
    pmbus_data,
    reset,
    sfp_module_detect0_n,
    sfp_module_detect1_n,
    sfp_module_detect2_n,
    sfp_module_detect3_n,
    sfp_signal_lost0,
    sfp_signal_lost1,
    sfp_signal_lost2,
    sfp_signal_lost3,
    sfp_tx_disable0,
    sfp_tx_disable1,
    sfp_tx_disable2,
    sfp_tx_disable3,
    sfp_tx_fault0,
    sfp_tx_fault1,
    sfp_tx_fault2,
    sfp_tx_fault3,
    si5324_rst_n,
    xphy0_rxn,
    xphy0_rxp,
    xphy0_txn,
    xphy0_txp,
    xphy1_rxn,
    xphy1_rxp,
    xphy1_txn,
    xphy1_txp,
    xphy2_rxn,
    xphy2_rxp,
    xphy2_txn,
    xphy2_txp,
    xphy3_rxn,
    xphy3_rxp,
    xphy3_txn,
    xphy3_txp,
    xphy_refclk_n,
    xphy_refclk_p);
  output [0:0]HEAD10;
  output [0:0]HEAD12;
  output [0:0]HEAD14;
  output [0:0]HEAD16;
  output [0:0]HEAD18;
  output [0:0]HEAD2;
  output [0:0]HEAD20;
  output [0:0]HEAD22;
  output [0:0]HEAD24;
  output [0:0]HEAD26;
  output [0:0]HEAD28;
  output [0:0]HEAD30;
  output [0:0]HEAD32;
  output [0:0]HEAD34;
  output [0:0]HEAD36;
  output [0:0]HEAD4;
  output [0:0]HEAD6;
  output [0:0]HEAD8;
  output LED0;
  output LED1;
  output LED2;
  output [0:0]LED3;
  output LED4;
  output LED5;
  output LED6;
  output LED7;
  input [0:0]PCIE_CLK_N;
  input [0:0]PCIE_CLK_P;
  input [0:0]PPS_INA_N;
  input [0:0]PPS_INA_P;
  input [0:0]PPS_INB_N;
  input [0:0]PPS_INB_P;
  output PPS_OUTA;
  output PPS_OUTB;
  input [0:0]SYS_CLK_N;
  input [0:0]SYS_CLK_P;
  input TEN_MHZ_INA_clk_n;
  input TEN_MHZ_INA_clk_p;
  input TEN_MHZ_INB_clk_n;
  input TEN_MHZ_INB_clk_p;
  output TEN_MHZ_OUTA;
  output TEN_MHZ_OUTB;
  inout i2c_clk;
  inout i2c_data;
  output i2c_mux_rst_n;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  input pcie_perst;
  input pmbus_alert;
  inout pmbus_clk;
  inout pmbus_data;
  input reset;
  input sfp_module_detect0_n;
  input sfp_module_detect1_n;
  input sfp_module_detect2_n;
  input sfp_module_detect3_n;
  input sfp_signal_lost0;
  input sfp_signal_lost1;
  input sfp_signal_lost2;
  input sfp_signal_lost3;
  output sfp_tx_disable0;
  output sfp_tx_disable1;
  output sfp_tx_disable2;
  output sfp_tx_disable3;
  input sfp_tx_fault0;
  input sfp_tx_fault1;
  input sfp_tx_fault2;
  input sfp_tx_fault3;
  output si5324_rst_n;
  input xphy0_rxn;
  input xphy0_rxp;
  output xphy0_txn;
  output xphy0_txp;
  input xphy1_rxn;
  input xphy1_rxp;
  output xphy1_txn;
  output xphy1_txp;
  input xphy2_rxn;
  input xphy2_rxp;
  output xphy2_txn;
  output xphy2_txp;
  input xphy3_rxn;
  input xphy3_rxp;
  output xphy3_txn;
  output xphy3_txp;
  input xphy_refclk_n;
  input xphy_refclk_p;

  wire GND_1;
  wire [0:0]IBUF_DS_N_1;
  wire [0:0]IBUF_DS_N_2;
  wire [0:0]IBUF_DS_P_1;
  wire [0:0]IBUF_DS_P_2;
  wire Net;
  wire Net1;
  wire Net2;
  wire Net3;
  wire [0:0]PPS_INB_N_1;
  wire [0:0]PPS_INB_P_1;
  wire [0:0]PPS_IN_N_1;
  wire [0:0]PPS_IN_P_1;
  wire TEN_MHZ_INA_1_CLK_N;
  wire TEN_MHZ_INA_1_CLK_P;
  wire TEN_MHZ_INB_1_CLK_N;
  wire TEN_MHZ_INB_1_CLK_P;
  wire VCC_1;
  wire axi_ethernetlite_0_phy_mdc;
  wire axi_ethernetlite_0_phy_mdio_o;
  wire [31:0]axi_pcie3_0_M_AXI_ARADDR;
  wire [1:0]axi_pcie3_0_M_AXI_ARBURST;
  wire [3:0]axi_pcie3_0_M_AXI_ARCACHE;
  wire [2:0]axi_pcie3_0_M_AXI_ARID;
  wire [7:0]axi_pcie3_0_M_AXI_ARLEN;
  wire axi_pcie3_0_M_AXI_ARLOCK;
  wire [2:0]axi_pcie3_0_M_AXI_ARPROT;
  wire axi_pcie3_0_M_AXI_ARREADY;
  wire [2:0]axi_pcie3_0_M_AXI_ARSIZE;
  wire axi_pcie3_0_M_AXI_ARVALID;
  wire [31:0]axi_pcie3_0_M_AXI_AWADDR;
  wire [1:0]axi_pcie3_0_M_AXI_AWBURST;
  wire [3:0]axi_pcie3_0_M_AXI_AWCACHE;
  wire [2:0]axi_pcie3_0_M_AXI_AWID;
  wire [7:0]axi_pcie3_0_M_AXI_AWLEN;
  wire axi_pcie3_0_M_AXI_AWLOCK;
  wire [2:0]axi_pcie3_0_M_AXI_AWPROT;
  wire axi_pcie3_0_M_AXI_AWREADY;
  wire [2:0]axi_pcie3_0_M_AXI_AWSIZE;
  wire axi_pcie3_0_M_AXI_AWVALID;
  wire [2:0]axi_pcie3_0_M_AXI_BID;
  wire axi_pcie3_0_M_AXI_BREADY;
  wire [1:0]axi_pcie3_0_M_AXI_BRESP;
  wire axi_pcie3_0_M_AXI_BVALID;
  wire [255:0]axi_pcie3_0_M_AXI_RDATA;
  wire [2:0]axi_pcie3_0_M_AXI_RID;
  wire axi_pcie3_0_M_AXI_RLAST;
  wire axi_pcie3_0_M_AXI_RREADY;
  wire [1:0]axi_pcie3_0_M_AXI_RRESP;
  wire axi_pcie3_0_M_AXI_RVALID;
  wire [255:0]axi_pcie3_0_M_AXI_WDATA;
  wire axi_pcie3_0_M_AXI_WLAST;
  wire axi_pcie3_0_M_AXI_WREADY;
  wire [31:0]axi_pcie3_0_M_AXI_WSTRB;
  wire axi_pcie3_0_M_AXI_WVALID;
  wire axi_pcie3_0_axi_aclk;
  wire [4:0]axi_pcie3_0_axi_periph_M00_AXI_ARADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M00_AXI_ARPROT;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_ARREADY;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_ARVALID;
  wire [4:0]axi_pcie3_0_axi_periph_M00_AXI_AWADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M00_AXI_AWPROT;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_AWREADY;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_AWVALID;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M00_AXI_BRESP;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M00_AXI_RDATA;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M00_AXI_RRESP;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M00_AXI_WDATA;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M00_AXI_WSTRB;
  wire [0:0]axi_pcie3_0_axi_periph_M00_AXI_WVALID;
  wire [4:0]axi_pcie3_0_axi_periph_M01_AXI_ARADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M01_AXI_ARPROT;
  wire [0:0]axi_pcie3_0_axi_periph_M01_AXI_ARREADY;
  wire [0:0]axi_pcie3_0_axi_periph_M01_AXI_ARVALID;
  wire [4:0]axi_pcie3_0_axi_periph_M01_AXI_AWADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M01_AXI_AWPROT;
  wire [0:0]axi_pcie3_0_axi_periph_M01_AXI_AWREADY;
  wire [0:0]axi_pcie3_0_axi_periph_M01_AXI_AWVALID;
  wire [0:0]axi_pcie3_0_axi_periph_M01_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M01_AXI_BRESP;
  wire [0:0]axi_pcie3_0_axi_periph_M01_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M01_AXI_RDATA;
  wire [0:0]axi_pcie3_0_axi_periph_M01_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M01_AXI_RRESP;
  wire [0:0]axi_pcie3_0_axi_periph_M01_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M01_AXI_WDATA;
  wire [0:0]axi_pcie3_0_axi_periph_M01_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M01_AXI_WSTRB;
  wire [0:0]axi_pcie3_0_axi_periph_M01_AXI_WVALID;
  wire [12:0]axi_pcie3_0_axi_periph_M02_AXI_ARADDR;
  wire axi_pcie3_0_axi_periph_M02_AXI_ARREADY;
  wire axi_pcie3_0_axi_periph_M02_AXI_ARVALID;
  wire [12:0]axi_pcie3_0_axi_periph_M02_AXI_AWADDR;
  wire axi_pcie3_0_axi_periph_M02_AXI_AWREADY;
  wire axi_pcie3_0_axi_periph_M02_AXI_AWVALID;
  wire axi_pcie3_0_axi_periph_M02_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M02_AXI_BRESP;
  wire axi_pcie3_0_axi_periph_M02_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M02_AXI_RDATA;
  wire axi_pcie3_0_axi_periph_M02_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M02_AXI_RRESP;
  wire axi_pcie3_0_axi_periph_M02_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M02_AXI_WDATA;
  wire axi_pcie3_0_axi_periph_M02_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M02_AXI_WSTRB;
  wire axi_pcie3_0_axi_periph_M02_AXI_WVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M03_AXI_ARADDR;
  wire axi_pcie3_0_axi_periph_M03_AXI_ARREADY;
  wire axi_pcie3_0_axi_periph_M03_AXI_ARVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M03_AXI_AWADDR;
  wire axi_pcie3_0_axi_periph_M03_AXI_AWREADY;
  wire axi_pcie3_0_axi_periph_M03_AXI_AWVALID;
  wire axi_pcie3_0_axi_periph_M03_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M03_AXI_BRESP;
  wire axi_pcie3_0_axi_periph_M03_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M03_AXI_RDATA;
  wire axi_pcie3_0_axi_periph_M03_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M03_AXI_RRESP;
  wire axi_pcie3_0_axi_periph_M03_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M03_AXI_WDATA;
  wire axi_pcie3_0_axi_periph_M03_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M03_AXI_WSTRB;
  wire axi_pcie3_0_axi_periph_M03_AXI_WVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M04_AXI_ARADDR;
  wire axi_pcie3_0_axi_periph_M04_AXI_ARREADY;
  wire axi_pcie3_0_axi_periph_M04_AXI_ARVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M04_AXI_AWADDR;
  wire axi_pcie3_0_axi_periph_M04_AXI_AWREADY;
  wire axi_pcie3_0_axi_periph_M04_AXI_AWVALID;
  wire axi_pcie3_0_axi_periph_M04_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M04_AXI_BRESP;
  wire axi_pcie3_0_axi_periph_M04_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M04_AXI_RDATA;
  wire axi_pcie3_0_axi_periph_M04_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M04_AXI_RRESP;
  wire axi_pcie3_0_axi_periph_M04_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M04_AXI_WDATA;
  wire axi_pcie3_0_axi_periph_M04_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M04_AXI_WSTRB;
  wire axi_pcie3_0_axi_periph_M04_AXI_WVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M05_AXI_ARADDR;
  wire axi_pcie3_0_axi_periph_M05_AXI_ARREADY;
  wire axi_pcie3_0_axi_periph_M05_AXI_ARVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M05_AXI_AWADDR;
  wire axi_pcie3_0_axi_periph_M05_AXI_AWREADY;
  wire axi_pcie3_0_axi_periph_M05_AXI_AWVALID;
  wire axi_pcie3_0_axi_periph_M05_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M05_AXI_BRESP;
  wire axi_pcie3_0_axi_periph_M05_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M05_AXI_RDATA;
  wire axi_pcie3_0_axi_periph_M05_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M05_AXI_RRESP;
  wire axi_pcie3_0_axi_periph_M05_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M05_AXI_WDATA;
  wire axi_pcie3_0_axi_periph_M05_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M05_AXI_WSTRB;
  wire axi_pcie3_0_axi_periph_M05_AXI_WVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M06_AXI_ARADDR;
  wire axi_pcie3_0_axi_periph_M06_AXI_ARREADY;
  wire axi_pcie3_0_axi_periph_M06_AXI_ARVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M06_AXI_AWADDR;
  wire axi_pcie3_0_axi_periph_M06_AXI_AWREADY;
  wire axi_pcie3_0_axi_periph_M06_AXI_AWVALID;
  wire axi_pcie3_0_axi_periph_M06_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M06_AXI_BRESP;
  wire axi_pcie3_0_axi_periph_M06_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M06_AXI_RDATA;
  wire axi_pcie3_0_axi_periph_M06_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M06_AXI_RRESP;
  wire axi_pcie3_0_axi_periph_M06_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M06_AXI_WDATA;
  wire axi_pcie3_0_axi_periph_M06_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M06_AXI_WSTRB;
  wire axi_pcie3_0_axi_periph_M06_AXI_WVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M07_AXI_ARADDR;
  wire axi_pcie3_0_axi_periph_M07_AXI_ARREADY;
  wire axi_pcie3_0_axi_periph_M07_AXI_ARVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M07_AXI_AWADDR;
  wire axi_pcie3_0_axi_periph_M07_AXI_AWREADY;
  wire axi_pcie3_0_axi_periph_M07_AXI_AWVALID;
  wire axi_pcie3_0_axi_periph_M07_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M07_AXI_BRESP;
  wire axi_pcie3_0_axi_periph_M07_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M07_AXI_RDATA;
  wire axi_pcie3_0_axi_periph_M07_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M07_AXI_RRESP;
  wire axi_pcie3_0_axi_periph_M07_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M07_AXI_WDATA;
  wire axi_pcie3_0_axi_periph_M07_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M07_AXI_WSTRB;
  wire axi_pcie3_0_axi_periph_M07_AXI_WVALID;
  wire [14:0]axi_pcie3_0_axi_periph_M08_AXI_ARADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M08_AXI_ARPROT;
  wire axi_pcie3_0_axi_periph_M08_AXI_ARREADY;
  wire axi_pcie3_0_axi_periph_M08_AXI_ARVALID;
  wire [14:0]axi_pcie3_0_axi_periph_M08_AXI_AWADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M08_AXI_AWPROT;
  wire axi_pcie3_0_axi_periph_M08_AXI_AWREADY;
  wire axi_pcie3_0_axi_periph_M08_AXI_AWVALID;
  wire axi_pcie3_0_axi_periph_M08_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M08_AXI_BRESP;
  wire axi_pcie3_0_axi_periph_M08_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M08_AXI_RDATA;
  wire axi_pcie3_0_axi_periph_M08_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M08_AXI_RRESP;
  wire axi_pcie3_0_axi_periph_M08_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M08_AXI_WDATA;
  wire axi_pcie3_0_axi_periph_M08_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M08_AXI_WSTRB;
  wire axi_pcie3_0_axi_periph_M08_AXI_WVALID;
  wire [14:0]axi_pcie3_0_axi_periph_M09_AXI_ARADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M09_AXI_ARPROT;
  wire axi_pcie3_0_axi_periph_M09_AXI_ARREADY;
  wire axi_pcie3_0_axi_periph_M09_AXI_ARVALID;
  wire [14:0]axi_pcie3_0_axi_periph_M09_AXI_AWADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M09_AXI_AWPROT;
  wire axi_pcie3_0_axi_periph_M09_AXI_AWREADY;
  wire axi_pcie3_0_axi_periph_M09_AXI_AWVALID;
  wire axi_pcie3_0_axi_periph_M09_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M09_AXI_BRESP;
  wire axi_pcie3_0_axi_periph_M09_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M09_AXI_RDATA;
  wire axi_pcie3_0_axi_periph_M09_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M09_AXI_RRESP;
  wire axi_pcie3_0_axi_periph_M09_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M09_AXI_WDATA;
  wire axi_pcie3_0_axi_periph_M09_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M09_AXI_WSTRB;
  wire axi_pcie3_0_axi_periph_M09_AXI_WVALID;
  wire [14:0]axi_pcie3_0_axi_periph_M10_AXI_ARADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M10_AXI_ARPROT;
  wire axi_pcie3_0_axi_periph_M10_AXI_ARREADY;
  wire axi_pcie3_0_axi_periph_M10_AXI_ARVALID;
  wire [14:0]axi_pcie3_0_axi_periph_M10_AXI_AWADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M10_AXI_AWPROT;
  wire axi_pcie3_0_axi_periph_M10_AXI_AWREADY;
  wire axi_pcie3_0_axi_periph_M10_AXI_AWVALID;
  wire axi_pcie3_0_axi_periph_M10_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M10_AXI_BRESP;
  wire axi_pcie3_0_axi_periph_M10_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M10_AXI_RDATA;
  wire axi_pcie3_0_axi_periph_M10_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M10_AXI_RRESP;
  wire axi_pcie3_0_axi_periph_M10_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M10_AXI_WDATA;
  wire axi_pcie3_0_axi_periph_M10_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M10_AXI_WSTRB;
  wire axi_pcie3_0_axi_periph_M10_AXI_WVALID;
  wire [14:0]axi_pcie3_0_axi_periph_M11_AXI_ARADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M11_AXI_ARPROT;
  wire axi_pcie3_0_axi_periph_M11_AXI_ARREADY;
  wire axi_pcie3_0_axi_periph_M11_AXI_ARVALID;
  wire [14:0]axi_pcie3_0_axi_periph_M11_AXI_AWADDR;
  wire [2:0]axi_pcie3_0_axi_periph_M11_AXI_AWPROT;
  wire axi_pcie3_0_axi_periph_M11_AXI_AWREADY;
  wire axi_pcie3_0_axi_periph_M11_AXI_AWVALID;
  wire axi_pcie3_0_axi_periph_M11_AXI_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M11_AXI_BRESP;
  wire axi_pcie3_0_axi_periph_M11_AXI_BVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M11_AXI_RDATA;
  wire axi_pcie3_0_axi_periph_M11_AXI_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_M11_AXI_RRESP;
  wire axi_pcie3_0_axi_periph_M11_AXI_RVALID;
  wire [31:0]axi_pcie3_0_axi_periph_M11_AXI_WDATA;
  wire axi_pcie3_0_axi_periph_M11_AXI_WREADY;
  wire [3:0]axi_pcie3_0_axi_periph_M11_AXI_WSTRB;
  wire axi_pcie3_0_axi_periph_M11_AXI_WVALID;
  wire [7:0]axi_pcie3_0_pci_exp_txn;
  wire [7:0]axi_pcie3_0_pci_exp_txp;
  wire axi_pcie3_0_user_link_up;
  wire clk50_gen_0_clk50;
  wire clock_control_0_i2c_mux_rst_n;
  wire clock_control_0_si5324_rst_n;
  wire [255:0]keymem_top_0_key;
  wire keymem_top_0_key_ack;
  wire [255:0]keymem_top_1_key;
  wire keymem_top_1_key_ack;
  wire [255:0]keymem_top_2_key;
  wire keymem_top_2_key_ack;
  wire [255:0]keymem_top_3_key;
  wire keymem_top_3_key_ack;
  wire mdio_mux_0_mdio_out;
  wire [31:0]network_path_1_key_id;
  wire network_path_1_key_req;
  wire network_path_1_mdio_out;
  wire network_path_1_mdio_tri;
  wire network_path_1_tx_disable;
  wire network_path_1_xphy_txn;
  wire network_path_1_xphy_txp;
  wire [31:0]network_path_2_key_id;
  wire network_path_2_key_req;
  wire network_path_2_mdio_out;
  wire network_path_2_mdio_tri;
  wire network_path_2_tx_disable;
  wire network_path_2_xphy_txn;
  wire network_path_2_xphy_txp;
  wire [31:0]network_path_3_key_id;
  wire network_path_3_key_req;
  wire network_path_3_mdio_out;
  wire network_path_3_mdio_tri;
  wire network_path_3_tx_disable;
  wire network_path_3_xphy_txn;
  wire network_path_3_xphy_txp;
  wire network_path_shared_0_areset_clk156;
  wire network_path_shared_0_clk156;
  wire network_path_shared_0_gtrxreset;
  wire network_path_shared_0_gttxreset;
  wire [31:0]network_path_shared_0_key_id;
  wire network_path_shared_0_key_req;
  wire network_path_shared_0_mdio_out;
  wire network_path_shared_0_mdio_tri;
  wire network_path_shared_0_qplllock;
  wire network_path_shared_0_qplloutclk;
  wire network_path_shared_0_qplloutrefclk;
  wire network_path_shared_0_reset_counter_done;
  wire network_path_shared_0_tx_disable;
  wire network_path_shared_0_txuserrdy;
  wire network_path_shared_0_txusrclk;
  wire network_path_shared_0_txusrclk2;
  wire network_path_shared_0_xphy_txn;
  wire network_path_shared_0_xphy_txp;
  wire ntp_clock_0_LED1;
  wire ntp_clock_0_LED2;
  wire [63:0]ntp_clock_topA_NTP_TIME;
  wire ntp_clock_topA_NTP_TIME_UPD;
  wire ntp_clock_topA_PPS_OUT;
  wire ntp_clock_topA_TEN_MHZ_OUT;
  wire ntp_clock_topB_LED1;
  wire ntp_clock_topB_LED2;
  wire [63:0]ntp_clock_topB_NTP_TIME;
  wire ntp_clock_topB_NTP_TIME_UPD;
  wire ntp_clock_topB_PLL_locked;
  wire ntp_clock_topB_PPS_OUT;
  wire ntp_clock_topB_TEN_MHZ_OUT;
  wire ntp_clock_top_locked;
  wire [7:0]pci_exp_rxn_1;
  wire [7:0]pci_exp_rxp_1;
  wire pcie_perst_1;
  wire pmbus_alert_1;
  wire pps_test_PPS_OUT;
  wire pps_test_TEN_MHZ_OUT;
  wire reset_1;
  wire [0:0]rst_axi_pcie3_0_250M_interconnect_aresetn;
  wire [0:0]rst_axi_pcie3_0_250M_peripheral_aresetn;
  wire sfp_module_detect0_n_1;
  wire sfp_module_detect1_n_1;
  wire sfp_module_detect2_n_1;
  wire sfp_module_detect3_n_1;
  wire sfp_signal_detect0_1;
  wire sfp_signal_detect1_1;
  wire sfp_signal_detect2_1;
  wire sfp_signal_detect3_1;
  wire sfp_tx_fault0_1;
  wire sfp_tx_fault1_1;
  wire sfp_tx_fault2_1;
  wire sfp_tx_fault3_1;
  wire [0:0]util_ds_buf_0_IBUF_OUT;
  wire [0:0]util_ds_buf_1_IBUF_OUT;
  wire [0:0]xlconstant_0_dout;
  wire [0:0]xlconstant_1_dout;
  wire [3:0]xlconstant_2_dout;
  wire xphy0_rxp_1;
  wire xphy1_rxn_1;
  wire xphy1_rxp_1;
  wire xphy2_rxn_1;
  wire xphy2_rxp_1;
  wire xphy3_rxn_1;
  wire xphy3_rxp_1;
  wire xphy_refclk_n_1;
  wire xphy_refclk_p_1;
  wire xphy_rxn_1;

  assign HEAD10[0] = pps_test_PPS_OUT;
  assign HEAD12[0] = xlconstant_1_dout;
  assign HEAD14[0] = xlconstant_1_dout;
  assign HEAD16[0] = xlconstant_1_dout;
  assign HEAD18[0] = xlconstant_1_dout;
  assign HEAD2[0] = pps_test_TEN_MHZ_OUT;
  assign HEAD20[0] = xlconstant_1_dout;
  assign HEAD22[0] = xlconstant_1_dout;
  assign HEAD24[0] = xlconstant_1_dout;
  assign HEAD26[0] = xlconstant_1_dout;
  assign HEAD28[0] = xlconstant_1_dout;
  assign HEAD30[0] = xlconstant_1_dout;
  assign HEAD32[0] = xlconstant_1_dout;
  assign HEAD34[0] = xlconstant_1_dout;
  assign HEAD36[0] = xlconstant_1_dout;
  assign HEAD4[0] = xlconstant_1_dout;
  assign HEAD6[0] = xlconstant_1_dout;
  assign HEAD8[0] = xlconstant_1_dout;
  assign IBUF_DS_N_1 = PCIE_CLK_N[0];
  assign IBUF_DS_N_2 = SYS_CLK_N[0];
  assign IBUF_DS_P_1 = PCIE_CLK_P[0];
  assign IBUF_DS_P_2 = SYS_CLK_P[0];
  assign LED0 = ntp_clock_top_locked;
  assign LED1 = ntp_clock_0_LED1;
  assign LED2 = ntp_clock_0_LED2;
  assign LED3[0] = xlconstant_1_dout;
  assign LED4 = ntp_clock_topB_PLL_locked;
  assign LED5 = ntp_clock_topB_LED1;
  assign LED6 = ntp_clock_topB_LED2;
  assign LED7 = axi_pcie3_0_user_link_up;
  assign PPS_INB_N_1 = PPS_INA_N[0];
  assign PPS_INB_P_1 = PPS_INA_P[0];
  assign PPS_IN_N_1 = PPS_INB_N[0];
  assign PPS_IN_P_1 = PPS_INB_P[0];
  assign PPS_OUTA = ntp_clock_topA_PPS_OUT;
  assign PPS_OUTB = ntp_clock_topB_PPS_OUT;
  assign TEN_MHZ_INA_1_CLK_N = TEN_MHZ_INA_clk_n;
  assign TEN_MHZ_INA_1_CLK_P = TEN_MHZ_INA_clk_p;
  assign TEN_MHZ_INB_1_CLK_N = TEN_MHZ_INB_clk_n;
  assign TEN_MHZ_INB_1_CLK_P = TEN_MHZ_INB_clk_p;
  assign TEN_MHZ_OUTA = ntp_clock_topA_TEN_MHZ_OUT;
  assign TEN_MHZ_OUTB = ntp_clock_topB_TEN_MHZ_OUT;
  assign i2c_mux_rst_n = clock_control_0_i2c_mux_rst_n;
  assign pci_exp_rxn_1 = pci_exp_rxn[7:0];
  assign pci_exp_rxp_1 = pci_exp_rxp[7:0];
  assign pci_exp_txn[7:0] = axi_pcie3_0_pci_exp_txn;
  assign pci_exp_txp[7:0] = axi_pcie3_0_pci_exp_txp;
  assign pcie_perst_1 = pcie_perst;
  assign pmbus_alert_1 = pmbus_alert;
  assign reset_1 = reset;
  assign sfp_module_detect0_n_1 = sfp_module_detect0_n;
  assign sfp_module_detect1_n_1 = sfp_module_detect1_n;
  assign sfp_module_detect2_n_1 = sfp_module_detect2_n;
  assign sfp_module_detect3_n_1 = sfp_module_detect3_n;
  assign sfp_signal_detect0_1 = sfp_signal_lost0;
  assign sfp_signal_detect1_1 = sfp_signal_lost1;
  assign sfp_signal_detect2_1 = sfp_signal_lost2;
  assign sfp_signal_detect3_1 = sfp_signal_lost3;
  assign sfp_tx_disable0 = network_path_shared_0_tx_disable;
  assign sfp_tx_disable1 = network_path_1_tx_disable;
  assign sfp_tx_disable2 = network_path_2_tx_disable;
  assign sfp_tx_disable3 = network_path_3_tx_disable;
  assign sfp_tx_fault0_1 = sfp_tx_fault0;
  assign sfp_tx_fault1_1 = sfp_tx_fault1;
  assign sfp_tx_fault2_1 = sfp_tx_fault2;
  assign sfp_tx_fault3_1 = sfp_tx_fault3;
  assign si5324_rst_n = clock_control_0_si5324_rst_n;
  assign xphy0_rxp_1 = xphy0_rxp;
  assign xphy0_txn = network_path_shared_0_xphy_txn;
  assign xphy0_txp = network_path_shared_0_xphy_txp;
  assign xphy1_rxn_1 = xphy1_rxn;
  assign xphy1_rxp_1 = xphy1_rxp;
  assign xphy1_txn = network_path_1_xphy_txn;
  assign xphy1_txp = network_path_1_xphy_txp;
  assign xphy2_rxn_1 = xphy2_rxn;
  assign xphy2_rxp_1 = xphy2_rxp;
  assign xphy2_txn = network_path_2_xphy_txn;
  assign xphy2_txp = network_path_2_xphy_txp;
  assign xphy3_rxn_1 = xphy3_rxn;
  assign xphy3_rxp_1 = xphy3_rxp;
  assign xphy3_txn = network_path_3_xphy_txn;
  assign xphy3_txp = network_path_3_xphy_txp;
  assign xphy_refclk_n_1 = xphy_refclk_n;
  assign xphy_refclk_p_1 = xphy_refclk_p;
  assign xphy_rxn_1 = xphy0_rxn;
  GND GND
       (.G(GND_1));
  VCC VCC
       (.P(VCC_1));
  ntps_top_axi_ethernetlite_0_0 axi_ethernetlite_0
       (.phy_col(xlconstant_2_dout[0]),
        .phy_crs(xlconstant_2_dout[0]),
        .phy_dv(xlconstant_2_dout[0]),
        .phy_mdc(axi_ethernetlite_0_phy_mdc),
        .phy_mdio_i(mdio_mux_0_mdio_out),
        .phy_mdio_o(axi_ethernetlite_0_phy_mdio_o),
        .phy_rx_clk(xlconstant_2_dout[0]),
        .phy_rx_data(xlconstant_2_dout),
        .phy_rx_er(xlconstant_2_dout[0]),
        .phy_tx_clk(xlconstant_2_dout[0]),
        .s_axi_aclk(axi_pcie3_0_axi_aclk),
        .s_axi_araddr(axi_pcie3_0_axi_periph_M02_AXI_ARADDR),
        .s_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .s_axi_arready(axi_pcie3_0_axi_periph_M02_AXI_ARREADY),
        .s_axi_arvalid(axi_pcie3_0_axi_periph_M02_AXI_ARVALID),
        .s_axi_awaddr(axi_pcie3_0_axi_periph_M02_AXI_AWADDR),
        .s_axi_awready(axi_pcie3_0_axi_periph_M02_AXI_AWREADY),
        .s_axi_awvalid(axi_pcie3_0_axi_periph_M02_AXI_AWVALID),
        .s_axi_bready(axi_pcie3_0_axi_periph_M02_AXI_BREADY),
        .s_axi_bresp(axi_pcie3_0_axi_periph_M02_AXI_BRESP),
        .s_axi_bvalid(axi_pcie3_0_axi_periph_M02_AXI_BVALID),
        .s_axi_rdata(axi_pcie3_0_axi_periph_M02_AXI_RDATA),
        .s_axi_rready(axi_pcie3_0_axi_periph_M02_AXI_RREADY),
        .s_axi_rresp(axi_pcie3_0_axi_periph_M02_AXI_RRESP),
        .s_axi_rvalid(axi_pcie3_0_axi_periph_M02_AXI_RVALID),
        .s_axi_wdata(axi_pcie3_0_axi_periph_M02_AXI_WDATA),
        .s_axi_wready(axi_pcie3_0_axi_periph_M02_AXI_WREADY),
        .s_axi_wstrb(axi_pcie3_0_axi_periph_M02_AXI_WSTRB),
        .s_axi_wvalid(axi_pcie3_0_axi_periph_M02_AXI_WVALID));
  ntps_top_axi_pcie3_0_0 axi_pcie3_0
       (.axi_aclk(axi_pcie3_0_axi_aclk),
        .axi_ctl_aclk(axi_pcie3_0_axi_aclk),
        .intx_msi_request(xlconstant_0_dout),
        .m_axi_araddr(axi_pcie3_0_M_AXI_ARADDR),
        .m_axi_arburst(axi_pcie3_0_M_AXI_ARBURST),
        .m_axi_arcache(axi_pcie3_0_M_AXI_ARCACHE),
        .m_axi_arid(axi_pcie3_0_M_AXI_ARID),
        .m_axi_arlen(axi_pcie3_0_M_AXI_ARLEN),
        .m_axi_arlock(axi_pcie3_0_M_AXI_ARLOCK),
        .m_axi_arprot(axi_pcie3_0_M_AXI_ARPROT),
        .m_axi_arready(axi_pcie3_0_M_AXI_ARREADY),
        .m_axi_arsize(axi_pcie3_0_M_AXI_ARSIZE),
        .m_axi_arvalid(axi_pcie3_0_M_AXI_ARVALID),
        .m_axi_awaddr(axi_pcie3_0_M_AXI_AWADDR),
        .m_axi_awburst(axi_pcie3_0_M_AXI_AWBURST),
        .m_axi_awcache(axi_pcie3_0_M_AXI_AWCACHE),
        .m_axi_awid(axi_pcie3_0_M_AXI_AWID),
        .m_axi_awlen(axi_pcie3_0_M_AXI_AWLEN),
        .m_axi_awlock(axi_pcie3_0_M_AXI_AWLOCK),
        .m_axi_awprot(axi_pcie3_0_M_AXI_AWPROT),
        .m_axi_awready(axi_pcie3_0_M_AXI_AWREADY),
        .m_axi_awsize(axi_pcie3_0_M_AXI_AWSIZE),
        .m_axi_awvalid(axi_pcie3_0_M_AXI_AWVALID),
        .m_axi_bid(axi_pcie3_0_M_AXI_BID),
        .m_axi_bready(axi_pcie3_0_M_AXI_BREADY),
        .m_axi_bresp(axi_pcie3_0_M_AXI_BRESP),
        .m_axi_bvalid(axi_pcie3_0_M_AXI_BVALID),
        .m_axi_rdata(axi_pcie3_0_M_AXI_RDATA),
        .m_axi_rid(axi_pcie3_0_M_AXI_RID),
        .m_axi_rlast(axi_pcie3_0_M_AXI_RLAST),
        .m_axi_rready(axi_pcie3_0_M_AXI_RREADY),
        .m_axi_rresp(axi_pcie3_0_M_AXI_RRESP),
        .m_axi_ruser({GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1}),
        .m_axi_rvalid(axi_pcie3_0_M_AXI_RVALID),
        .m_axi_wdata(axi_pcie3_0_M_AXI_WDATA),
        .m_axi_wlast(axi_pcie3_0_M_AXI_WLAST),
        .m_axi_wready(axi_pcie3_0_M_AXI_WREADY),
        .m_axi_wstrb(axi_pcie3_0_M_AXI_WSTRB),
        .m_axi_wvalid(axi_pcie3_0_M_AXI_WVALID),
        .msi_vector_num({GND_1,GND_1,GND_1,GND_1,GND_1}),
        .pci_exp_rxn(pci_exp_rxn_1),
        .pci_exp_rxp(pci_exp_rxp_1),
        .pci_exp_txn(axi_pcie3_0_pci_exp_txn),
        .pci_exp_txp(axi_pcie3_0_pci_exp_txp),
        .refclk(util_ds_buf_0_IBUF_OUT),
        .s_axi_ctl_araddr({GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1}),
        .s_axi_ctl_arvalid(GND_1),
        .s_axi_ctl_awaddr({GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1}),
        .s_axi_ctl_awvalid(GND_1),
        .s_axi_ctl_bready(GND_1),
        .s_axi_ctl_rready(GND_1),
        .s_axi_ctl_wdata({GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1,GND_1}),
        .s_axi_ctl_wstrb({GND_1,GND_1,GND_1,GND_1}),
        .s_axi_ctl_wvalid(GND_1),
        .sys_rst_n(pcie_perst_1),
        .user_link_up(axi_pcie3_0_user_link_up));
  ntps_top_axi_pcie3_0_axi_periph_1 axi_pcie3_0_axi_periph
       (.ACLK(axi_pcie3_0_axi_aclk),
        .ARESETN(rst_axi_pcie3_0_250M_interconnect_aresetn),
        .M00_ACLK(axi_pcie3_0_axi_aclk),
        .M00_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .M00_AXI_araddr(axi_pcie3_0_axi_periph_M00_AXI_ARADDR),
        .M00_AXI_arprot(axi_pcie3_0_axi_periph_M00_AXI_ARPROT),
        .M00_AXI_arready(axi_pcie3_0_axi_periph_M00_AXI_ARREADY),
        .M00_AXI_arvalid(axi_pcie3_0_axi_periph_M00_AXI_ARVALID),
        .M00_AXI_awaddr(axi_pcie3_0_axi_periph_M00_AXI_AWADDR),
        .M00_AXI_awprot(axi_pcie3_0_axi_periph_M00_AXI_AWPROT),
        .M00_AXI_awready(axi_pcie3_0_axi_periph_M00_AXI_AWREADY),
        .M00_AXI_awvalid(axi_pcie3_0_axi_periph_M00_AXI_AWVALID),
        .M00_AXI_bready(axi_pcie3_0_axi_periph_M00_AXI_BREADY),
        .M00_AXI_bresp(axi_pcie3_0_axi_periph_M00_AXI_BRESP),
        .M00_AXI_bvalid(axi_pcie3_0_axi_periph_M00_AXI_BVALID),
        .M00_AXI_rdata(axi_pcie3_0_axi_periph_M00_AXI_RDATA),
        .M00_AXI_rready(axi_pcie3_0_axi_periph_M00_AXI_RREADY),
        .M00_AXI_rresp(axi_pcie3_0_axi_periph_M00_AXI_RRESP),
        .M00_AXI_rvalid(axi_pcie3_0_axi_periph_M00_AXI_RVALID),
        .M00_AXI_wdata(axi_pcie3_0_axi_periph_M00_AXI_WDATA),
        .M00_AXI_wready(axi_pcie3_0_axi_periph_M00_AXI_WREADY),
        .M00_AXI_wstrb(axi_pcie3_0_axi_periph_M00_AXI_WSTRB),
        .M00_AXI_wvalid(axi_pcie3_0_axi_periph_M00_AXI_WVALID),
        .M01_ACLK(axi_pcie3_0_axi_aclk),
        .M01_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .M01_AXI_araddr(axi_pcie3_0_axi_periph_M01_AXI_ARADDR),
        .M01_AXI_arprot(axi_pcie3_0_axi_periph_M01_AXI_ARPROT),
        .M01_AXI_arready(axi_pcie3_0_axi_periph_M01_AXI_ARREADY),
        .M01_AXI_arvalid(axi_pcie3_0_axi_periph_M01_AXI_ARVALID),
        .M01_AXI_awaddr(axi_pcie3_0_axi_periph_M01_AXI_AWADDR),
        .M01_AXI_awprot(axi_pcie3_0_axi_periph_M01_AXI_AWPROT),
        .M01_AXI_awready(axi_pcie3_0_axi_periph_M01_AXI_AWREADY),
        .M01_AXI_awvalid(axi_pcie3_0_axi_periph_M01_AXI_AWVALID),
        .M01_AXI_bready(axi_pcie3_0_axi_periph_M01_AXI_BREADY),
        .M01_AXI_bresp(axi_pcie3_0_axi_periph_M01_AXI_BRESP),
        .M01_AXI_bvalid(axi_pcie3_0_axi_periph_M01_AXI_BVALID),
        .M01_AXI_rdata(axi_pcie3_0_axi_periph_M01_AXI_RDATA),
        .M01_AXI_rready(axi_pcie3_0_axi_periph_M01_AXI_RREADY),
        .M01_AXI_rresp(axi_pcie3_0_axi_periph_M01_AXI_RRESP),
        .M01_AXI_rvalid(axi_pcie3_0_axi_periph_M01_AXI_RVALID),
        .M01_AXI_wdata(axi_pcie3_0_axi_periph_M01_AXI_WDATA),
        .M01_AXI_wready(axi_pcie3_0_axi_periph_M01_AXI_WREADY),
        .M01_AXI_wstrb(axi_pcie3_0_axi_periph_M01_AXI_WSTRB),
        .M01_AXI_wvalid(axi_pcie3_0_axi_periph_M01_AXI_WVALID),
        .M02_ACLK(axi_pcie3_0_axi_aclk),
        .M02_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .M02_AXI_araddr(axi_pcie3_0_axi_periph_M02_AXI_ARADDR),
        .M02_AXI_arready(axi_pcie3_0_axi_periph_M02_AXI_ARREADY),
        .M02_AXI_arvalid(axi_pcie3_0_axi_periph_M02_AXI_ARVALID),
        .M02_AXI_awaddr(axi_pcie3_0_axi_periph_M02_AXI_AWADDR),
        .M02_AXI_awready(axi_pcie3_0_axi_periph_M02_AXI_AWREADY),
        .M02_AXI_awvalid(axi_pcie3_0_axi_periph_M02_AXI_AWVALID),
        .M02_AXI_bready(axi_pcie3_0_axi_periph_M02_AXI_BREADY),
        .M02_AXI_bresp(axi_pcie3_0_axi_periph_M02_AXI_BRESP),
        .M02_AXI_bvalid(axi_pcie3_0_axi_periph_M02_AXI_BVALID),
        .M02_AXI_rdata(axi_pcie3_0_axi_periph_M02_AXI_RDATA),
        .M02_AXI_rready(axi_pcie3_0_axi_periph_M02_AXI_RREADY),
        .M02_AXI_rresp(axi_pcie3_0_axi_periph_M02_AXI_RRESP),
        .M02_AXI_rvalid(axi_pcie3_0_axi_periph_M02_AXI_RVALID),
        .M02_AXI_wdata(axi_pcie3_0_axi_periph_M02_AXI_WDATA),
        .M02_AXI_wready(axi_pcie3_0_axi_periph_M02_AXI_WREADY),
        .M02_AXI_wstrb(axi_pcie3_0_axi_periph_M02_AXI_WSTRB),
        .M02_AXI_wvalid(axi_pcie3_0_axi_periph_M02_AXI_WVALID),
        .M03_ACLK(axi_pcie3_0_axi_aclk),
        .M03_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .M03_AXI_araddr(axi_pcie3_0_axi_periph_M03_AXI_ARADDR),
        .M03_AXI_arready(axi_pcie3_0_axi_periph_M03_AXI_ARREADY),
        .M03_AXI_arvalid(axi_pcie3_0_axi_periph_M03_AXI_ARVALID),
        .M03_AXI_awaddr(axi_pcie3_0_axi_periph_M03_AXI_AWADDR),
        .M03_AXI_awready(axi_pcie3_0_axi_periph_M03_AXI_AWREADY),
        .M03_AXI_awvalid(axi_pcie3_0_axi_periph_M03_AXI_AWVALID),
        .M03_AXI_bready(axi_pcie3_0_axi_periph_M03_AXI_BREADY),
        .M03_AXI_bresp(axi_pcie3_0_axi_periph_M03_AXI_BRESP),
        .M03_AXI_bvalid(axi_pcie3_0_axi_periph_M03_AXI_BVALID),
        .M03_AXI_rdata(axi_pcie3_0_axi_periph_M03_AXI_RDATA),
        .M03_AXI_rready(axi_pcie3_0_axi_periph_M03_AXI_RREADY),
        .M03_AXI_rresp(axi_pcie3_0_axi_periph_M03_AXI_RRESP),
        .M03_AXI_rvalid(axi_pcie3_0_axi_periph_M03_AXI_RVALID),
        .M03_AXI_wdata(axi_pcie3_0_axi_periph_M03_AXI_WDATA),
        .M03_AXI_wready(axi_pcie3_0_axi_periph_M03_AXI_WREADY),
        .M03_AXI_wstrb(axi_pcie3_0_axi_periph_M03_AXI_WSTRB),
        .M03_AXI_wvalid(axi_pcie3_0_axi_periph_M03_AXI_WVALID),
        .M04_ACLK(axi_pcie3_0_axi_aclk),
        .M04_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .M04_AXI_araddr(axi_pcie3_0_axi_periph_M04_AXI_ARADDR),
        .M04_AXI_arready(axi_pcie3_0_axi_periph_M04_AXI_ARREADY),
        .M04_AXI_arvalid(axi_pcie3_0_axi_periph_M04_AXI_ARVALID),
        .M04_AXI_awaddr(axi_pcie3_0_axi_periph_M04_AXI_AWADDR),
        .M04_AXI_awready(axi_pcie3_0_axi_periph_M04_AXI_AWREADY),
        .M04_AXI_awvalid(axi_pcie3_0_axi_periph_M04_AXI_AWVALID),
        .M04_AXI_bready(axi_pcie3_0_axi_periph_M04_AXI_BREADY),
        .M04_AXI_bresp(axi_pcie3_0_axi_periph_M04_AXI_BRESP),
        .M04_AXI_bvalid(axi_pcie3_0_axi_periph_M04_AXI_BVALID),
        .M04_AXI_rdata(axi_pcie3_0_axi_periph_M04_AXI_RDATA),
        .M04_AXI_rready(axi_pcie3_0_axi_periph_M04_AXI_RREADY),
        .M04_AXI_rresp(axi_pcie3_0_axi_periph_M04_AXI_RRESP),
        .M04_AXI_rvalid(axi_pcie3_0_axi_periph_M04_AXI_RVALID),
        .M04_AXI_wdata(axi_pcie3_0_axi_periph_M04_AXI_WDATA),
        .M04_AXI_wready(axi_pcie3_0_axi_periph_M04_AXI_WREADY),
        .M04_AXI_wstrb(axi_pcie3_0_axi_periph_M04_AXI_WSTRB),
        .M04_AXI_wvalid(axi_pcie3_0_axi_periph_M04_AXI_WVALID),
        .M05_ACLK(axi_pcie3_0_axi_aclk),
        .M05_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .M05_AXI_araddr(axi_pcie3_0_axi_periph_M05_AXI_ARADDR),
        .M05_AXI_arready(axi_pcie3_0_axi_periph_M05_AXI_ARREADY),
        .M05_AXI_arvalid(axi_pcie3_0_axi_periph_M05_AXI_ARVALID),
        .M05_AXI_awaddr(axi_pcie3_0_axi_periph_M05_AXI_AWADDR),
        .M05_AXI_awready(axi_pcie3_0_axi_periph_M05_AXI_AWREADY),
        .M05_AXI_awvalid(axi_pcie3_0_axi_periph_M05_AXI_AWVALID),
        .M05_AXI_bready(axi_pcie3_0_axi_periph_M05_AXI_BREADY),
        .M05_AXI_bresp(axi_pcie3_0_axi_periph_M05_AXI_BRESP),
        .M05_AXI_bvalid(axi_pcie3_0_axi_periph_M05_AXI_BVALID),
        .M05_AXI_rdata(axi_pcie3_0_axi_periph_M05_AXI_RDATA),
        .M05_AXI_rready(axi_pcie3_0_axi_periph_M05_AXI_RREADY),
        .M05_AXI_rresp(axi_pcie3_0_axi_periph_M05_AXI_RRESP),
        .M05_AXI_rvalid(axi_pcie3_0_axi_periph_M05_AXI_RVALID),
        .M05_AXI_wdata(axi_pcie3_0_axi_periph_M05_AXI_WDATA),
        .M05_AXI_wready(axi_pcie3_0_axi_periph_M05_AXI_WREADY),
        .M05_AXI_wstrb(axi_pcie3_0_axi_periph_M05_AXI_WSTRB),
        .M05_AXI_wvalid(axi_pcie3_0_axi_periph_M05_AXI_WVALID),
        .M06_ACLK(axi_pcie3_0_axi_aclk),
        .M06_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .M06_AXI_araddr(axi_pcie3_0_axi_periph_M06_AXI_ARADDR),
        .M06_AXI_arready(axi_pcie3_0_axi_periph_M06_AXI_ARREADY),
        .M06_AXI_arvalid(axi_pcie3_0_axi_periph_M06_AXI_ARVALID),
        .M06_AXI_awaddr(axi_pcie3_0_axi_periph_M06_AXI_AWADDR),
        .M06_AXI_awready(axi_pcie3_0_axi_periph_M06_AXI_AWREADY),
        .M06_AXI_awvalid(axi_pcie3_0_axi_periph_M06_AXI_AWVALID),
        .M06_AXI_bready(axi_pcie3_0_axi_periph_M06_AXI_BREADY),
        .M06_AXI_bresp(axi_pcie3_0_axi_periph_M06_AXI_BRESP),
        .M06_AXI_bvalid(axi_pcie3_0_axi_periph_M06_AXI_BVALID),
        .M06_AXI_rdata(axi_pcie3_0_axi_periph_M06_AXI_RDATA),
        .M06_AXI_rready(axi_pcie3_0_axi_periph_M06_AXI_RREADY),
        .M06_AXI_rresp(axi_pcie3_0_axi_periph_M06_AXI_RRESP),
        .M06_AXI_rvalid(axi_pcie3_0_axi_periph_M06_AXI_RVALID),
        .M06_AXI_wdata(axi_pcie3_0_axi_periph_M06_AXI_WDATA),
        .M06_AXI_wready(axi_pcie3_0_axi_periph_M06_AXI_WREADY),
        .M06_AXI_wstrb(axi_pcie3_0_axi_periph_M06_AXI_WSTRB),
        .M06_AXI_wvalid(axi_pcie3_0_axi_periph_M06_AXI_WVALID),
        .M07_ACLK(axi_pcie3_0_axi_aclk),
        .M07_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .M07_AXI_araddr(axi_pcie3_0_axi_periph_M07_AXI_ARADDR),
        .M07_AXI_arready(axi_pcie3_0_axi_periph_M07_AXI_ARREADY),
        .M07_AXI_arvalid(axi_pcie3_0_axi_periph_M07_AXI_ARVALID),
        .M07_AXI_awaddr(axi_pcie3_0_axi_periph_M07_AXI_AWADDR),
        .M07_AXI_awready(axi_pcie3_0_axi_periph_M07_AXI_AWREADY),
        .M07_AXI_awvalid(axi_pcie3_0_axi_periph_M07_AXI_AWVALID),
        .M07_AXI_bready(axi_pcie3_0_axi_periph_M07_AXI_BREADY),
        .M07_AXI_bresp(axi_pcie3_0_axi_periph_M07_AXI_BRESP),
        .M07_AXI_bvalid(axi_pcie3_0_axi_periph_M07_AXI_BVALID),
        .M07_AXI_rdata(axi_pcie3_0_axi_periph_M07_AXI_RDATA),
        .M07_AXI_rready(axi_pcie3_0_axi_periph_M07_AXI_RREADY),
        .M07_AXI_rresp(axi_pcie3_0_axi_periph_M07_AXI_RRESP),
        .M07_AXI_rvalid(axi_pcie3_0_axi_periph_M07_AXI_RVALID),
        .M07_AXI_wdata(axi_pcie3_0_axi_periph_M07_AXI_WDATA),
        .M07_AXI_wready(axi_pcie3_0_axi_periph_M07_AXI_WREADY),
        .M07_AXI_wstrb(axi_pcie3_0_axi_periph_M07_AXI_WSTRB),
        .M07_AXI_wvalid(axi_pcie3_0_axi_periph_M07_AXI_WVALID),
        .M08_ACLK(axi_pcie3_0_axi_aclk),
        .M08_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .M08_AXI_araddr(axi_pcie3_0_axi_periph_M08_AXI_ARADDR),
        .M08_AXI_arprot(axi_pcie3_0_axi_periph_M08_AXI_ARPROT),
        .M08_AXI_arready(axi_pcie3_0_axi_periph_M08_AXI_ARREADY),
        .M08_AXI_arvalid(axi_pcie3_0_axi_periph_M08_AXI_ARVALID),
        .M08_AXI_awaddr(axi_pcie3_0_axi_periph_M08_AXI_AWADDR),
        .M08_AXI_awprot(axi_pcie3_0_axi_periph_M08_AXI_AWPROT),
        .M08_AXI_awready(axi_pcie3_0_axi_periph_M08_AXI_AWREADY),
        .M08_AXI_awvalid(axi_pcie3_0_axi_periph_M08_AXI_AWVALID),
        .M08_AXI_bready(axi_pcie3_0_axi_periph_M08_AXI_BREADY),
        .M08_AXI_bresp(axi_pcie3_0_axi_periph_M08_AXI_BRESP),
        .M08_AXI_bvalid(axi_pcie3_0_axi_periph_M08_AXI_BVALID),
        .M08_AXI_rdata(axi_pcie3_0_axi_periph_M08_AXI_RDATA),
        .M08_AXI_rready(axi_pcie3_0_axi_periph_M08_AXI_RREADY),
        .M08_AXI_rresp(axi_pcie3_0_axi_periph_M08_AXI_RRESP),
        .M08_AXI_rvalid(axi_pcie3_0_axi_periph_M08_AXI_RVALID),
        .M08_AXI_wdata(axi_pcie3_0_axi_periph_M08_AXI_WDATA),
        .M08_AXI_wready(axi_pcie3_0_axi_periph_M08_AXI_WREADY),
        .M08_AXI_wstrb(axi_pcie3_0_axi_periph_M08_AXI_WSTRB),
        .M08_AXI_wvalid(axi_pcie3_0_axi_periph_M08_AXI_WVALID),
        .M09_ACLK(axi_pcie3_0_axi_aclk),
        .M09_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .M09_AXI_araddr(axi_pcie3_0_axi_periph_M09_AXI_ARADDR),
        .M09_AXI_arprot(axi_pcie3_0_axi_periph_M09_AXI_ARPROT),
        .M09_AXI_arready(axi_pcie3_0_axi_periph_M09_AXI_ARREADY),
        .M09_AXI_arvalid(axi_pcie3_0_axi_periph_M09_AXI_ARVALID),
        .M09_AXI_awaddr(axi_pcie3_0_axi_periph_M09_AXI_AWADDR),
        .M09_AXI_awprot(axi_pcie3_0_axi_periph_M09_AXI_AWPROT),
        .M09_AXI_awready(axi_pcie3_0_axi_periph_M09_AXI_AWREADY),
        .M09_AXI_awvalid(axi_pcie3_0_axi_periph_M09_AXI_AWVALID),
        .M09_AXI_bready(axi_pcie3_0_axi_periph_M09_AXI_BREADY),
        .M09_AXI_bresp(axi_pcie3_0_axi_periph_M09_AXI_BRESP),
        .M09_AXI_bvalid(axi_pcie3_0_axi_periph_M09_AXI_BVALID),
        .M09_AXI_rdata(axi_pcie3_0_axi_periph_M09_AXI_RDATA),
        .M09_AXI_rready(axi_pcie3_0_axi_periph_M09_AXI_RREADY),
        .M09_AXI_rresp(axi_pcie3_0_axi_periph_M09_AXI_RRESP),
        .M09_AXI_rvalid(axi_pcie3_0_axi_periph_M09_AXI_RVALID),
        .M09_AXI_wdata(axi_pcie3_0_axi_periph_M09_AXI_WDATA),
        .M09_AXI_wready(axi_pcie3_0_axi_periph_M09_AXI_WREADY),
        .M09_AXI_wstrb(axi_pcie3_0_axi_periph_M09_AXI_WSTRB),
        .M09_AXI_wvalid(axi_pcie3_0_axi_periph_M09_AXI_WVALID),
        .M10_ACLK(axi_pcie3_0_axi_aclk),
        .M10_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .M10_AXI_araddr(axi_pcie3_0_axi_periph_M10_AXI_ARADDR),
        .M10_AXI_arprot(axi_pcie3_0_axi_periph_M10_AXI_ARPROT),
        .M10_AXI_arready(axi_pcie3_0_axi_periph_M10_AXI_ARREADY),
        .M10_AXI_arvalid(axi_pcie3_0_axi_periph_M10_AXI_ARVALID),
        .M10_AXI_awaddr(axi_pcie3_0_axi_periph_M10_AXI_AWADDR),
        .M10_AXI_awprot(axi_pcie3_0_axi_periph_M10_AXI_AWPROT),
        .M10_AXI_awready(axi_pcie3_0_axi_periph_M10_AXI_AWREADY),
        .M10_AXI_awvalid(axi_pcie3_0_axi_periph_M10_AXI_AWVALID),
        .M10_AXI_bready(axi_pcie3_0_axi_periph_M10_AXI_BREADY),
        .M10_AXI_bresp(axi_pcie3_0_axi_periph_M10_AXI_BRESP),
        .M10_AXI_bvalid(axi_pcie3_0_axi_periph_M10_AXI_BVALID),
        .M10_AXI_rdata(axi_pcie3_0_axi_periph_M10_AXI_RDATA),
        .M10_AXI_rready(axi_pcie3_0_axi_periph_M10_AXI_RREADY),
        .M10_AXI_rresp(axi_pcie3_0_axi_periph_M10_AXI_RRESP),
        .M10_AXI_rvalid(axi_pcie3_0_axi_periph_M10_AXI_RVALID),
        .M10_AXI_wdata(axi_pcie3_0_axi_periph_M10_AXI_WDATA),
        .M10_AXI_wready(axi_pcie3_0_axi_periph_M10_AXI_WREADY),
        .M10_AXI_wstrb(axi_pcie3_0_axi_periph_M10_AXI_WSTRB),
        .M10_AXI_wvalid(axi_pcie3_0_axi_periph_M10_AXI_WVALID),
        .M11_ACLK(axi_pcie3_0_axi_aclk),
        .M11_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .M11_AXI_araddr(axi_pcie3_0_axi_periph_M11_AXI_ARADDR),
        .M11_AXI_arprot(axi_pcie3_0_axi_periph_M11_AXI_ARPROT),
        .M11_AXI_arready(axi_pcie3_0_axi_periph_M11_AXI_ARREADY),
        .M11_AXI_arvalid(axi_pcie3_0_axi_periph_M11_AXI_ARVALID),
        .M11_AXI_awaddr(axi_pcie3_0_axi_periph_M11_AXI_AWADDR),
        .M11_AXI_awprot(axi_pcie3_0_axi_periph_M11_AXI_AWPROT),
        .M11_AXI_awready(axi_pcie3_0_axi_periph_M11_AXI_AWREADY),
        .M11_AXI_awvalid(axi_pcie3_0_axi_periph_M11_AXI_AWVALID),
        .M11_AXI_bready(axi_pcie3_0_axi_periph_M11_AXI_BREADY),
        .M11_AXI_bresp(axi_pcie3_0_axi_periph_M11_AXI_BRESP),
        .M11_AXI_bvalid(axi_pcie3_0_axi_periph_M11_AXI_BVALID),
        .M11_AXI_rdata(axi_pcie3_0_axi_periph_M11_AXI_RDATA),
        .M11_AXI_rready(axi_pcie3_0_axi_periph_M11_AXI_RREADY),
        .M11_AXI_rresp(axi_pcie3_0_axi_periph_M11_AXI_RRESP),
        .M11_AXI_rvalid(axi_pcie3_0_axi_periph_M11_AXI_RVALID),
        .M11_AXI_wdata(axi_pcie3_0_axi_periph_M11_AXI_WDATA),
        .M11_AXI_wready(axi_pcie3_0_axi_periph_M11_AXI_WREADY),
        .M11_AXI_wstrb(axi_pcie3_0_axi_periph_M11_AXI_WSTRB),
        .M11_AXI_wvalid(axi_pcie3_0_axi_periph_M11_AXI_WVALID),
        .S00_ACLK(axi_pcie3_0_axi_aclk),
        .S00_ARESETN(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .S00_AXI_araddr(axi_pcie3_0_M_AXI_ARADDR),
        .S00_AXI_arburst(axi_pcie3_0_M_AXI_ARBURST),
        .S00_AXI_arcache(axi_pcie3_0_M_AXI_ARCACHE),
        .S00_AXI_arid(axi_pcie3_0_M_AXI_ARID),
        .S00_AXI_arlen(axi_pcie3_0_M_AXI_ARLEN),
        .S00_AXI_arlock(axi_pcie3_0_M_AXI_ARLOCK),
        .S00_AXI_arprot(axi_pcie3_0_M_AXI_ARPROT),
        .S00_AXI_arready(axi_pcie3_0_M_AXI_ARREADY),
        .S00_AXI_arsize(axi_pcie3_0_M_AXI_ARSIZE),
        .S00_AXI_arvalid(axi_pcie3_0_M_AXI_ARVALID),
        .S00_AXI_awaddr(axi_pcie3_0_M_AXI_AWADDR),
        .S00_AXI_awburst(axi_pcie3_0_M_AXI_AWBURST),
        .S00_AXI_awcache(axi_pcie3_0_M_AXI_AWCACHE),
        .S00_AXI_awid(axi_pcie3_0_M_AXI_AWID),
        .S00_AXI_awlen(axi_pcie3_0_M_AXI_AWLEN),
        .S00_AXI_awlock(axi_pcie3_0_M_AXI_AWLOCK),
        .S00_AXI_awprot(axi_pcie3_0_M_AXI_AWPROT),
        .S00_AXI_awready(axi_pcie3_0_M_AXI_AWREADY),
        .S00_AXI_awsize(axi_pcie3_0_M_AXI_AWSIZE),
        .S00_AXI_awvalid(axi_pcie3_0_M_AXI_AWVALID),
        .S00_AXI_bid(axi_pcie3_0_M_AXI_BID),
        .S00_AXI_bready(axi_pcie3_0_M_AXI_BREADY),
        .S00_AXI_bresp(axi_pcie3_0_M_AXI_BRESP),
        .S00_AXI_bvalid(axi_pcie3_0_M_AXI_BVALID),
        .S00_AXI_rdata(axi_pcie3_0_M_AXI_RDATA),
        .S00_AXI_rid(axi_pcie3_0_M_AXI_RID),
        .S00_AXI_rlast(axi_pcie3_0_M_AXI_RLAST),
        .S00_AXI_rready(axi_pcie3_0_M_AXI_RREADY),
        .S00_AXI_rresp(axi_pcie3_0_M_AXI_RRESP),
        .S00_AXI_rvalid(axi_pcie3_0_M_AXI_RVALID),
        .S00_AXI_wdata(axi_pcie3_0_M_AXI_WDATA),
        .S00_AXI_wlast(axi_pcie3_0_M_AXI_WLAST),
        .S00_AXI_wready(axi_pcie3_0_M_AXI_WREADY),
        .S00_AXI_wstrb(axi_pcie3_0_M_AXI_WSTRB),
        .S00_AXI_wvalid(axi_pcie3_0_M_AXI_WVALID));
  ntps_top_clk50_gen_0_0 clk50_gen_0
       (.clk200(util_ds_buf_1_IBUF_OUT),
        .clk50(clk50_gen_0_clk50));
  ntps_top_clock_control_0_0 clock_control_0
       (.clk50(clk50_gen_0_clk50),
        .i2c_clk(i2c_clk),
        .i2c_data(i2c_data),
        .i2c_mux_rst_n(clock_control_0_i2c_mux_rst_n),
        .rst(reset_1),
        .si5324_rst_n(clock_control_0_si5324_rst_n));
  ntps_top_keymem_top_0_0 keymem_top_0
       (.key(keymem_top_0_key),
        .key_ack(keymem_top_0_key_ack),
        .key_clk(network_path_shared_0_clk156),
        .key_id(network_path_shared_0_key_id),
        .key_req(network_path_shared_0_key_req),
        .s_axi_araddr(axi_pcie3_0_axi_periph_M08_AXI_ARADDR),
        .s_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .s_axi_arprot(axi_pcie3_0_axi_periph_M08_AXI_ARPROT),
        .s_axi_arready(axi_pcie3_0_axi_periph_M08_AXI_ARREADY),
        .s_axi_arvalid(axi_pcie3_0_axi_periph_M08_AXI_ARVALID),
        .s_axi_awaddr(axi_pcie3_0_axi_periph_M08_AXI_AWADDR),
        .s_axi_awprot(axi_pcie3_0_axi_periph_M08_AXI_AWPROT),
        .s_axi_awready(axi_pcie3_0_axi_periph_M08_AXI_AWREADY),
        .s_axi_awvalid(axi_pcie3_0_axi_periph_M08_AXI_AWVALID),
        .s_axi_bready(axi_pcie3_0_axi_periph_M08_AXI_BREADY),
        .s_axi_bresp(axi_pcie3_0_axi_periph_M08_AXI_BRESP),
        .s_axi_bvalid(axi_pcie3_0_axi_periph_M08_AXI_BVALID),
        .s_axi_clk(axi_pcie3_0_axi_aclk),
        .s_axi_rdata(axi_pcie3_0_axi_periph_M08_AXI_RDATA),
        .s_axi_rready(axi_pcie3_0_axi_periph_M08_AXI_RREADY),
        .s_axi_rresp(axi_pcie3_0_axi_periph_M08_AXI_RRESP),
        .s_axi_rvalid(axi_pcie3_0_axi_periph_M08_AXI_RVALID),
        .s_axi_wdata(axi_pcie3_0_axi_periph_M08_AXI_WDATA),
        .s_axi_wready(axi_pcie3_0_axi_periph_M08_AXI_WREADY),
        .s_axi_wstrb(axi_pcie3_0_axi_periph_M08_AXI_WSTRB),
        .s_axi_wvalid(axi_pcie3_0_axi_periph_M08_AXI_WVALID));
  ntps_top_keymem_top_0_1 keymem_top_1
       (.key(keymem_top_1_key),
        .key_ack(keymem_top_1_key_ack),
        .key_clk(network_path_shared_0_clk156),
        .key_id(network_path_1_key_id),
        .key_req(network_path_1_key_req),
        .s_axi_araddr(axi_pcie3_0_axi_periph_M09_AXI_ARADDR),
        .s_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .s_axi_arprot(axi_pcie3_0_axi_periph_M09_AXI_ARPROT),
        .s_axi_arready(axi_pcie3_0_axi_periph_M09_AXI_ARREADY),
        .s_axi_arvalid(axi_pcie3_0_axi_periph_M09_AXI_ARVALID),
        .s_axi_awaddr(axi_pcie3_0_axi_periph_M09_AXI_AWADDR),
        .s_axi_awprot(axi_pcie3_0_axi_periph_M09_AXI_AWPROT),
        .s_axi_awready(axi_pcie3_0_axi_periph_M09_AXI_AWREADY),
        .s_axi_awvalid(axi_pcie3_0_axi_periph_M09_AXI_AWVALID),
        .s_axi_bready(axi_pcie3_0_axi_periph_M09_AXI_BREADY),
        .s_axi_bresp(axi_pcie3_0_axi_periph_M09_AXI_BRESP),
        .s_axi_bvalid(axi_pcie3_0_axi_periph_M09_AXI_BVALID),
        .s_axi_clk(axi_pcie3_0_axi_aclk),
        .s_axi_rdata(axi_pcie3_0_axi_periph_M09_AXI_RDATA),
        .s_axi_rready(axi_pcie3_0_axi_periph_M09_AXI_RREADY),
        .s_axi_rresp(axi_pcie3_0_axi_periph_M09_AXI_RRESP),
        .s_axi_rvalid(axi_pcie3_0_axi_periph_M09_AXI_RVALID),
        .s_axi_wdata(axi_pcie3_0_axi_periph_M09_AXI_WDATA),
        .s_axi_wready(axi_pcie3_0_axi_periph_M09_AXI_WREADY),
        .s_axi_wstrb(axi_pcie3_0_axi_periph_M09_AXI_WSTRB),
        .s_axi_wvalid(axi_pcie3_0_axi_periph_M09_AXI_WVALID));
  ntps_top_keymem_top_0_2 keymem_top_2
       (.key(keymem_top_2_key),
        .key_ack(keymem_top_2_key_ack),
        .key_clk(network_path_shared_0_clk156),
        .key_id(network_path_2_key_id),
        .key_req(network_path_2_key_req),
        .s_axi_araddr(axi_pcie3_0_axi_periph_M10_AXI_ARADDR),
        .s_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .s_axi_arprot(axi_pcie3_0_axi_periph_M10_AXI_ARPROT),
        .s_axi_arready(axi_pcie3_0_axi_periph_M10_AXI_ARREADY),
        .s_axi_arvalid(axi_pcie3_0_axi_periph_M10_AXI_ARVALID),
        .s_axi_awaddr(axi_pcie3_0_axi_periph_M10_AXI_AWADDR),
        .s_axi_awprot(axi_pcie3_0_axi_periph_M10_AXI_AWPROT),
        .s_axi_awready(axi_pcie3_0_axi_periph_M10_AXI_AWREADY),
        .s_axi_awvalid(axi_pcie3_0_axi_periph_M10_AXI_AWVALID),
        .s_axi_bready(axi_pcie3_0_axi_periph_M10_AXI_BREADY),
        .s_axi_bresp(axi_pcie3_0_axi_periph_M10_AXI_BRESP),
        .s_axi_bvalid(axi_pcie3_0_axi_periph_M10_AXI_BVALID),
        .s_axi_clk(axi_pcie3_0_axi_aclk),
        .s_axi_rdata(axi_pcie3_0_axi_periph_M10_AXI_RDATA),
        .s_axi_rready(axi_pcie3_0_axi_periph_M10_AXI_RREADY),
        .s_axi_rresp(axi_pcie3_0_axi_periph_M10_AXI_RRESP),
        .s_axi_rvalid(axi_pcie3_0_axi_periph_M10_AXI_RVALID),
        .s_axi_wdata(axi_pcie3_0_axi_periph_M10_AXI_WDATA),
        .s_axi_wready(axi_pcie3_0_axi_periph_M10_AXI_WREADY),
        .s_axi_wstrb(axi_pcie3_0_axi_periph_M10_AXI_WSTRB),
        .s_axi_wvalid(axi_pcie3_0_axi_periph_M10_AXI_WVALID));
  ntps_top_keymem_top_0_3 keymem_top_3
       (.key(keymem_top_3_key),
        .key_ack(keymem_top_3_key_ack),
        .key_clk(network_path_shared_0_clk156),
        .key_id(network_path_3_key_id),
        .key_req(network_path_3_key_req),
        .s_axi_araddr(axi_pcie3_0_axi_periph_M11_AXI_ARADDR),
        .s_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .s_axi_arprot(axi_pcie3_0_axi_periph_M11_AXI_ARPROT),
        .s_axi_arready(axi_pcie3_0_axi_periph_M11_AXI_ARREADY),
        .s_axi_arvalid(axi_pcie3_0_axi_periph_M11_AXI_ARVALID),
        .s_axi_awaddr(axi_pcie3_0_axi_periph_M11_AXI_AWADDR),
        .s_axi_awprot(axi_pcie3_0_axi_periph_M11_AXI_AWPROT),
        .s_axi_awready(axi_pcie3_0_axi_periph_M11_AXI_AWREADY),
        .s_axi_awvalid(axi_pcie3_0_axi_periph_M11_AXI_AWVALID),
        .s_axi_bready(axi_pcie3_0_axi_periph_M11_AXI_BREADY),
        .s_axi_bresp(axi_pcie3_0_axi_periph_M11_AXI_BRESP),
        .s_axi_bvalid(axi_pcie3_0_axi_periph_M11_AXI_BVALID),
        .s_axi_clk(axi_pcie3_0_axi_aclk),
        .s_axi_rdata(axi_pcie3_0_axi_periph_M11_AXI_RDATA),
        .s_axi_rready(axi_pcie3_0_axi_periph_M11_AXI_RREADY),
        .s_axi_rresp(axi_pcie3_0_axi_periph_M11_AXI_RRESP),
        .s_axi_rvalid(axi_pcie3_0_axi_periph_M11_AXI_RVALID),
        .s_axi_wdata(axi_pcie3_0_axi_periph_M11_AXI_WDATA),
        .s_axi_wready(axi_pcie3_0_axi_periph_M11_AXI_WREADY),
        .s_axi_wstrb(axi_pcie3_0_axi_periph_M11_AXI_WSTRB),
        .s_axi_wvalid(axi_pcie3_0_axi_periph_M11_AXI_WVALID));
  ntps_top_mdio_mux_0_0 mdio_mux_0
       (.mdio_out(mdio_mux_0_mdio_out),
        .mdio_out_0(network_path_shared_0_mdio_out),
        .mdio_out_1(network_path_1_mdio_out),
        .mdio_out_2(network_path_2_mdio_out),
        .mdio_out_3(network_path_3_mdio_out),
        .mdio_tri_0(network_path_shared_0_mdio_tri),
        .mdio_tri_1(network_path_1_mdio_tri),
        .mdio_tri_2(network_path_2_mdio_tri),
        .mdio_tri_3(network_path_3_mdio_tri));
  ntps_top_network_path_0_0 network_path_1
       (.areset_clk156(network_path_shared_0_areset_clk156),
        .clk156(network_path_shared_0_clk156),
        .gtrxreset(network_path_shared_0_gtrxreset),
        .gttxreset(network_path_shared_0_gttxreset),
        .key(keymem_top_1_key),
        .key_ack(keymem_top_1_key_ack),
        .key_id(network_path_1_key_id),
        .key_req(network_path_1_key_req),
        .mdc(axi_ethernetlite_0_phy_mdc),
        .mdio_in(axi_ethernetlite_0_phy_mdio_o),
        .mdio_out(network_path_1_mdio_out),
        .mdio_tri(network_path_1_mdio_tri),
        .module_detect_n(sfp_module_detect1_n_1),
        .ntp_time_a(ntp_clock_topA_NTP_TIME),
        .ntp_time_b(ntp_clock_topB_NTP_TIME),
        .ntp_time_upd_a(ntp_clock_topA_NTP_TIME_UPD),
        .ntp_time_upd_b(ntp_clock_topB_NTP_TIME_UPD),
        .qplllock(network_path_shared_0_qplllock),
        .qplloutclk(network_path_shared_0_qplloutclk),
        .qplloutrefclk(network_path_shared_0_qplloutrefclk),
        .reset_counter_done(network_path_shared_0_reset_counter_done),
        .s_axi_araddr(axi_pcie3_0_axi_periph_M04_AXI_ARADDR),
        .s_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .s_axi_arready(axi_pcie3_0_axi_periph_M04_AXI_ARREADY),
        .s_axi_arvalid(axi_pcie3_0_axi_periph_M04_AXI_ARVALID),
        .s_axi_awaddr(axi_pcie3_0_axi_periph_M04_AXI_AWADDR),
        .s_axi_awready(axi_pcie3_0_axi_periph_M04_AXI_AWREADY),
        .s_axi_awvalid(axi_pcie3_0_axi_periph_M04_AXI_AWVALID),
        .s_axi_bready(axi_pcie3_0_axi_periph_M04_AXI_BREADY),
        .s_axi_bresp(axi_pcie3_0_axi_periph_M04_AXI_BRESP),
        .s_axi_bvalid(axi_pcie3_0_axi_periph_M04_AXI_BVALID),
        .s_axi_clk(axi_pcie3_0_axi_aclk),
        .s_axi_rdata(axi_pcie3_0_axi_periph_M04_AXI_RDATA),
        .s_axi_rready(axi_pcie3_0_axi_periph_M04_AXI_RREADY),
        .s_axi_rresp(axi_pcie3_0_axi_periph_M04_AXI_RRESP),
        .s_axi_rvalid(axi_pcie3_0_axi_periph_M04_AXI_RVALID),
        .s_axi_wdata(axi_pcie3_0_axi_periph_M04_AXI_WDATA),
        .s_axi_wready(axi_pcie3_0_axi_periph_M04_AXI_WREADY),
        .s_axi_wstrb(axi_pcie3_0_axi_periph_M04_AXI_WSTRB),
        .s_axi_wvalid(axi_pcie3_0_axi_periph_M04_AXI_WVALID),
        .signal_lost(sfp_signal_detect1_1),
        .sim_speedup_control(xlconstant_2_dout[0]),
        .sys_reset(reset_1),
        .tx_disable(network_path_1_tx_disable),
        .tx_fault(sfp_tx_fault1_1),
        .txuserrdy(network_path_shared_0_txuserrdy),
        .txusrclk(network_path_shared_0_txusrclk),
        .txusrclk2(network_path_shared_0_txusrclk2),
        .xphy_rxn(xphy1_rxn_1),
        .xphy_rxp(xphy1_rxp_1),
        .xphy_txn(network_path_1_xphy_txn),
        .xphy_txp(network_path_1_xphy_txp));
  ntps_top_network_path_1_0 network_path_2
       (.areset_clk156(network_path_shared_0_areset_clk156),
        .clk156(network_path_shared_0_clk156),
        .gtrxreset(network_path_shared_0_gtrxreset),
        .gttxreset(network_path_shared_0_gttxreset),
        .key(keymem_top_2_key),
        .key_ack(keymem_top_2_key_ack),
        .key_id(network_path_2_key_id),
        .key_req(network_path_2_key_req),
        .mdc(axi_ethernetlite_0_phy_mdc),
        .mdio_in(axi_ethernetlite_0_phy_mdio_o),
        .mdio_out(network_path_2_mdio_out),
        .mdio_tri(network_path_2_mdio_tri),
        .module_detect_n(sfp_module_detect2_n_1),
        .ntp_time_a(ntp_clock_topA_NTP_TIME),
        .ntp_time_b(ntp_clock_topB_NTP_TIME),
        .ntp_time_upd_a(ntp_clock_topA_NTP_TIME_UPD),
        .ntp_time_upd_b(ntp_clock_topB_NTP_TIME_UPD),
        .qplllock(network_path_shared_0_qplllock),
        .qplloutclk(network_path_shared_0_qplloutclk),
        .qplloutrefclk(network_path_shared_0_qplloutrefclk),
        .reset_counter_done(network_path_shared_0_reset_counter_done),
        .s_axi_araddr(axi_pcie3_0_axi_periph_M05_AXI_ARADDR),
        .s_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .s_axi_arready(axi_pcie3_0_axi_periph_M05_AXI_ARREADY),
        .s_axi_arvalid(axi_pcie3_0_axi_periph_M05_AXI_ARVALID),
        .s_axi_awaddr(axi_pcie3_0_axi_periph_M05_AXI_AWADDR),
        .s_axi_awready(axi_pcie3_0_axi_periph_M05_AXI_AWREADY),
        .s_axi_awvalid(axi_pcie3_0_axi_periph_M05_AXI_AWVALID),
        .s_axi_bready(axi_pcie3_0_axi_periph_M05_AXI_BREADY),
        .s_axi_bresp(axi_pcie3_0_axi_periph_M05_AXI_BRESP),
        .s_axi_bvalid(axi_pcie3_0_axi_periph_M05_AXI_BVALID),
        .s_axi_clk(axi_pcie3_0_axi_aclk),
        .s_axi_rdata(axi_pcie3_0_axi_periph_M05_AXI_RDATA),
        .s_axi_rready(axi_pcie3_0_axi_periph_M05_AXI_RREADY),
        .s_axi_rresp(axi_pcie3_0_axi_periph_M05_AXI_RRESP),
        .s_axi_rvalid(axi_pcie3_0_axi_periph_M05_AXI_RVALID),
        .s_axi_wdata(axi_pcie3_0_axi_periph_M05_AXI_WDATA),
        .s_axi_wready(axi_pcie3_0_axi_periph_M05_AXI_WREADY),
        .s_axi_wstrb(axi_pcie3_0_axi_periph_M05_AXI_WSTRB),
        .s_axi_wvalid(axi_pcie3_0_axi_periph_M05_AXI_WVALID),
        .signal_lost(sfp_signal_detect2_1),
        .sim_speedup_control(xlconstant_2_dout[0]),
        .sys_reset(reset_1),
        .tx_disable(network_path_2_tx_disable),
        .tx_fault(sfp_tx_fault2_1),
        .txuserrdy(network_path_shared_0_txuserrdy),
        .txusrclk(network_path_shared_0_txusrclk),
        .txusrclk2(network_path_shared_0_txusrclk2),
        .xphy_rxn(xphy2_rxn_1),
        .xphy_rxp(xphy2_rxp_1),
        .xphy_txn(network_path_2_xphy_txn),
        .xphy_txp(network_path_2_xphy_txp));
  ntps_top_network_path_1_1 network_path_3
       (.areset_clk156(network_path_shared_0_areset_clk156),
        .clk156(network_path_shared_0_clk156),
        .gtrxreset(network_path_shared_0_gtrxreset),
        .gttxreset(network_path_shared_0_gttxreset),
        .key(keymem_top_3_key),
        .key_ack(keymem_top_3_key_ack),
        .key_id(network_path_3_key_id),
        .key_req(network_path_3_key_req),
        .mdc(axi_ethernetlite_0_phy_mdc),
        .mdio_in(axi_ethernetlite_0_phy_mdio_o),
        .mdio_out(network_path_3_mdio_out),
        .mdio_tri(network_path_3_mdio_tri),
        .module_detect_n(sfp_module_detect3_n_1),
        .ntp_time_a(ntp_clock_topA_NTP_TIME),
        .ntp_time_b(ntp_clock_topB_NTP_TIME),
        .ntp_time_upd_a(ntp_clock_topA_NTP_TIME_UPD),
        .ntp_time_upd_b(ntp_clock_topB_NTP_TIME_UPD),
        .qplllock(network_path_shared_0_qplllock),
        .qplloutclk(network_path_shared_0_qplloutclk),
        .qplloutrefclk(network_path_shared_0_qplloutrefclk),
        .reset_counter_done(network_path_shared_0_reset_counter_done),
        .s_axi_araddr(axi_pcie3_0_axi_periph_M06_AXI_ARADDR),
        .s_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .s_axi_arready(axi_pcie3_0_axi_periph_M06_AXI_ARREADY),
        .s_axi_arvalid(axi_pcie3_0_axi_periph_M06_AXI_ARVALID),
        .s_axi_awaddr(axi_pcie3_0_axi_periph_M06_AXI_AWADDR),
        .s_axi_awready(axi_pcie3_0_axi_periph_M06_AXI_AWREADY),
        .s_axi_awvalid(axi_pcie3_0_axi_periph_M06_AXI_AWVALID),
        .s_axi_bready(axi_pcie3_0_axi_periph_M06_AXI_BREADY),
        .s_axi_bresp(axi_pcie3_0_axi_periph_M06_AXI_BRESP),
        .s_axi_bvalid(axi_pcie3_0_axi_periph_M06_AXI_BVALID),
        .s_axi_clk(axi_pcie3_0_axi_aclk),
        .s_axi_rdata(axi_pcie3_0_axi_periph_M06_AXI_RDATA),
        .s_axi_rready(axi_pcie3_0_axi_periph_M06_AXI_RREADY),
        .s_axi_rresp(axi_pcie3_0_axi_periph_M06_AXI_RRESP),
        .s_axi_rvalid(axi_pcie3_0_axi_periph_M06_AXI_RVALID),
        .s_axi_wdata(axi_pcie3_0_axi_periph_M06_AXI_WDATA),
        .s_axi_wready(axi_pcie3_0_axi_periph_M06_AXI_WREADY),
        .s_axi_wstrb(axi_pcie3_0_axi_periph_M06_AXI_WSTRB),
        .s_axi_wvalid(axi_pcie3_0_axi_periph_M06_AXI_WVALID),
        .signal_lost(sfp_signal_detect3_1),
        .sim_speedup_control(xlconstant_2_dout[0]),
        .sys_reset(reset_1),
        .tx_disable(network_path_3_tx_disable),
        .tx_fault(sfp_tx_fault3_1),
        .txuserrdy(network_path_shared_0_txuserrdy),
        .txusrclk(network_path_shared_0_txusrclk),
        .txusrclk2(network_path_shared_0_txusrclk2),
        .xphy_rxn(xphy3_rxn_1),
        .xphy_rxp(xphy3_rxp_1),
        .xphy_txn(network_path_3_xphy_txn),
        .xphy_txp(network_path_3_xphy_txp));
  ntps_top_network_path_shared_0_2 network_path_shared_0
       (.areset_clk156(network_path_shared_0_areset_clk156),
        .clk156(network_path_shared_0_clk156),
        .gtrxreset(network_path_shared_0_gtrxreset),
        .gttxreset(network_path_shared_0_gttxreset),
        .key(keymem_top_0_key),
        .key_ack(keymem_top_0_key_ack),
        .key_id(network_path_shared_0_key_id),
        .key_req(network_path_shared_0_key_req),
        .mdc(axi_ethernetlite_0_phy_mdc),
        .mdio_in(axi_ethernetlite_0_phy_mdio_o),
        .mdio_out(network_path_shared_0_mdio_out),
        .mdio_tri(network_path_shared_0_mdio_tri),
        .module_detect_n(sfp_module_detect0_n_1),
        .ntp_time_a(ntp_clock_topA_NTP_TIME),
        .ntp_time_b(ntp_clock_topB_NTP_TIME),
        .ntp_time_upd_a(ntp_clock_topA_NTP_TIME_UPD),
        .ntp_time_upd_b(ntp_clock_topB_NTP_TIME_UPD),
        .qplllock(network_path_shared_0_qplllock),
        .qplloutclk(network_path_shared_0_qplloutclk),
        .qplloutrefclk(network_path_shared_0_qplloutrefclk),
        .reset_counter_done(network_path_shared_0_reset_counter_done),
        .s_axi_araddr(axi_pcie3_0_axi_periph_M03_AXI_ARADDR),
        .s_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .s_axi_arready(axi_pcie3_0_axi_periph_M03_AXI_ARREADY),
        .s_axi_arvalid(axi_pcie3_0_axi_periph_M03_AXI_ARVALID),
        .s_axi_awaddr(axi_pcie3_0_axi_periph_M03_AXI_AWADDR),
        .s_axi_awready(axi_pcie3_0_axi_periph_M03_AXI_AWREADY),
        .s_axi_awvalid(axi_pcie3_0_axi_periph_M03_AXI_AWVALID),
        .s_axi_bready(axi_pcie3_0_axi_periph_M03_AXI_BREADY),
        .s_axi_bresp(axi_pcie3_0_axi_periph_M03_AXI_BRESP),
        .s_axi_bvalid(axi_pcie3_0_axi_periph_M03_AXI_BVALID),
        .s_axi_clk(axi_pcie3_0_axi_aclk),
        .s_axi_rdata(axi_pcie3_0_axi_periph_M03_AXI_RDATA),
        .s_axi_rready(axi_pcie3_0_axi_periph_M03_AXI_RREADY),
        .s_axi_rresp(axi_pcie3_0_axi_periph_M03_AXI_RRESP),
        .s_axi_rvalid(axi_pcie3_0_axi_periph_M03_AXI_RVALID),
        .s_axi_wdata(axi_pcie3_0_axi_periph_M03_AXI_WDATA),
        .s_axi_wready(axi_pcie3_0_axi_periph_M03_AXI_WREADY),
        .s_axi_wstrb(axi_pcie3_0_axi_periph_M03_AXI_WSTRB),
        .s_axi_wvalid(axi_pcie3_0_axi_periph_M03_AXI_WVALID),
        .signal_lost(sfp_signal_detect0_1),
        .sim_speedup_control(xlconstant_2_dout[0]),
        .sys_reset(reset_1),
        .tx_disable(network_path_shared_0_tx_disable),
        .tx_fault(sfp_tx_fault0_1),
        .txuserrdy(network_path_shared_0_txuserrdy),
        .txusrclk(network_path_shared_0_txusrclk),
        .txusrclk2(network_path_shared_0_txusrclk2),
        .xphy_refclk_n(xphy_refclk_n_1),
        .xphy_refclk_p(xphy_refclk_p_1),
        .xphy_rxn(xphy_rxn_1),
        .xphy_rxp(xphy0_rxp_1),
        .xphy_txn(network_path_shared_0_xphy_txn),
        .xphy_txp(network_path_shared_0_xphy_txp));
  ntp_clock_topA_imp_IZ2XJU ntp_clock_topA
       (.LED1(ntp_clock_0_LED1),
        .LED2(ntp_clock_0_LED2),
        .NTP_TIME(ntp_clock_topA_NTP_TIME),
        .NTP_TIME_UPD(ntp_clock_topA_NTP_TIME_UPD),
        .PLL_locked(ntp_clock_top_locked),
        .PPS_IN_N(PPS_INB_N_1),
        .PPS_IN_P(PPS_INB_P_1),
        .PPS_OUT(ntp_clock_topA_PPS_OUT),
        .S00_AXI_araddr(axi_pcie3_0_axi_periph_M00_AXI_ARADDR),
        .S00_AXI_arprot(axi_pcie3_0_axi_periph_M00_AXI_ARPROT),
        .S00_AXI_arready(axi_pcie3_0_axi_periph_M00_AXI_ARREADY),
        .S00_AXI_arvalid(axi_pcie3_0_axi_periph_M00_AXI_ARVALID),
        .S00_AXI_awaddr(axi_pcie3_0_axi_periph_M00_AXI_AWADDR),
        .S00_AXI_awprot(axi_pcie3_0_axi_periph_M00_AXI_AWPROT),
        .S00_AXI_awready(axi_pcie3_0_axi_periph_M00_AXI_AWREADY),
        .S00_AXI_awvalid(axi_pcie3_0_axi_periph_M00_AXI_AWVALID),
        .S00_AXI_bready(axi_pcie3_0_axi_periph_M00_AXI_BREADY),
        .S00_AXI_bresp(axi_pcie3_0_axi_periph_M00_AXI_BRESP),
        .S00_AXI_bvalid(axi_pcie3_0_axi_periph_M00_AXI_BVALID),
        .S00_AXI_rdata(axi_pcie3_0_axi_periph_M00_AXI_RDATA),
        .S00_AXI_rready(axi_pcie3_0_axi_periph_M00_AXI_RREADY),
        .S00_AXI_rresp(axi_pcie3_0_axi_periph_M00_AXI_RRESP),
        .S00_AXI_rvalid(axi_pcie3_0_axi_periph_M00_AXI_RVALID),
        .S00_AXI_wdata(axi_pcie3_0_axi_periph_M00_AXI_WDATA),
        .S00_AXI_wready(axi_pcie3_0_axi_periph_M00_AXI_WREADY),
        .S00_AXI_wstrb(axi_pcie3_0_axi_periph_M00_AXI_WSTRB),
        .S00_AXI_wvalid(axi_pcie3_0_axi_periph_M00_AXI_WVALID),
        .TEN_MHZ_IN_clk_n(TEN_MHZ_INA_1_CLK_N),
        .TEN_MHZ_IN_clk_p(TEN_MHZ_INA_1_CLK_P),
        .TEN_MHZ_OUT(ntp_clock_topA_TEN_MHZ_OUT),
        .reset(reset_1),
        .s00_axi_aclk(axi_pcie3_0_axi_aclk),
        .s00_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn));
  ntp_clock_topB_imp_YXXTPB ntp_clock_topB
       (.LED1(ntp_clock_topB_LED1),
        .LED2(ntp_clock_topB_LED2),
        .NTP_TIME(ntp_clock_topB_NTP_TIME),
        .NTP_TIME_UPD(ntp_clock_topB_NTP_TIME_UPD),
        .PLL_locked(ntp_clock_topB_PLL_locked),
        .PPS_IN_N(PPS_IN_N_1),
        .PPS_IN_P(PPS_IN_P_1),
        .PPS_OUT(ntp_clock_topB_PPS_OUT),
        .S00_AXI_araddr(axi_pcie3_0_axi_periph_M01_AXI_ARADDR),
        .S00_AXI_arprot(axi_pcie3_0_axi_periph_M01_AXI_ARPROT),
        .S00_AXI_arready(axi_pcie3_0_axi_periph_M01_AXI_ARREADY),
        .S00_AXI_arvalid(axi_pcie3_0_axi_periph_M01_AXI_ARVALID),
        .S00_AXI_awaddr(axi_pcie3_0_axi_periph_M01_AXI_AWADDR),
        .S00_AXI_awprot(axi_pcie3_0_axi_periph_M01_AXI_AWPROT),
        .S00_AXI_awready(axi_pcie3_0_axi_periph_M01_AXI_AWREADY),
        .S00_AXI_awvalid(axi_pcie3_0_axi_periph_M01_AXI_AWVALID),
        .S00_AXI_bready(axi_pcie3_0_axi_periph_M01_AXI_BREADY),
        .S00_AXI_bresp(axi_pcie3_0_axi_periph_M01_AXI_BRESP),
        .S00_AXI_bvalid(axi_pcie3_0_axi_periph_M01_AXI_BVALID),
        .S00_AXI_rdata(axi_pcie3_0_axi_periph_M01_AXI_RDATA),
        .S00_AXI_rready(axi_pcie3_0_axi_periph_M01_AXI_RREADY),
        .S00_AXI_rresp(axi_pcie3_0_axi_periph_M01_AXI_RRESP),
        .S00_AXI_rvalid(axi_pcie3_0_axi_periph_M01_AXI_RVALID),
        .S00_AXI_wdata(axi_pcie3_0_axi_periph_M01_AXI_WDATA),
        .S00_AXI_wready(axi_pcie3_0_axi_periph_M01_AXI_WREADY),
        .S00_AXI_wstrb(axi_pcie3_0_axi_periph_M01_AXI_WSTRB),
        .S00_AXI_wvalid(axi_pcie3_0_axi_periph_M01_AXI_WVALID),
        .TEN_MHZ_IN_clk_n(TEN_MHZ_INB_1_CLK_N),
        .TEN_MHZ_IN_clk_p(TEN_MHZ_INB_1_CLK_P),
        .TEN_MHZ_OUT(ntp_clock_topB_TEN_MHZ_OUT),
        .reset(reset_1),
        .s00_axi_aclk(axi_pcie3_0_axi_aclk),
        .s00_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn));
  pps_test_imp_1TIJF2L pps_test
       (.PPS_OUT(pps_test_PPS_OUT),
        .TEN_MHZ_OUT(pps_test_TEN_MHZ_OUT),
        .areset(reset_1),
        .clk_in1(util_ds_buf_1_IBUF_OUT));
  ntps_top_rst_axi_pcie3_0_250M_0 rst_axi_pcie3_0_125M
       (.aux_reset_in(VCC_1),
        .dcm_locked(VCC_1),
        .ext_reset_in(reset_1),
        .interconnect_aresetn(rst_axi_pcie3_0_250M_interconnect_aresetn),
        .mb_debug_sys_rst(GND_1),
        .peripheral_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .slowest_sync_clk(axi_pcie3_0_axi_aclk));
  ntps_top_user_registers_slave_0_1 user_registers_slave_0
       (.clk50(clk50_gen_0_clk50),
        .pcie_link_up(axi_pcie3_0_user_link_up),
        .pmbus_alert(pmbus_alert_1),
        .pmbus_clk(pmbus_clk),
        .pmbus_data(pmbus_data),
        .rst(reset_1),
        .s_axi_araddr(axi_pcie3_0_axi_periph_M07_AXI_ARADDR),
        .s_axi_aresetn(rst_axi_pcie3_0_250M_peripheral_aresetn),
        .s_axi_arready(axi_pcie3_0_axi_periph_M07_AXI_ARREADY),
        .s_axi_arvalid(axi_pcie3_0_axi_periph_M07_AXI_ARVALID),
        .s_axi_awaddr(axi_pcie3_0_axi_periph_M07_AXI_AWADDR),
        .s_axi_awready(axi_pcie3_0_axi_periph_M07_AXI_AWREADY),
        .s_axi_awvalid(axi_pcie3_0_axi_periph_M07_AXI_AWVALID),
        .s_axi_bready(axi_pcie3_0_axi_periph_M07_AXI_BREADY),
        .s_axi_bresp(axi_pcie3_0_axi_periph_M07_AXI_BRESP),
        .s_axi_bvalid(axi_pcie3_0_axi_periph_M07_AXI_BVALID),
        .s_axi_clk(axi_pcie3_0_axi_aclk),
        .s_axi_rdata(axi_pcie3_0_axi_periph_M07_AXI_RDATA),
        .s_axi_rready(axi_pcie3_0_axi_periph_M07_AXI_RREADY),
        .s_axi_rresp(axi_pcie3_0_axi_periph_M07_AXI_RRESP),
        .s_axi_rvalid(axi_pcie3_0_axi_periph_M07_AXI_RVALID),
        .s_axi_wdata(axi_pcie3_0_axi_periph_M07_AXI_WDATA),
        .s_axi_wready(axi_pcie3_0_axi_periph_M07_AXI_WREADY),
        .s_axi_wstrb(axi_pcie3_0_axi_periph_M07_AXI_WSTRB),
        .s_axi_wvalid(axi_pcie3_0_axi_periph_M07_AXI_WVALID));
  ntps_top_util_ds_buf_0_0 util_ds_buf_0
       (.IBUF_DS_N(IBUF_DS_N_1),
        .IBUF_DS_P(IBUF_DS_P_1),
        .IBUF_OUT(util_ds_buf_0_IBUF_OUT));
  ntps_top_util_ds_buf_0_3 util_ds_buf_1
       (.IBUF_DS_N(IBUF_DS_N_2),
        .IBUF_DS_P(IBUF_DS_P_2),
        .IBUF_OUT(util_ds_buf_1_IBUF_OUT));
  ntps_top_xlconstant_0_0 xlconstant_0
       (.dout(xlconstant_0_dout));
  ntps_top_xlconstant_1_0 xlconstant_2
       (.dout(xlconstant_2_dout));
  ntps_top_xlconstant_0_1 xlconstant_zero
       (.dout(xlconstant_1_dout));
endmodule

module ntps_top_axi_pcie3_0_axi_periph_1
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arprot,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awprot,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arprot,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awprot,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_ACLK,
    M02_ARESETN,
    M02_AXI_araddr,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wstrb,
    M02_AXI_wvalid,
    M03_ACLK,
    M03_ARESETN,
    M03_AXI_araddr,
    M03_AXI_arready,
    M03_AXI_arvalid,
    M03_AXI_awaddr,
    M03_AXI_awready,
    M03_AXI_awvalid,
    M03_AXI_bready,
    M03_AXI_bresp,
    M03_AXI_bvalid,
    M03_AXI_rdata,
    M03_AXI_rready,
    M03_AXI_rresp,
    M03_AXI_rvalid,
    M03_AXI_wdata,
    M03_AXI_wready,
    M03_AXI_wstrb,
    M03_AXI_wvalid,
    M04_ACLK,
    M04_ARESETN,
    M04_AXI_araddr,
    M04_AXI_arready,
    M04_AXI_arvalid,
    M04_AXI_awaddr,
    M04_AXI_awready,
    M04_AXI_awvalid,
    M04_AXI_bready,
    M04_AXI_bresp,
    M04_AXI_bvalid,
    M04_AXI_rdata,
    M04_AXI_rready,
    M04_AXI_rresp,
    M04_AXI_rvalid,
    M04_AXI_wdata,
    M04_AXI_wready,
    M04_AXI_wstrb,
    M04_AXI_wvalid,
    M05_ACLK,
    M05_ARESETN,
    M05_AXI_araddr,
    M05_AXI_arready,
    M05_AXI_arvalid,
    M05_AXI_awaddr,
    M05_AXI_awready,
    M05_AXI_awvalid,
    M05_AXI_bready,
    M05_AXI_bresp,
    M05_AXI_bvalid,
    M05_AXI_rdata,
    M05_AXI_rready,
    M05_AXI_rresp,
    M05_AXI_rvalid,
    M05_AXI_wdata,
    M05_AXI_wready,
    M05_AXI_wstrb,
    M05_AXI_wvalid,
    M06_ACLK,
    M06_ARESETN,
    M06_AXI_araddr,
    M06_AXI_arready,
    M06_AXI_arvalid,
    M06_AXI_awaddr,
    M06_AXI_awready,
    M06_AXI_awvalid,
    M06_AXI_bready,
    M06_AXI_bresp,
    M06_AXI_bvalid,
    M06_AXI_rdata,
    M06_AXI_rready,
    M06_AXI_rresp,
    M06_AXI_rvalid,
    M06_AXI_wdata,
    M06_AXI_wready,
    M06_AXI_wstrb,
    M06_AXI_wvalid,
    M07_ACLK,
    M07_ARESETN,
    M07_AXI_araddr,
    M07_AXI_arready,
    M07_AXI_arvalid,
    M07_AXI_awaddr,
    M07_AXI_awready,
    M07_AXI_awvalid,
    M07_AXI_bready,
    M07_AXI_bresp,
    M07_AXI_bvalid,
    M07_AXI_rdata,
    M07_AXI_rready,
    M07_AXI_rresp,
    M07_AXI_rvalid,
    M07_AXI_wdata,
    M07_AXI_wready,
    M07_AXI_wstrb,
    M07_AXI_wvalid,
    M08_ACLK,
    M08_ARESETN,
    M08_AXI_araddr,
    M08_AXI_arprot,
    M08_AXI_arready,
    M08_AXI_arvalid,
    M08_AXI_awaddr,
    M08_AXI_awprot,
    M08_AXI_awready,
    M08_AXI_awvalid,
    M08_AXI_bready,
    M08_AXI_bresp,
    M08_AXI_bvalid,
    M08_AXI_rdata,
    M08_AXI_rready,
    M08_AXI_rresp,
    M08_AXI_rvalid,
    M08_AXI_wdata,
    M08_AXI_wready,
    M08_AXI_wstrb,
    M08_AXI_wvalid,
    M09_ACLK,
    M09_ARESETN,
    M09_AXI_araddr,
    M09_AXI_arprot,
    M09_AXI_arready,
    M09_AXI_arvalid,
    M09_AXI_awaddr,
    M09_AXI_awprot,
    M09_AXI_awready,
    M09_AXI_awvalid,
    M09_AXI_bready,
    M09_AXI_bresp,
    M09_AXI_bvalid,
    M09_AXI_rdata,
    M09_AXI_rready,
    M09_AXI_rresp,
    M09_AXI_rvalid,
    M09_AXI_wdata,
    M09_AXI_wready,
    M09_AXI_wstrb,
    M09_AXI_wvalid,
    M10_ACLK,
    M10_ARESETN,
    M10_AXI_araddr,
    M10_AXI_arprot,
    M10_AXI_arready,
    M10_AXI_arvalid,
    M10_AXI_awaddr,
    M10_AXI_awprot,
    M10_AXI_awready,
    M10_AXI_awvalid,
    M10_AXI_bready,
    M10_AXI_bresp,
    M10_AXI_bvalid,
    M10_AXI_rdata,
    M10_AXI_rready,
    M10_AXI_rresp,
    M10_AXI_rvalid,
    M10_AXI_wdata,
    M10_AXI_wready,
    M10_AXI_wstrb,
    M10_AXI_wvalid,
    M11_ACLK,
    M11_ARESETN,
    M11_AXI_araddr,
    M11_AXI_arprot,
    M11_AXI_arready,
    M11_AXI_arvalid,
    M11_AXI_awaddr,
    M11_AXI_awprot,
    M11_AXI_awready,
    M11_AXI_awvalid,
    M11_AXI_bready,
    M11_AXI_bresp,
    M11_AXI_bvalid,
    M11_AXI_rdata,
    M11_AXI_rready,
    M11_AXI_rresp,
    M11_AXI_rvalid,
    M11_AXI_wdata,
    M11_AXI_wready,
    M11_AXI_wstrb,
    M11_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arburst,
    S00_AXI_arcache,
    S00_AXI_arid,
    S00_AXI_arlen,
    S00_AXI_arlock,
    S00_AXI_arprot,
    S00_AXI_arready,
    S00_AXI_arsize,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awburst,
    S00_AXI_awcache,
    S00_AXI_awid,
    S00_AXI_awlen,
    S00_AXI_awlock,
    S00_AXI_awprot,
    S00_AXI_awready,
    S00_AXI_awsize,
    S00_AXI_awvalid,
    S00_AXI_bid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rid,
    S00_AXI_rlast,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wlast,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input [0:0]ARESETN;
  input M00_ACLK;
  input [0:0]M00_ARESETN;
  output [4:0]M00_AXI_araddr;
  output [2:0]M00_AXI_arprot;
  input [0:0]M00_AXI_arready;
  output [0:0]M00_AXI_arvalid;
  output [4:0]M00_AXI_awaddr;
  output [2:0]M00_AXI_awprot;
  input [0:0]M00_AXI_awready;
  output [0:0]M00_AXI_awvalid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input [0:0]M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output [0:0]M00_AXI_wvalid;
  input M01_ACLK;
  input [0:0]M01_ARESETN;
  output [4:0]M01_AXI_araddr;
  output [2:0]M01_AXI_arprot;
  input [0:0]M01_AXI_arready;
  output [0:0]M01_AXI_arvalid;
  output [4:0]M01_AXI_awaddr;
  output [2:0]M01_AXI_awprot;
  input [0:0]M01_AXI_awready;
  output [0:0]M01_AXI_awvalid;
  output [0:0]M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input [0:0]M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output [0:0]M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input [0:0]M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input [0:0]M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output [0:0]M01_AXI_wvalid;
  input M02_ACLK;
  input [0:0]M02_ARESETN;
  output [12:0]M02_AXI_araddr;
  input M02_AXI_arready;
  output M02_AXI_arvalid;
  output [12:0]M02_AXI_awaddr;
  input M02_AXI_awready;
  output M02_AXI_awvalid;
  output M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input M02_AXI_wready;
  output [3:0]M02_AXI_wstrb;
  output M02_AXI_wvalid;
  input M03_ACLK;
  input [0:0]M03_ARESETN;
  output [31:0]M03_AXI_araddr;
  input M03_AXI_arready;
  output M03_AXI_arvalid;
  output [31:0]M03_AXI_awaddr;
  input M03_AXI_awready;
  output M03_AXI_awvalid;
  output M03_AXI_bready;
  input [1:0]M03_AXI_bresp;
  input M03_AXI_bvalid;
  input [31:0]M03_AXI_rdata;
  output M03_AXI_rready;
  input [1:0]M03_AXI_rresp;
  input M03_AXI_rvalid;
  output [31:0]M03_AXI_wdata;
  input M03_AXI_wready;
  output [3:0]M03_AXI_wstrb;
  output M03_AXI_wvalid;
  input M04_ACLK;
  input [0:0]M04_ARESETN;
  output [31:0]M04_AXI_araddr;
  input M04_AXI_arready;
  output M04_AXI_arvalid;
  output [31:0]M04_AXI_awaddr;
  input M04_AXI_awready;
  output M04_AXI_awvalid;
  output M04_AXI_bready;
  input [1:0]M04_AXI_bresp;
  input M04_AXI_bvalid;
  input [31:0]M04_AXI_rdata;
  output M04_AXI_rready;
  input [1:0]M04_AXI_rresp;
  input M04_AXI_rvalid;
  output [31:0]M04_AXI_wdata;
  input M04_AXI_wready;
  output [3:0]M04_AXI_wstrb;
  output M04_AXI_wvalid;
  input M05_ACLK;
  input [0:0]M05_ARESETN;
  output [31:0]M05_AXI_araddr;
  input M05_AXI_arready;
  output M05_AXI_arvalid;
  output [31:0]M05_AXI_awaddr;
  input M05_AXI_awready;
  output M05_AXI_awvalid;
  output M05_AXI_bready;
  input [1:0]M05_AXI_bresp;
  input M05_AXI_bvalid;
  input [31:0]M05_AXI_rdata;
  output M05_AXI_rready;
  input [1:0]M05_AXI_rresp;
  input M05_AXI_rvalid;
  output [31:0]M05_AXI_wdata;
  input M05_AXI_wready;
  output [3:0]M05_AXI_wstrb;
  output M05_AXI_wvalid;
  input M06_ACLK;
  input [0:0]M06_ARESETN;
  output [31:0]M06_AXI_araddr;
  input M06_AXI_arready;
  output M06_AXI_arvalid;
  output [31:0]M06_AXI_awaddr;
  input M06_AXI_awready;
  output M06_AXI_awvalid;
  output M06_AXI_bready;
  input [1:0]M06_AXI_bresp;
  input M06_AXI_bvalid;
  input [31:0]M06_AXI_rdata;
  output M06_AXI_rready;
  input [1:0]M06_AXI_rresp;
  input M06_AXI_rvalid;
  output [31:0]M06_AXI_wdata;
  input M06_AXI_wready;
  output [3:0]M06_AXI_wstrb;
  output M06_AXI_wvalid;
  input M07_ACLK;
  input [0:0]M07_ARESETN;
  output [31:0]M07_AXI_araddr;
  input M07_AXI_arready;
  output M07_AXI_arvalid;
  output [31:0]M07_AXI_awaddr;
  input M07_AXI_awready;
  output M07_AXI_awvalid;
  output M07_AXI_bready;
  input [1:0]M07_AXI_bresp;
  input M07_AXI_bvalid;
  input [31:0]M07_AXI_rdata;
  output M07_AXI_rready;
  input [1:0]M07_AXI_rresp;
  input M07_AXI_rvalid;
  output [31:0]M07_AXI_wdata;
  input M07_AXI_wready;
  output [3:0]M07_AXI_wstrb;
  output M07_AXI_wvalid;
  input M08_ACLK;
  input [0:0]M08_ARESETN;
  output [14:0]M08_AXI_araddr;
  output [2:0]M08_AXI_arprot;
  input M08_AXI_arready;
  output M08_AXI_arvalid;
  output [14:0]M08_AXI_awaddr;
  output [2:0]M08_AXI_awprot;
  input M08_AXI_awready;
  output M08_AXI_awvalid;
  output M08_AXI_bready;
  input [1:0]M08_AXI_bresp;
  input M08_AXI_bvalid;
  input [31:0]M08_AXI_rdata;
  output M08_AXI_rready;
  input [1:0]M08_AXI_rresp;
  input M08_AXI_rvalid;
  output [31:0]M08_AXI_wdata;
  input M08_AXI_wready;
  output [3:0]M08_AXI_wstrb;
  output M08_AXI_wvalid;
  input M09_ACLK;
  input [0:0]M09_ARESETN;
  output [14:0]M09_AXI_araddr;
  output [2:0]M09_AXI_arprot;
  input M09_AXI_arready;
  output M09_AXI_arvalid;
  output [14:0]M09_AXI_awaddr;
  output [2:0]M09_AXI_awprot;
  input M09_AXI_awready;
  output M09_AXI_awvalid;
  output M09_AXI_bready;
  input [1:0]M09_AXI_bresp;
  input M09_AXI_bvalid;
  input [31:0]M09_AXI_rdata;
  output M09_AXI_rready;
  input [1:0]M09_AXI_rresp;
  input M09_AXI_rvalid;
  output [31:0]M09_AXI_wdata;
  input M09_AXI_wready;
  output [3:0]M09_AXI_wstrb;
  output M09_AXI_wvalid;
  input M10_ACLK;
  input [0:0]M10_ARESETN;
  output [14:0]M10_AXI_araddr;
  output [2:0]M10_AXI_arprot;
  input M10_AXI_arready;
  output M10_AXI_arvalid;
  output [14:0]M10_AXI_awaddr;
  output [2:0]M10_AXI_awprot;
  input M10_AXI_awready;
  output M10_AXI_awvalid;
  output M10_AXI_bready;
  input [1:0]M10_AXI_bresp;
  input M10_AXI_bvalid;
  input [31:0]M10_AXI_rdata;
  output M10_AXI_rready;
  input [1:0]M10_AXI_rresp;
  input M10_AXI_rvalid;
  output [31:0]M10_AXI_wdata;
  input M10_AXI_wready;
  output [3:0]M10_AXI_wstrb;
  output M10_AXI_wvalid;
  input M11_ACLK;
  input [0:0]M11_ARESETN;
  output [14:0]M11_AXI_araddr;
  output [2:0]M11_AXI_arprot;
  input M11_AXI_arready;
  output M11_AXI_arvalid;
  output [14:0]M11_AXI_awaddr;
  output [2:0]M11_AXI_awprot;
  input M11_AXI_awready;
  output M11_AXI_awvalid;
  output M11_AXI_bready;
  input [1:0]M11_AXI_bresp;
  input M11_AXI_bvalid;
  input [31:0]M11_AXI_rdata;
  output M11_AXI_rready;
  input [1:0]M11_AXI_rresp;
  input M11_AXI_rvalid;
  output [31:0]M11_AXI_wdata;
  input M11_AXI_wready;
  output [3:0]M11_AXI_wstrb;
  output M11_AXI_wvalid;
  input S00_ACLK;
  input [0:0]S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [1:0]S00_AXI_arburst;
  input [3:0]S00_AXI_arcache;
  input [2:0]S00_AXI_arid;
  input [7:0]S00_AXI_arlen;
  input [0:0]S00_AXI_arlock;
  input [2:0]S00_AXI_arprot;
  output S00_AXI_arready;
  input [2:0]S00_AXI_arsize;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [1:0]S00_AXI_awburst;
  input [3:0]S00_AXI_awcache;
  input [2:0]S00_AXI_awid;
  input [7:0]S00_AXI_awlen;
  input [0:0]S00_AXI_awlock;
  input [2:0]S00_AXI_awprot;
  output S00_AXI_awready;
  input [2:0]S00_AXI_awsize;
  input S00_AXI_awvalid;
  output [2:0]S00_AXI_bid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [255:0]S00_AXI_rdata;
  output [2:0]S00_AXI_rid;
  output S00_AXI_rlast;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [255:0]S00_AXI_wdata;
  input S00_AXI_wlast;
  output S00_AXI_wready;
  input [31:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire M00_ACLK_1;
  wire [0:0]M00_ARESETN_1;
  wire M01_ACLK_1;
  wire [0:0]M01_ARESETN_1;
  wire M02_ACLK_1;
  wire [0:0]M02_ARESETN_1;
  wire M03_ACLK_1;
  wire [0:0]M03_ARESETN_1;
  wire M04_ACLK_1;
  wire [0:0]M04_ARESETN_1;
  wire M05_ACLK_1;
  wire [0:0]M05_ARESETN_1;
  wire M06_ACLK_1;
  wire [0:0]M06_ARESETN_1;
  wire M07_ACLK_1;
  wire [0:0]M07_ARESETN_1;
  wire M08_ACLK_1;
  wire [0:0]M08_ARESETN_1;
  wire M09_ACLK_1;
  wire [0:0]M09_ARESETN_1;
  wire M10_ACLK_1;
  wire [0:0]M10_ARESETN_1;
  wire M11_ACLK_1;
  wire [0:0]M11_ARESETN_1;
  wire S00_ACLK_1;
  wire [0:0]S00_ARESETN_1;
  wire axi_pcie3_0_axi_periph_ACLK_net;
  wire [0:0]axi_pcie3_0_axi_periph_ARESETN_net;
  wire [31:0]axi_pcie3_0_axi_periph_to_s00_couplers_ARADDR;
  wire [1:0]axi_pcie3_0_axi_periph_to_s00_couplers_ARBURST;
  wire [3:0]axi_pcie3_0_axi_periph_to_s00_couplers_ARCACHE;
  wire [2:0]axi_pcie3_0_axi_periph_to_s00_couplers_ARID;
  wire [7:0]axi_pcie3_0_axi_periph_to_s00_couplers_ARLEN;
  wire [0:0]axi_pcie3_0_axi_periph_to_s00_couplers_ARLOCK;
  wire [2:0]axi_pcie3_0_axi_periph_to_s00_couplers_ARPROT;
  wire axi_pcie3_0_axi_periph_to_s00_couplers_ARREADY;
  wire [2:0]axi_pcie3_0_axi_periph_to_s00_couplers_ARSIZE;
  wire axi_pcie3_0_axi_periph_to_s00_couplers_ARVALID;
  wire [31:0]axi_pcie3_0_axi_periph_to_s00_couplers_AWADDR;
  wire [1:0]axi_pcie3_0_axi_periph_to_s00_couplers_AWBURST;
  wire [3:0]axi_pcie3_0_axi_periph_to_s00_couplers_AWCACHE;
  wire [2:0]axi_pcie3_0_axi_periph_to_s00_couplers_AWID;
  wire [7:0]axi_pcie3_0_axi_periph_to_s00_couplers_AWLEN;
  wire [0:0]axi_pcie3_0_axi_periph_to_s00_couplers_AWLOCK;
  wire [2:0]axi_pcie3_0_axi_periph_to_s00_couplers_AWPROT;
  wire axi_pcie3_0_axi_periph_to_s00_couplers_AWREADY;
  wire [2:0]axi_pcie3_0_axi_periph_to_s00_couplers_AWSIZE;
  wire axi_pcie3_0_axi_periph_to_s00_couplers_AWVALID;
  wire [2:0]axi_pcie3_0_axi_periph_to_s00_couplers_BID;
  wire axi_pcie3_0_axi_periph_to_s00_couplers_BREADY;
  wire [1:0]axi_pcie3_0_axi_periph_to_s00_couplers_BRESP;
  wire axi_pcie3_0_axi_periph_to_s00_couplers_BVALID;
  wire [255:0]axi_pcie3_0_axi_periph_to_s00_couplers_RDATA;
  wire [2:0]axi_pcie3_0_axi_periph_to_s00_couplers_RID;
  wire axi_pcie3_0_axi_periph_to_s00_couplers_RLAST;
  wire axi_pcie3_0_axi_periph_to_s00_couplers_RREADY;
  wire [1:0]axi_pcie3_0_axi_periph_to_s00_couplers_RRESP;
  wire axi_pcie3_0_axi_periph_to_s00_couplers_RVALID;
  wire [255:0]axi_pcie3_0_axi_periph_to_s00_couplers_WDATA;
  wire axi_pcie3_0_axi_periph_to_s00_couplers_WLAST;
  wire axi_pcie3_0_axi_periph_to_s00_couplers_WREADY;
  wire [31:0]axi_pcie3_0_axi_periph_to_s00_couplers_WSTRB;
  wire axi_pcie3_0_axi_periph_to_s00_couplers_WVALID;
  wire [4:0]m00_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  wire [2:0]m00_couplers_to_axi_pcie3_0_axi_periph_ARPROT;
  wire [0:0]m00_couplers_to_axi_pcie3_0_axi_periph_ARREADY;
  wire [0:0]m00_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  wire [4:0]m00_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  wire [2:0]m00_couplers_to_axi_pcie3_0_axi_periph_AWPROT;
  wire [0:0]m00_couplers_to_axi_pcie3_0_axi_periph_AWREADY;
  wire [0:0]m00_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  wire [0:0]m00_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  wire [1:0]m00_couplers_to_axi_pcie3_0_axi_periph_BRESP;
  wire [0:0]m00_couplers_to_axi_pcie3_0_axi_periph_BVALID;
  wire [31:0]m00_couplers_to_axi_pcie3_0_axi_periph_RDATA;
  wire [0:0]m00_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  wire [1:0]m00_couplers_to_axi_pcie3_0_axi_periph_RRESP;
  wire [0:0]m00_couplers_to_axi_pcie3_0_axi_periph_RVALID;
  wire [31:0]m00_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  wire [0:0]m00_couplers_to_axi_pcie3_0_axi_periph_WREADY;
  wire [3:0]m00_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  wire [0:0]m00_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  wire [4:0]m01_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  wire [2:0]m01_couplers_to_axi_pcie3_0_axi_periph_ARPROT;
  wire [0:0]m01_couplers_to_axi_pcie3_0_axi_periph_ARREADY;
  wire [0:0]m01_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  wire [4:0]m01_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  wire [2:0]m01_couplers_to_axi_pcie3_0_axi_periph_AWPROT;
  wire [0:0]m01_couplers_to_axi_pcie3_0_axi_periph_AWREADY;
  wire [0:0]m01_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  wire [0:0]m01_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  wire [1:0]m01_couplers_to_axi_pcie3_0_axi_periph_BRESP;
  wire [0:0]m01_couplers_to_axi_pcie3_0_axi_periph_BVALID;
  wire [31:0]m01_couplers_to_axi_pcie3_0_axi_periph_RDATA;
  wire [0:0]m01_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  wire [1:0]m01_couplers_to_axi_pcie3_0_axi_periph_RRESP;
  wire [0:0]m01_couplers_to_axi_pcie3_0_axi_periph_RVALID;
  wire [31:0]m01_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  wire [0:0]m01_couplers_to_axi_pcie3_0_axi_periph_WREADY;
  wire [3:0]m01_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  wire [0:0]m01_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  wire [12:0]m02_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  wire m02_couplers_to_axi_pcie3_0_axi_periph_ARREADY;
  wire m02_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  wire [12:0]m02_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  wire m02_couplers_to_axi_pcie3_0_axi_periph_AWREADY;
  wire m02_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  wire m02_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  wire [1:0]m02_couplers_to_axi_pcie3_0_axi_periph_BRESP;
  wire m02_couplers_to_axi_pcie3_0_axi_periph_BVALID;
  wire [31:0]m02_couplers_to_axi_pcie3_0_axi_periph_RDATA;
  wire m02_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  wire [1:0]m02_couplers_to_axi_pcie3_0_axi_periph_RRESP;
  wire m02_couplers_to_axi_pcie3_0_axi_periph_RVALID;
  wire [31:0]m02_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  wire m02_couplers_to_axi_pcie3_0_axi_periph_WREADY;
  wire [3:0]m02_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  wire m02_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  wire [31:0]m03_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  wire m03_couplers_to_axi_pcie3_0_axi_periph_ARREADY;
  wire m03_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  wire [31:0]m03_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  wire m03_couplers_to_axi_pcie3_0_axi_periph_AWREADY;
  wire m03_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  wire m03_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  wire [1:0]m03_couplers_to_axi_pcie3_0_axi_periph_BRESP;
  wire m03_couplers_to_axi_pcie3_0_axi_periph_BVALID;
  wire [31:0]m03_couplers_to_axi_pcie3_0_axi_periph_RDATA;
  wire m03_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  wire [1:0]m03_couplers_to_axi_pcie3_0_axi_periph_RRESP;
  wire m03_couplers_to_axi_pcie3_0_axi_periph_RVALID;
  wire [31:0]m03_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  wire m03_couplers_to_axi_pcie3_0_axi_periph_WREADY;
  wire [3:0]m03_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  wire m03_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  wire [31:0]m04_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  wire m04_couplers_to_axi_pcie3_0_axi_periph_ARREADY;
  wire m04_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  wire [31:0]m04_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  wire m04_couplers_to_axi_pcie3_0_axi_periph_AWREADY;
  wire m04_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  wire m04_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  wire [1:0]m04_couplers_to_axi_pcie3_0_axi_periph_BRESP;
  wire m04_couplers_to_axi_pcie3_0_axi_periph_BVALID;
  wire [31:0]m04_couplers_to_axi_pcie3_0_axi_periph_RDATA;
  wire m04_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  wire [1:0]m04_couplers_to_axi_pcie3_0_axi_periph_RRESP;
  wire m04_couplers_to_axi_pcie3_0_axi_periph_RVALID;
  wire [31:0]m04_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  wire m04_couplers_to_axi_pcie3_0_axi_periph_WREADY;
  wire [3:0]m04_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  wire m04_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  wire [31:0]m05_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  wire m05_couplers_to_axi_pcie3_0_axi_periph_ARREADY;
  wire m05_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  wire [31:0]m05_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  wire m05_couplers_to_axi_pcie3_0_axi_periph_AWREADY;
  wire m05_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  wire m05_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  wire [1:0]m05_couplers_to_axi_pcie3_0_axi_periph_BRESP;
  wire m05_couplers_to_axi_pcie3_0_axi_periph_BVALID;
  wire [31:0]m05_couplers_to_axi_pcie3_0_axi_periph_RDATA;
  wire m05_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  wire [1:0]m05_couplers_to_axi_pcie3_0_axi_periph_RRESP;
  wire m05_couplers_to_axi_pcie3_0_axi_periph_RVALID;
  wire [31:0]m05_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  wire m05_couplers_to_axi_pcie3_0_axi_periph_WREADY;
  wire [3:0]m05_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  wire m05_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  wire [31:0]m06_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  wire m06_couplers_to_axi_pcie3_0_axi_periph_ARREADY;
  wire m06_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  wire [31:0]m06_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  wire m06_couplers_to_axi_pcie3_0_axi_periph_AWREADY;
  wire m06_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  wire m06_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  wire [1:0]m06_couplers_to_axi_pcie3_0_axi_periph_BRESP;
  wire m06_couplers_to_axi_pcie3_0_axi_periph_BVALID;
  wire [31:0]m06_couplers_to_axi_pcie3_0_axi_periph_RDATA;
  wire m06_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  wire [1:0]m06_couplers_to_axi_pcie3_0_axi_periph_RRESP;
  wire m06_couplers_to_axi_pcie3_0_axi_periph_RVALID;
  wire [31:0]m06_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  wire m06_couplers_to_axi_pcie3_0_axi_periph_WREADY;
  wire [3:0]m06_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  wire m06_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  wire [31:0]m07_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  wire m07_couplers_to_axi_pcie3_0_axi_periph_ARREADY;
  wire m07_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  wire [31:0]m07_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  wire m07_couplers_to_axi_pcie3_0_axi_periph_AWREADY;
  wire m07_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  wire m07_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  wire [1:0]m07_couplers_to_axi_pcie3_0_axi_periph_BRESP;
  wire m07_couplers_to_axi_pcie3_0_axi_periph_BVALID;
  wire [31:0]m07_couplers_to_axi_pcie3_0_axi_periph_RDATA;
  wire m07_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  wire [1:0]m07_couplers_to_axi_pcie3_0_axi_periph_RRESP;
  wire m07_couplers_to_axi_pcie3_0_axi_periph_RVALID;
  wire [31:0]m07_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  wire m07_couplers_to_axi_pcie3_0_axi_periph_WREADY;
  wire [3:0]m07_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  wire m07_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  wire [14:0]m08_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  wire [2:0]m08_couplers_to_axi_pcie3_0_axi_periph_ARPROT;
  wire m08_couplers_to_axi_pcie3_0_axi_periph_ARREADY;
  wire m08_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  wire [14:0]m08_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  wire [2:0]m08_couplers_to_axi_pcie3_0_axi_periph_AWPROT;
  wire m08_couplers_to_axi_pcie3_0_axi_periph_AWREADY;
  wire m08_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  wire m08_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  wire [1:0]m08_couplers_to_axi_pcie3_0_axi_periph_BRESP;
  wire m08_couplers_to_axi_pcie3_0_axi_periph_BVALID;
  wire [31:0]m08_couplers_to_axi_pcie3_0_axi_periph_RDATA;
  wire m08_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  wire [1:0]m08_couplers_to_axi_pcie3_0_axi_periph_RRESP;
  wire m08_couplers_to_axi_pcie3_0_axi_periph_RVALID;
  wire [31:0]m08_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  wire m08_couplers_to_axi_pcie3_0_axi_periph_WREADY;
  wire [3:0]m08_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  wire m08_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  wire [14:0]m09_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  wire [2:0]m09_couplers_to_axi_pcie3_0_axi_periph_ARPROT;
  wire m09_couplers_to_axi_pcie3_0_axi_periph_ARREADY;
  wire m09_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  wire [14:0]m09_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  wire [2:0]m09_couplers_to_axi_pcie3_0_axi_periph_AWPROT;
  wire m09_couplers_to_axi_pcie3_0_axi_periph_AWREADY;
  wire m09_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  wire m09_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  wire [1:0]m09_couplers_to_axi_pcie3_0_axi_periph_BRESP;
  wire m09_couplers_to_axi_pcie3_0_axi_periph_BVALID;
  wire [31:0]m09_couplers_to_axi_pcie3_0_axi_periph_RDATA;
  wire m09_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  wire [1:0]m09_couplers_to_axi_pcie3_0_axi_periph_RRESP;
  wire m09_couplers_to_axi_pcie3_0_axi_periph_RVALID;
  wire [31:0]m09_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  wire m09_couplers_to_axi_pcie3_0_axi_periph_WREADY;
  wire [3:0]m09_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  wire m09_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  wire [14:0]m10_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  wire [2:0]m10_couplers_to_axi_pcie3_0_axi_periph_ARPROT;
  wire m10_couplers_to_axi_pcie3_0_axi_periph_ARREADY;
  wire m10_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  wire [14:0]m10_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  wire [2:0]m10_couplers_to_axi_pcie3_0_axi_periph_AWPROT;
  wire m10_couplers_to_axi_pcie3_0_axi_periph_AWREADY;
  wire m10_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  wire m10_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  wire [1:0]m10_couplers_to_axi_pcie3_0_axi_periph_BRESP;
  wire m10_couplers_to_axi_pcie3_0_axi_periph_BVALID;
  wire [31:0]m10_couplers_to_axi_pcie3_0_axi_periph_RDATA;
  wire m10_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  wire [1:0]m10_couplers_to_axi_pcie3_0_axi_periph_RRESP;
  wire m10_couplers_to_axi_pcie3_0_axi_periph_RVALID;
  wire [31:0]m10_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  wire m10_couplers_to_axi_pcie3_0_axi_periph_WREADY;
  wire [3:0]m10_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  wire m10_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  wire [14:0]m11_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  wire [2:0]m11_couplers_to_axi_pcie3_0_axi_periph_ARPROT;
  wire m11_couplers_to_axi_pcie3_0_axi_periph_ARREADY;
  wire m11_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  wire [14:0]m11_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  wire [2:0]m11_couplers_to_axi_pcie3_0_axi_periph_AWPROT;
  wire m11_couplers_to_axi_pcie3_0_axi_periph_AWREADY;
  wire m11_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  wire m11_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  wire [1:0]m11_couplers_to_axi_pcie3_0_axi_periph_BRESP;
  wire m11_couplers_to_axi_pcie3_0_axi_periph_BVALID;
  wire [31:0]m11_couplers_to_axi_pcie3_0_axi_periph_RDATA;
  wire m11_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  wire [1:0]m11_couplers_to_axi_pcie3_0_axi_periph_RRESP;
  wire m11_couplers_to_axi_pcie3_0_axi_periph_RVALID;
  wire [31:0]m11_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  wire m11_couplers_to_axi_pcie3_0_axi_periph_WREADY;
  wire [3:0]m11_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  wire m11_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  wire [31:0]s00_couplers_to_xbar_ARADDR;
  wire [2:0]s00_couplers_to_xbar_ARPROT;
  wire [0:0]s00_couplers_to_xbar_ARREADY;
  wire s00_couplers_to_xbar_ARVALID;
  wire [31:0]s00_couplers_to_xbar_AWADDR;
  wire [2:0]s00_couplers_to_xbar_AWPROT;
  wire [0:0]s00_couplers_to_xbar_AWREADY;
  wire s00_couplers_to_xbar_AWVALID;
  wire s00_couplers_to_xbar_BREADY;
  wire [1:0]s00_couplers_to_xbar_BRESP;
  wire [0:0]s00_couplers_to_xbar_BVALID;
  wire [31:0]s00_couplers_to_xbar_RDATA;
  wire s00_couplers_to_xbar_RREADY;
  wire [1:0]s00_couplers_to_xbar_RRESP;
  wire [0:0]s00_couplers_to_xbar_RVALID;
  wire [31:0]s00_couplers_to_xbar_WDATA;
  wire [0:0]s00_couplers_to_xbar_WREADY;
  wire [3:0]s00_couplers_to_xbar_WSTRB;
  wire s00_couplers_to_xbar_WVALID;
  wire [31:0]xbar_to_m00_couplers_ARADDR;
  wire [2:0]xbar_to_m00_couplers_ARPROT;
  wire [0:0]xbar_to_m00_couplers_ARREADY;
  wire [0:0]xbar_to_m00_couplers_ARVALID;
  wire [31:0]xbar_to_m00_couplers_AWADDR;
  wire [2:0]xbar_to_m00_couplers_AWPROT;
  wire [0:0]xbar_to_m00_couplers_AWREADY;
  wire [0:0]xbar_to_m00_couplers_AWVALID;
  wire [0:0]xbar_to_m00_couplers_BREADY;
  wire [1:0]xbar_to_m00_couplers_BRESP;
  wire [0:0]xbar_to_m00_couplers_BVALID;
  wire [31:0]xbar_to_m00_couplers_RDATA;
  wire [0:0]xbar_to_m00_couplers_RREADY;
  wire [1:0]xbar_to_m00_couplers_RRESP;
  wire [0:0]xbar_to_m00_couplers_RVALID;
  wire [31:0]xbar_to_m00_couplers_WDATA;
  wire [0:0]xbar_to_m00_couplers_WREADY;
  wire [3:0]xbar_to_m00_couplers_WSTRB;
  wire [0:0]xbar_to_m00_couplers_WVALID;
  wire [63:32]xbar_to_m01_couplers_ARADDR;
  wire [5:3]xbar_to_m01_couplers_ARPROT;
  wire [0:0]xbar_to_m01_couplers_ARREADY;
  wire [1:1]xbar_to_m01_couplers_ARVALID;
  wire [63:32]xbar_to_m01_couplers_AWADDR;
  wire [5:3]xbar_to_m01_couplers_AWPROT;
  wire [0:0]xbar_to_m01_couplers_AWREADY;
  wire [1:1]xbar_to_m01_couplers_AWVALID;
  wire [1:1]xbar_to_m01_couplers_BREADY;
  wire [1:0]xbar_to_m01_couplers_BRESP;
  wire [0:0]xbar_to_m01_couplers_BVALID;
  wire [31:0]xbar_to_m01_couplers_RDATA;
  wire [1:1]xbar_to_m01_couplers_RREADY;
  wire [1:0]xbar_to_m01_couplers_RRESP;
  wire [0:0]xbar_to_m01_couplers_RVALID;
  wire [63:32]xbar_to_m01_couplers_WDATA;
  wire [0:0]xbar_to_m01_couplers_WREADY;
  wire [7:4]xbar_to_m01_couplers_WSTRB;
  wire [1:1]xbar_to_m01_couplers_WVALID;
  wire [95:64]xbar_to_m02_couplers_ARADDR;
  wire xbar_to_m02_couplers_ARREADY;
  wire [2:2]xbar_to_m02_couplers_ARVALID;
  wire [95:64]xbar_to_m02_couplers_AWADDR;
  wire xbar_to_m02_couplers_AWREADY;
  wire [2:2]xbar_to_m02_couplers_AWVALID;
  wire [2:2]xbar_to_m02_couplers_BREADY;
  wire [1:0]xbar_to_m02_couplers_BRESP;
  wire xbar_to_m02_couplers_BVALID;
  wire [31:0]xbar_to_m02_couplers_RDATA;
  wire [2:2]xbar_to_m02_couplers_RREADY;
  wire [1:0]xbar_to_m02_couplers_RRESP;
  wire xbar_to_m02_couplers_RVALID;
  wire [95:64]xbar_to_m02_couplers_WDATA;
  wire xbar_to_m02_couplers_WREADY;
  wire [11:8]xbar_to_m02_couplers_WSTRB;
  wire [2:2]xbar_to_m02_couplers_WVALID;
  wire [127:96]xbar_to_m03_couplers_ARADDR;
  wire xbar_to_m03_couplers_ARREADY;
  wire [3:3]xbar_to_m03_couplers_ARVALID;
  wire [127:96]xbar_to_m03_couplers_AWADDR;
  wire xbar_to_m03_couplers_AWREADY;
  wire [3:3]xbar_to_m03_couplers_AWVALID;
  wire [3:3]xbar_to_m03_couplers_BREADY;
  wire [1:0]xbar_to_m03_couplers_BRESP;
  wire xbar_to_m03_couplers_BVALID;
  wire [31:0]xbar_to_m03_couplers_RDATA;
  wire [3:3]xbar_to_m03_couplers_RREADY;
  wire [1:0]xbar_to_m03_couplers_RRESP;
  wire xbar_to_m03_couplers_RVALID;
  wire [127:96]xbar_to_m03_couplers_WDATA;
  wire xbar_to_m03_couplers_WREADY;
  wire [15:12]xbar_to_m03_couplers_WSTRB;
  wire [3:3]xbar_to_m03_couplers_WVALID;
  wire [159:128]xbar_to_m04_couplers_ARADDR;
  wire xbar_to_m04_couplers_ARREADY;
  wire [4:4]xbar_to_m04_couplers_ARVALID;
  wire [159:128]xbar_to_m04_couplers_AWADDR;
  wire xbar_to_m04_couplers_AWREADY;
  wire [4:4]xbar_to_m04_couplers_AWVALID;
  wire [4:4]xbar_to_m04_couplers_BREADY;
  wire [1:0]xbar_to_m04_couplers_BRESP;
  wire xbar_to_m04_couplers_BVALID;
  wire [31:0]xbar_to_m04_couplers_RDATA;
  wire [4:4]xbar_to_m04_couplers_RREADY;
  wire [1:0]xbar_to_m04_couplers_RRESP;
  wire xbar_to_m04_couplers_RVALID;
  wire [159:128]xbar_to_m04_couplers_WDATA;
  wire xbar_to_m04_couplers_WREADY;
  wire [19:16]xbar_to_m04_couplers_WSTRB;
  wire [4:4]xbar_to_m04_couplers_WVALID;
  wire [191:160]xbar_to_m05_couplers_ARADDR;
  wire xbar_to_m05_couplers_ARREADY;
  wire [5:5]xbar_to_m05_couplers_ARVALID;
  wire [191:160]xbar_to_m05_couplers_AWADDR;
  wire xbar_to_m05_couplers_AWREADY;
  wire [5:5]xbar_to_m05_couplers_AWVALID;
  wire [5:5]xbar_to_m05_couplers_BREADY;
  wire [1:0]xbar_to_m05_couplers_BRESP;
  wire xbar_to_m05_couplers_BVALID;
  wire [31:0]xbar_to_m05_couplers_RDATA;
  wire [5:5]xbar_to_m05_couplers_RREADY;
  wire [1:0]xbar_to_m05_couplers_RRESP;
  wire xbar_to_m05_couplers_RVALID;
  wire [191:160]xbar_to_m05_couplers_WDATA;
  wire xbar_to_m05_couplers_WREADY;
  wire [23:20]xbar_to_m05_couplers_WSTRB;
  wire [5:5]xbar_to_m05_couplers_WVALID;
  wire [223:192]xbar_to_m06_couplers_ARADDR;
  wire xbar_to_m06_couplers_ARREADY;
  wire [6:6]xbar_to_m06_couplers_ARVALID;
  wire [223:192]xbar_to_m06_couplers_AWADDR;
  wire xbar_to_m06_couplers_AWREADY;
  wire [6:6]xbar_to_m06_couplers_AWVALID;
  wire [6:6]xbar_to_m06_couplers_BREADY;
  wire [1:0]xbar_to_m06_couplers_BRESP;
  wire xbar_to_m06_couplers_BVALID;
  wire [31:0]xbar_to_m06_couplers_RDATA;
  wire [6:6]xbar_to_m06_couplers_RREADY;
  wire [1:0]xbar_to_m06_couplers_RRESP;
  wire xbar_to_m06_couplers_RVALID;
  wire [223:192]xbar_to_m06_couplers_WDATA;
  wire xbar_to_m06_couplers_WREADY;
  wire [27:24]xbar_to_m06_couplers_WSTRB;
  wire [6:6]xbar_to_m06_couplers_WVALID;
  wire [255:224]xbar_to_m07_couplers_ARADDR;
  wire xbar_to_m07_couplers_ARREADY;
  wire [7:7]xbar_to_m07_couplers_ARVALID;
  wire [255:224]xbar_to_m07_couplers_AWADDR;
  wire xbar_to_m07_couplers_AWREADY;
  wire [7:7]xbar_to_m07_couplers_AWVALID;
  wire [7:7]xbar_to_m07_couplers_BREADY;
  wire [1:0]xbar_to_m07_couplers_BRESP;
  wire xbar_to_m07_couplers_BVALID;
  wire [31:0]xbar_to_m07_couplers_RDATA;
  wire [7:7]xbar_to_m07_couplers_RREADY;
  wire [1:0]xbar_to_m07_couplers_RRESP;
  wire xbar_to_m07_couplers_RVALID;
  wire [255:224]xbar_to_m07_couplers_WDATA;
  wire xbar_to_m07_couplers_WREADY;
  wire [31:28]xbar_to_m07_couplers_WSTRB;
  wire [7:7]xbar_to_m07_couplers_WVALID;
  wire [287:256]xbar_to_m08_couplers_ARADDR;
  wire [26:24]xbar_to_m08_couplers_ARPROT;
  wire xbar_to_m08_couplers_ARREADY;
  wire [8:8]xbar_to_m08_couplers_ARVALID;
  wire [287:256]xbar_to_m08_couplers_AWADDR;
  wire [26:24]xbar_to_m08_couplers_AWPROT;
  wire xbar_to_m08_couplers_AWREADY;
  wire [8:8]xbar_to_m08_couplers_AWVALID;
  wire [8:8]xbar_to_m08_couplers_BREADY;
  wire [1:0]xbar_to_m08_couplers_BRESP;
  wire xbar_to_m08_couplers_BVALID;
  wire [31:0]xbar_to_m08_couplers_RDATA;
  wire [8:8]xbar_to_m08_couplers_RREADY;
  wire [1:0]xbar_to_m08_couplers_RRESP;
  wire xbar_to_m08_couplers_RVALID;
  wire [287:256]xbar_to_m08_couplers_WDATA;
  wire xbar_to_m08_couplers_WREADY;
  wire [35:32]xbar_to_m08_couplers_WSTRB;
  wire [8:8]xbar_to_m08_couplers_WVALID;
  wire [319:288]xbar_to_m09_couplers_ARADDR;
  wire [29:27]xbar_to_m09_couplers_ARPROT;
  wire xbar_to_m09_couplers_ARREADY;
  wire [9:9]xbar_to_m09_couplers_ARVALID;
  wire [319:288]xbar_to_m09_couplers_AWADDR;
  wire [29:27]xbar_to_m09_couplers_AWPROT;
  wire xbar_to_m09_couplers_AWREADY;
  wire [9:9]xbar_to_m09_couplers_AWVALID;
  wire [9:9]xbar_to_m09_couplers_BREADY;
  wire [1:0]xbar_to_m09_couplers_BRESP;
  wire xbar_to_m09_couplers_BVALID;
  wire [31:0]xbar_to_m09_couplers_RDATA;
  wire [9:9]xbar_to_m09_couplers_RREADY;
  wire [1:0]xbar_to_m09_couplers_RRESP;
  wire xbar_to_m09_couplers_RVALID;
  wire [319:288]xbar_to_m09_couplers_WDATA;
  wire xbar_to_m09_couplers_WREADY;
  wire [39:36]xbar_to_m09_couplers_WSTRB;
  wire [9:9]xbar_to_m09_couplers_WVALID;
  wire [351:320]xbar_to_m10_couplers_ARADDR;
  wire [32:30]xbar_to_m10_couplers_ARPROT;
  wire xbar_to_m10_couplers_ARREADY;
  wire [10:10]xbar_to_m10_couplers_ARVALID;
  wire [351:320]xbar_to_m10_couplers_AWADDR;
  wire [32:30]xbar_to_m10_couplers_AWPROT;
  wire xbar_to_m10_couplers_AWREADY;
  wire [10:10]xbar_to_m10_couplers_AWVALID;
  wire [10:10]xbar_to_m10_couplers_BREADY;
  wire [1:0]xbar_to_m10_couplers_BRESP;
  wire xbar_to_m10_couplers_BVALID;
  wire [31:0]xbar_to_m10_couplers_RDATA;
  wire [10:10]xbar_to_m10_couplers_RREADY;
  wire [1:0]xbar_to_m10_couplers_RRESP;
  wire xbar_to_m10_couplers_RVALID;
  wire [351:320]xbar_to_m10_couplers_WDATA;
  wire xbar_to_m10_couplers_WREADY;
  wire [43:40]xbar_to_m10_couplers_WSTRB;
  wire [10:10]xbar_to_m10_couplers_WVALID;
  wire [383:352]xbar_to_m11_couplers_ARADDR;
  wire [35:33]xbar_to_m11_couplers_ARPROT;
  wire xbar_to_m11_couplers_ARREADY;
  wire [11:11]xbar_to_m11_couplers_ARVALID;
  wire [383:352]xbar_to_m11_couplers_AWADDR;
  wire [35:33]xbar_to_m11_couplers_AWPROT;
  wire xbar_to_m11_couplers_AWREADY;
  wire [11:11]xbar_to_m11_couplers_AWVALID;
  wire [11:11]xbar_to_m11_couplers_BREADY;
  wire [1:0]xbar_to_m11_couplers_BRESP;
  wire xbar_to_m11_couplers_BVALID;
  wire [31:0]xbar_to_m11_couplers_RDATA;
  wire [11:11]xbar_to_m11_couplers_RREADY;
  wire [1:0]xbar_to_m11_couplers_RRESP;
  wire xbar_to_m11_couplers_RVALID;
  wire [383:352]xbar_to_m11_couplers_WDATA;
  wire xbar_to_m11_couplers_WREADY;
  wire [47:44]xbar_to_m11_couplers_WSTRB;
  wire [11:11]xbar_to_m11_couplers_WVALID;
  wire [35:0]NLW_xbar_m_axi_arprot_UNCONNECTED;
  wire [35:0]NLW_xbar_m_axi_awprot_UNCONNECTED;

  assign M00_ACLK_1 = M00_ACLK;
  assign M00_ARESETN_1 = M00_ARESETN[0];
  assign M00_AXI_araddr[4:0] = m00_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  assign M00_AXI_arprot[2:0] = m00_couplers_to_axi_pcie3_0_axi_periph_ARPROT;
  assign M00_AXI_arvalid[0] = m00_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  assign M00_AXI_awaddr[4:0] = m00_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  assign M00_AXI_awprot[2:0] = m00_couplers_to_axi_pcie3_0_axi_periph_AWPROT;
  assign M00_AXI_awvalid[0] = m00_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  assign M00_AXI_bready[0] = m00_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  assign M00_AXI_rready[0] = m00_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  assign M00_AXI_wdata[31:0] = m00_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  assign M00_AXI_wstrb[3:0] = m00_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  assign M00_AXI_wvalid[0] = m00_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  assign M01_ACLK_1 = M01_ACLK;
  assign M01_ARESETN_1 = M01_ARESETN[0];
  assign M01_AXI_araddr[4:0] = m01_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  assign M01_AXI_arprot[2:0] = m01_couplers_to_axi_pcie3_0_axi_periph_ARPROT;
  assign M01_AXI_arvalid[0] = m01_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  assign M01_AXI_awaddr[4:0] = m01_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  assign M01_AXI_awprot[2:0] = m01_couplers_to_axi_pcie3_0_axi_periph_AWPROT;
  assign M01_AXI_awvalid[0] = m01_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  assign M01_AXI_bready[0] = m01_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  assign M01_AXI_rready[0] = m01_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  assign M01_AXI_wdata[31:0] = m01_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  assign M01_AXI_wstrb[3:0] = m01_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  assign M01_AXI_wvalid[0] = m01_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  assign M02_ACLK_1 = M02_ACLK;
  assign M02_ARESETN_1 = M02_ARESETN[0];
  assign M02_AXI_araddr[12:0] = m02_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  assign M02_AXI_arvalid = m02_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  assign M02_AXI_awaddr[12:0] = m02_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  assign M02_AXI_awvalid = m02_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  assign M02_AXI_bready = m02_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  assign M02_AXI_rready = m02_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  assign M02_AXI_wdata[31:0] = m02_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  assign M02_AXI_wstrb[3:0] = m02_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  assign M02_AXI_wvalid = m02_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  assign M03_ACLK_1 = M03_ACLK;
  assign M03_ARESETN_1 = M03_ARESETN[0];
  assign M03_AXI_araddr[31:0] = m03_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  assign M03_AXI_arvalid = m03_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  assign M03_AXI_awaddr[31:0] = m03_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  assign M03_AXI_awvalid = m03_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  assign M03_AXI_bready = m03_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  assign M03_AXI_rready = m03_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  assign M03_AXI_wdata[31:0] = m03_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  assign M03_AXI_wstrb[3:0] = m03_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  assign M03_AXI_wvalid = m03_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  assign M04_ACLK_1 = M04_ACLK;
  assign M04_ARESETN_1 = M04_ARESETN[0];
  assign M04_AXI_araddr[31:0] = m04_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  assign M04_AXI_arvalid = m04_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  assign M04_AXI_awaddr[31:0] = m04_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  assign M04_AXI_awvalid = m04_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  assign M04_AXI_bready = m04_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  assign M04_AXI_rready = m04_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  assign M04_AXI_wdata[31:0] = m04_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  assign M04_AXI_wstrb[3:0] = m04_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  assign M04_AXI_wvalid = m04_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  assign M05_ACLK_1 = M05_ACLK;
  assign M05_ARESETN_1 = M05_ARESETN[0];
  assign M05_AXI_araddr[31:0] = m05_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  assign M05_AXI_arvalid = m05_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  assign M05_AXI_awaddr[31:0] = m05_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  assign M05_AXI_awvalid = m05_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  assign M05_AXI_bready = m05_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  assign M05_AXI_rready = m05_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  assign M05_AXI_wdata[31:0] = m05_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  assign M05_AXI_wstrb[3:0] = m05_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  assign M05_AXI_wvalid = m05_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  assign M06_ACLK_1 = M06_ACLK;
  assign M06_ARESETN_1 = M06_ARESETN[0];
  assign M06_AXI_araddr[31:0] = m06_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  assign M06_AXI_arvalid = m06_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  assign M06_AXI_awaddr[31:0] = m06_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  assign M06_AXI_awvalid = m06_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  assign M06_AXI_bready = m06_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  assign M06_AXI_rready = m06_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  assign M06_AXI_wdata[31:0] = m06_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  assign M06_AXI_wstrb[3:0] = m06_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  assign M06_AXI_wvalid = m06_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  assign M07_ACLK_1 = M07_ACLK;
  assign M07_ARESETN_1 = M07_ARESETN[0];
  assign M07_AXI_araddr[31:0] = m07_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  assign M07_AXI_arvalid = m07_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  assign M07_AXI_awaddr[31:0] = m07_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  assign M07_AXI_awvalid = m07_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  assign M07_AXI_bready = m07_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  assign M07_AXI_rready = m07_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  assign M07_AXI_wdata[31:0] = m07_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  assign M07_AXI_wstrb[3:0] = m07_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  assign M07_AXI_wvalid = m07_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  assign M08_ACLK_1 = M08_ACLK;
  assign M08_ARESETN_1 = M08_ARESETN[0];
  assign M08_AXI_araddr[14:0] = m08_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  assign M08_AXI_arprot[2:0] = m08_couplers_to_axi_pcie3_0_axi_periph_ARPROT;
  assign M08_AXI_arvalid = m08_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  assign M08_AXI_awaddr[14:0] = m08_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  assign M08_AXI_awprot[2:0] = m08_couplers_to_axi_pcie3_0_axi_periph_AWPROT;
  assign M08_AXI_awvalid = m08_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  assign M08_AXI_bready = m08_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  assign M08_AXI_rready = m08_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  assign M08_AXI_wdata[31:0] = m08_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  assign M08_AXI_wstrb[3:0] = m08_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  assign M08_AXI_wvalid = m08_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  assign M09_ACLK_1 = M09_ACLK;
  assign M09_ARESETN_1 = M09_ARESETN[0];
  assign M09_AXI_araddr[14:0] = m09_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  assign M09_AXI_arprot[2:0] = m09_couplers_to_axi_pcie3_0_axi_periph_ARPROT;
  assign M09_AXI_arvalid = m09_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  assign M09_AXI_awaddr[14:0] = m09_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  assign M09_AXI_awprot[2:0] = m09_couplers_to_axi_pcie3_0_axi_periph_AWPROT;
  assign M09_AXI_awvalid = m09_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  assign M09_AXI_bready = m09_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  assign M09_AXI_rready = m09_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  assign M09_AXI_wdata[31:0] = m09_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  assign M09_AXI_wstrb[3:0] = m09_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  assign M09_AXI_wvalid = m09_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  assign M10_ACLK_1 = M10_ACLK;
  assign M10_ARESETN_1 = M10_ARESETN[0];
  assign M10_AXI_araddr[14:0] = m10_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  assign M10_AXI_arprot[2:0] = m10_couplers_to_axi_pcie3_0_axi_periph_ARPROT;
  assign M10_AXI_arvalid = m10_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  assign M10_AXI_awaddr[14:0] = m10_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  assign M10_AXI_awprot[2:0] = m10_couplers_to_axi_pcie3_0_axi_periph_AWPROT;
  assign M10_AXI_awvalid = m10_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  assign M10_AXI_bready = m10_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  assign M10_AXI_rready = m10_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  assign M10_AXI_wdata[31:0] = m10_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  assign M10_AXI_wstrb[3:0] = m10_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  assign M10_AXI_wvalid = m10_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  assign M11_ACLK_1 = M11_ACLK;
  assign M11_ARESETN_1 = M11_ARESETN[0];
  assign M11_AXI_araddr[14:0] = m11_couplers_to_axi_pcie3_0_axi_periph_ARADDR;
  assign M11_AXI_arprot[2:0] = m11_couplers_to_axi_pcie3_0_axi_periph_ARPROT;
  assign M11_AXI_arvalid = m11_couplers_to_axi_pcie3_0_axi_periph_ARVALID;
  assign M11_AXI_awaddr[14:0] = m11_couplers_to_axi_pcie3_0_axi_periph_AWADDR;
  assign M11_AXI_awprot[2:0] = m11_couplers_to_axi_pcie3_0_axi_periph_AWPROT;
  assign M11_AXI_awvalid = m11_couplers_to_axi_pcie3_0_axi_periph_AWVALID;
  assign M11_AXI_bready = m11_couplers_to_axi_pcie3_0_axi_periph_BREADY;
  assign M11_AXI_rready = m11_couplers_to_axi_pcie3_0_axi_periph_RREADY;
  assign M11_AXI_wdata[31:0] = m11_couplers_to_axi_pcie3_0_axi_periph_WDATA;
  assign M11_AXI_wstrb[3:0] = m11_couplers_to_axi_pcie3_0_axi_periph_WSTRB;
  assign M11_AXI_wvalid = m11_couplers_to_axi_pcie3_0_axi_periph_WVALID;
  assign S00_ACLK_1 = S00_ACLK;
  assign S00_ARESETN_1 = S00_ARESETN[0];
  assign S00_AXI_arready = axi_pcie3_0_axi_periph_to_s00_couplers_ARREADY;
  assign S00_AXI_awready = axi_pcie3_0_axi_periph_to_s00_couplers_AWREADY;
  assign S00_AXI_bid[2:0] = axi_pcie3_0_axi_periph_to_s00_couplers_BID;
  assign S00_AXI_bresp[1:0] = axi_pcie3_0_axi_periph_to_s00_couplers_BRESP;
  assign S00_AXI_bvalid = axi_pcie3_0_axi_periph_to_s00_couplers_BVALID;
  assign S00_AXI_rdata[255:0] = axi_pcie3_0_axi_periph_to_s00_couplers_RDATA;
  assign S00_AXI_rid[2:0] = axi_pcie3_0_axi_periph_to_s00_couplers_RID;
  assign S00_AXI_rlast = axi_pcie3_0_axi_periph_to_s00_couplers_RLAST;
  assign S00_AXI_rresp[1:0] = axi_pcie3_0_axi_periph_to_s00_couplers_RRESP;
  assign S00_AXI_rvalid = axi_pcie3_0_axi_periph_to_s00_couplers_RVALID;
  assign S00_AXI_wready = axi_pcie3_0_axi_periph_to_s00_couplers_WREADY;
  assign axi_pcie3_0_axi_periph_ACLK_net = ACLK;
  assign axi_pcie3_0_axi_periph_ARESETN_net = ARESETN[0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_ARADDR = S00_AXI_araddr[31:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_ARBURST = S00_AXI_arburst[1:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_ARCACHE = S00_AXI_arcache[3:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_ARID = S00_AXI_arid[2:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_ARLEN = S00_AXI_arlen[7:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_ARLOCK = S00_AXI_arlock[0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_ARPROT = S00_AXI_arprot[2:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_ARSIZE = S00_AXI_arsize[2:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_ARVALID = S00_AXI_arvalid;
  assign axi_pcie3_0_axi_periph_to_s00_couplers_AWADDR = S00_AXI_awaddr[31:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_AWBURST = S00_AXI_awburst[1:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_AWCACHE = S00_AXI_awcache[3:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_AWID = S00_AXI_awid[2:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_AWLEN = S00_AXI_awlen[7:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_AWLOCK = S00_AXI_awlock[0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_AWPROT = S00_AXI_awprot[2:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_AWSIZE = S00_AXI_awsize[2:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_AWVALID = S00_AXI_awvalid;
  assign axi_pcie3_0_axi_periph_to_s00_couplers_BREADY = S00_AXI_bready;
  assign axi_pcie3_0_axi_periph_to_s00_couplers_RREADY = S00_AXI_rready;
  assign axi_pcie3_0_axi_periph_to_s00_couplers_WDATA = S00_AXI_wdata[255:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_WLAST = S00_AXI_wlast;
  assign axi_pcie3_0_axi_periph_to_s00_couplers_WSTRB = S00_AXI_wstrb[31:0];
  assign axi_pcie3_0_axi_periph_to_s00_couplers_WVALID = S00_AXI_wvalid;
  assign m00_couplers_to_axi_pcie3_0_axi_periph_ARREADY = M00_AXI_arready[0];
  assign m00_couplers_to_axi_pcie3_0_axi_periph_AWREADY = M00_AXI_awready[0];
  assign m00_couplers_to_axi_pcie3_0_axi_periph_BRESP = M00_AXI_bresp[1:0];
  assign m00_couplers_to_axi_pcie3_0_axi_periph_BVALID = M00_AXI_bvalid[0];
  assign m00_couplers_to_axi_pcie3_0_axi_periph_RDATA = M00_AXI_rdata[31:0];
  assign m00_couplers_to_axi_pcie3_0_axi_periph_RRESP = M00_AXI_rresp[1:0];
  assign m00_couplers_to_axi_pcie3_0_axi_periph_RVALID = M00_AXI_rvalid[0];
  assign m00_couplers_to_axi_pcie3_0_axi_periph_WREADY = M00_AXI_wready[0];
  assign m01_couplers_to_axi_pcie3_0_axi_periph_ARREADY = M01_AXI_arready[0];
  assign m01_couplers_to_axi_pcie3_0_axi_periph_AWREADY = M01_AXI_awready[0];
  assign m01_couplers_to_axi_pcie3_0_axi_periph_BRESP = M01_AXI_bresp[1:0];
  assign m01_couplers_to_axi_pcie3_0_axi_periph_BVALID = M01_AXI_bvalid[0];
  assign m01_couplers_to_axi_pcie3_0_axi_periph_RDATA = M01_AXI_rdata[31:0];
  assign m01_couplers_to_axi_pcie3_0_axi_periph_RRESP = M01_AXI_rresp[1:0];
  assign m01_couplers_to_axi_pcie3_0_axi_periph_RVALID = M01_AXI_rvalid[0];
  assign m01_couplers_to_axi_pcie3_0_axi_periph_WREADY = M01_AXI_wready[0];
  assign m02_couplers_to_axi_pcie3_0_axi_periph_ARREADY = M02_AXI_arready;
  assign m02_couplers_to_axi_pcie3_0_axi_periph_AWREADY = M02_AXI_awready;
  assign m02_couplers_to_axi_pcie3_0_axi_periph_BRESP = M02_AXI_bresp[1:0];
  assign m02_couplers_to_axi_pcie3_0_axi_periph_BVALID = M02_AXI_bvalid;
  assign m02_couplers_to_axi_pcie3_0_axi_periph_RDATA = M02_AXI_rdata[31:0];
  assign m02_couplers_to_axi_pcie3_0_axi_periph_RRESP = M02_AXI_rresp[1:0];
  assign m02_couplers_to_axi_pcie3_0_axi_periph_RVALID = M02_AXI_rvalid;
  assign m02_couplers_to_axi_pcie3_0_axi_periph_WREADY = M02_AXI_wready;
  assign m03_couplers_to_axi_pcie3_0_axi_periph_ARREADY = M03_AXI_arready;
  assign m03_couplers_to_axi_pcie3_0_axi_periph_AWREADY = M03_AXI_awready;
  assign m03_couplers_to_axi_pcie3_0_axi_periph_BRESP = M03_AXI_bresp[1:0];
  assign m03_couplers_to_axi_pcie3_0_axi_periph_BVALID = M03_AXI_bvalid;
  assign m03_couplers_to_axi_pcie3_0_axi_periph_RDATA = M03_AXI_rdata[31:0];
  assign m03_couplers_to_axi_pcie3_0_axi_periph_RRESP = M03_AXI_rresp[1:0];
  assign m03_couplers_to_axi_pcie3_0_axi_periph_RVALID = M03_AXI_rvalid;
  assign m03_couplers_to_axi_pcie3_0_axi_periph_WREADY = M03_AXI_wready;
  assign m04_couplers_to_axi_pcie3_0_axi_periph_ARREADY = M04_AXI_arready;
  assign m04_couplers_to_axi_pcie3_0_axi_periph_AWREADY = M04_AXI_awready;
  assign m04_couplers_to_axi_pcie3_0_axi_periph_BRESP = M04_AXI_bresp[1:0];
  assign m04_couplers_to_axi_pcie3_0_axi_periph_BVALID = M04_AXI_bvalid;
  assign m04_couplers_to_axi_pcie3_0_axi_periph_RDATA = M04_AXI_rdata[31:0];
  assign m04_couplers_to_axi_pcie3_0_axi_periph_RRESP = M04_AXI_rresp[1:0];
  assign m04_couplers_to_axi_pcie3_0_axi_periph_RVALID = M04_AXI_rvalid;
  assign m04_couplers_to_axi_pcie3_0_axi_periph_WREADY = M04_AXI_wready;
  assign m05_couplers_to_axi_pcie3_0_axi_periph_ARREADY = M05_AXI_arready;
  assign m05_couplers_to_axi_pcie3_0_axi_periph_AWREADY = M05_AXI_awready;
  assign m05_couplers_to_axi_pcie3_0_axi_periph_BRESP = M05_AXI_bresp[1:0];
  assign m05_couplers_to_axi_pcie3_0_axi_periph_BVALID = M05_AXI_bvalid;
  assign m05_couplers_to_axi_pcie3_0_axi_periph_RDATA = M05_AXI_rdata[31:0];
  assign m05_couplers_to_axi_pcie3_0_axi_periph_RRESP = M05_AXI_rresp[1:0];
  assign m05_couplers_to_axi_pcie3_0_axi_periph_RVALID = M05_AXI_rvalid;
  assign m05_couplers_to_axi_pcie3_0_axi_periph_WREADY = M05_AXI_wready;
  assign m06_couplers_to_axi_pcie3_0_axi_periph_ARREADY = M06_AXI_arready;
  assign m06_couplers_to_axi_pcie3_0_axi_periph_AWREADY = M06_AXI_awready;
  assign m06_couplers_to_axi_pcie3_0_axi_periph_BRESP = M06_AXI_bresp[1:0];
  assign m06_couplers_to_axi_pcie3_0_axi_periph_BVALID = M06_AXI_bvalid;
  assign m06_couplers_to_axi_pcie3_0_axi_periph_RDATA = M06_AXI_rdata[31:0];
  assign m06_couplers_to_axi_pcie3_0_axi_periph_RRESP = M06_AXI_rresp[1:0];
  assign m06_couplers_to_axi_pcie3_0_axi_periph_RVALID = M06_AXI_rvalid;
  assign m06_couplers_to_axi_pcie3_0_axi_periph_WREADY = M06_AXI_wready;
  assign m07_couplers_to_axi_pcie3_0_axi_periph_ARREADY = M07_AXI_arready;
  assign m07_couplers_to_axi_pcie3_0_axi_periph_AWREADY = M07_AXI_awready;
  assign m07_couplers_to_axi_pcie3_0_axi_periph_BRESP = M07_AXI_bresp[1:0];
  assign m07_couplers_to_axi_pcie3_0_axi_periph_BVALID = M07_AXI_bvalid;
  assign m07_couplers_to_axi_pcie3_0_axi_periph_RDATA = M07_AXI_rdata[31:0];
  assign m07_couplers_to_axi_pcie3_0_axi_periph_RRESP = M07_AXI_rresp[1:0];
  assign m07_couplers_to_axi_pcie3_0_axi_periph_RVALID = M07_AXI_rvalid;
  assign m07_couplers_to_axi_pcie3_0_axi_periph_WREADY = M07_AXI_wready;
  assign m08_couplers_to_axi_pcie3_0_axi_periph_ARREADY = M08_AXI_arready;
  assign m08_couplers_to_axi_pcie3_0_axi_periph_AWREADY = M08_AXI_awready;
  assign m08_couplers_to_axi_pcie3_0_axi_periph_BRESP = M08_AXI_bresp[1:0];
  assign m08_couplers_to_axi_pcie3_0_axi_periph_BVALID = M08_AXI_bvalid;
  assign m08_couplers_to_axi_pcie3_0_axi_periph_RDATA = M08_AXI_rdata[31:0];
  assign m08_couplers_to_axi_pcie3_0_axi_periph_RRESP = M08_AXI_rresp[1:0];
  assign m08_couplers_to_axi_pcie3_0_axi_periph_RVALID = M08_AXI_rvalid;
  assign m08_couplers_to_axi_pcie3_0_axi_periph_WREADY = M08_AXI_wready;
  assign m09_couplers_to_axi_pcie3_0_axi_periph_ARREADY = M09_AXI_arready;
  assign m09_couplers_to_axi_pcie3_0_axi_periph_AWREADY = M09_AXI_awready;
  assign m09_couplers_to_axi_pcie3_0_axi_periph_BRESP = M09_AXI_bresp[1:0];
  assign m09_couplers_to_axi_pcie3_0_axi_periph_BVALID = M09_AXI_bvalid;
  assign m09_couplers_to_axi_pcie3_0_axi_periph_RDATA = M09_AXI_rdata[31:0];
  assign m09_couplers_to_axi_pcie3_0_axi_periph_RRESP = M09_AXI_rresp[1:0];
  assign m09_couplers_to_axi_pcie3_0_axi_periph_RVALID = M09_AXI_rvalid;
  assign m09_couplers_to_axi_pcie3_0_axi_periph_WREADY = M09_AXI_wready;
  assign m10_couplers_to_axi_pcie3_0_axi_periph_ARREADY = M10_AXI_arready;
  assign m10_couplers_to_axi_pcie3_0_axi_periph_AWREADY = M10_AXI_awready;
  assign m10_couplers_to_axi_pcie3_0_axi_periph_BRESP = M10_AXI_bresp[1:0];
  assign m10_couplers_to_axi_pcie3_0_axi_periph_BVALID = M10_AXI_bvalid;
  assign m10_couplers_to_axi_pcie3_0_axi_periph_RDATA = M10_AXI_rdata[31:0];
  assign m10_couplers_to_axi_pcie3_0_axi_periph_RRESP = M10_AXI_rresp[1:0];
  assign m10_couplers_to_axi_pcie3_0_axi_periph_RVALID = M10_AXI_rvalid;
  assign m10_couplers_to_axi_pcie3_0_axi_periph_WREADY = M10_AXI_wready;
  assign m11_couplers_to_axi_pcie3_0_axi_periph_ARREADY = M11_AXI_arready;
  assign m11_couplers_to_axi_pcie3_0_axi_periph_AWREADY = M11_AXI_awready;
  assign m11_couplers_to_axi_pcie3_0_axi_periph_BRESP = M11_AXI_bresp[1:0];
  assign m11_couplers_to_axi_pcie3_0_axi_periph_BVALID = M11_AXI_bvalid;
  assign m11_couplers_to_axi_pcie3_0_axi_periph_RDATA = M11_AXI_rdata[31:0];
  assign m11_couplers_to_axi_pcie3_0_axi_periph_RRESP = M11_AXI_rresp[1:0];
  assign m11_couplers_to_axi_pcie3_0_axi_periph_RVALID = M11_AXI_rvalid;
  assign m11_couplers_to_axi_pcie3_0_axi_periph_WREADY = M11_AXI_wready;
  m00_couplers_imp_UDG1QZ m00_couplers
       (.M_ACLK(M00_ACLK_1),
        .M_ARESETN(M00_ARESETN_1),
        .M_AXI_araddr(m00_couplers_to_axi_pcie3_0_axi_periph_ARADDR),
        .M_AXI_arprot(m00_couplers_to_axi_pcie3_0_axi_periph_ARPROT),
        .M_AXI_arready(m00_couplers_to_axi_pcie3_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m00_couplers_to_axi_pcie3_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m00_couplers_to_axi_pcie3_0_axi_periph_AWADDR),
        .M_AXI_awprot(m00_couplers_to_axi_pcie3_0_axi_periph_AWPROT),
        .M_AXI_awready(m00_couplers_to_axi_pcie3_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m00_couplers_to_axi_pcie3_0_axi_periph_AWVALID),
        .M_AXI_bready(m00_couplers_to_axi_pcie3_0_axi_periph_BREADY),
        .M_AXI_bresp(m00_couplers_to_axi_pcie3_0_axi_periph_BRESP),
        .M_AXI_bvalid(m00_couplers_to_axi_pcie3_0_axi_periph_BVALID),
        .M_AXI_rdata(m00_couplers_to_axi_pcie3_0_axi_periph_RDATA),
        .M_AXI_rready(m00_couplers_to_axi_pcie3_0_axi_periph_RREADY),
        .M_AXI_rresp(m00_couplers_to_axi_pcie3_0_axi_periph_RRESP),
        .M_AXI_rvalid(m00_couplers_to_axi_pcie3_0_axi_periph_RVALID),
        .M_AXI_wdata(m00_couplers_to_axi_pcie3_0_axi_periph_WDATA),
        .M_AXI_wready(m00_couplers_to_axi_pcie3_0_axi_periph_WREADY),
        .M_AXI_wstrb(m00_couplers_to_axi_pcie3_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m00_couplers_to_axi_pcie3_0_axi_periph_WVALID),
        .S_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .S_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m00_couplers_ARADDR[4:0]),
        .S_AXI_arprot(xbar_to_m00_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m00_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m00_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m00_couplers_AWADDR[4:0]),
        .S_AXI_awprot(xbar_to_m00_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m00_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m00_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m00_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m00_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m00_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m00_couplers_RDATA),
        .S_AXI_rready(xbar_to_m00_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m00_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m00_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m00_couplers_WDATA),
        .S_AXI_wready(xbar_to_m00_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m00_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m00_couplers_WVALID));
  m01_couplers_imp_103ZR5M m01_couplers
       (.M_ACLK(M01_ACLK_1),
        .M_ARESETN(M01_ARESETN_1),
        .M_AXI_araddr(m01_couplers_to_axi_pcie3_0_axi_periph_ARADDR),
        .M_AXI_arprot(m01_couplers_to_axi_pcie3_0_axi_periph_ARPROT),
        .M_AXI_arready(m01_couplers_to_axi_pcie3_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m01_couplers_to_axi_pcie3_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m01_couplers_to_axi_pcie3_0_axi_periph_AWADDR),
        .M_AXI_awprot(m01_couplers_to_axi_pcie3_0_axi_periph_AWPROT),
        .M_AXI_awready(m01_couplers_to_axi_pcie3_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m01_couplers_to_axi_pcie3_0_axi_periph_AWVALID),
        .M_AXI_bready(m01_couplers_to_axi_pcie3_0_axi_periph_BREADY),
        .M_AXI_bresp(m01_couplers_to_axi_pcie3_0_axi_periph_BRESP),
        .M_AXI_bvalid(m01_couplers_to_axi_pcie3_0_axi_periph_BVALID),
        .M_AXI_rdata(m01_couplers_to_axi_pcie3_0_axi_periph_RDATA),
        .M_AXI_rready(m01_couplers_to_axi_pcie3_0_axi_periph_RREADY),
        .M_AXI_rresp(m01_couplers_to_axi_pcie3_0_axi_periph_RRESP),
        .M_AXI_rvalid(m01_couplers_to_axi_pcie3_0_axi_periph_RVALID),
        .M_AXI_wdata(m01_couplers_to_axi_pcie3_0_axi_periph_WDATA),
        .M_AXI_wready(m01_couplers_to_axi_pcie3_0_axi_periph_WREADY),
        .M_AXI_wstrb(m01_couplers_to_axi_pcie3_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m01_couplers_to_axi_pcie3_0_axi_periph_WVALID),
        .S_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .S_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m01_couplers_ARADDR[36:32]),
        .S_AXI_arprot(xbar_to_m01_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m01_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m01_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m01_couplers_AWADDR[36:32]),
        .S_AXI_awprot(xbar_to_m01_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m01_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m01_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m01_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m01_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m01_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m01_couplers_RDATA),
        .S_AXI_rready(xbar_to_m01_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m01_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m01_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m01_couplers_WDATA),
        .S_AXI_wready(xbar_to_m01_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m01_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m01_couplers_WVALID));
  m02_couplers_imp_T17R6G m02_couplers
       (.M_ACLK(M02_ACLK_1),
        .M_ARESETN(M02_ARESETN_1),
        .M_AXI_araddr(m02_couplers_to_axi_pcie3_0_axi_periph_ARADDR),
        .M_AXI_arready(m02_couplers_to_axi_pcie3_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m02_couplers_to_axi_pcie3_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m02_couplers_to_axi_pcie3_0_axi_periph_AWADDR),
        .M_AXI_awready(m02_couplers_to_axi_pcie3_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m02_couplers_to_axi_pcie3_0_axi_periph_AWVALID),
        .M_AXI_bready(m02_couplers_to_axi_pcie3_0_axi_periph_BREADY),
        .M_AXI_bresp(m02_couplers_to_axi_pcie3_0_axi_periph_BRESP),
        .M_AXI_bvalid(m02_couplers_to_axi_pcie3_0_axi_periph_BVALID),
        .M_AXI_rdata(m02_couplers_to_axi_pcie3_0_axi_periph_RDATA),
        .M_AXI_rready(m02_couplers_to_axi_pcie3_0_axi_periph_RREADY),
        .M_AXI_rresp(m02_couplers_to_axi_pcie3_0_axi_periph_RRESP),
        .M_AXI_rvalid(m02_couplers_to_axi_pcie3_0_axi_periph_RVALID),
        .M_AXI_wdata(m02_couplers_to_axi_pcie3_0_axi_periph_WDATA),
        .M_AXI_wready(m02_couplers_to_axi_pcie3_0_axi_periph_WREADY),
        .M_AXI_wstrb(m02_couplers_to_axi_pcie3_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m02_couplers_to_axi_pcie3_0_axi_periph_WVALID),
        .S_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .S_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m02_couplers_ARADDR[76:64]),
        .S_AXI_arready(xbar_to_m02_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m02_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m02_couplers_AWADDR[76:64]),
        .S_AXI_awready(xbar_to_m02_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m02_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m02_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m02_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m02_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m02_couplers_RDATA),
        .S_AXI_rready(xbar_to_m02_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m02_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m02_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m02_couplers_WDATA),
        .S_AXI_wready(xbar_to_m02_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m02_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m02_couplers_WVALID));
  m03_couplers_imp_11PVS1L m03_couplers
       (.M_ACLK(M03_ACLK_1),
        .M_ARESETN(M03_ARESETN_1),
        .M_AXI_araddr(m03_couplers_to_axi_pcie3_0_axi_periph_ARADDR),
        .M_AXI_arready(m03_couplers_to_axi_pcie3_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m03_couplers_to_axi_pcie3_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m03_couplers_to_axi_pcie3_0_axi_periph_AWADDR),
        .M_AXI_awready(m03_couplers_to_axi_pcie3_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m03_couplers_to_axi_pcie3_0_axi_periph_AWVALID),
        .M_AXI_bready(m03_couplers_to_axi_pcie3_0_axi_periph_BREADY),
        .M_AXI_bresp(m03_couplers_to_axi_pcie3_0_axi_periph_BRESP),
        .M_AXI_bvalid(m03_couplers_to_axi_pcie3_0_axi_periph_BVALID),
        .M_AXI_rdata(m03_couplers_to_axi_pcie3_0_axi_periph_RDATA),
        .M_AXI_rready(m03_couplers_to_axi_pcie3_0_axi_periph_RREADY),
        .M_AXI_rresp(m03_couplers_to_axi_pcie3_0_axi_periph_RRESP),
        .M_AXI_rvalid(m03_couplers_to_axi_pcie3_0_axi_periph_RVALID),
        .M_AXI_wdata(m03_couplers_to_axi_pcie3_0_axi_periph_WDATA),
        .M_AXI_wready(m03_couplers_to_axi_pcie3_0_axi_periph_WREADY),
        .M_AXI_wstrb(m03_couplers_to_axi_pcie3_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m03_couplers_to_axi_pcie3_0_axi_periph_WVALID),
        .S_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .S_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m03_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m03_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m03_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m03_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m03_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m03_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m03_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m03_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m03_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m03_couplers_RDATA),
        .S_AXI_rready(xbar_to_m03_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m03_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m03_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m03_couplers_WDATA),
        .S_AXI_wready(xbar_to_m03_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m03_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m03_couplers_WVALID));
  m04_couplers_imp_SJJV19 m04_couplers
       (.M_ACLK(M04_ACLK_1),
        .M_ARESETN(M04_ARESETN_1),
        .M_AXI_araddr(m04_couplers_to_axi_pcie3_0_axi_periph_ARADDR),
        .M_AXI_arready(m04_couplers_to_axi_pcie3_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m04_couplers_to_axi_pcie3_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m04_couplers_to_axi_pcie3_0_axi_periph_AWADDR),
        .M_AXI_awready(m04_couplers_to_axi_pcie3_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m04_couplers_to_axi_pcie3_0_axi_periph_AWVALID),
        .M_AXI_bready(m04_couplers_to_axi_pcie3_0_axi_periph_BREADY),
        .M_AXI_bresp(m04_couplers_to_axi_pcie3_0_axi_periph_BRESP),
        .M_AXI_bvalid(m04_couplers_to_axi_pcie3_0_axi_periph_BVALID),
        .M_AXI_rdata(m04_couplers_to_axi_pcie3_0_axi_periph_RDATA),
        .M_AXI_rready(m04_couplers_to_axi_pcie3_0_axi_periph_RREADY),
        .M_AXI_rresp(m04_couplers_to_axi_pcie3_0_axi_periph_RRESP),
        .M_AXI_rvalid(m04_couplers_to_axi_pcie3_0_axi_periph_RVALID),
        .M_AXI_wdata(m04_couplers_to_axi_pcie3_0_axi_periph_WDATA),
        .M_AXI_wready(m04_couplers_to_axi_pcie3_0_axi_periph_WREADY),
        .M_AXI_wstrb(m04_couplers_to_axi_pcie3_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m04_couplers_to_axi_pcie3_0_axi_periph_WVALID),
        .S_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .S_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m04_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m04_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m04_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m04_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m04_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m04_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m04_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m04_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m04_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m04_couplers_RDATA),
        .S_AXI_rready(xbar_to_m04_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m04_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m04_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m04_couplers_WDATA),
        .S_AXI_wready(xbar_to_m04_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m04_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m04_couplers_WVALID));
  m05_couplers_imp_125ZEBG m05_couplers
       (.M_ACLK(M05_ACLK_1),
        .M_ARESETN(M05_ARESETN_1),
        .M_AXI_araddr(m05_couplers_to_axi_pcie3_0_axi_periph_ARADDR),
        .M_AXI_arready(m05_couplers_to_axi_pcie3_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m05_couplers_to_axi_pcie3_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m05_couplers_to_axi_pcie3_0_axi_periph_AWADDR),
        .M_AXI_awready(m05_couplers_to_axi_pcie3_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m05_couplers_to_axi_pcie3_0_axi_periph_AWVALID),
        .M_AXI_bready(m05_couplers_to_axi_pcie3_0_axi_periph_BREADY),
        .M_AXI_bresp(m05_couplers_to_axi_pcie3_0_axi_periph_BRESP),
        .M_AXI_bvalid(m05_couplers_to_axi_pcie3_0_axi_periph_BVALID),
        .M_AXI_rdata(m05_couplers_to_axi_pcie3_0_axi_periph_RDATA),
        .M_AXI_rready(m05_couplers_to_axi_pcie3_0_axi_periph_RREADY),
        .M_AXI_rresp(m05_couplers_to_axi_pcie3_0_axi_periph_RRESP),
        .M_AXI_rvalid(m05_couplers_to_axi_pcie3_0_axi_periph_RVALID),
        .M_AXI_wdata(m05_couplers_to_axi_pcie3_0_axi_periph_WDATA),
        .M_AXI_wready(m05_couplers_to_axi_pcie3_0_axi_periph_WREADY),
        .M_AXI_wstrb(m05_couplers_to_axi_pcie3_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m05_couplers_to_axi_pcie3_0_axi_periph_WVALID),
        .S_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .S_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m05_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m05_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m05_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m05_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m05_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m05_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m05_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m05_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m05_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m05_couplers_RDATA),
        .S_AXI_rready(xbar_to_m05_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m05_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m05_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m05_couplers_WDATA),
        .S_AXI_wready(xbar_to_m05_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m05_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m05_couplers_WVALID));
  m06_couplers_imp_RHBUQM m06_couplers
       (.M_ACLK(M06_ACLK_1),
        .M_ARESETN(M06_ARESETN_1),
        .M_AXI_araddr(m06_couplers_to_axi_pcie3_0_axi_periph_ARADDR),
        .M_AXI_arready(m06_couplers_to_axi_pcie3_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m06_couplers_to_axi_pcie3_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m06_couplers_to_axi_pcie3_0_axi_periph_AWADDR),
        .M_AXI_awready(m06_couplers_to_axi_pcie3_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m06_couplers_to_axi_pcie3_0_axi_periph_AWVALID),
        .M_AXI_bready(m06_couplers_to_axi_pcie3_0_axi_periph_BREADY),
        .M_AXI_bresp(m06_couplers_to_axi_pcie3_0_axi_periph_BRESP),
        .M_AXI_bvalid(m06_couplers_to_axi_pcie3_0_axi_periph_BVALID),
        .M_AXI_rdata(m06_couplers_to_axi_pcie3_0_axi_periph_RDATA),
        .M_AXI_rready(m06_couplers_to_axi_pcie3_0_axi_periph_RREADY),
        .M_AXI_rresp(m06_couplers_to_axi_pcie3_0_axi_periph_RRESP),
        .M_AXI_rvalid(m06_couplers_to_axi_pcie3_0_axi_periph_RVALID),
        .M_AXI_wdata(m06_couplers_to_axi_pcie3_0_axi_periph_WDATA),
        .M_AXI_wready(m06_couplers_to_axi_pcie3_0_axi_periph_WREADY),
        .M_AXI_wstrb(m06_couplers_to_axi_pcie3_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m06_couplers_to_axi_pcie3_0_axi_periph_WVALID),
        .S_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .S_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m06_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m06_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m06_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m06_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m06_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m06_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m06_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m06_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m06_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m06_couplers_RDATA),
        .S_AXI_rready(xbar_to_m06_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m06_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m06_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m06_couplers_WDATA),
        .S_AXI_wready(xbar_to_m06_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m06_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m06_couplers_WVALID));
  m07_couplers_imp_12XXDJ3 m07_couplers
       (.M_ACLK(M07_ACLK_1),
        .M_ARESETN(M07_ARESETN_1),
        .M_AXI_araddr(m07_couplers_to_axi_pcie3_0_axi_periph_ARADDR),
        .M_AXI_arready(m07_couplers_to_axi_pcie3_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m07_couplers_to_axi_pcie3_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m07_couplers_to_axi_pcie3_0_axi_periph_AWADDR),
        .M_AXI_awready(m07_couplers_to_axi_pcie3_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m07_couplers_to_axi_pcie3_0_axi_periph_AWVALID),
        .M_AXI_bready(m07_couplers_to_axi_pcie3_0_axi_periph_BREADY),
        .M_AXI_bresp(m07_couplers_to_axi_pcie3_0_axi_periph_BRESP),
        .M_AXI_bvalid(m07_couplers_to_axi_pcie3_0_axi_periph_BVALID),
        .M_AXI_rdata(m07_couplers_to_axi_pcie3_0_axi_periph_RDATA),
        .M_AXI_rready(m07_couplers_to_axi_pcie3_0_axi_periph_RREADY),
        .M_AXI_rresp(m07_couplers_to_axi_pcie3_0_axi_periph_RRESP),
        .M_AXI_rvalid(m07_couplers_to_axi_pcie3_0_axi_periph_RVALID),
        .M_AXI_wdata(m07_couplers_to_axi_pcie3_0_axi_periph_WDATA),
        .M_AXI_wready(m07_couplers_to_axi_pcie3_0_axi_periph_WREADY),
        .M_AXI_wstrb(m07_couplers_to_axi_pcie3_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m07_couplers_to_axi_pcie3_0_axi_periph_WVALID),
        .S_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .S_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m07_couplers_ARADDR),
        .S_AXI_arready(xbar_to_m07_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m07_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m07_couplers_AWADDR),
        .S_AXI_awready(xbar_to_m07_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m07_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m07_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m07_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m07_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m07_couplers_RDATA),
        .S_AXI_rready(xbar_to_m07_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m07_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m07_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m07_couplers_WDATA),
        .S_AXI_wready(xbar_to_m07_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m07_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m07_couplers_WVALID));
  m08_couplers_imp_XW4JIV m08_couplers
       (.M_ACLK(M08_ACLK_1),
        .M_ARESETN(M08_ARESETN_1),
        .M_AXI_araddr(m08_couplers_to_axi_pcie3_0_axi_periph_ARADDR),
        .M_AXI_arprot(m08_couplers_to_axi_pcie3_0_axi_periph_ARPROT),
        .M_AXI_arready(m08_couplers_to_axi_pcie3_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m08_couplers_to_axi_pcie3_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m08_couplers_to_axi_pcie3_0_axi_periph_AWADDR),
        .M_AXI_awprot(m08_couplers_to_axi_pcie3_0_axi_periph_AWPROT),
        .M_AXI_awready(m08_couplers_to_axi_pcie3_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m08_couplers_to_axi_pcie3_0_axi_periph_AWVALID),
        .M_AXI_bready(m08_couplers_to_axi_pcie3_0_axi_periph_BREADY),
        .M_AXI_bresp(m08_couplers_to_axi_pcie3_0_axi_periph_BRESP),
        .M_AXI_bvalid(m08_couplers_to_axi_pcie3_0_axi_periph_BVALID),
        .M_AXI_rdata(m08_couplers_to_axi_pcie3_0_axi_periph_RDATA),
        .M_AXI_rready(m08_couplers_to_axi_pcie3_0_axi_periph_RREADY),
        .M_AXI_rresp(m08_couplers_to_axi_pcie3_0_axi_periph_RRESP),
        .M_AXI_rvalid(m08_couplers_to_axi_pcie3_0_axi_periph_RVALID),
        .M_AXI_wdata(m08_couplers_to_axi_pcie3_0_axi_periph_WDATA),
        .M_AXI_wready(m08_couplers_to_axi_pcie3_0_axi_periph_WREADY),
        .M_AXI_wstrb(m08_couplers_to_axi_pcie3_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m08_couplers_to_axi_pcie3_0_axi_periph_WVALID),
        .S_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .S_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m08_couplers_ARADDR[270:256]),
        .S_AXI_arprot(xbar_to_m08_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m08_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m08_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m08_couplers_AWADDR[270:256]),
        .S_AXI_awprot(xbar_to_m08_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m08_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m08_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m08_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m08_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m08_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m08_couplers_RDATA),
        .S_AXI_rready(xbar_to_m08_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m08_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m08_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m08_couplers_WDATA),
        .S_AXI_wready(xbar_to_m08_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m08_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m08_couplers_WVALID));
  m09_couplers_imp_15GVJNA m09_couplers
       (.M_ACLK(M09_ACLK_1),
        .M_ARESETN(M09_ARESETN_1),
        .M_AXI_araddr(m09_couplers_to_axi_pcie3_0_axi_periph_ARADDR),
        .M_AXI_arprot(m09_couplers_to_axi_pcie3_0_axi_periph_ARPROT),
        .M_AXI_arready(m09_couplers_to_axi_pcie3_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m09_couplers_to_axi_pcie3_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m09_couplers_to_axi_pcie3_0_axi_periph_AWADDR),
        .M_AXI_awprot(m09_couplers_to_axi_pcie3_0_axi_periph_AWPROT),
        .M_AXI_awready(m09_couplers_to_axi_pcie3_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m09_couplers_to_axi_pcie3_0_axi_periph_AWVALID),
        .M_AXI_bready(m09_couplers_to_axi_pcie3_0_axi_periph_BREADY),
        .M_AXI_bresp(m09_couplers_to_axi_pcie3_0_axi_periph_BRESP),
        .M_AXI_bvalid(m09_couplers_to_axi_pcie3_0_axi_periph_BVALID),
        .M_AXI_rdata(m09_couplers_to_axi_pcie3_0_axi_periph_RDATA),
        .M_AXI_rready(m09_couplers_to_axi_pcie3_0_axi_periph_RREADY),
        .M_AXI_rresp(m09_couplers_to_axi_pcie3_0_axi_periph_RRESP),
        .M_AXI_rvalid(m09_couplers_to_axi_pcie3_0_axi_periph_RVALID),
        .M_AXI_wdata(m09_couplers_to_axi_pcie3_0_axi_periph_WDATA),
        .M_AXI_wready(m09_couplers_to_axi_pcie3_0_axi_periph_WREADY),
        .M_AXI_wstrb(m09_couplers_to_axi_pcie3_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m09_couplers_to_axi_pcie3_0_axi_periph_WVALID),
        .S_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .S_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m09_couplers_ARADDR[302:288]),
        .S_AXI_arprot(xbar_to_m09_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m09_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m09_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m09_couplers_AWADDR[302:288]),
        .S_AXI_awprot(xbar_to_m09_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m09_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m09_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m09_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m09_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m09_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m09_couplers_RDATA),
        .S_AXI_rready(xbar_to_m09_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m09_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m09_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m09_couplers_WDATA),
        .S_AXI_wready(xbar_to_m09_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m09_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m09_couplers_WVALID));
  m10_couplers_imp_1FRQ7WJ m10_couplers
       (.M_ACLK(M10_ACLK_1),
        .M_ARESETN(M10_ARESETN_1),
        .M_AXI_araddr(m10_couplers_to_axi_pcie3_0_axi_periph_ARADDR),
        .M_AXI_arprot(m10_couplers_to_axi_pcie3_0_axi_periph_ARPROT),
        .M_AXI_arready(m10_couplers_to_axi_pcie3_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m10_couplers_to_axi_pcie3_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m10_couplers_to_axi_pcie3_0_axi_periph_AWADDR),
        .M_AXI_awprot(m10_couplers_to_axi_pcie3_0_axi_periph_AWPROT),
        .M_AXI_awready(m10_couplers_to_axi_pcie3_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m10_couplers_to_axi_pcie3_0_axi_periph_AWVALID),
        .M_AXI_bready(m10_couplers_to_axi_pcie3_0_axi_periph_BREADY),
        .M_AXI_bresp(m10_couplers_to_axi_pcie3_0_axi_periph_BRESP),
        .M_AXI_bvalid(m10_couplers_to_axi_pcie3_0_axi_periph_BVALID),
        .M_AXI_rdata(m10_couplers_to_axi_pcie3_0_axi_periph_RDATA),
        .M_AXI_rready(m10_couplers_to_axi_pcie3_0_axi_periph_RREADY),
        .M_AXI_rresp(m10_couplers_to_axi_pcie3_0_axi_periph_RRESP),
        .M_AXI_rvalid(m10_couplers_to_axi_pcie3_0_axi_periph_RVALID),
        .M_AXI_wdata(m10_couplers_to_axi_pcie3_0_axi_periph_WDATA),
        .M_AXI_wready(m10_couplers_to_axi_pcie3_0_axi_periph_WREADY),
        .M_AXI_wstrb(m10_couplers_to_axi_pcie3_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m10_couplers_to_axi_pcie3_0_axi_periph_WVALID),
        .S_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .S_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m10_couplers_ARADDR[334:320]),
        .S_AXI_arprot(xbar_to_m10_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m10_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m10_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m10_couplers_AWADDR[334:320]),
        .S_AXI_awprot(xbar_to_m10_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m10_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m10_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m10_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m10_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m10_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m10_couplers_RDATA),
        .S_AXI_rready(xbar_to_m10_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m10_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m10_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m10_couplers_WDATA),
        .S_AXI_wready(xbar_to_m10_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m10_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m10_couplers_WVALID));
  m11_couplers_imp_NSUA8Y m11_couplers
       (.M_ACLK(M11_ACLK_1),
        .M_ARESETN(M11_ARESETN_1),
        .M_AXI_araddr(m11_couplers_to_axi_pcie3_0_axi_periph_ARADDR),
        .M_AXI_arprot(m11_couplers_to_axi_pcie3_0_axi_periph_ARPROT),
        .M_AXI_arready(m11_couplers_to_axi_pcie3_0_axi_periph_ARREADY),
        .M_AXI_arvalid(m11_couplers_to_axi_pcie3_0_axi_periph_ARVALID),
        .M_AXI_awaddr(m11_couplers_to_axi_pcie3_0_axi_periph_AWADDR),
        .M_AXI_awprot(m11_couplers_to_axi_pcie3_0_axi_periph_AWPROT),
        .M_AXI_awready(m11_couplers_to_axi_pcie3_0_axi_periph_AWREADY),
        .M_AXI_awvalid(m11_couplers_to_axi_pcie3_0_axi_periph_AWVALID),
        .M_AXI_bready(m11_couplers_to_axi_pcie3_0_axi_periph_BREADY),
        .M_AXI_bresp(m11_couplers_to_axi_pcie3_0_axi_periph_BRESP),
        .M_AXI_bvalid(m11_couplers_to_axi_pcie3_0_axi_periph_BVALID),
        .M_AXI_rdata(m11_couplers_to_axi_pcie3_0_axi_periph_RDATA),
        .M_AXI_rready(m11_couplers_to_axi_pcie3_0_axi_periph_RREADY),
        .M_AXI_rresp(m11_couplers_to_axi_pcie3_0_axi_periph_RRESP),
        .M_AXI_rvalid(m11_couplers_to_axi_pcie3_0_axi_periph_RVALID),
        .M_AXI_wdata(m11_couplers_to_axi_pcie3_0_axi_periph_WDATA),
        .M_AXI_wready(m11_couplers_to_axi_pcie3_0_axi_periph_WREADY),
        .M_AXI_wstrb(m11_couplers_to_axi_pcie3_0_axi_periph_WSTRB),
        .M_AXI_wvalid(m11_couplers_to_axi_pcie3_0_axi_periph_WVALID),
        .S_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .S_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .S_AXI_araddr(xbar_to_m11_couplers_ARADDR[366:352]),
        .S_AXI_arprot(xbar_to_m11_couplers_ARPROT),
        .S_AXI_arready(xbar_to_m11_couplers_ARREADY),
        .S_AXI_arvalid(xbar_to_m11_couplers_ARVALID),
        .S_AXI_awaddr(xbar_to_m11_couplers_AWADDR[366:352]),
        .S_AXI_awprot(xbar_to_m11_couplers_AWPROT),
        .S_AXI_awready(xbar_to_m11_couplers_AWREADY),
        .S_AXI_awvalid(xbar_to_m11_couplers_AWVALID),
        .S_AXI_bready(xbar_to_m11_couplers_BREADY),
        .S_AXI_bresp(xbar_to_m11_couplers_BRESP),
        .S_AXI_bvalid(xbar_to_m11_couplers_BVALID),
        .S_AXI_rdata(xbar_to_m11_couplers_RDATA),
        .S_AXI_rready(xbar_to_m11_couplers_RREADY),
        .S_AXI_rresp(xbar_to_m11_couplers_RRESP),
        .S_AXI_rvalid(xbar_to_m11_couplers_RVALID),
        .S_AXI_wdata(xbar_to_m11_couplers_WDATA),
        .S_AXI_wready(xbar_to_m11_couplers_WREADY),
        .S_AXI_wstrb(xbar_to_m11_couplers_WSTRB),
        .S_AXI_wvalid(xbar_to_m11_couplers_WVALID));
  s00_couplers_imp_1556PW9 s00_couplers
       (.M_ACLK(axi_pcie3_0_axi_periph_ACLK_net),
        .M_ARESETN(axi_pcie3_0_axi_periph_ARESETN_net),
        .M_AXI_araddr(s00_couplers_to_xbar_ARADDR),
        .M_AXI_arprot(s00_couplers_to_xbar_ARPROT),
        .M_AXI_arready(s00_couplers_to_xbar_ARREADY),
        .M_AXI_arvalid(s00_couplers_to_xbar_ARVALID),
        .M_AXI_awaddr(s00_couplers_to_xbar_AWADDR),
        .M_AXI_awprot(s00_couplers_to_xbar_AWPROT),
        .M_AXI_awready(s00_couplers_to_xbar_AWREADY),
        .M_AXI_awvalid(s00_couplers_to_xbar_AWVALID),
        .M_AXI_bready(s00_couplers_to_xbar_BREADY),
        .M_AXI_bresp(s00_couplers_to_xbar_BRESP),
        .M_AXI_bvalid(s00_couplers_to_xbar_BVALID),
        .M_AXI_rdata(s00_couplers_to_xbar_RDATA),
        .M_AXI_rready(s00_couplers_to_xbar_RREADY),
        .M_AXI_rresp(s00_couplers_to_xbar_RRESP),
        .M_AXI_rvalid(s00_couplers_to_xbar_RVALID),
        .M_AXI_wdata(s00_couplers_to_xbar_WDATA),
        .M_AXI_wready(s00_couplers_to_xbar_WREADY),
        .M_AXI_wstrb(s00_couplers_to_xbar_WSTRB),
        .M_AXI_wvalid(s00_couplers_to_xbar_WVALID),
        .S_ACLK(S00_ACLK_1),
        .S_ARESETN(S00_ARESETN_1),
        .S_AXI_araddr(axi_pcie3_0_axi_periph_to_s00_couplers_ARADDR),
        .S_AXI_arburst(axi_pcie3_0_axi_periph_to_s00_couplers_ARBURST),
        .S_AXI_arcache(axi_pcie3_0_axi_periph_to_s00_couplers_ARCACHE),
        .S_AXI_arid(axi_pcie3_0_axi_periph_to_s00_couplers_ARID),
        .S_AXI_arlen(axi_pcie3_0_axi_periph_to_s00_couplers_ARLEN),
        .S_AXI_arlock(axi_pcie3_0_axi_periph_to_s00_couplers_ARLOCK),
        .S_AXI_arprot(axi_pcie3_0_axi_periph_to_s00_couplers_ARPROT),
        .S_AXI_arready(axi_pcie3_0_axi_periph_to_s00_couplers_ARREADY),
        .S_AXI_arsize(axi_pcie3_0_axi_periph_to_s00_couplers_ARSIZE),
        .S_AXI_arvalid(axi_pcie3_0_axi_periph_to_s00_couplers_ARVALID),
        .S_AXI_awaddr(axi_pcie3_0_axi_periph_to_s00_couplers_AWADDR),
        .S_AXI_awburst(axi_pcie3_0_axi_periph_to_s00_couplers_AWBURST),
        .S_AXI_awcache(axi_pcie3_0_axi_periph_to_s00_couplers_AWCACHE),
        .S_AXI_awid(axi_pcie3_0_axi_periph_to_s00_couplers_AWID),
        .S_AXI_awlen(axi_pcie3_0_axi_periph_to_s00_couplers_AWLEN),
        .S_AXI_awlock(axi_pcie3_0_axi_periph_to_s00_couplers_AWLOCK),
        .S_AXI_awprot(axi_pcie3_0_axi_periph_to_s00_couplers_AWPROT),
        .S_AXI_awready(axi_pcie3_0_axi_periph_to_s00_couplers_AWREADY),
        .S_AXI_awsize(axi_pcie3_0_axi_periph_to_s00_couplers_AWSIZE),
        .S_AXI_awvalid(axi_pcie3_0_axi_periph_to_s00_couplers_AWVALID),
        .S_AXI_bid(axi_pcie3_0_axi_periph_to_s00_couplers_BID),
        .S_AXI_bready(axi_pcie3_0_axi_periph_to_s00_couplers_BREADY),
        .S_AXI_bresp(axi_pcie3_0_axi_periph_to_s00_couplers_BRESP),
        .S_AXI_bvalid(axi_pcie3_0_axi_periph_to_s00_couplers_BVALID),
        .S_AXI_rdata(axi_pcie3_0_axi_periph_to_s00_couplers_RDATA),
        .S_AXI_rid(axi_pcie3_0_axi_periph_to_s00_couplers_RID),
        .S_AXI_rlast(axi_pcie3_0_axi_periph_to_s00_couplers_RLAST),
        .S_AXI_rready(axi_pcie3_0_axi_periph_to_s00_couplers_RREADY),
        .S_AXI_rresp(axi_pcie3_0_axi_periph_to_s00_couplers_RRESP),
        .S_AXI_rvalid(axi_pcie3_0_axi_periph_to_s00_couplers_RVALID),
        .S_AXI_wdata(axi_pcie3_0_axi_periph_to_s00_couplers_WDATA),
        .S_AXI_wlast(axi_pcie3_0_axi_periph_to_s00_couplers_WLAST),
        .S_AXI_wready(axi_pcie3_0_axi_periph_to_s00_couplers_WREADY),
        .S_AXI_wstrb(axi_pcie3_0_axi_periph_to_s00_couplers_WSTRB),
        .S_AXI_wvalid(axi_pcie3_0_axi_periph_to_s00_couplers_WVALID));
  ntps_top_xbar_0 xbar
       (.aclk(axi_pcie3_0_axi_periph_ACLK_net),
        .aresetn(axi_pcie3_0_axi_periph_ARESETN_net),
        .m_axi_araddr({xbar_to_m11_couplers_ARADDR,xbar_to_m10_couplers_ARADDR,xbar_to_m09_couplers_ARADDR,xbar_to_m08_couplers_ARADDR,xbar_to_m07_couplers_ARADDR,xbar_to_m06_couplers_ARADDR,xbar_to_m05_couplers_ARADDR,xbar_to_m04_couplers_ARADDR,xbar_to_m03_couplers_ARADDR,xbar_to_m02_couplers_ARADDR,xbar_to_m01_couplers_ARADDR,xbar_to_m00_couplers_ARADDR}),
        .m_axi_arprot({xbar_to_m11_couplers_ARPROT,xbar_to_m10_couplers_ARPROT,xbar_to_m09_couplers_ARPROT,xbar_to_m08_couplers_ARPROT,NLW_xbar_m_axi_arprot_UNCONNECTED[23:6],xbar_to_m01_couplers_ARPROT,xbar_to_m00_couplers_ARPROT}),
        .m_axi_arready({xbar_to_m11_couplers_ARREADY,xbar_to_m10_couplers_ARREADY,xbar_to_m09_couplers_ARREADY,xbar_to_m08_couplers_ARREADY,xbar_to_m07_couplers_ARREADY,xbar_to_m06_couplers_ARREADY,xbar_to_m05_couplers_ARREADY,xbar_to_m04_couplers_ARREADY,xbar_to_m03_couplers_ARREADY,xbar_to_m02_couplers_ARREADY,xbar_to_m01_couplers_ARREADY,xbar_to_m00_couplers_ARREADY}),
        .m_axi_arvalid({xbar_to_m11_couplers_ARVALID,xbar_to_m10_couplers_ARVALID,xbar_to_m09_couplers_ARVALID,xbar_to_m08_couplers_ARVALID,xbar_to_m07_couplers_ARVALID,xbar_to_m06_couplers_ARVALID,xbar_to_m05_couplers_ARVALID,xbar_to_m04_couplers_ARVALID,xbar_to_m03_couplers_ARVALID,xbar_to_m02_couplers_ARVALID,xbar_to_m01_couplers_ARVALID,xbar_to_m00_couplers_ARVALID}),
        .m_axi_awaddr({xbar_to_m11_couplers_AWADDR,xbar_to_m10_couplers_AWADDR,xbar_to_m09_couplers_AWADDR,xbar_to_m08_couplers_AWADDR,xbar_to_m07_couplers_AWADDR,xbar_to_m06_couplers_AWADDR,xbar_to_m05_couplers_AWADDR,xbar_to_m04_couplers_AWADDR,xbar_to_m03_couplers_AWADDR,xbar_to_m02_couplers_AWADDR,xbar_to_m01_couplers_AWADDR,xbar_to_m00_couplers_AWADDR}),
        .m_axi_awprot({xbar_to_m11_couplers_AWPROT,xbar_to_m10_couplers_AWPROT,xbar_to_m09_couplers_AWPROT,xbar_to_m08_couplers_AWPROT,NLW_xbar_m_axi_awprot_UNCONNECTED[23:6],xbar_to_m01_couplers_AWPROT,xbar_to_m00_couplers_AWPROT}),
        .m_axi_awready({xbar_to_m11_couplers_AWREADY,xbar_to_m10_couplers_AWREADY,xbar_to_m09_couplers_AWREADY,xbar_to_m08_couplers_AWREADY,xbar_to_m07_couplers_AWREADY,xbar_to_m06_couplers_AWREADY,xbar_to_m05_couplers_AWREADY,xbar_to_m04_couplers_AWREADY,xbar_to_m03_couplers_AWREADY,xbar_to_m02_couplers_AWREADY,xbar_to_m01_couplers_AWREADY,xbar_to_m00_couplers_AWREADY}),
        .m_axi_awvalid({xbar_to_m11_couplers_AWVALID,xbar_to_m10_couplers_AWVALID,xbar_to_m09_couplers_AWVALID,xbar_to_m08_couplers_AWVALID,xbar_to_m07_couplers_AWVALID,xbar_to_m06_couplers_AWVALID,xbar_to_m05_couplers_AWVALID,xbar_to_m04_couplers_AWVALID,xbar_to_m03_couplers_AWVALID,xbar_to_m02_couplers_AWVALID,xbar_to_m01_couplers_AWVALID,xbar_to_m00_couplers_AWVALID}),
        .m_axi_bready({xbar_to_m11_couplers_BREADY,xbar_to_m10_couplers_BREADY,xbar_to_m09_couplers_BREADY,xbar_to_m08_couplers_BREADY,xbar_to_m07_couplers_BREADY,xbar_to_m06_couplers_BREADY,xbar_to_m05_couplers_BREADY,xbar_to_m04_couplers_BREADY,xbar_to_m03_couplers_BREADY,xbar_to_m02_couplers_BREADY,xbar_to_m01_couplers_BREADY,xbar_to_m00_couplers_BREADY}),
        .m_axi_bresp({xbar_to_m11_couplers_BRESP,xbar_to_m10_couplers_BRESP,xbar_to_m09_couplers_BRESP,xbar_to_m08_couplers_BRESP,xbar_to_m07_couplers_BRESP,xbar_to_m06_couplers_BRESP,xbar_to_m05_couplers_BRESP,xbar_to_m04_couplers_BRESP,xbar_to_m03_couplers_BRESP,xbar_to_m02_couplers_BRESP,xbar_to_m01_couplers_BRESP,xbar_to_m00_couplers_BRESP}),
        .m_axi_bvalid({xbar_to_m11_couplers_BVALID,xbar_to_m10_couplers_BVALID,xbar_to_m09_couplers_BVALID,xbar_to_m08_couplers_BVALID,xbar_to_m07_couplers_BVALID,xbar_to_m06_couplers_BVALID,xbar_to_m05_couplers_BVALID,xbar_to_m04_couplers_BVALID,xbar_to_m03_couplers_BVALID,xbar_to_m02_couplers_BVALID,xbar_to_m01_couplers_BVALID,xbar_to_m00_couplers_BVALID}),
        .m_axi_rdata({xbar_to_m11_couplers_RDATA,xbar_to_m10_couplers_RDATA,xbar_to_m09_couplers_RDATA,xbar_to_m08_couplers_RDATA,xbar_to_m07_couplers_RDATA,xbar_to_m06_couplers_RDATA,xbar_to_m05_couplers_RDATA,xbar_to_m04_couplers_RDATA,xbar_to_m03_couplers_RDATA,xbar_to_m02_couplers_RDATA,xbar_to_m01_couplers_RDATA,xbar_to_m00_couplers_RDATA}),
        .m_axi_rready({xbar_to_m11_couplers_RREADY,xbar_to_m10_couplers_RREADY,xbar_to_m09_couplers_RREADY,xbar_to_m08_couplers_RREADY,xbar_to_m07_couplers_RREADY,xbar_to_m06_couplers_RREADY,xbar_to_m05_couplers_RREADY,xbar_to_m04_couplers_RREADY,xbar_to_m03_couplers_RREADY,xbar_to_m02_couplers_RREADY,xbar_to_m01_couplers_RREADY,xbar_to_m00_couplers_RREADY}),
        .m_axi_rresp({xbar_to_m11_couplers_RRESP,xbar_to_m10_couplers_RRESP,xbar_to_m09_couplers_RRESP,xbar_to_m08_couplers_RRESP,xbar_to_m07_couplers_RRESP,xbar_to_m06_couplers_RRESP,xbar_to_m05_couplers_RRESP,xbar_to_m04_couplers_RRESP,xbar_to_m03_couplers_RRESP,xbar_to_m02_couplers_RRESP,xbar_to_m01_couplers_RRESP,xbar_to_m00_couplers_RRESP}),
        .m_axi_rvalid({xbar_to_m11_couplers_RVALID,xbar_to_m10_couplers_RVALID,xbar_to_m09_couplers_RVALID,xbar_to_m08_couplers_RVALID,xbar_to_m07_couplers_RVALID,xbar_to_m06_couplers_RVALID,xbar_to_m05_couplers_RVALID,xbar_to_m04_couplers_RVALID,xbar_to_m03_couplers_RVALID,xbar_to_m02_couplers_RVALID,xbar_to_m01_couplers_RVALID,xbar_to_m00_couplers_RVALID}),
        .m_axi_wdata({xbar_to_m11_couplers_WDATA,xbar_to_m10_couplers_WDATA,xbar_to_m09_couplers_WDATA,xbar_to_m08_couplers_WDATA,xbar_to_m07_couplers_WDATA,xbar_to_m06_couplers_WDATA,xbar_to_m05_couplers_WDATA,xbar_to_m04_couplers_WDATA,xbar_to_m03_couplers_WDATA,xbar_to_m02_couplers_WDATA,xbar_to_m01_couplers_WDATA,xbar_to_m00_couplers_WDATA}),
        .m_axi_wready({xbar_to_m11_couplers_WREADY,xbar_to_m10_couplers_WREADY,xbar_to_m09_couplers_WREADY,xbar_to_m08_couplers_WREADY,xbar_to_m07_couplers_WREADY,xbar_to_m06_couplers_WREADY,xbar_to_m05_couplers_WREADY,xbar_to_m04_couplers_WREADY,xbar_to_m03_couplers_WREADY,xbar_to_m02_couplers_WREADY,xbar_to_m01_couplers_WREADY,xbar_to_m00_couplers_WREADY}),
        .m_axi_wstrb({xbar_to_m11_couplers_WSTRB,xbar_to_m10_couplers_WSTRB,xbar_to_m09_couplers_WSTRB,xbar_to_m08_couplers_WSTRB,xbar_to_m07_couplers_WSTRB,xbar_to_m06_couplers_WSTRB,xbar_to_m05_couplers_WSTRB,xbar_to_m04_couplers_WSTRB,xbar_to_m03_couplers_WSTRB,xbar_to_m02_couplers_WSTRB,xbar_to_m01_couplers_WSTRB,xbar_to_m00_couplers_WSTRB}),
        .m_axi_wvalid({xbar_to_m11_couplers_WVALID,xbar_to_m10_couplers_WVALID,xbar_to_m09_couplers_WVALID,xbar_to_m08_couplers_WVALID,xbar_to_m07_couplers_WVALID,xbar_to_m06_couplers_WVALID,xbar_to_m05_couplers_WVALID,xbar_to_m04_couplers_WVALID,xbar_to_m03_couplers_WVALID,xbar_to_m02_couplers_WVALID,xbar_to_m01_couplers_WVALID,xbar_to_m00_couplers_WVALID}),
        .s_axi_araddr(s00_couplers_to_xbar_ARADDR),
        .s_axi_arprot(s00_couplers_to_xbar_ARPROT),
        .s_axi_arready(s00_couplers_to_xbar_ARREADY),
        .s_axi_arvalid(s00_couplers_to_xbar_ARVALID),
        .s_axi_awaddr(s00_couplers_to_xbar_AWADDR),
        .s_axi_awprot(s00_couplers_to_xbar_AWPROT),
        .s_axi_awready(s00_couplers_to_xbar_AWREADY),
        .s_axi_awvalid(s00_couplers_to_xbar_AWVALID),
        .s_axi_bready(s00_couplers_to_xbar_BREADY),
        .s_axi_bresp(s00_couplers_to_xbar_BRESP),
        .s_axi_bvalid(s00_couplers_to_xbar_BVALID),
        .s_axi_rdata(s00_couplers_to_xbar_RDATA),
        .s_axi_rready(s00_couplers_to_xbar_RREADY),
        .s_axi_rresp(s00_couplers_to_xbar_RRESP),
        .s_axi_rvalid(s00_couplers_to_xbar_RVALID),
        .s_axi_wdata(s00_couplers_to_xbar_WDATA),
        .s_axi_wready(s00_couplers_to_xbar_WREADY),
        .s_axi_wstrb(s00_couplers_to_xbar_WSTRB),
        .s_axi_wvalid(s00_couplers_to_xbar_WVALID));
endmodule

module pps_test_imp_1TIJF2L
   (PPS_OUT,
    TEN_MHZ_OUT,
    areset,
    clk_in1);
  output PPS_OUT;
  output TEN_MHZ_OUT;
  input areset;
  input [0:0]clk_in1;

  wire areset_1;
  wire [0:0]clk_in1_1;
  wire clk_wiz_0_clk_out1;
  wire clk_wiz_0_clk_out2;
  wire pps_gen_0_PPS_OUT;

  assign PPS_OUT = pps_gen_0_PPS_OUT;
  assign TEN_MHZ_OUT = clk_wiz_0_clk_out2;
  assign areset_1 = areset;
  assign clk_in1_1 = clk_in1[0];
  ntps_top_clk_wiz_0_1 clk_wiz_0
       (.clk_in1(clk_in1_1),
        .clk_out1(clk_wiz_0_clk_out1),
        .clk_out2(clk_wiz_0_clk_out2),
        .reset(areset_1));
  ntps_top_pps_gen_0_0 pps_gen_0
       (.PPS_OUT(pps_gen_0_PPS_OUT),
        .areset(areset_1),
        .clk100MHz(clk_wiz_0_clk_out1),
        .clk10MHz(clk_wiz_0_clk_out2));
endmodule

module s00_couplers_imp_1556PW9
   (M_ACLK,
    M_ARESETN,
    M_AXI_araddr,
    M_AXI_arprot,
    M_AXI_arready,
    M_AXI_arvalid,
    M_AXI_awaddr,
    M_AXI_awprot,
    M_AXI_awready,
    M_AXI_awvalid,
    M_AXI_bready,
    M_AXI_bresp,
    M_AXI_bvalid,
    M_AXI_rdata,
    M_AXI_rready,
    M_AXI_rresp,
    M_AXI_rvalid,
    M_AXI_wdata,
    M_AXI_wready,
    M_AXI_wstrb,
    M_AXI_wvalid,
    S_ACLK,
    S_ARESETN,
    S_AXI_araddr,
    S_AXI_arburst,
    S_AXI_arcache,
    S_AXI_arid,
    S_AXI_arlen,
    S_AXI_arlock,
    S_AXI_arprot,
    S_AXI_arready,
    S_AXI_arsize,
    S_AXI_arvalid,
    S_AXI_awaddr,
    S_AXI_awburst,
    S_AXI_awcache,
    S_AXI_awid,
    S_AXI_awlen,
    S_AXI_awlock,
    S_AXI_awprot,
    S_AXI_awready,
    S_AXI_awsize,
    S_AXI_awvalid,
    S_AXI_bid,
    S_AXI_bready,
    S_AXI_bresp,
    S_AXI_bvalid,
    S_AXI_rdata,
    S_AXI_rid,
    S_AXI_rlast,
    S_AXI_rready,
    S_AXI_rresp,
    S_AXI_rvalid,
    S_AXI_wdata,
    S_AXI_wlast,
    S_AXI_wready,
    S_AXI_wstrb,
    S_AXI_wvalid);
  input M_ACLK;
  input [0:0]M_ARESETN;
  output [31:0]M_AXI_araddr;
  output [2:0]M_AXI_arprot;
  input M_AXI_arready;
  output M_AXI_arvalid;
  output [31:0]M_AXI_awaddr;
  output [2:0]M_AXI_awprot;
  input M_AXI_awready;
  output M_AXI_awvalid;
  output M_AXI_bready;
  input [1:0]M_AXI_bresp;
  input M_AXI_bvalid;
  input [31:0]M_AXI_rdata;
  output M_AXI_rready;
  input [1:0]M_AXI_rresp;
  input M_AXI_rvalid;
  output [31:0]M_AXI_wdata;
  input M_AXI_wready;
  output [3:0]M_AXI_wstrb;
  output M_AXI_wvalid;
  input S_ACLK;
  input [0:0]S_ARESETN;
  input [31:0]S_AXI_araddr;
  input [1:0]S_AXI_arburst;
  input [3:0]S_AXI_arcache;
  input [2:0]S_AXI_arid;
  input [7:0]S_AXI_arlen;
  input [0:0]S_AXI_arlock;
  input [2:0]S_AXI_arprot;
  output S_AXI_arready;
  input [2:0]S_AXI_arsize;
  input S_AXI_arvalid;
  input [31:0]S_AXI_awaddr;
  input [1:0]S_AXI_awburst;
  input [3:0]S_AXI_awcache;
  input [2:0]S_AXI_awid;
  input [7:0]S_AXI_awlen;
  input [0:0]S_AXI_awlock;
  input [2:0]S_AXI_awprot;
  output S_AXI_awready;
  input [2:0]S_AXI_awsize;
  input S_AXI_awvalid;
  output [2:0]S_AXI_bid;
  input S_AXI_bready;
  output [1:0]S_AXI_bresp;
  output S_AXI_bvalid;
  output [255:0]S_AXI_rdata;
  output [2:0]S_AXI_rid;
  output S_AXI_rlast;
  input S_AXI_rready;
  output [1:0]S_AXI_rresp;
  output S_AXI_rvalid;
  input [255:0]S_AXI_wdata;
  input S_AXI_wlast;
  output S_AXI_wready;
  input [31:0]S_AXI_wstrb;
  input S_AXI_wvalid;

  wire GND_1;
  wire M_ACLK_1;
  wire [0:0]M_ARESETN_1;
  wire S_ACLK_1;
  wire [0:0]S_ARESETN_1;
  wire [31:0]auto_ds_to_auto_pc_ARADDR;
  wire [1:0]auto_ds_to_auto_pc_ARBURST;
  wire [3:0]auto_ds_to_auto_pc_ARCACHE;
  wire [7:0]auto_ds_to_auto_pc_ARLEN;
  wire [0:0]auto_ds_to_auto_pc_ARLOCK;
  wire [2:0]auto_ds_to_auto_pc_ARPROT;
  wire [3:0]auto_ds_to_auto_pc_ARQOS;
  wire auto_ds_to_auto_pc_ARREADY;
  wire [3:0]auto_ds_to_auto_pc_ARREGION;
  wire [2:0]auto_ds_to_auto_pc_ARSIZE;
  wire auto_ds_to_auto_pc_ARVALID;
  wire [31:0]auto_ds_to_auto_pc_AWADDR;
  wire [1:0]auto_ds_to_auto_pc_AWBURST;
  wire [3:0]auto_ds_to_auto_pc_AWCACHE;
  wire [7:0]auto_ds_to_auto_pc_AWLEN;
  wire [0:0]auto_ds_to_auto_pc_AWLOCK;
  wire [2:0]auto_ds_to_auto_pc_AWPROT;
  wire [3:0]auto_ds_to_auto_pc_AWQOS;
  wire auto_ds_to_auto_pc_AWREADY;
  wire [3:0]auto_ds_to_auto_pc_AWREGION;
  wire [2:0]auto_ds_to_auto_pc_AWSIZE;
  wire auto_ds_to_auto_pc_AWVALID;
  wire auto_ds_to_auto_pc_BREADY;
  wire [1:0]auto_ds_to_auto_pc_BRESP;
  wire auto_ds_to_auto_pc_BVALID;
  wire [31:0]auto_ds_to_auto_pc_RDATA;
  wire auto_ds_to_auto_pc_RLAST;
  wire auto_ds_to_auto_pc_RREADY;
  wire [1:0]auto_ds_to_auto_pc_RRESP;
  wire auto_ds_to_auto_pc_RVALID;
  wire [31:0]auto_ds_to_auto_pc_WDATA;
  wire auto_ds_to_auto_pc_WLAST;
  wire auto_ds_to_auto_pc_WREADY;
  wire [3:0]auto_ds_to_auto_pc_WSTRB;
  wire auto_ds_to_auto_pc_WVALID;
  wire [31:0]auto_pc_to_s00_data_fifo_ARADDR;
  wire [2:0]auto_pc_to_s00_data_fifo_ARPROT;
  wire auto_pc_to_s00_data_fifo_ARREADY;
  wire auto_pc_to_s00_data_fifo_ARVALID;
  wire [31:0]auto_pc_to_s00_data_fifo_AWADDR;
  wire [2:0]auto_pc_to_s00_data_fifo_AWPROT;
  wire auto_pc_to_s00_data_fifo_AWREADY;
  wire auto_pc_to_s00_data_fifo_AWVALID;
  wire auto_pc_to_s00_data_fifo_BREADY;
  wire [1:0]auto_pc_to_s00_data_fifo_BRESP;
  wire auto_pc_to_s00_data_fifo_BVALID;
  wire [31:0]auto_pc_to_s00_data_fifo_RDATA;
  wire auto_pc_to_s00_data_fifo_RREADY;
  wire [1:0]auto_pc_to_s00_data_fifo_RRESP;
  wire auto_pc_to_s00_data_fifo_RVALID;
  wire [31:0]auto_pc_to_s00_data_fifo_WDATA;
  wire auto_pc_to_s00_data_fifo_WREADY;
  wire [3:0]auto_pc_to_s00_data_fifo_WSTRB;
  wire auto_pc_to_s00_data_fifo_WVALID;
  wire [31:0]s00_couplers_to_auto_ds_ARADDR;
  wire [1:0]s00_couplers_to_auto_ds_ARBURST;
  wire [3:0]s00_couplers_to_auto_ds_ARCACHE;
  wire [2:0]s00_couplers_to_auto_ds_ARID;
  wire [7:0]s00_couplers_to_auto_ds_ARLEN;
  wire [0:0]s00_couplers_to_auto_ds_ARLOCK;
  wire [2:0]s00_couplers_to_auto_ds_ARPROT;
  wire s00_couplers_to_auto_ds_ARREADY;
  wire [2:0]s00_couplers_to_auto_ds_ARSIZE;
  wire s00_couplers_to_auto_ds_ARVALID;
  wire [31:0]s00_couplers_to_auto_ds_AWADDR;
  wire [1:0]s00_couplers_to_auto_ds_AWBURST;
  wire [3:0]s00_couplers_to_auto_ds_AWCACHE;
  wire [2:0]s00_couplers_to_auto_ds_AWID;
  wire [7:0]s00_couplers_to_auto_ds_AWLEN;
  wire [0:0]s00_couplers_to_auto_ds_AWLOCK;
  wire [2:0]s00_couplers_to_auto_ds_AWPROT;
  wire s00_couplers_to_auto_ds_AWREADY;
  wire [2:0]s00_couplers_to_auto_ds_AWSIZE;
  wire s00_couplers_to_auto_ds_AWVALID;
  wire [2:0]s00_couplers_to_auto_ds_BID;
  wire s00_couplers_to_auto_ds_BREADY;
  wire [1:0]s00_couplers_to_auto_ds_BRESP;
  wire s00_couplers_to_auto_ds_BVALID;
  wire [255:0]s00_couplers_to_auto_ds_RDATA;
  wire [2:0]s00_couplers_to_auto_ds_RID;
  wire s00_couplers_to_auto_ds_RLAST;
  wire s00_couplers_to_auto_ds_RREADY;
  wire [1:0]s00_couplers_to_auto_ds_RRESP;
  wire s00_couplers_to_auto_ds_RVALID;
  wire [255:0]s00_couplers_to_auto_ds_WDATA;
  wire s00_couplers_to_auto_ds_WLAST;
  wire s00_couplers_to_auto_ds_WREADY;
  wire [31:0]s00_couplers_to_auto_ds_WSTRB;
  wire s00_couplers_to_auto_ds_WVALID;
  wire [31:0]s00_data_fifo_to_s00_couplers_ARADDR;
  wire [2:0]s00_data_fifo_to_s00_couplers_ARPROT;
  wire s00_data_fifo_to_s00_couplers_ARREADY;
  wire s00_data_fifo_to_s00_couplers_ARVALID;
  wire [31:0]s00_data_fifo_to_s00_couplers_AWADDR;
  wire [2:0]s00_data_fifo_to_s00_couplers_AWPROT;
  wire s00_data_fifo_to_s00_couplers_AWREADY;
  wire s00_data_fifo_to_s00_couplers_AWVALID;
  wire s00_data_fifo_to_s00_couplers_BREADY;
  wire [1:0]s00_data_fifo_to_s00_couplers_BRESP;
  wire s00_data_fifo_to_s00_couplers_BVALID;
  wire [31:0]s00_data_fifo_to_s00_couplers_RDATA;
  wire s00_data_fifo_to_s00_couplers_RREADY;
  wire [1:0]s00_data_fifo_to_s00_couplers_RRESP;
  wire s00_data_fifo_to_s00_couplers_RVALID;
  wire [31:0]s00_data_fifo_to_s00_couplers_WDATA;
  wire s00_data_fifo_to_s00_couplers_WREADY;
  wire [3:0]s00_data_fifo_to_s00_couplers_WSTRB;
  wire s00_data_fifo_to_s00_couplers_WVALID;

  assign M_ACLK_1 = M_ACLK;
  assign M_ARESETN_1 = M_ARESETN[0];
  assign M_AXI_araddr[31:0] = s00_data_fifo_to_s00_couplers_ARADDR;
  assign M_AXI_arprot[2:0] = s00_data_fifo_to_s00_couplers_ARPROT;
  assign M_AXI_arvalid = s00_data_fifo_to_s00_couplers_ARVALID;
  assign M_AXI_awaddr[31:0] = s00_data_fifo_to_s00_couplers_AWADDR;
  assign M_AXI_awprot[2:0] = s00_data_fifo_to_s00_couplers_AWPROT;
  assign M_AXI_awvalid = s00_data_fifo_to_s00_couplers_AWVALID;
  assign M_AXI_bready = s00_data_fifo_to_s00_couplers_BREADY;
  assign M_AXI_rready = s00_data_fifo_to_s00_couplers_RREADY;
  assign M_AXI_wdata[31:0] = s00_data_fifo_to_s00_couplers_WDATA;
  assign M_AXI_wstrb[3:0] = s00_data_fifo_to_s00_couplers_WSTRB;
  assign M_AXI_wvalid = s00_data_fifo_to_s00_couplers_WVALID;
  assign S_ACLK_1 = S_ACLK;
  assign S_ARESETN_1 = S_ARESETN[0];
  assign S_AXI_arready = s00_couplers_to_auto_ds_ARREADY;
  assign S_AXI_awready = s00_couplers_to_auto_ds_AWREADY;
  assign S_AXI_bid[2:0] = s00_couplers_to_auto_ds_BID;
  assign S_AXI_bresp[1:0] = s00_couplers_to_auto_ds_BRESP;
  assign S_AXI_bvalid = s00_couplers_to_auto_ds_BVALID;
  assign S_AXI_rdata[255:0] = s00_couplers_to_auto_ds_RDATA;
  assign S_AXI_rid[2:0] = s00_couplers_to_auto_ds_RID;
  assign S_AXI_rlast = s00_couplers_to_auto_ds_RLAST;
  assign S_AXI_rresp[1:0] = s00_couplers_to_auto_ds_RRESP;
  assign S_AXI_rvalid = s00_couplers_to_auto_ds_RVALID;
  assign S_AXI_wready = s00_couplers_to_auto_ds_WREADY;
  assign s00_couplers_to_auto_ds_ARADDR = S_AXI_araddr[31:0];
  assign s00_couplers_to_auto_ds_ARBURST = S_AXI_arburst[1:0];
  assign s00_couplers_to_auto_ds_ARCACHE = S_AXI_arcache[3:0];
  assign s00_couplers_to_auto_ds_ARID = S_AXI_arid[2:0];
  assign s00_couplers_to_auto_ds_ARLEN = S_AXI_arlen[7:0];
  assign s00_couplers_to_auto_ds_ARLOCK = S_AXI_arlock[0];
  assign s00_couplers_to_auto_ds_ARPROT = S_AXI_arprot[2:0];
  assign s00_couplers_to_auto_ds_ARSIZE = S_AXI_arsize[2:0];
  assign s00_couplers_to_auto_ds_ARVALID = S_AXI_arvalid;
  assign s00_couplers_to_auto_ds_AWADDR = S_AXI_awaddr[31:0];
  assign s00_couplers_to_auto_ds_AWBURST = S_AXI_awburst[1:0];
  assign s00_couplers_to_auto_ds_AWCACHE = S_AXI_awcache[3:0];
  assign s00_couplers_to_auto_ds_AWID = S_AXI_awid[2:0];
  assign s00_couplers_to_auto_ds_AWLEN = S_AXI_awlen[7:0];
  assign s00_couplers_to_auto_ds_AWLOCK = S_AXI_awlock[0];
  assign s00_couplers_to_auto_ds_AWPROT = S_AXI_awprot[2:0];
  assign s00_couplers_to_auto_ds_AWSIZE = S_AXI_awsize[2:0];
  assign s00_couplers_to_auto_ds_AWVALID = S_AXI_awvalid;
  assign s00_couplers_to_auto_ds_BREADY = S_AXI_bready;
  assign s00_couplers_to_auto_ds_RREADY = S_AXI_rready;
  assign s00_couplers_to_auto_ds_WDATA = S_AXI_wdata[255:0];
  assign s00_couplers_to_auto_ds_WLAST = S_AXI_wlast;
  assign s00_couplers_to_auto_ds_WSTRB = S_AXI_wstrb[31:0];
  assign s00_couplers_to_auto_ds_WVALID = S_AXI_wvalid;
  assign s00_data_fifo_to_s00_couplers_ARREADY = M_AXI_arready;
  assign s00_data_fifo_to_s00_couplers_AWREADY = M_AXI_awready;
  assign s00_data_fifo_to_s00_couplers_BRESP = M_AXI_bresp[1:0];
  assign s00_data_fifo_to_s00_couplers_BVALID = M_AXI_bvalid;
  assign s00_data_fifo_to_s00_couplers_RDATA = M_AXI_rdata[31:0];
  assign s00_data_fifo_to_s00_couplers_RRESP = M_AXI_rresp[1:0];
  assign s00_data_fifo_to_s00_couplers_RVALID = M_AXI_rvalid;
  assign s00_data_fifo_to_s00_couplers_WREADY = M_AXI_wready;
  GND GND
       (.G(GND_1));
  ntps_top_auto_ds_0 auto_ds
       (.m_axi_araddr(auto_ds_to_auto_pc_ARADDR),
        .m_axi_arburst(auto_ds_to_auto_pc_ARBURST),
        .m_axi_arcache(auto_ds_to_auto_pc_ARCACHE),
        .m_axi_arlen(auto_ds_to_auto_pc_ARLEN),
        .m_axi_arlock(auto_ds_to_auto_pc_ARLOCK),
        .m_axi_arprot(auto_ds_to_auto_pc_ARPROT),
        .m_axi_arqos(auto_ds_to_auto_pc_ARQOS),
        .m_axi_arready(auto_ds_to_auto_pc_ARREADY),
        .m_axi_arregion(auto_ds_to_auto_pc_ARREGION),
        .m_axi_arsize(auto_ds_to_auto_pc_ARSIZE),
        .m_axi_arvalid(auto_ds_to_auto_pc_ARVALID),
        .m_axi_awaddr(auto_ds_to_auto_pc_AWADDR),
        .m_axi_awburst(auto_ds_to_auto_pc_AWBURST),
        .m_axi_awcache(auto_ds_to_auto_pc_AWCACHE),
        .m_axi_awlen(auto_ds_to_auto_pc_AWLEN),
        .m_axi_awlock(auto_ds_to_auto_pc_AWLOCK),
        .m_axi_awprot(auto_ds_to_auto_pc_AWPROT),
        .m_axi_awqos(auto_ds_to_auto_pc_AWQOS),
        .m_axi_awready(auto_ds_to_auto_pc_AWREADY),
        .m_axi_awregion(auto_ds_to_auto_pc_AWREGION),
        .m_axi_awsize(auto_ds_to_auto_pc_AWSIZE),
        .m_axi_awvalid(auto_ds_to_auto_pc_AWVALID),
        .m_axi_bready(auto_ds_to_auto_pc_BREADY),
        .m_axi_bresp(auto_ds_to_auto_pc_BRESP),
        .m_axi_bvalid(auto_ds_to_auto_pc_BVALID),
        .m_axi_rdata(auto_ds_to_auto_pc_RDATA),
        .m_axi_rlast(auto_ds_to_auto_pc_RLAST),
        .m_axi_rready(auto_ds_to_auto_pc_RREADY),
        .m_axi_rresp(auto_ds_to_auto_pc_RRESP),
        .m_axi_rvalid(auto_ds_to_auto_pc_RVALID),
        .m_axi_wdata(auto_ds_to_auto_pc_WDATA),
        .m_axi_wlast(auto_ds_to_auto_pc_WLAST),
        .m_axi_wready(auto_ds_to_auto_pc_WREADY),
        .m_axi_wstrb(auto_ds_to_auto_pc_WSTRB),
        .m_axi_wvalid(auto_ds_to_auto_pc_WVALID),
        .s_axi_aclk(S_ACLK_1),
        .s_axi_araddr(s00_couplers_to_auto_ds_ARADDR),
        .s_axi_arburst(s00_couplers_to_auto_ds_ARBURST),
        .s_axi_arcache(s00_couplers_to_auto_ds_ARCACHE),
        .s_axi_aresetn(S_ARESETN_1),
        .s_axi_arid(s00_couplers_to_auto_ds_ARID),
        .s_axi_arlen(s00_couplers_to_auto_ds_ARLEN),
        .s_axi_arlock(s00_couplers_to_auto_ds_ARLOCK),
        .s_axi_arprot(s00_couplers_to_auto_ds_ARPROT),
        .s_axi_arqos({GND_1,GND_1,GND_1,GND_1}),
        .s_axi_arready(s00_couplers_to_auto_ds_ARREADY),
        .s_axi_arregion({GND_1,GND_1,GND_1,GND_1}),
        .s_axi_arsize(s00_couplers_to_auto_ds_ARSIZE),
        .s_axi_arvalid(s00_couplers_to_auto_ds_ARVALID),
        .s_axi_awaddr(s00_couplers_to_auto_ds_AWADDR),
        .s_axi_awburst(s00_couplers_to_auto_ds_AWBURST),
        .s_axi_awcache(s00_couplers_to_auto_ds_AWCACHE),
        .s_axi_awid(s00_couplers_to_auto_ds_AWID),
        .s_axi_awlen(s00_couplers_to_auto_ds_AWLEN),
        .s_axi_awlock(s00_couplers_to_auto_ds_AWLOCK),
        .s_axi_awprot(s00_couplers_to_auto_ds_AWPROT),
        .s_axi_awqos({GND_1,GND_1,GND_1,GND_1}),
        .s_axi_awready(s00_couplers_to_auto_ds_AWREADY),
        .s_axi_awregion({GND_1,GND_1,GND_1,GND_1}),
        .s_axi_awsize(s00_couplers_to_auto_ds_AWSIZE),
        .s_axi_awvalid(s00_couplers_to_auto_ds_AWVALID),
        .s_axi_bid(s00_couplers_to_auto_ds_BID),
        .s_axi_bready(s00_couplers_to_auto_ds_BREADY),
        .s_axi_bresp(s00_couplers_to_auto_ds_BRESP),
        .s_axi_bvalid(s00_couplers_to_auto_ds_BVALID),
        .s_axi_rdata(s00_couplers_to_auto_ds_RDATA),
        .s_axi_rid(s00_couplers_to_auto_ds_RID),
        .s_axi_rlast(s00_couplers_to_auto_ds_RLAST),
        .s_axi_rready(s00_couplers_to_auto_ds_RREADY),
        .s_axi_rresp(s00_couplers_to_auto_ds_RRESP),
        .s_axi_rvalid(s00_couplers_to_auto_ds_RVALID),
        .s_axi_wdata(s00_couplers_to_auto_ds_WDATA),
        .s_axi_wlast(s00_couplers_to_auto_ds_WLAST),
        .s_axi_wready(s00_couplers_to_auto_ds_WREADY),
        .s_axi_wstrb(s00_couplers_to_auto_ds_WSTRB),
        .s_axi_wvalid(s00_couplers_to_auto_ds_WVALID));
  ntps_top_auto_pc_0 auto_pc
       (.aclk(S_ACLK_1),
        .aresetn(S_ARESETN_1),
        .m_axi_araddr(auto_pc_to_s00_data_fifo_ARADDR),
        .m_axi_arprot(auto_pc_to_s00_data_fifo_ARPROT),
        .m_axi_arready(auto_pc_to_s00_data_fifo_ARREADY),
        .m_axi_arvalid(auto_pc_to_s00_data_fifo_ARVALID),
        .m_axi_awaddr(auto_pc_to_s00_data_fifo_AWADDR),
        .m_axi_awprot(auto_pc_to_s00_data_fifo_AWPROT),
        .m_axi_awready(auto_pc_to_s00_data_fifo_AWREADY),
        .m_axi_awvalid(auto_pc_to_s00_data_fifo_AWVALID),
        .m_axi_bready(auto_pc_to_s00_data_fifo_BREADY),
        .m_axi_bresp(auto_pc_to_s00_data_fifo_BRESP),
        .m_axi_bvalid(auto_pc_to_s00_data_fifo_BVALID),
        .m_axi_rdata(auto_pc_to_s00_data_fifo_RDATA),
        .m_axi_rready(auto_pc_to_s00_data_fifo_RREADY),
        .m_axi_rresp(auto_pc_to_s00_data_fifo_RRESP),
        .m_axi_rvalid(auto_pc_to_s00_data_fifo_RVALID),
        .m_axi_wdata(auto_pc_to_s00_data_fifo_WDATA),
        .m_axi_wready(auto_pc_to_s00_data_fifo_WREADY),
        .m_axi_wstrb(auto_pc_to_s00_data_fifo_WSTRB),
        .m_axi_wvalid(auto_pc_to_s00_data_fifo_WVALID),
        .s_axi_araddr(auto_ds_to_auto_pc_ARADDR),
        .s_axi_arburst(auto_ds_to_auto_pc_ARBURST),
        .s_axi_arcache(auto_ds_to_auto_pc_ARCACHE),
        .s_axi_arlen(auto_ds_to_auto_pc_ARLEN),
        .s_axi_arlock(auto_ds_to_auto_pc_ARLOCK),
        .s_axi_arprot(auto_ds_to_auto_pc_ARPROT),
        .s_axi_arqos(auto_ds_to_auto_pc_ARQOS),
        .s_axi_arready(auto_ds_to_auto_pc_ARREADY),
        .s_axi_arregion(auto_ds_to_auto_pc_ARREGION),
        .s_axi_arsize(auto_ds_to_auto_pc_ARSIZE),
        .s_axi_arvalid(auto_ds_to_auto_pc_ARVALID),
        .s_axi_awaddr(auto_ds_to_auto_pc_AWADDR),
        .s_axi_awburst(auto_ds_to_auto_pc_AWBURST),
        .s_axi_awcache(auto_ds_to_auto_pc_AWCACHE),
        .s_axi_awlen(auto_ds_to_auto_pc_AWLEN),
        .s_axi_awlock(auto_ds_to_auto_pc_AWLOCK),
        .s_axi_awprot(auto_ds_to_auto_pc_AWPROT),
        .s_axi_awqos(auto_ds_to_auto_pc_AWQOS),
        .s_axi_awready(auto_ds_to_auto_pc_AWREADY),
        .s_axi_awregion(auto_ds_to_auto_pc_AWREGION),
        .s_axi_awsize(auto_ds_to_auto_pc_AWSIZE),
        .s_axi_awvalid(auto_ds_to_auto_pc_AWVALID),
        .s_axi_bready(auto_ds_to_auto_pc_BREADY),
        .s_axi_bresp(auto_ds_to_auto_pc_BRESP),
        .s_axi_bvalid(auto_ds_to_auto_pc_BVALID),
        .s_axi_rdata(auto_ds_to_auto_pc_RDATA),
        .s_axi_rlast(auto_ds_to_auto_pc_RLAST),
        .s_axi_rready(auto_ds_to_auto_pc_RREADY),
        .s_axi_rresp(auto_ds_to_auto_pc_RRESP),
        .s_axi_rvalid(auto_ds_to_auto_pc_RVALID),
        .s_axi_wdata(auto_ds_to_auto_pc_WDATA),
        .s_axi_wlast(auto_ds_to_auto_pc_WLAST),
        .s_axi_wready(auto_ds_to_auto_pc_WREADY),
        .s_axi_wstrb(auto_ds_to_auto_pc_WSTRB),
        .s_axi_wvalid(auto_ds_to_auto_pc_WVALID));
  ntps_top_s00_data_fifo_0 s00_data_fifo
       (.aclk(M_ACLK_1),
        .aresetn(M_ARESETN_1),
        .m_axi_araddr(s00_data_fifo_to_s00_couplers_ARADDR),
        .m_axi_arprot(s00_data_fifo_to_s00_couplers_ARPROT),
        .m_axi_arready(s00_data_fifo_to_s00_couplers_ARREADY),
        .m_axi_arvalid(s00_data_fifo_to_s00_couplers_ARVALID),
        .m_axi_awaddr(s00_data_fifo_to_s00_couplers_AWADDR),
        .m_axi_awprot(s00_data_fifo_to_s00_couplers_AWPROT),
        .m_axi_awready(s00_data_fifo_to_s00_couplers_AWREADY),
        .m_axi_awvalid(s00_data_fifo_to_s00_couplers_AWVALID),
        .m_axi_bready(s00_data_fifo_to_s00_couplers_BREADY),
        .m_axi_bresp(s00_data_fifo_to_s00_couplers_BRESP),
        .m_axi_bvalid(s00_data_fifo_to_s00_couplers_BVALID),
        .m_axi_rdata(s00_data_fifo_to_s00_couplers_RDATA),
        .m_axi_rready(s00_data_fifo_to_s00_couplers_RREADY),
        .m_axi_rresp(s00_data_fifo_to_s00_couplers_RRESP),
        .m_axi_rvalid(s00_data_fifo_to_s00_couplers_RVALID),
        .m_axi_wdata(s00_data_fifo_to_s00_couplers_WDATA),
        .m_axi_wready(s00_data_fifo_to_s00_couplers_WREADY),
        .m_axi_wstrb(s00_data_fifo_to_s00_couplers_WSTRB),
        .m_axi_wvalid(s00_data_fifo_to_s00_couplers_WVALID),
        .s_axi_araddr(auto_pc_to_s00_data_fifo_ARADDR),
        .s_axi_arprot(auto_pc_to_s00_data_fifo_ARPROT),
        .s_axi_arready(auto_pc_to_s00_data_fifo_ARREADY),
        .s_axi_arvalid(auto_pc_to_s00_data_fifo_ARVALID),
        .s_axi_awaddr(auto_pc_to_s00_data_fifo_AWADDR),
        .s_axi_awprot(auto_pc_to_s00_data_fifo_AWPROT),
        .s_axi_awready(auto_pc_to_s00_data_fifo_AWREADY),
        .s_axi_awvalid(auto_pc_to_s00_data_fifo_AWVALID),
        .s_axi_bready(auto_pc_to_s00_data_fifo_BREADY),
        .s_axi_bresp(auto_pc_to_s00_data_fifo_BRESP),
        .s_axi_bvalid(auto_pc_to_s00_data_fifo_BVALID),
        .s_axi_rdata(auto_pc_to_s00_data_fifo_RDATA),
        .s_axi_rready(auto_pc_to_s00_data_fifo_RREADY),
        .s_axi_rresp(auto_pc_to_s00_data_fifo_RRESP),
        .s_axi_rvalid(auto_pc_to_s00_data_fifo_RVALID),
        .s_axi_wdata(auto_pc_to_s00_data_fifo_WDATA),
        .s_axi_wready(auto_pc_to_s00_data_fifo_WREADY),
        .s_axi_wstrb(auto_pc_to_s00_data_fifo_WSTRB),
        .s_axi_wvalid(auto_pc_to_s00_data_fifo_WVALID));
endmodule
