// Seed: 206490553
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    input tri id_3,
    input wor id_4
    , id_24,
    output supply1 id_5,
    input uwire id_6,
    input wor id_7,
    input wor id_8,
    input supply1 id_9,
    output wire id_10,
    input tri1 id_11,
    input uwire id_12,
    output supply1 id_13,
    input wor id_14,
    input tri id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri1 id_18,
    output wand id_19,
    input uwire id_20,
    input tri1 id_21,
    output supply1 id_22
);
  assign id_1 = 1;
  wire id_25;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri id_5,
    input wor id_6,
    output wand id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input uwire id_11,
    input supply1 id_12
);
  assign id_7 = 1;
  module_0(
      id_7,
      id_5,
      id_1,
      id_3,
      id_11,
      id_7,
      id_9,
      id_12,
      id_10,
      id_8,
      id_1,
      id_0,
      id_6,
      id_5,
      id_8,
      id_12,
      id_9,
      id_8,
      id_11,
      id_7,
      id_6,
      id_11,
      id_5
  );
endmodule
