Checking out Encounter license ...
SOC_Encounter_GXL 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p032.
sourcing /usr/Cadence/SOC/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2008.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-p008 NR081027-0018/USR58-UB (database version 2.30, 67.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.10-p002_1 (32bit) 10/23/2008 22:04:14 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-p016_1 (32bit) Oct 26 2008 15:11:51 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.10-p009
--- Starting "First Encounter v08.10-p004_1" on Thu Sep 21 09:49:33 2023 (mem=62.2M) ---
--- Running on localhost.localdomain (x86_64 w/Linux 2.6.32-431.29.2.el6.x86_64) ---
This version was compiled on Tue Nov 4 14:34:21 PST 2008.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_topcell SYS_TOP
<CMD_INTERNAL> setUIVar rda_Input ui_netlist /home/ahesham/Projects/System_pnr/DFT/netlists/SYS_TOP.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,min /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_leffile {/home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef /home/ahesham/Projects/System_pnr/pnr/import/SYS_TOP.lef}
<CMD_INTERNAL> setUIVar rda_Input ui_captbl_file /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP_func.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet VDD
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet VSS
<CMD> commitConfig

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef...

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef...
Set DBUPerIGU to M2 pitch 820.
Initializing default via types and wire widths ...

Loading Lef file /home/ahesham/Projects/System_pnr/pnr/import/SYS_TOP.lef...
**WARN: (SOCLF-246):	The 'UNITS' attribute should be set
in the first lef file (technology lef). There is an attempt to set it
in subsequent lef files which will be ignored.
**WARN: (SOCLF-46):	Class CORE macro 'SYS_TOP' has no SITE statement defined.
Class CORE macros require a SITE statement. The SITE FE_CORE_0 was
created and will be used for this macro, using height 180.6000 that
matches the macro SIZE height, and width 0.4100 that matches the
m2 routing pitch. Define the site explicitly in the LEF file, to
this message in the future.

Power Planner/ViaGen version 8.1.45 promoted on 09/01/2008.
viaInitial starts at Thu Sep 21 09:49:50 2023
viaInitial ends at Thu Sep 21 09:49:50 2023
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
**WARN: (SOCDB-2079):	fterm SI of cell SYS_TOP is not defined in LEF.
**WARN: (SOCDB-2079):	fterm SO of cell SYS_TOP is not defined in LEF.
**WARN: (SOCDB-2079):	fterm RST of cell SYS_TOP is not defined in LEF.
**WARN: (SOCDB-2079):	fterm RX_IN of cell SYS_TOP is not defined in LEF.
**WARN: (SOCDB-2079):	fterm TX_OUT of cell SYS_TOP is not defined in LEF.
**WARN: (SOCDB-2079):	fterm test_si2 of cell SYS_TOP is not defined in LEF.
**WARN: (SOCDB-2079):	fterm test_so2 of cell SYS_TOP is not defined in LEF.
**WARN: (SOCDB-2079):	fterm test_si3 of cell SYS_TOP is not defined in LEF.
**WARN: (SOCDB-2079):	fterm test_so3 of cell SYS_TOP is not defined in LEF.
**WARN: (SOCDB-2079):	fterm test_si4 of cell SYS_TOP is not defined in LEF.
**WARN: (SOCDB-2079):	fterm test_so4 of cell SYS_TOP is not defined in LEF.
**WARN: (SOCDB-2079):	fterm test_si5 of cell SYS_TOP is not defined in LEF.
**WARN: (SOCDB-2079):	fterm test_so5 of cell SYS_TOP is not defined in LEF.
Reading verilog netlist '/home/ahesham/Projects/System_pnr/DFT/netlists/SYS_TOP.v'
Inserting temporary buffers to remove assignment statements.
Non-leaf cell SYS_TOP will be treated as a leaf cell.

*** Memory Usage v0.144 (Current mem = 189.133M, initial mem = 62.238M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=189.1M) ***
Set top cell to SYS_TOP.
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
**WARN: (SOCSYC-2):	Timing is not defined for cell SYS_TOP.
*** End library_loading (cpu=0.28min, mem=90.8M, fe_cpu=0.37min, fe_mem=279.9M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell SYS_TOP ...
*** Netlist is unique.
** info: there are 2531 modules.
** info: there are 2436 stdCell insts.

*** Memory Usage v0.144 (Current mem = 280.188M, initial mem = 62.238M) ***
CTE reading timing constraint file '/home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP_func.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP_func.sdc, Line 9).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP_func.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=283.1M) ***
*info - Done with setDoAssign with 31 assigns removed and 0 assigns could not be removed.
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX6M INVX5M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
**WARN: (SOCDC-1159):	Invalid input transition time. The default 0.1ps input transition time will be used.
Set Input Pin Transition Delay as 0.1 ps.
Reading Capacitance Table File /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
<CMD> create_library_set -name min_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib"
<CMD> create_library_set -name max_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib"
<CMD> create_library_set -name typ_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib"
<CMD> create_constraint_mode -name func_mode -sdc_files {../DFT/sdc/SYS_TOP_func.sdc}
<CMD> create_constraint_mode -name scan_mode -sdc_files {../DFT/sdc/SYS_TOP_scan.sdc}
<CMD> create_constraint_mode -name capture_mode -sdc_files {../DFT/sdc/SYS_TOP_capture.sdc}
<CMD> create_rc_corner -name RCcorner -cap_table "../std_cells/captables/tsmc13fsg.capTbl"
<CMD> create_delay_corner -name min_corner -library_set min_library -rc_corner RCcorner
<CMD> create_delay_corner -name max_corner -library_set max_library -rc_corner RCcorner
<CMD> create_analysis_view -name setup1_analysis_view -delay_corner max_corner -constraint_mode func_mode
<CMD> create_analysis_view -name hold1_analysis_view  -delay_corner min_corner -constraint_mode func_mode
<CMD> create_analysis_view -name setup2_analysis_view -delay_corner max_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name hold2_analysis_view  -delay_corner min_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name setup3_analysis_view -delay_corner max_corner -constraint_mode scan_mode
<CMD> create_analysis_view -name hold3_analysis_view  -delay_corner min_corner -constraint_mode scan_mode
<CMD> set_analysis_view -setup {setup1_analysis_view setup2_analysis_view setup3_analysis_view } \
                  -hold { hold1_analysis_view hold2_analysis_view hold3_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ../std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: setup1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../DFT/sdc/SYS_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 9).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 9).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 9).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_scan.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 9).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 9).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 9).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_scan.sdc : Skipped unsupported command: set_units


Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX2M BUFX32M BUFX3M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX1M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX32M CLKBUFX3M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX12M CLKINVX16M CLKINVX1M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX32M CLKINVX3M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX1M INVX20M INVX24M INVX2M INVX32M INVX3M INVX4M INVX5M INVX6M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> addRing -spacing_bottom 0.5 -width_left 2 -width_bottom 2 -width_top 2 -spacing_top 0.5 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL7 -width_right 2 -around core -jog_distance 0.205 -offset_bottom 0.205 -layer_top METAL5 -threshold 0.205 -offset_left 0.205 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.205 -offset_top 0.205 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6

**WARN: (SOCPP-220):	The power planner does not create core rings outside the design boundary.  
	Check the design boundary, or specify valid offsets.
<CMD> floorPlan -d 240.47 240.47 6.0 6.0 6.0 6.0
Adjusting Core to Left to: 6.1500. Core to Bottom to: 6.1500.
<CMD> addRing -spacing_bottom 0.5 -width_left 2 -width_bottom 2 -width_top 2 -spacing_top 0.5 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL7 -width_right 2 -around core -jog_distance 0.205 -offset_bottom 0.205 -layer_top METAL5 -threshold 0.205 -offset_left 0.205 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.205 -offset_top 0.205 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 8 wires.

<CMD> zoomBox 259.067 239.745 195.328 193.137
<CMD> zoomBox 248.150 239.184 228.356 227.812
<CMD> zoomBox 241.978 238.619 234.322 234.748
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 7 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 7 -crossoverViaTopLayer 7 -targetViaBottomLayer 1 -nets { VSS VDD }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Thu Sep 21 09:51:43 2023 ***
Sroute/fcroute version 8.1.45 promoted on 09/01/2008.
SPECIAL ROUTE ran on directory: /home/ahesham/Projects/System_pnr/pnr
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 2.6.32-431.29.2.el6.x86_64 x86_64 2.00Ghz)

Begin option processing ...
(from .sroute_8670.conf) srouteConnectPowerBump set to false
(from .sroute_8670.conf) routeSelectNet set to "VSS VDD"
(from .sroute_8670.conf) routeSpecial set to true
(from .sroute_8670.conf) srouteCrossoverViaTopLayer set to 7
(from .sroute_8670.conf) srouteFollowCorePinEnd set to 3
(from .sroute_8670.conf) srouteFollowPadPin set to true
(from .sroute_8670.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_8670.conf) sroutePadPinAllPorts set to true
(from .sroute_8670.conf) sroutePreserveExistingRoutes set to true
(from .sroute_8670.conf) srouteTopLayerLimit set to 7
(from .sroute_8670.conf) srouteTopTargetLayerLimit set to 7
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 469.00 megs.

Reading LEF technology information...
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
   **WARN: CORE MACRO SYS_TOP has no site specification
   A total of 1 warning.
Read in 15 layers, 7 routing layers, 1 overlap layer
Read in 633 macros, 91 used
Read in 90 components
  90 core components: 90 unplaced, 0 placed, 0 fixed
Read in 6 physical pins
  6 physical pins: 0 unplaced, 0 placed, 6 fixed
Read in 13 logical pins
Read in 19 nets
Read in 2 special nets, 2 routed
Read in 6 terminals
2 nets selected.

Begin power routing ...
**WARN: (SOCSR-1253):	Net VDD does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net VDD does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net VDD does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net VDD does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VDD does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1253):	Net VSS does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net VSS does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net VSS does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net VSS does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VSS does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VDD
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VDD
CPU time for FollowPin 0 seconds
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VSS
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VSS
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 160
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 80
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 479.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 io pins ...
 Updating DB with 63 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Thu Sep 21 09:51:44 2023
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Thu Sep 21 09:51:44 2023

sroute post-processing starts at Thu Sep 21 09:51:44 2023
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Thu Sep 21 09:51:44 2023


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 9.01 megs
sroute: Total Peak Memory used = 302.05 megs
<CMD> zoomBox -11.426 226.201 125.613 108.284
<CMD> zoomBox -17.937 213.770 55.939 158.896
<CMD> zoomBox -12.857 202.944 36.976 175.094
<CMD> zoomBox -5.955 197.911 22.021 181.511
<CMD> setDrawView fplan
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> setDrawView place
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 302.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 0.0M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Sep 21 09:52:35 2023

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 240.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SE: Found a geometry with bounding box (-0.10,110.10) (0.10,110.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Sep 21 09:52:35 2023
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> setDrawView fplan
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> selectObject Module Reg_file_dut
<CMD> deselectAll
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD_INTERNAL> uiSetTool obstruct
<CMD> createObstruct 241.538 1.123 243.531 239.745
**WARN: (SOCFP-122):	Given Box is out side of Die Box.
<CMD> createObstruct 243.531 -0.869 245.124 238.550
**WARN: (SOCFP-122):	Given Box is out side of Die Box.
<CMD> createObstruct 245.124 -0.869 256.677 236.161
**WARN: (SOCFP-122):	Given Box is out side of Die Box.
<CMD> createObstruct 256.677 48.529 303.286 238.152
**WARN: (SOCFP-122):	Given Box is out side of Die Box.
<CMD> createObstruct 255.083 100.715 276.595 224.608
**WARN: (SOCFP-122):	Given Box is out side of Die Box.
<CMD> zoomBox 253.091 232.974 278.587 99.918
<CMD> createObstruct 264.136 120.758 301.207 213.136
**WARN: (SOCFP-122):	Given Box is out side of Die Box.
<CMD> createObstruct 265.338 130.577 283.974 202.114
**WARN: (SOCFP-122):	Given Box is out side of Die Box.
<CMD_INTERNAL> uiSetTool obstruct
<CMD> createObstruct 281.369 108.134 288.182 224.157
**WARN: (SOCFP-122):	Given Box is out side of Die Box.
<CMD> createObstruct 234.368 136.568 339.537 200.706
<CMD> zoomBox 289.741 235.762 188.555 91.154
<CMD> zoomBox 291.525 211.806 213.776 125.564
<CMD> zoomBox 275.964 197.649 256.352 185.050
<CMD> createObstruct 243.132 1.123 247.514 239.745
**WARN: (SOCFP-122):	Given Box is out side of Die Box.
<CMD> createObstruct 237.953 1.123 247.115 234.168
<CMD> zoomBox 298.107 238.949 75.418 105.894
<CMD> zoomBox 295.070 216.707 110.716 147.173
<CMD> setLayerPreference allM6 -isSelectable 0
<CMD> setLayerPreference allM6 -isSelectable 1
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> zoomBox 261.400 199.842 235.436 182.177
<CMD_INTERNAL> uiSetTool select
<CMD> selectObstruct 234.1100 135.3000 240.2600 201.3100 defObstructName
<CMD> deleteSelectedFromFPlan
<CMD> selectObstruct 237.8000 0.4100 240.2600 232.8800 defObstructName
<CMD_INTERNAL> uiSetTool stretchWire
<CMD> deselectAll
<CMD> selectObstruct 237.8000 0.4100 240.2600 232.8800 defObstructName
<CMD> deselectAll
<CMD> selectObstruct 237.8000 0.4100 240.2600 232.8800 defObstructName
<CMD_INTERNAL> uiSetTool move
<CMD> setObjFPlanBox LayerShape (475600,820,480520,465760) 237.853 0.8355 240.313 233.3055
<CMD> setObjFPlanBox LayerShape (475600,820,480520,465760) 239.626 0.410 240.260 232.880
<CMD> zoomBox 285.359 236.161 104.898 145.332
<CMD> zoomBox 264.687 229.459 199.984 207.298
<CMD> panPage 0 1
<CMD> setObjFPlanBox LayerShape (478880,820,480520,465760) 239.440 0.410 240.260 240.007
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD_INTERNAL> uiSetTool obstruct
<CMD> createObstruct 0.525 1.521 3.313 238.550
<CMD> zoomBox -4.654 240.941 88.564 100.317
<CMD> zoomBox -3.896 239.246 56.886 160.887
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> zoomBox -2.477 237.948 19.001 210.215
<CMD_INTERNAL> uiSetTool move
<CMD_INTERNAL> uiSetTool select
<CMD_INTERNAL> uiSetTool move
<CMD> setObjFPlanBox LayerShape (478880,820,480520,477240) 238.9805 0.953 239.8005 239.163
<CMD> setObjFPlanBox LayerShape (820,820,6560,477240) 0.410 0.410 1.349 238.620
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD_INTERNAL> uiSetTool obstruct
<CMD> zoomBox -24.174 16.261 202.897 -28.357
<CMD> panPage 1 0
<CMD> createObstruct 1.819 -0.061 237.980 0.961
<CMD> panPage -1 0
<CMD> zoomBox 47.963 12.059 104.621 -19.921
<CMD_INTERNAL> uiSetTool move
<CMD> setObjFPlanBox LayerShape (478060,820,479700,477240) 239.7525 0.94 240.5725 239.15
<CMD> deselectAll
<CMD> selectObstruct 1.8190 0.0000 237.9800 0.9610 defObstructName
<CMD> setObjFPlanBox LayerShape (3638,0,475960,1922) 2.2045 0.1925 238.3655 1.1535
<CMD> panPage 1 0
<CMD> setObjFPlanBox LayerShape (3638,0,475960,1922) 1.819 0.000 237.980 6.087
<CMD> zoomBox -18.198 248.510 403.675 198.316
<CMD> zoomBox -9.787 251.086 385.498 213.103
<CMD_INTERNAL> uiSetTool obstruct
<CMD> createObstruct 2.669 233.365 236.536 239.212
<CMD> zoomBox 56.052 257.260 216.708 205.403
<CMD> zoomBox 120.934 246.725 179.514 204.675
<CMD> zoomBox 3.712 12.277 69.841 54.903
<CMD> zoomBox 13.671 12.675 188.953 -11.625
<CMD> zoomBox 78.824 4.357 142.850 -21.907
<CMD> group
<CMD> group
<CMD> zoomBox 109.005 -12.728 109.210 -12.687
<CMD> createObstruct 105.382 -12.720 109.103 -8.776
**WARN: (SOCFP-122):	Given Box is out side of Die Box.
<CMD> group
<CMD> zoomBox 33.988 15.464 244.725 -28.357
<CMD> zoomBox 107.441 21.200 178.319 -22.439
<CMD> zoomBox 133.646 11.210 202.785 -17.312
<CMD> setDrawView place
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> addStripe -block_ring_top_layer_limit METAL7 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit METAL5 -set_to_set_distance 60 -stacked_via_top_layer METAL7 -padcore_ring_top_layer_limit METAL7 -spacing 0.5 -merge_stripes_value 0.205 -layer METAL6 -block_ring_bottom_layer_limit METAL5 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer METAL1
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Stripe generation is complete.

The power planner created 8 wires.

<CMD> zoomBox -11.027 239.347 101.710 162.462
<CMD> zoomBox -9.139 235.989 24.093 215.379
<CMD> deselectAll
<CMD> selectWire 7.6500 0.8250 8.6500 238.9250 6 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 6.1500 3.3250 7.1500 236.4250 6 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 3.3250 3.3250 5.3250 236.4250 6 VSS
<CMD> deselectAll
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 302.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 1.3M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Sep 21 10:02:16 2023

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 240.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SE: Found a geometry with bounding box (-0.10,110.10) (0.10,110.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Sep 21 10:02:16 2023
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> zoomBox -25.768 251.299 348.301 146.129
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 90 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=314.2M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:06.7 mem=375.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:08.1 mem=390.3M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=2346 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=2517 #term=10282 #term/net=4.09, #fixedIo=0, #floatIo=0, #fixedPin=6, #floatPin=13
stdCell: 2346 single + 0 double + 0 multi
Total standard cell length = 11.9351 (mm), area = 0.0343 (mm^2)
Average module density = 0.663.
Density for the design = 0.663.
       = stdcell_area 29110 (34254 um^2) / alloc_area 43924 (51685 um^2).
Pin Density = 0.353.
            = total # of pins 10282 / total Instance area 29110.
Identified 18 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.980e+03 (1.54e+03 4.40e+02)
              Est.  stn bbox = 1.980e+03 (1.54e+03 4.40e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 396.9M
Iteration  2: Total net bbox = 1.980e+03 (1.54e+03 4.40e+02)
              Est.  stn bbox = 1.980e+03 (1.54e+03 4.40e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 396.9M
Iteration  3: Total net bbox = 2.364e+03 (1.63e+03 7.33e+02)
              Est.  stn bbox = 2.364e+03 (1.63e+03 7.33e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 397.1M
Iteration  4: Total net bbox = 1.883e+04 (1.26e+04 6.22e+03)
              Est.  stn bbox = 1.883e+04 (1.26e+04 6.22e+03)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 397.1M
Iteration  5: Total net bbox = 3.243e+04 (1.83e+04 1.42e+04)
              Est.  stn bbox = 3.243e+04 (1.83e+04 1.42e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 397.1M
Iteration  6: Total net bbox = 4.229e+04 (2.22e+04 2.01e+04)
              Est.  stn bbox = 4.229e+04 (2.22e+04 2.01e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 397.2M
Iteration  7: Total net bbox = 4.545e+04 (2.51e+04 2.03e+04)
              Est.  stn bbox = 5.816e+04 (3.16e+04 2.65e+04)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 396.1M
Iteration  8: Total net bbox = 4.832e+04 (2.77e+04 2.07e+04)
              Est.  stn bbox = 6.113e+04 (3.42e+04 2.69e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 396.2M
Iteration  9: Total net bbox = 5.107e+04 (2.57e+04 2.54e+04)
              Est.  stn bbox = 5.107e+04 (2.57e+04 2.54e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 398.1M
Iteration 10: Total net bbox = 5.263e+04 (2.72e+04 2.55e+04)
              Est.  stn bbox = 5.263e+04 (2.72e+04 2.55e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 398.1M
Iteration 11: Total net bbox = 5.627e+04 (3.07e+04 2.56e+04)
              Est.  stn bbox = 6.982e+04 (3.75e+04 3.23e+04)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 397.1M
Iteration 12: Total net bbox = 5.627e+04 (3.07e+04 2.56e+04)
              Est.  stn bbox = 6.982e+04 (3.75e+04 3.23e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 397.1M
Iteration 13: Total net bbox = 5.943e+04 (3.37e+04 2.57e+04)
              Est.  stn bbox = 7.326e+04 (4.08e+04 3.24e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 397.1M
*** cost = 5.943e+04 (3.37e+04 2.57e+04) (cpu for global=0:00:09.6) real=0:00:09.0***
Core Placement runtime cpu: 0:00:07.7 real: 0:00:07.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 5.935e+04 = 3.367e+04 H + 2.568e+04 V
wire length = 5.269e+04 = 2.724e+04 H + 2.545e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        39.77 um
  inst (Reg_file_dut/U13) with max move: (191.06, 152.52) -> (230.83, 152.52)
  mean    (X+Y) =         5.55 um
Total instances flipped : 37
Total instances moved : 1008
*** cpu=0:00:00.1   mem=387.6M  mem(used)=0.0M***
Total net length = 5.262e+04 (2.725e+04 2.538e+04) (ext = 1.599e+03)
*** End of Placement (cpu=0:00:19.6, real=0:00:20.0, mem=387.6M) ***
default core: bins with density >  0.75 = 20.3 % ( 13 / 64 )
*** Free Virtual Timing Model ...(mem=387.6M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (SOCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 386.7M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=386.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 480940)
coreBox:    (12300 12300) (468940 468940)
Number of multi-gpin terms=231, multi-gpins=462, moved blk term=0/101

Phase 1a route (0:00:00.0 386.7M):
Est net length = 7.034e+04um = 3.560e+04H + 3.474e+04V
Usage: (12.9%H 15.4%V) = (4.340e+04um 5.923e+04um) = (21072 20635)
Obstruct: 154 = 0 (0.0%H) + 154 (1.6%V)
Overflow: 33 = 0 (0.00% H) + 33 (0.35% V)
Number obstruct path=18 reroute=0

Phase 1b route (0:00:00.0 386.7M):
Usage: (12.8%H 15.4%V) = (4.334e+04um 5.925e+04um) = (21044 20643)
Overflow: 33 = 0 (0.00% H) + 33 (0.35% V)

Phase 1c route (0:00:00.0 386.7M):
Usage: (12.8%H 15.3%V) = (4.310e+04um 5.916e+04um) = (20926 20609)
Overflow: 30 = 0 (0.00% H) + 30 (0.32% V)

Phase 1d route (0:00:00.0 386.7M):
Usage: (12.8%H 15.3%V) = (4.310e+04um 5.916e+04um) = (20926 20609)
Overflow: 30 = 0 (0.00% H) + 30 (0.32% V)

Phase 1e route (0:00:00.0 386.7M):
Usage: (12.8%H 15.3%V) = (4.311e+04um 5.918e+04um) = (20931 20618)
Overflow: 15 = 0 (0.00% H) + 15 (0.16% V)

Phase 1f route (0:00:00.0 386.7M):
Usage: (12.8%H 15.4%V) = (4.312e+04um 5.919e+04um) = (20937 20622)
Overflow: 11 = 0 (0.00% H) + 11 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	11	 0.12%
--------------------------------------
  0:	0	 0.00%	68	 0.72%
  1:	0	 0.00%	70	 0.75%
  2:	0	 0.00%	140	 1.49%
  3:	0	 0.00%	196	 2.09%
  4:	0	 0.00%	8	 0.09%
  5:	0	 0.00%	13	 0.14%
  6:	0	 0.00%	106	 1.13%
  7:	2	 0.02%	51	 0.54%
  8:	8	 0.08%	98	 1.04%
  9:	29	 0.30%	229	 2.44%
 10:	76	 0.80%	484	 5.15%
 11:	319	 3.34%	1037	11.04%
 12:	470	 4.92%	1607	17.11%
 13:	1163	12.18%	2064	21.98%
 14:	1496	15.67%	1781	18.96%
 15:	2079	21.78%	1353	14.41%
 16:	1993	20.88%	42	 0.45%
 17:	1229	12.88%	17	 0.18%
 18:	566	 5.93%	12	 0.13%
 19:	5	 0.05%	0	 0.00%
 20:	110	 1.15%	4	 0.04%



*** Memory Usage v0.144 (Current mem = 386.660M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 386.7M):


*** After '-updateRemainTrks' operation: 

Usage: (13.0%H 15.6%V) = (4.382e+04um 5.999e+04um) = (21278 20900)
Overflow: 35 = 0 (0.00% H) + 35 (0.38% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.02%
 -2:	0	 0.00%	7	 0.07%
 -1:	0	 0.00%	22	 0.23%
--------------------------------------
  0:	0	 0.00%	54	 0.58%
  1:	0	 0.00%	88	 0.94%
  2:	0	 0.00%	116	 1.24%
  3:	0	 0.00%	196	 2.09%
  4:	0	 0.00%	9	 0.10%
  5:	0	 0.00%	21	 0.22%
  6:	0	 0.00%	114	 1.21%
  7:	2	 0.02%	59	 0.63%
  8:	12	 0.13%	95	 1.01%
  9:	31	 0.32%	221	 2.35%
 10:	89	 0.93%	485	 5.16%
 11:	326	 3.42%	1018	10.84%
 12:	494	 5.18%	1617	17.22%
 13:	1182	12.38%	2068	22.02%
 14:	1506	15.78%	1768	18.83%
 15:	2049	21.47%	1356	14.44%
 16:	1976	20.70%	42	 0.45%
 17:	1204	12.61%	17	 0.18%
 18:	559	 5.86%	12	 0.13%
 19:	5	 0.05%	0	 0.00%
 20:	110	 1.15%	4	 0.04%



*** Completed Phase 1 route (0:00:00.2 386.7M) ***


Total length: 7.236e+04um, number of vias: 20571
M1(H) length: 5.902e+00um, number of vias: 10263
M2(V) length: 3.173e+04um, number of vias: 9424
M3(H) length: 3.394e+04um, number of vias: 787
M4(V) length: 5.585e+03um, number of vias: 90
M5(H) length: 1.058e+03um, number of vias: 7
M6(V) length: 5.084e+01um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.2 386.7M) ***

*** Finished all Phases (cpu=0:00:00.4 mem=386.7M) ***
Peak Memory Usage was 386.7M 
*** Finished trialRoute (cpu=0:00:00.4 mem=386.7M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 386.660M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 386.7M)
Number of Loop : 0
Start delay calculation (mem=386.660M)...
Delay calculation completed.
(0:00:00.4 386.660M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 386.7M)
Number of Loop : 0
Start delay calculation (mem=386.660M)...
Delay calculation completed.
(0:00:00.2 386.660M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 386.7M)
Number of Loop : 0
Start delay calculation (mem=386.660M)...
Delay calculation completed.
(0:00:00.2 386.660M 0)
*** CDM Built up (cpu=0:00:01.3  mem= 386.7M) ***
*info: Start fixing DRV (Mem = 386.66M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (386.7M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 128 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=386.7M) ***
*info: There are 80 candidate Buffer cells
*info: There are 80 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.662736
Start fixing design rules ... (0:00:00.1 386.7M)
Done fixing design rule (0:00:05.4 386.7M)

Summary:
26 buffers added on 12 nets (with 15 drivers resized)

Density after buffering = 0.666560
*** Completed dpFixDRCViolation (0:00:05.4 386.7M)

*** Starting trialRoute (mem=386.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 480940)
coreBox:    (12300 12300) (468940 468940)
Number of multi-gpin terms=241, multi-gpins=482, moved blk term=0/101

Phase 1a route (0:00:00.0 386.7M):
Est net length = 7.160e+04um = 3.636e+04H + 3.524e+04V
Usage: (13.1%H 15.5%V) = (4.412e+04um 5.989e+04um) = (21422 20864)
Obstruct: 154 = 0 (0.0%H) + 154 (1.6%V)
Overflow: 33 = 0 (0.00% H) + 33 (0.35% V)
Number obstruct path=23 reroute=0

Phase 1b route (0:00:00.0 386.7M):
Usage: (13.1%H 15.5%V) = (4.405e+04um 5.993e+04um) = (21388 20879)
Overflow: 33 = 0 (0.00% H) + 33 (0.35% V)

Phase 1c route (0:00:00.0 386.7M):
Usage: (13.0%H 15.5%V) = (4.390e+04um 5.987e+04um) = (21314 20857)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Phase 1d route (0:00:00.0 386.7M):
Usage: (13.0%H 15.5%V) = (4.390e+04um 5.987e+04um) = (21314 20857)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Phase 1e route (0:00:00.0 386.7M):
Usage: (13.0%H 15.5%V) = (4.391e+04um 5.989e+04um) = (21321 20866)
Overflow: 12 = 0 (0.00% H) + 12 (0.13% V)

Phase 1f route (0:00:00.0 386.7M):
Usage: (13.0%H 15.5%V) = (4.393e+04um 5.991e+04um) = (21328 20871)
Overflow: 7 = 0 (0.00% H) + 7 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	7	 0.07%
--------------------------------------
  0:	0	 0.00%	62	 0.66%
  1:	0	 0.00%	82	 0.87%
  2:	0	 0.00%	137	 1.46%
  3:	0	 0.00%	200	 2.13%
  4:	0	 0.00%	8	 0.09%
  5:	0	 0.00%	19	 0.20%
  6:	0	 0.00%	107	 1.14%
  7:	3	 0.03%	55	 0.59%
  8:	8	 0.08%	96	 1.02%
  9:	32	 0.34%	246	 2.62%
 10:	94	 0.98%	475	 5.06%
 11:	321	 3.36%	1043	11.11%
 12:	477	 5.00%	1642	17.48%
 13:	1214	12.72%	2059	21.93%
 14:	1489	15.60%	1739	18.52%
 15:	2070	21.69%	1343	14.30%
 16:	1997	20.92%	39	 0.42%
 17:	1174	12.30%	16	 0.17%
 18:	551	 5.77%	12	 0.13%
 19:	5	 0.05%	0	 0.00%
 20:	110	 1.15%	4	 0.04%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 386.660M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.2 386.7M):


*** After '-updateRemainTrks' operation: 

Usage: (13.3%H 15.8%V) = (4.471e+04um 6.078e+04um) = (21707 21175)
Overflow: 32 = 0 (0.00% H) + 32 (0.34% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.02%
 -2:	0	 0.00%	7	 0.07%
 -1:	0	 0.00%	19	 0.20%
--------------------------------------
  0:	0	 0.00%	53	 0.56%
  1:	0	 0.00%	91	 0.97%
  2:	0	 0.00%	117	 1.25%
  3:	0	 0.00%	198	 2.11%
  4:	0	 0.00%	11	 0.12%
  5:	0	 0.00%	28	 0.30%
  6:	1	 0.01%	113	 1.20%
  7:	2	 0.02%	65	 0.69%
  8:	12	 0.13%	96	 1.02%
  9:	38	 0.40%	240	 2.56%
 10:	103	 1.08%	471	 5.02%
 11:	336	 3.52%	1021	10.87%
 12:	498	 5.22%	1655	17.62%
 13:	1235	12.94%	2062	21.96%
 14:	1507	15.79%	1726	18.38%
 15:	2027	21.24%	1345	14.32%
 16:	1969	20.63%	39	 0.42%
 17:	1163	12.18%	16	 0.17%
 18:	539	 5.65%	12	 0.13%
 19:	5	 0.05%	0	 0.00%
 20:	110	 1.15%	4	 0.04%



*** Completed Phase 1 route (0:00:00.4 386.7M) ***


Total length: 7.387e+04um, number of vias: 20716
M1(H) length: 5.902e+00um, number of vias: 10309
M2(V) length: 3.196e+04um, number of vias: 9452
M3(H) length: 3.444e+04um, number of vias: 828
M4(V) length: 5.901e+03um, number of vias: 115
M5(H) length: 1.442e+03um, number of vias: 12
M6(V) length: 1.287e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 386.7M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=386.7M) ***
Peak Memory Usage was 386.7M 
*** Finished trialRoute (cpu=0:00:00.6 mem=386.7M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 386.660M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 386.7M)
Number of Loop : 0
Start delay calculation (mem=386.660M)...
Delay calculation completed.
(0:00:00.5 386.660M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 386.7M)
Number of Loop : 0
Start delay calculation (mem=386.660M)...
Delay calculation completed.
(0:00:00.2 386.660M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 386.7M)
Number of Loop : 0
Start delay calculation (mem=386.660M)...
Delay calculation completed.
(0:00:00.2 386.660M 0)
*** CDM Built up (cpu=0:00:01.3  mem= 386.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4
*info:   Prev Max tran violations:   712
*info:
*info: Completed fixing DRV (CPU Time = 0:00:08, Mem = 386.66M).
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 386.7M **
*** Starting optFanout (386.7M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 128 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=386.7M) ***
Start fixing timing ... (0:00:00.1 386.7M)

Start clock batches slack = -7.339ns
End batches slack = -6.000ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.8 386.7M)

Summary:
8 buffers added on 8 nets (with 8 drivers resized)

Density after buffering = 0.669406
*** Completed optFanout (0:00:00.9 386.7M)

*** Starting trialRoute (mem=386.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 480940)
coreBox:    (12300 12300) (468940 468940)
Number of multi-gpin terms=254, multi-gpins=511, moved blk term=0/101

Phase 1a route (0:00:00.0 386.7M):
Est net length = 7.160e+04um = 3.637e+04H + 3.523e+04V
Usage: (13.1%H 15.5%V) = (4.414e+04um 5.994e+04um) = (21433 20881)
Obstruct: 154 = 0 (0.0%H) + 154 (1.6%V)
Overflow: 33 = 0 (0.00% H) + 33 (0.35% V)
Number obstruct path=23 reroute=0

Phase 1b route (0:00:00.0 386.7M):
Usage: (13.1%H 15.6%V) = (4.407e+04um 5.998e+04um) = (21398 20896)
Overflow: 33 = 0 (0.00% H) + 33 (0.35% V)

Phase 1c route (0:00:00.0 386.7M):
Usage: (13.0%H 15.5%V) = (4.392e+04um 5.992e+04um) = (21324 20874)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Phase 1d route (0:00:00.0 386.7M):
Usage: (13.0%H 15.5%V) = (4.392e+04um 5.992e+04um) = (21324 20874)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Phase 1e route (0:00:00.0 386.7M):
Usage: (13.0%H 15.5%V) = (4.393e+04um 5.994e+04um) = (21331 20883)
Overflow: 12 = 0 (0.00% H) + 12 (0.13% V)

Phase 1f route (0:00:00.0 386.7M):
Usage: (13.0%H 15.5%V) = (4.395e+04um 5.996e+04um) = (21338 20888)
Overflow: 7 = 0 (0.00% H) + 7 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	7	 0.07%
--------------------------------------
  0:	0	 0.00%	62	 0.66%
  1:	0	 0.00%	82	 0.87%
  2:	0	 0.00%	137	 1.46%
  3:	0	 0.00%	200	 2.13%
  4:	0	 0.00%	8	 0.09%
  5:	0	 0.00%	19	 0.20%
  6:	0	 0.00%	106	 1.13%
  7:	3	 0.03%	56	 0.60%
  8:	8	 0.08%	96	 1.02%
  9:	32	 0.34%	248	 2.64%
 10:	96	 1.01%	474	 5.05%
 11:	320	 3.35%	1040	11.07%
 12:	477	 5.00%	1645	17.52%
 13:	1218	12.76%	2069	22.03%
 14:	1491	15.62%	1731	18.43%
 15:	2060	21.58%	1342	14.29%
 16:	2001	20.96%	37	 0.39%
 17:	1169	12.25%	16	 0.17%
 18:	555	 5.81%	12	 0.13%
 19:	5	 0.05%	0	 0.00%
 20:	110	 1.15%	4	 0.04%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 386.660M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.2 386.7M):


*** After '-updateRemainTrks' operation: 

Usage: (13.3%H 15.8%V) = (4.473e+04um 6.082e+04um) = (21720 21187)
Overflow: 32 = 0 (0.00% H) + 32 (0.34% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.02%
 -2:	0	 0.00%	7	 0.07%
 -1:	0	 0.00%	19	 0.20%
--------------------------------------
  0:	0	 0.00%	53	 0.56%
  1:	0	 0.00%	91	 0.97%
  2:	0	 0.00%	117	 1.25%
  3:	0	 0.00%	198	 2.11%
  4:	0	 0.00%	11	 0.12%
  5:	0	 0.00%	27	 0.29%
  6:	1	 0.01%	114	 1.21%
  7:	2	 0.02%	65	 0.69%
  8:	12	 0.13%	95	 1.01%
  9:	39	 0.41%	243	 2.59%
 10:	103	 1.08%	468	 4.98%
 11:	338	 3.54%	1021	10.87%
 12:	495	 5.19%	1658	17.66%
 13:	1242	13.01%	2067	22.01%
 14:	1506	15.78%	1722	18.34%
 15:	2018	21.14%	1344	14.31%
 16:	1974	20.68%	37	 0.39%
 17:	1157	12.12%	16	 0.17%
 18:	543	 5.69%	12	 0.13%
 19:	5	 0.05%	0	 0.00%
 20:	110	 1.15%	4	 0.04%



*** Completed Phase 1 route (0:00:00.4 386.7M) ***


Total length: 7.390e+04um, number of vias: 20746
M1(H) length: 5.902e+00um, number of vias: 10325
M2(V) length: 3.192e+04um, number of vias: 9459
M3(H) length: 3.444e+04um, number of vias: 835
M4(V) length: 5.955e+03um, number of vias: 115
M5(H) length: 1.459e+03um, number of vias: 12
M6(V) length: 1.287e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.2 386.7M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=386.7M) ***
Peak Memory Usage was 386.7M 
*** Finished trialRoute (cpu=0:00:00.6 mem=386.7M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 386.660M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 386.7M)
Number of Loop : 0
Start delay calculation (mem=386.660M)...
Delay calculation completed.
(0:00:00.5 386.660M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 386.7M)
Number of Loop : 0
Start delay calculation (mem=386.660M)...
Delay calculation completed.
(0:00:00.2 386.660M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 386.7M)
Number of Loop : 0
Start delay calculation (mem=386.660M)...
Delay calculation completed.
(0:00:00.2 386.660M 0)
*** CDM Built up (cpu=0:00:01.3  mem= 386.7M) ***
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 386.7M **
*** Timing NOT met, worst failing slack is -6.628
*** Check timing (0:00:00.2)
************ Recovering area ***************
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 66.941% **

*** starting 1-st reclaim pass: 1799 instances 
*** starting 2-nd reclaim pass: 402 instances 
*** starting 3-rd reclaim pass: 92 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 9 Downsize = 61 **
** Density Change = 0.100% **
** Density after area reclaim = 66.840% **
*** Finished Area Reclaim (0:00:04.6) ***
*** Starting sequential cell resizing ***
density before resizing = 66.840%
*summary:     16 instances changed cell type
density after resizing = 67.023%
*** Finish sequential cell resizing (cpu=0:00:01.0 mem=386.7M) ***
density before resizing = 67.023%
* summary of transition time violation fixes:
*summary:     14 instances changed cell type
density after resizing = 67.068%
*** Starting trialRoute (mem=386.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 480940)
coreBox:    (12300 12300) (468940 468940)
Number of multi-gpin terms=259, multi-gpins=523, moved blk term=0/101

Phase 1a route (0:00:00.0 386.7M):
Est net length = 7.166e+04um = 3.643e+04H + 3.523e+04V
Usage: (13.1%H 15.5%V) = (4.421e+04um 5.990e+04um) = (21464 20869)
Obstruct: 154 = 0 (0.0%H) + 154 (1.6%V)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)
Number obstruct path=23 reroute=0

Phase 1b route (0:00:00.0 386.7M):
Usage: (13.1%H 15.5%V) = (4.413e+04um 5.995e+04um) = (21427 20887)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Phase 1c route (0:00:00.0 386.7M):
Usage: (13.0%H 15.5%V) = (4.401e+04um 5.991e+04um) = (21366 20870)
Overflow: 26 = 0 (0.00% H) + 26 (0.28% V)

Phase 1d route (0:00:00.0 386.7M):
Usage: (13.0%H 15.5%V) = (4.401e+04um 5.991e+04um) = (21366 20870)
Overflow: 25 = 0 (0.00% H) + 25 (0.27% V)

Phase 1e route (0:00:00.0 386.7M):
Usage: (13.0%H 15.5%V) = (4.402e+04um 5.993e+04um) = (21372 20879)
Overflow: 11 = 0 (0.00% H) + 11 (0.12% V)

Phase 1f route (0:00:00.0 386.7M):
Usage: (13.1%H 15.5%V) = (4.403e+04um 5.995e+04um) = (21379 20884)
Overflow: 6 = 0 (0.00% H) + 6 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	6	 0.06%
--------------------------------------
  0:	0	 0.00%	60	 0.64%
  1:	0	 0.00%	85	 0.91%
  2:	0	 0.00%	136	 1.45%
  3:	0	 0.00%	201	 2.14%
  4:	0	 0.00%	8	 0.09%
  5:	0	 0.00%	21	 0.22%
  6:	0	 0.00%	104	 1.11%
  7:	2	 0.02%	60	 0.64%
  8:	8	 0.08%	97	 1.03%
  9:	34	 0.36%	236	 2.51%
 10:	86	 0.90%	508	 5.41%
 11:	335	 3.51%	1040	11.07%
 12:	464	 4.86%	1603	17.07%
 13:	1231	12.90%	2056	21.89%
 14:	1510	15.82%	1748	18.61%
 15:	2035	21.32%	1352	14.40%
 16:	2020	21.16%	37	 0.39%
 17:	1152	12.07%	17	 0.18%
 18:	553	 5.79%	12	 0.13%
 19:	5	 0.05%	0	 0.00%
 20:	110	 1.15%	4	 0.04%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 386.660M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.2 386.7M):


*** After '-updateRemainTrks' operation: 

Usage: (13.3%H 15.8%V) = (4.480e+04um 6.079e+04um) = (21752 21179)
Overflow: 31 = 0 (0.00% H) + 31 (0.33% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.02%
 -2:	0	 0.00%	6	 0.06%
 -1:	0	 0.00%	19	 0.20%
--------------------------------------
  0:	0	 0.00%	52	 0.55%
  1:	0	 0.00%	92	 0.98%
  2:	0	 0.00%	117	 1.25%
  3:	0	 0.00%	199	 2.12%
  4:	0	 0.00%	11	 0.12%
  5:	0	 0.00%	25	 0.27%
  6:	1	 0.01%	117	 1.25%
  7:	1	 0.01%	68	 0.72%
  8:	12	 0.13%	92	 0.98%
  9:	41	 0.43%	237	 2.52%
 10:	93	 0.97%	499	 5.31%
 11:	352	 3.69%	1027	10.94%
 12:	480	 5.03%	1610	17.14%
 13:	1261	13.21%	2054	21.87%
 14:	1510	15.82%	1740	18.53%
 15:	2012	21.08%	1354	14.42%
 16:	1984	20.79%	37	 0.39%
 17:	1141	11.95%	17	 0.18%
 18:	542	 5.68%	12	 0.13%
 19:	5	 0.05%	0	 0.00%
 20:	110	 1.15%	4	 0.04%



*** Completed Phase 1 route (0:00:00.4 386.7M) ***


Total length: 7.396e+04um, number of vias: 20728
M1(H) length: 5.902e+00um, number of vias: 10307
M2(V) length: 3.176e+04um, number of vias: 9457
M3(H) length: 3.457e+04um, number of vias: 845
M4(V) length: 6.103e+03um, number of vias: 107
M5(H) length: 1.392e+03um, number of vias: 12
M6(V) length: 1.287e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 386.7M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=386.7M) ***
Peak Memory Usage was 386.7M 
*** Finished trialRoute (cpu=0:00:00.6 mem=386.7M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 386.660M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 386.7M)
Number of Loop : 0
Start delay calculation (mem=386.660M)...
Delay calculation completed.
(0:00:00.6 386.660M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 386.7M)
Number of Loop : 0
Start delay calculation (mem=386.660M)...
Delay calculation completed.
(0:00:00.2 386.660M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 386.7M)
Number of Loop : 0
Start delay calculation (mem=386.660M)...
Delay calculation completed.
(0:00:00.2 386.660M 0)
*** CDM Built up (cpu=0:00:01.4  mem= 386.7M) ***
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 386.7M **
*** Timing NOT met, worst failing slack is -5.501
*** Check timing (0:00:00.3)
*** Starting optCritPath ***
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 128 no-driver nets excluded.
Density : 0.6707
Max route overflow : 0.0033
Current slack : -5.501 ns, density : 0.6707
Current slack : -4.658 ns, density : 0.6714
Current slack : -4.658 ns, density : 0.6714
Current slack : -4.658 ns, density : 0.6714
Current slack : -4.547 ns, density : 0.6714
Current slack : -3.666 ns, density : 0.6761
Current slack : -3.666 ns, density : 0.6761
Current slack : -3.666 ns, density : 0.6761
Current slack : -3.666 ns, density : 0.6761
Current slack : -3.652 ns, density : 0.6761
Current slack : -3.652 ns, density : 0.6761
Current slack : -3.652 ns, density : 0.6761
*** Starting delays update (0:03:05 mem=386.7M) ***
*** Finished delays update (0:03:06 mem=386.7M) ***
*** Starting delays update (0:03:07 mem=386.7M) ***
*** Finished delays update (0:03:08 mem=386.7M) ***
*** Done optCritPath (0:03:09 386.66M) ***
**optDesign ... cpu = 0:03:33, real = 0:03:37, mem = 386.7M **
**optDesign ... cpu = 0:03:33, real = 0:03:37, mem = 386.7M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=386.7M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:07.5 mem=386.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:09.0 mem=397.5M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=2754 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=2904 #term=11365 #term/net=3.91, #fixedIo=0, #floatIo=0, #fixedPin=6, #floatPin=13
stdCell: 2754 single + 0 double + 0 multi
Total standard cell length = 12.9228 (mm), area = 0.0371 (mm^2)
Average module density = 0.718.
Density for the design = 0.718.
       = stdcell_area 31519 (37088 um^2) / alloc_area 43924 (51685 um^2).
Pin Density = 0.361.
            = total # of pins 11365 / total Instance area 31519.
Identified 18 spare or floating instances, with no clusters.
Iteration 13: Total net bbox = 6.204e+04 (3.40e+04 2.80e+04)
              Est.  stn bbox = 7.813e+04 (4.23e+04 3.58e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 401.6M
Iteration 14: Total net bbox = 6.631e+04 (3.80e+04 2.84e+04)
              Est.  stn bbox = 8.265e+04 (4.64e+04 3.62e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 401.6M
*** cost = 6.631e+04 (3.80e+04 2.84e+04) (cpu for global=0:00:00.1) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 7.335e+04 = 4.381e+04 H + 2.954e+04 V
wire length = 6.090e+04 = 3.250e+04 H + 2.840e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        52.48 um
  inst (ALU_dut/div_32/U1) with max move: (177.94, 31.98) -> (128.33, 34.85)
  mean    (X+Y) =        10.86 um
Total instances flipped : 45
Total instances moved : 1573
*** cpu=0:00:00.2   mem=397.6M  mem(used)=0.0M***
Total net length = 6.093e+04 (3.251e+04 2.843e+04) (ext = 1.324e+03)
*** End of Placement (cpu=0:00:13.2, real=0:00:15.0, mem=397.6M) ***
default core: bins with density >  0.75 = 40.6 % ( 26 / 64 )
*** Free Virtual Timing Model ...(mem=397.6M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 4: 7, real = 0: 4:13, mem = 395.5M **
<CMD> addTieHiLo -cell TIELOM -prefix LTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIELOM, if found would be deleted
Deleted 0 physical inst  (cell TIELOM / prefix -).
Deleted 0 logical insts of cell TIELOM with prefix LTIE
INFO: Total Number of Tie Cells (TIELOM) placed: 8
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIEHIM, if found would be deleted
Deleted 0 physical inst  (cell TIEHIM / prefix -).
Deleted 0 logical insts of cell TIEHIM with prefix HTIE
INFO: Total Number of Tie Cells (TIEHIM) placed: 10
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> zoomBox -39.711 237.356 309.659 96.731
<CMD> zoomBox 266.971 221.415 141.602 134.690
<CMD> zoomBox 282.969 78.008 -26.166 -8.040
<CMD> zoomBox 270.445 57.050 81.981 9.935
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=395.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 480940)
coreBox:    (12300 12300) (468940 468940)
Number of multi-gpin terms=467, multi-gpins=965, moved blk term=0/84

Phase 1a route (0:00:00.1 395.5M):
Est net length = 7.867e+04um = 4.076e+04H + 3.791e+04V
Usage: (14.6%H 17.0%V) = (4.919e+04um 6.542e+04um) = (23881 22792)
Obstruct: 154 = 0 (0.0%H) + 154 (1.6%V)
Overflow: 54 = 0 (0.00% H) + 54 (0.57% V)
Number obstruct path=17 reroute=0

Phase 1b route (0:00:00.0 395.5M):
Usage: (14.6%H 17.0%V) = (4.911e+04um 6.542e+04um) = (23841 22792)
Overflow: 54 = 0 (0.00% H) + 54 (0.57% V)

Phase 1c route (0:00:00.0 395.5M):
Usage: (14.5%H 16.9%V) = (4.891e+04um 6.531e+04um) = (23746 22754)
Overflow: 49 = 0 (0.00% H) + 49 (0.52% V)

Phase 1d route (0:00:00.0 395.5M):
Usage: (14.5%H 16.9%V) = (4.891e+04um 6.531e+04um) = (23746 22754)
Overflow: 49 = 0 (0.00% H) + 49 (0.52% V)

Phase 1e route (0:00:00.0 395.5M):
Usage: (14.5%H 17.0%V) = (4.893e+04um 6.536e+04um) = (23754 22771)
Overflow: 28 = 0 (0.00% H) + 28 (0.30% V)

Phase 1f route (0:00:00.0 395.5M):
Usage: (14.5%H 17.0%V) = (4.898e+04um 6.540e+04um) = (23779 22784)
Overflow: 14 = 0 (0.00% H) + 14 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	14	 0.15%
--------------------------------------
  0:	0	 0.00%	71	 0.76%
  1:	0	 0.00%	91	 0.97%
  2:	0	 0.00%	120	 1.28%
  3:	0	 0.00%	190	 2.02%
  4:	2	 0.02%	2	 0.02%
  5:	2	 0.02%	12	 0.13%
  6:	4	 0.04%	107	 1.14%
  7:	13	 0.14%	91	 0.97%
  8:	42	 0.44%	164	 1.75%
  9:	83	 0.87%	340	 3.62%
 10:	154	 1.61%	652	 6.94%
 11:	402	 4.21%	1145	12.19%
 12:	608	 6.37%	1594	16.97%
 13:	1273	13.34%	1880	20.02%
 14:	1550	16.24%	1634	17.40%
 15:	1963	20.57%	1215	12.94%
 16:	1733	18.16%	40	 0.43%
 17:	1091	11.43%	12	 0.13%
 18:	510	 5.34%	13	 0.14%
 19:	5	 0.05%	0	 0.00%
 20:	110	 1.15%	4	 0.04%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 395.492M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.2 395.5M):


*** After '-updateRemainTrks' operation: 

Usage: (14.9%H 17.3%V) = (5.027e+04um 6.677e+04um) = (24403 23262)
Overflow: 35 = 0 (0.00% H) + 35 (0.37% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.01%
 -2:	0	 0.00%	3	 0.03%
 -1:	0	 0.00%	29	 0.31%
--------------------------------------
  0:	1	 0.01%	64	 0.68%
  1:	2	 0.02%	107	 1.14%
  2:	1	 0.01%	95	 1.01%
  3:	1	 0.01%	193	 2.06%
  4:	0	 0.00%	7	 0.07%
  5:	1	 0.01%	14	 0.15%
  6:	7	 0.07%	113	 1.20%
  7:	17	 0.18%	131	 1.39%
  8:	51	 0.53%	179	 1.91%
  9:	92	 0.96%	345	 3.67%
 10:	178	 1.86%	583	 6.21%
 11:	429	 4.49%	1161	12.36%
 12:	619	 6.49%	1580	16.82%
 13:	1268	13.28%	1880	20.02%
 14:	1586	16.62%	1624	17.29%
 15:	1924	20.16%	1215	12.94%
 16:	1682	17.62%	38	 0.40%
 17:	1075	11.26%	12	 0.13%
 18:	496	 5.20%	13	 0.14%
 19:	5	 0.05%	0	 0.00%
 20:	110	 1.15%	4	 0.04%



*** Completed Phase 1 route (0:00:00.3 395.5M) ***


Total length: 8.172e+04um, number of vias: 23216
M1(H) length: 6.293e+00um, number of vias: 11470
M2(V) length: 3.340e+04um, number of vias: 10222
M3(H) length: 3.740e+04um, number of vias: 1229
M4(V) length: 7.899e+03um, number of vias: 264
M5(H) length: 2.834e+03um, number of vias: 25
M6(V) length: 1.595e+02um, number of vias: 6
M7(H) length: 1.558e+01um
*** Completed Phase 2 route (0:00:00.1 395.5M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=395.5M) ***
Peak Memory Usage was 395.5M 
*** Finished trialRoute (cpu=0:00:00.5 mem=395.5M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 395.492M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.445  | -0.445  |  2.562  |   N/A   |   N/A   |  8.326  |
|           TNS (ns):| -0.445  | -0.445  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  1434   |  1423   |   689   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    2 (2)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 71.881%
Routing Overflow: 0.00% H and 0.37% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.98 sec
Total Real time: 3.0 sec
Total Memory Usage: 395.492188 Mbytes
<CMD> zoomBox -20.588 238.152 269.026 111.073
<CMD> zoomBox 256.944 213.272 113.406 173.273
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> zoomBox -24.971 226.998 171.823 111.073
<CMD> zoomBox -5.923 209.714 60.943 149.482
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 395.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (SOCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.0  MEM: 6.5M)

<CMD> zoomBox -24.572 245.721 177.799 105.894
<CMD> zoomBox -16.570 219.188 131.891 143.799
<CMD> zoomBox 7.761 211.581 58.512 164.577
<CMD> zoomBox 12.431 204.998 40.110 179.797
<CMD> zoomBox 12.322 204.011 27.883 187.654
<CMD> zoomBox 16.124 201.966 24.697 191.694
<CMD> zoomBox 14.756 201.208 22.321 193.705
<CMD> zoomBox 15.505 200.507 21.120 194.587
<CMD> zoomBox 15.767 199.571 19.699 195.781
<CMD> selectMarker 17.7350 197.3150 17.9350 197.5150 2 1 6
<CMD> deselectAll
<CMD> selectMarker 17.7350 198.9550 17.9350 199.1550 2 1 6
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Sep 21 10:15:57 2023

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 240.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SE: Found a geometry with bounding box (-0.10,110.10) (0.10,110.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Sep 21 10:15:57 2023
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

<CMD> deselectAll
<CMD> selectWire 14.8650 197.3150 21.6250 197.5150 3 CLK_DIV_RX_dut/N60
<CMD> deselectAll
<CMD> selectMarker 17.7350 198.9550 17.9350 199.1550 2 1 6
<CMD> deselectAll
<CMD> selectMarker 17.7350 198.9550 17.9350 199.1550 2 1 6
<CMD> deselectAll
<CMD> selectWire 17.7350 191.1650 17.9350 200.3850 2 FE_OFN20_SE
<CMD> deselectAll
<CMD> selectMarker 17.7350 198.9550 17.9350 199.1550 2 1 6
<CMD> deselectAll
<CMD> selectMarker 17.7350 198.9550 17.9350 199.1550 2 1 6
<CMD> zoomBox -20.190 86.772 104.898 -11.625
<CMD> zoomBox -14.180 78.918 37.093 21.273
<CMD> zoomBox -6.471 74.490 17.056 34.989
<CMD> zoomBox -2.054 69.671 9.189 45.221
<CMD> zoomBox -4.920 64.700 8.005 52.217
<CMD> zoomBox -0.779 62.858 4.014 54.548
<CMD> zoomBox -1.468 61.294 2.224 56.588
<CMD> deselectAll
<CMD> selectWire -0.1000 60.0000 0.3050 60.2000 2 UART_CLK
<CMD> panCenter 0.275 59.756
<CMD> deselectAll
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 3 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

Active Analysis Views for CTS are,
#1 setup1_analysis_view
#2 setup2_analysis_view
#3 setup3_analysis_view
#4 hold1_analysis_view
#5 hold2_analysis_view
#6 hold3_analysis_view
Default Analysis Views is setup1_analysis_view


****** AutoClockRootPin ******
AutoClockRootPin 1: scan_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: UART_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 3: REF_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree  -file Clock.ctstch  ...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (333) instances, and (0) nets in Clock REF_CLK.
*** Changed status on (155) instances, and (0) nets in Clock UART_CLK.
*** Changed status on (0) instances, and (0) nets in Clock scan_clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=401.9M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree  -file Clock.ctstch  ...

deleteClockTree Option :  -all 
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock REF_CLK.
*** 2 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock UART_CLK.
*** 2 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock scan_clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 401.941M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree  -file Clock.ctstch  ...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 401.941M)

Start to trace clock trees ...
*** Begin Tracer (mem=401.9M) ***
Tracing Clock scan_clk ...
Tracing Clock UART_CLK ...
 ** Pin U1_mux2X1/U1/Y is a crossover pin between Clock scan_clk and UART_CLK
Tracing Clock REF_CLK ...
 ** Pin U0_mux2X1/U1/Y is a crossover pin between Clock scan_clk and REF_CLK
*** End Tracer (mem=401.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 401.941M)

****** Clock Tree (scan_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 10
Nr. Sinks                       : 479
Nr.          Rising  Sync Pins  : 479
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U4_mux2X1/U1/B1)
Output_Pin: (U4_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
**** CK_START: TopDown Tree Construction for TX_CLK_M (27-leaf) (maxFan=50) (mem=401.9M)

Find 0 route_obs, 4 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Trig. Edge Skew=4[465,469] N27 B1 G1 A8(8.0) L[2,2] score=1864 cpu=0:00:00.0 mem=402M 

**** CK_END: TopDown Tree Construction for TX_CLK_M (cpu=0:00:00.4, real=0:00:01.0, mem=401.9M)



**** CK_START: Update Database (mem=401.9M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 1

Input_Pin:  (U3_mux2X1/U1/B1)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
**** CK_START: TopDown Tree Construction for RX_CLK_M (33-leaf) (maxFan=50) (mem=401.9M)

Trig. Edge Skew=3[424,428] N33 B1 G1 A8(8.0) L[2,2] score=1858 cpu=0:00:00.0 mem=402M 

**** CK_END: TopDown Tree Construction for RX_CLK_M (cpu=0:00:00.6, real=0:00:01.0, mem=401.9M)



**** CK_START: Update Database (mem=401.9M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 2

Input_Pin:  (U3_mux2X1/U1/A0)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 3

Input_Pin:  (CLK_DIV_RX_dut/U104/A)
Output_Pin: (CLK_DIV_RX_dut/U104/Y)
Output_Net: (RX_CLK)   
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 4

Input_Pin:  (CLK_DIV_RX_dut/U52/A0)
Output_Pin: (CLK_DIV_RX_dut/U52/Y)
Output_Net: (CLK_DIV_RX_dut/n230)   
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 5

Input_Pin:  (U4_mux2X1/U1/A0)
Output_Pin: (U4_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 6

Input_Pin:  (CLK_DIV_TX_dut/U104/A)
Output_Pin: (CLK_DIV_TX_dut/U104/Y)
Output_Net: (TX_CLK)   
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 7

Input_Pin:  (CLK_DIV_TX_dut/U52/A0)
Output_Pin: (CLK_DIV_TX_dut/U52/Y)
Output_Net: (CLK_DIV_TX_dut/n64)   
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 8

Input_Pin:  (U1_mux2X1/U1/B1)
Output_Pin: (U1_mux2X1/U1/Y)
Output_Net: (UART_CLK_M)   
**** CK_START: TopDown Tree Construction for UART_CLK_M (90-leaf) (2 macro model) (maxFan=50) (mem=401.9M)

0: ckNode L0_0_INVX6M: loc not Legalized (161147 250518)=>(164000 247640) 2um
1: ckNode L0_0_INVX6M: loc not Legalized (93912 371057)=>(95940 368180) 2um
Trig. Edge Skew=36[1112,1148] N90 B13 G3 A59(59.3) L[3,9] C1/6 score=11174 cpu=0:00:03.0 mem=402M 

**** CK_END: TopDown Tree Construction for UART_CLK_M (cpu=0:00:03.7, real=0:00:04.0, mem=401.9M)



**** CK_START: Update Database (mem=401.9M)
13 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 9

Input_Pin:  (CLK_GATE_dut/ICG_DUT/CK)
Output_Pin: (CLK_GATE_dut/ICG_DUT/ECK)
Output_Net: (ALU_CLK)   
**** CK_START: TopDown Tree Construction for ALU_CLK (17-leaf) (maxFan=50) (mem=401.9M)

Trig. Edge Skew=2[435,437] N17 B1 G1 A8(8.0) L[2,2] score=1832 cpu=0:00:00.0 mem=402M 

**** CK_END: TopDown Tree Construction for ALU_CLK (cpu=0:00:00.2, real=0:00:00.0, mem=401.9M)



**** CK_START: Update Database (mem=401.9M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 10

Input_Pin:  (U0_mux2X1/U1/B1)
Output_Pin: (U0_mux2X1/U1/Y)
Output_Net: (REF_CLK_M)   
**** CK_START: TopDown Tree Construction for REF_CLK_M (315-leaf) (1 macro model) (maxFan=50) (mem=401.9M)

2: ckNode L0_0_CLKINVX12M: loc not Legalized (298076 216086)=>(297660 207460) 4um
Trig. Edge Skew=44[909,953] N315 B13 G2 A46(46.0) L[3,6] C1/3 score=7698 cpu=0:00:21.0 mem=402M 

**** CK_END: TopDown Tree Construction for REF_CLK_M (cpu=0:00:21.8, real=0:00:22.0, mem=401.9M)



**** CK_START: Update Database (mem=401.9M)
13 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:01.0, mem=401.9M)
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 11

Input_Pin:  (NULL)
Output_Pin: (scan_clk)
Output_Net: (scan_clk)   
**** CK_START: TopDown Tree Construction for scan_clk (4-leaf) (4 macro model) (maxFan=50) (mem=401.9M)

3: ckNode L0_0_INVX2M: loc not Legalized (12719 107845)=>(12300 92660) 7um
4: ckNode L0_0_INVX2M: loc not Legalized (14368 100456)=>(13940 92660) 4um
Trig. Edge Skew=102[1132,1234] N4 B8 G5 A15(15.3) L[3,6] C1/4 score=8320 cpu=0:00:00.0 mem=402M 

**** CK_END: TopDown Tree Construction for scan_clk (cpu=0:00:00.2, real=0:00:00.0, mem=401.9M)



**** CK_START: Update Database (mem=401.9M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)

****** Clock Tree (UART_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 271267(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 8
Nr. Sinks                       : 148
Nr.          Rising  Sync Pins  : 154
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U3_mux2X1/U1/A0)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
SubTree No: 1

Input_Pin:  (CLK_DIV_RX_dut/U104/A)
Output_Pin: (CLK_DIV_RX_dut/U104/Y)
Output_Net: (RX_CLK)   
SubTree No: 2

Input_Pin:  (CLK_DIV_RX_dut/U52/A0)
Output_Pin: (CLK_DIV_RX_dut/U52/Y)
Output_Net: (CLK_DIV_RX_dut/n230)   
SubTree No: 3

Input_Pin:  (U4_mux2X1/U1/A0)
Output_Pin: (U4_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
SubTree No: 4

Input_Pin:  (CLK_DIV_TX_dut/U104/A)
Output_Pin: (CLK_DIV_TX_dut/U104/Y)
Output_Net: (TX_CLK)   
SubTree No: 5

Input_Pin:  (CLK_DIV_TX_dut/U52/A0)
Output_Pin: (CLK_DIV_TX_dut/U52/Y)
Output_Net: (CLK_DIV_TX_dut/n64)   
SubTree No: 6

Input_Pin:  (U1_mux2X1/U1/A0)
Output_Pin: (U1_mux2X1/U1/Y)
Output_Net: (UART_CLK_M)   
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 7

Input_Pin:  (NULL)
Output_Pin: (UART_CLK)
Output_Net: (UART_CLK)   
**** CK_START: TopDown Tree Construction for UART_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=401.9M)

Trig. Edge Skew=36[1153,1189] N1 B2 G2 A14(14.0) L[3,3] C3/0 score=1716 cpu=0:00:00.0 mem=402M 

**** CK_END: TopDown Tree Construction for UART_CLK (cpu=0:00:00.1, real=0:00:00.0, mem=401.9M)



**** CK_START: Update Database (mem=401.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)

****** Clock Tree (REF_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 10000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVXLM) (CLKBUFX1M) (CLKINVX1M) (INVX1M) (BUFX2M) (CLKBUFX2M) (INVX2M) (CLKINVX2M) (CLKBUFX3M) (BUFX3M) (INVX3M) (CLKINVX3M) (BUFX4M) (CLKBUFX4M) (INVX4M) (CLKINVX4M) (BUFX5M) (INVX5M) (CLKBUFX6M) (BUFX6M) (INVX6M) (CLKINVX6M) (BUFX8M) (CLKBUFX8M) (CLKINVX8M) (INVX8M) (BUFX10M) (INVX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (INVX12M) (BUFX14M) (INVX14M) (CLKBUFX16M) (BUFX16M) (INVX16M) (CLKINVX16M) (INVX18M) (BUFX18M) (BUFX20M) (CLKINVX20M) (INVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (INVX24M) (CLKBUFX32M) (BUFX32M) (INVX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 3
Nr. Sinks                       : 331
Nr.          Rising  Sync Pins  : 332
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (CLK_GATE_dut/ICG_DUT/CK)
Output_Pin: (CLK_GATE_dut/ICG_DUT/ECK)
Output_Net: (ALU_CLK)   
SubTree No: 1

Input_Pin:  (U0_mux2X1/U1/A0)
Output_Pin: (U0_mux2X1/U1/Y)
Output_Net: (REF_CLK_M)   
**** CK_START: Macro Models Generation (mem=401.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
SubTree No: 2

Input_Pin:  (NULL)
Output_Pin: (REF_CLK)
Output_Net: (REF_CLK)   
**** CK_START: TopDown Tree Construction for REF_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=401.9M)

Trig. Edge Skew=44[949,993] N1 B2 G2 A14(14.0) L[3,3] C3/0 score=1828 cpu=0:00:00.0 mem=402M 

**** CK_END: TopDown Tree Construction for REF_CLK (cpu=0:00:00.1, real=0:00:00.0, mem=401.9M)



**** CK_START: Update Database (mem=401.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=401.9M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         9.84 um
  inst (CLK_DIV_TX_dut/U75) with max move: (34.03, 149.65) -> (27.06, 152.52)
  mean    (X+Y) =         1.82 um
Total instances moved : 284
*** cpu=0:00:00.0   mem=401.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 401.941M)
Resetting all latency settings from fanout cone of port 'REF_CLK'
Resetting all latency settings from fanout cone of port 'UART_CLK'
Resetting all latency settings from fanout cone of port 'scan_clk'
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=401.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 401.945M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 12
Nr. of Sinks                   : 479
Nr. of Buffer                  : 37
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_TX_dut/current_state_reg[1]/CK 1243.9(ps)
Min trig. edge delay at sink(R): ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/CK 1134.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1134.8~1243.9(ps)      0~100000(ps)        
Fall Phase Delay               : 1142.8~1450.3(ps)      0~100000(ps)        
Trig. Edge Skew                : 109.1(ps)              200(ps)             
Rise Skew                      : 109.1(ps)              
Fall Skew                      : 307.5(ps)              
Max. Rise Buffer Tran.         : 313.1(ps)              400(ps)             
Max. Fall Buffer Tran.         : 278.1(ps)              400(ps)             
Max. Rise Sink Tran.           : 253.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 212.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 21.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 73.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 61.7(ps)               0(ps)               

view setup1_analysis_view : skew = 109.1ps (required = 200ps)
view setup2_analysis_view : skew = 109.1ps (required = 200ps)
view setup3_analysis_view : skew = 109.1ps (required = 200ps)
view hold1_analysis_view : skew = 45.9ps (required = 200ps)
view hold2_analysis_view : skew = 45.9ps (required = 200ps)
view hold3_analysis_view : skew = 45.9ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock UART_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 8
Nr. of Sinks                   : 148
Nr. of Buffer                  : 17
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_RX_dut/deser_dut/P_DATA_reg[3]/CK 1193.8(ps)
Min trig. edge delay at sink(R): ASYNC_FIFO_dut/fifo_rdptr_empty_dut/gray_Rptr_reg[0]/CK 1156.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1156.5~1193.8(ps)      0~271267(ps)        
Fall Phase Delay               : 1140.4~1389.6(ps)      0~271267(ps)        
Trig. Edge Skew                : 37.3(ps)               200(ps)             
Rise Skew                      : 37.3(ps)               
Fall Skew                      : 249.2(ps)              
Max. Rise Buffer Tran.         : 310.1(ps)              400(ps)             
Max. Fall Buffer Tran.         : 210.8(ps)              400(ps)             
Max. Rise Sink Tran.           : 253.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 114.9(ps)              400(ps)             
Min. Rise Buffer Tran.         : 18.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 85.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 74(ps)                 0(ps)               

view setup1_analysis_view : skew = 37.3ps (required = 200ps)
view setup2_analysis_view : skew = 37.3ps (required = 200ps)
view setup3_analysis_view : skew = 37.3ps (required = 200ps)
view hold1_analysis_view : skew = 41ps (required = 200ps)
view hold2_analysis_view : skew = 41ps (required = 200ps)
view hold3_analysis_view : skew = 41ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock REF_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 331
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): ALU_dut/ALU_OUT_reg[0]/CK 995.7(ps)
Min trig. edge delay at sink(R): ASYNC_FIFO_dut/fifo_wrptr_full_dut/gray_Wptr_reg[2]/CK 951.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 951.9~995.7(ps)        0~10000(ps)         
Fall Phase Delay               : 963.3~1000.6(ps)       0~10000(ps)         
Trig. Edge Skew                : 43.8(ps)               200(ps)             
Rise Skew                      : 43.8(ps)               
Fall Skew                      : 37.3(ps)               
Max. Rise Buffer Tran.         : 310.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 237.3(ps)              400(ps)             
Max. Rise Sink Tran.           : 239.9(ps)              400(ps)             
Max. Fall Sink Tran.           : 212.1(ps)              400(ps)             
Min. Rise Buffer Tran.         : 19.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 73.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 61.7(ps)               0(ps)               

view setup1_analysis_view : skew = 43.8ps (required = 200ps)
view setup2_analysis_view : skew = 43.8ps (required = 200ps)
view setup3_analysis_view : skew = 43.8ps (required = 200ps)
view hold1_analysis_view : skew = 27.4ps (required = 200ps)
view hold2_analysis_view : skew = 27.4ps (required = 200ps)
view hold3_analysis_view : skew = 27.4ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.2)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Thu Sep 21 10:18:55 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.410.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         587           0        1521    77.32%
#  Metal 2        V         587           0        1521     0.00%
#  Metal 3        H         587           0        1521     0.00%
#  Metal 4        V         587           0        1521     0.00%
#  Metal 5        H         561          26        1521     0.00%
#  Metal 6        V         561          26        1521     0.00%
#  Metal 7        H         293           0        1521     0.00%
#  --------------------------------------------------------------
#  Total                   3763       1.27%       10647    11.05%
#
#  53 nets (1.70%) with 1 preferred extra spacing.
#
#
#Routing guide is on
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 5763 um.
#Total half perimeter of net bounding box = 3680 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 191 um.
#Total wire length on LAYER METAL3 = 2921 um.
#Total wire length on LAYER METAL4 = 2651 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1313
#Up-Via Summary (total 1313):
#           
#-----------------------
#  Metal 1          504
#  Metal 2          476
#  Metal 3          333
#-----------------------
#                  1313 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:04
#Elapsed time = 00:00:05
#Increased memory = 0.00 (Mb)
#Total memory = 401.00 (Mb)
#Peak memory = 433.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 2.8% of the total area was rechecked for DRC, and 94.4% required routing.
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 401.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.00 (Mb)
#Complete Detail Routing.
#Total wire length = 5891 um.
#Total half perimeter of net bounding box = 3680 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 71 um.
#Total wire length on LAYER METAL3 = 2726 um.
#Total wire length on LAYER METAL4 = 3092 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1843
#Up-Via Summary (total 1843):
#           
#-----------------------
#  Metal 1          587
#  Metal 2          580
#  Metal 3          676
#-----------------------
#                  1843 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 401.00 (Mb)
#Peak memory = 433.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 0.00 (Mb)
#Total memory = 401.00 (Mb)
#Peak memory = 433.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Sep 21 10:19:02 2023
#
*** Look For Un-Routed Clock Tree Net ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock scan_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 12
Nr. of Sinks                   : 479
Nr. of Buffer                  : 37
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_TX_dut/current_state_reg[1]/CK 1245.4(ps)
Min trig. edge delay at sink(R): ASYNC_FIFO_dut/fifo_wrptr_full_dut/Wptr_reg[3]/CK 1141.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1141.4~1245.4(ps)      0~100000(ps)        
Fall Phase Delay               : 1144.3~1452.8(ps)      0~100000(ps)        
Trig. Edge Skew                : 104(ps)                200(ps)             
Rise Skew                      : 104(ps)                
Fall Skew                      : 308.5(ps)              
Max. Rise Buffer Tran.         : 311.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 276.6(ps)              400(ps)             
Max. Rise Sink Tran.           : 262.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 216.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 21.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 74.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 62.2(ps)               0(ps)               

view setup1_analysis_view : skew = 104ps (required = 200ps)
view setup2_analysis_view : skew = 104ps (required = 200ps)
view setup3_analysis_view : skew = 104ps (required = 200ps)
view hold1_analysis_view : skew = 46.3ps (required = 200ps)
view hold2_analysis_view : skew = 46.3ps (required = 200ps)
view hold3_analysis_view : skew = 46.3ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock UART_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 8
Nr. of Sinks                   : 148
Nr. of Buffer                  : 17
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_RX_dut/current_state_reg[2]/CK 1194.7(ps)
Min trig. edge delay at sink(R): ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[4]/CK 1157.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1157.1~1194.7(ps)      0~271267(ps)        
Fall Phase Delay               : 1142.8~1391.3(ps)      0~271267(ps)        
Trig. Edge Skew                : 37.6(ps)               200(ps)             
Rise Skew                      : 37.6(ps)               
Fall Skew                      : 248.5(ps)              
Max. Rise Buffer Tran.         : 308.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 210.1(ps)              400(ps)             
Max. Rise Sink Tran.           : 262.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 118.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 18.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 86.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 74.9(ps)               0(ps)               

view setup1_analysis_view : skew = 37.6ps (required = 200ps)
view setup2_analysis_view : skew = 37.6ps (required = 200ps)
view setup3_analysis_view : skew = 37.6ps (required = 200ps)
view hold1_analysis_view : skew = 41.3ps (required = 200ps)
view hold2_analysis_view : skew = 41.3ps (required = 200ps)
view hold3_analysis_view : skew = 41.3ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock REF_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 331
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): ALU_dut/ALU_OUT_reg[4]/CK 994.7(ps)
Min trig. edge delay at sink(R): ASYNC_FIFO_dut/fifo_wrptr_full_dut/Wptr_reg[3]/CK 958.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 958.5~994.7(ps)        0~10000(ps)         
Fall Phase Delay               : 964.6~1006.3(ps)       0~10000(ps)         
Trig. Edge Skew                : 36.2(ps)               200(ps)             
Rise Skew                      : 36.2(ps)               
Fall Skew                      : 41.7(ps)               
Max. Rise Buffer Tran.         : 310.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 235.7(ps)              400(ps)             
Max. Rise Sink Tran.           : 245.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 216.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 19.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 74.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 62.2(ps)               0(ps)               

view setup1_analysis_view : skew = 36.2ps (required = 200ps)
view setup2_analysis_view : skew = 36.2ps (required = 200ps)
view setup3_analysis_view : skew = 36.2ps (required = 200ps)
view hold1_analysis_view : skew = 31.1ps (required = 200ps)
view hold2_analysis_view : skew = 31.1ps (required = 200ps)
view hold3_analysis_view : skew = 31.1ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'scan_clk' is redundant
View 'setup3_analysis_view' in clock tree 'scan_clk' is redundant
View 'hold2_analysis_view' in clock tree 'scan_clk' is redundant
View 'hold3_analysis_view' in clock tree 'scan_clk' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'UART_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'UART_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'UART_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'UART_CLK' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'REF_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'REF_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'REF_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'REF_CLK' is redundant
Selecting the worst MMMC view of clock tree 'scan_clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=401.9M) ***
Selecting the worst MMMC view of clock tree 'UART_CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=401.9M) ***
Selecting the worst MMMC view of clock tree 'REF_CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=401.9M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'setup1_analysis_view' ...
The clock tree scan_clk has crossover cell(s).
The clock tree UART_CLK has crossover cell(s).
The clock tree REF_CLK has crossover cell(s).

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree scan_clk has reconvergent cell(s).

# Analysis View: setup1_analysis_view
********** Clock scan_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 12
Nr. of Sinks                   : 479
Nr. of Buffer                  : 37
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_TX_dut/current_state_reg[1]/CK 1245.4(ps)
Min trig. edge delay at sink(R): ASYNC_FIFO_dut/fifo_wrptr_full_dut/Wptr_reg[3]/CK 1141.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1141.4~1245.4(ps)      0~100000(ps)        
Fall Phase Delay               : 1144.3~1452.8(ps)      0~100000(ps)        
Trig. Edge Skew                : 104(ps)                200(ps)             
Rise Skew                      : 104(ps)                
Fall Skew                      : 308.5(ps)              
Max. Rise Buffer Tran.         : 311.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 276.6(ps)              400(ps)             
Max. Rise Sink Tran.           : 262.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 216.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 21.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 20.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 74.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 62.2(ps)               0(ps)               

view setup1_analysis_view : skew = 104ps (required = 200ps)
view setup2_analysis_view : skew = 104ps (required = 200ps)
view setup3_analysis_view : skew = 104ps (required = 200ps)
view hold1_analysis_view : skew = 46.3ps (required = 200ps)
view hold2_analysis_view : skew = 46.3ps (required = 200ps)
view hold3_analysis_view : skew = 46.3ps (required = 200ps)


Clock scan_clk has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree UART_CLK has no reconvergent cell.

# Analysis View: setup1_analysis_view
********** Clock UART_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 8
Nr. of Sinks                   : 148
Nr. of Buffer                  : 17
Nr. of Level (including gates) : 11
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): UART_RX_dut/current_state_reg[2]/CK 1194.7(ps)
Min trig. edge delay at sink(R): ASYNC_FIFO_dut/fifo_rdptr_empty_dut/Rptr_reg[4]/CK 1157.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1157.1~1194.7(ps)      0~271267(ps)        
Fall Phase Delay               : 1142.8~1391.3(ps)      0~271267(ps)        
Trig. Edge Skew                : 37.6(ps)               200(ps)             
Rise Skew                      : 37.6(ps)               
Fall Skew                      : 248.5(ps)              
Max. Rise Buffer Tran.         : 308.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 210.1(ps)              400(ps)             
Max. Rise Sink Tran.           : 262.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 118.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 18.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 86.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 74.9(ps)               0(ps)               

view setup1_analysis_view : skew = 37.6ps (required = 200ps)
view setup2_analysis_view : skew = 37.6ps (required = 200ps)
view setup3_analysis_view : skew = 37.6ps (required = 200ps)
view hold1_analysis_view : skew = 41.3ps (required = 200ps)
view hold2_analysis_view : skew = 41.3ps (required = 200ps)
view hold3_analysis_view : skew = 41.3ps (required = 200ps)


Clock UART_CLK has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree REF_CLK has no reconvergent cell.

# Analysis View: setup1_analysis_view
********** Clock REF_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 331
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): ALU_dut/ALU_OUT_reg[4]/CK 994.7(ps)
Min trig. edge delay at sink(R): ASYNC_FIFO_dut/fifo_wrptr_full_dut/Wptr_reg[3]/CK 958.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 958.5~994.7(ps)        0~10000(ps)         
Fall Phase Delay               : 964.6~1006.3(ps)       0~10000(ps)         
Trig. Edge Skew                : 36.2(ps)               200(ps)             
Rise Skew                      : 36.2(ps)               
Fall Skew                      : 41.7(ps)               
Max. Rise Buffer Tran.         : 310.9(ps)              400(ps)             
Max. Fall Buffer Tran.         : 235.7(ps)              400(ps)             
Max. Rise Sink Tran.           : 245.1(ps)              400(ps)             
Max. Fall Sink Tran.           : 216.6(ps)              400(ps)             
Min. Rise Buffer Tran.         : 19.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 17.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 74.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 62.2(ps)               0(ps)               

view setup1_analysis_view : skew = 36.2ps (required = 200ps)
view setup2_analysis_view : skew = 36.2ps (required = 200ps)
view setup3_analysis_view : skew = 36.2ps (required = 200ps)
view hold1_analysis_view : skew = 31.1ps (required = 200ps)
view hold2_analysis_view : skew = 31.1ps (required = 200ps)
view hold3_analysis_view : skew = 31.1ps (required = 200ps)


Clock REF_CLK has been routed. Routing guide will not be generated.
enter checking logic.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide SYS_TOP.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckSynthesis (cpu=0:00:35.9, real=0:00:38.0, mem=401.9M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=401.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 53
There are 53 nets with 1 extra space.
routingBox: (0 0) (480940 480940)
coreBox:    (12300 12300) (468940 468940)
There are 53 prerouted nets with extraSpace.
Number of multi-gpin terms=462, multi-gpins=954, moved blk term=0/76

Phase 1a route (0:00:00.0 401.9M):
Est net length = 7.482e+04um = 3.902e+04H + 3.580e+04V
Usage: (17.1%H 19.7%V) = (5.779e+04um 7.582e+04um) = (28053 26415)
Obstruct: 154 = 0 (0.0%H) + 154 (1.6%V)
Overflow: 96 = 0 (0.00% H) + 96 (1.03% V)
Number obstruct path=17 reroute=0

There are 53 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 401.9M):
Usage: (17.1%H 19.7%V) = (5.771e+04um 7.583e+04um) = (28012 26420)
Overflow: 96 = 0 (0.00% H) + 96 (1.03% V)

There are 53 prerouted nets with extraSpace.
Phase 1c route (0:00:00.0 401.9M):
Usage: (17.1%H 19.7%V) = (5.759e+04um 7.577e+04um) = (27955 26399)
Overflow: 91 = 0 (0.00% H) + 91 (0.97% V)

Phase 1d route (0:00:00.0 401.9M):
Usage: (17.1%H 19.7%V) = (5.759e+04um 7.577e+04um) = (27955 26399)
Overflow: 90 = 0 (0.00% H) + 90 (0.96% V)

Phase 1e route (0:00:00.0 401.9M):
Usage: (17.1%H 19.7%V) = (5.762e+04um 7.584e+04um) = (27967 26421)
Overflow: 62 = 0 (0.00% H) + 62 (0.66% V)

Phase 1f route (0:00:00.0 401.9M):
Usage: (17.1%H 19.7%V) = (5.766e+04um 7.586e+04um) = (27988 26429)
Overflow: 51 = 0 (0.00% H) + 51 (0.54% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	4	 0.04%
 -2:	0	 0.00%	16	 0.17%
 -1:	0	 0.00%	21	 0.22%
--------------------------------------
  0:	0	 0.00%	101	 1.08%
  1:	0	 0.00%	92	 0.98%
  2:	0	 0.00%	90	 0.96%
  3:	2	 0.02%	169	 1.80%
  4:	4	 0.04%	15	 0.16%
  5:	9	 0.09%	34	 0.36%
  6:	14	 0.15%	150	 1.60%
  7:	39	 0.41%	164	 1.75%
  8:	95	 1.00%	279	 2.97%
  9:	176	 1.84%	493	 5.25%
 10:	289	 3.03%	841	 8.96%
 11:	583	 6.11%	1261	13.43%
 12:	804	 8.42%	1485	15.81%
 13:	1454	15.23%	1615	17.20%
 14:	1396	14.63%	1338	14.25%
 15:	1706	17.87%	1159	12.34%
 16:	1420	14.88%	36	 0.38%
 17:	963	10.09%	11	 0.12%
 18:	476	 4.99%	13	 0.14%
 19:	5	 0.05%	0	 0.00%
 20:	110	 1.15%	4	 0.04%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 401.945M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.2 401.9M):
There are 53 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.4%H 20.0%V) = (5.889e+04um 7.706e+04um) = (28584 26847)
Overflow: 70 = 0 (0.00% H) + 70 (0.75% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	6	 0.06%
 -2:	0	 0.00%	16	 0.17%
 -1:	0	 0.00%	37	 0.39%
--------------------------------------
  0:	0	 0.00%	88	 0.94%
  1:	1	 0.01%	105	 1.12%
  2:	1	 0.01%	76	 0.81%
  3:	4	 0.04%	171	 1.82%
  4:	3	 0.03%	20	 0.21%
  5:	7	 0.07%	41	 0.44%
  6:	18	 0.19%	154	 1.64%
  7:	48	 0.50%	194	 2.07%
  8:	101	 1.06%	303	 3.23%
  9:	197	 2.06%	470	 5.00%
 10:	294	 3.08%	807	 8.59%
 11:	601	 6.30%	1262	13.44%
 12:	836	 8.76%	1474	15.70%
 13:	1456	15.25%	1609	17.13%
 14:	1392	14.58%	1337	14.24%
 15:	1681	17.61%	1158	12.33%
 16:	1380	14.46%	35	 0.37%
 17:	943	 9.88%	11	 0.12%
 18:	467	 4.89%	13	 0.14%
 19:	5	 0.05%	0	 0.00%
 20:	110	 1.15%	4	 0.04%



*** Completed Phase 1 route (0:00:00.4 401.9M) ***


Total length: 8.425e+04um, number of vias: 23992
M1(H) length: 7.522e+00um, number of vias: 11556
M2(V) length: 3.221e+04um, number of vias: 10316
M3(H) length: 3.859e+04um, number of vias: 1824
M4(V) length: 1.050e+04um, number of vias: 267
M5(H) length: 2.749e+03um, number of vias: 27
M6(V) length: 1.870e+02um, number of vias: 2
M7(H) length: 6.560e+00um
*** Completed Phase 2 route (0:00:00.1 401.9M) ***

*** Finished all Phases (cpu=0:00:00.5 mem=401.9M) ***
Peak Memory Usage was 401.9M 
*** Finished trialRoute (cpu=0:00:00.5 mem=401.9M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 401.945M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.454  | -0.454  |  3.495  |   N/A   |   N/A   |  7.854  |
|           TNS (ns):| -0.454  | -0.454  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  1434   |  1423   |   689   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 73.060%
Routing Overflow: 0.00% H and 0.75% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 2.84 sec
Total Real time: 3.0 sec
Total Memory Usage: 401.945312 Mbytes
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 401.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (SOCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.3  MEM: 46.2M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Sep 21 10:20:02 2023

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 240.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SE: Found a geometry with bounding box (-0.10,110.10) (0.10,110.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Sep 21 10:20:03 2023
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort max
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
Begin checking placement ...
*info: Placed = 2284
*info: Unplaced = 0
Placement Density:73.06%(37761/51685)
Redoing specifyClockTree  -file Clock.ctstch  ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (53) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=432.8M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Sep 21 10:20:52 2023
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         587           0        1521    77.32%
#  Metal 2        V         587           0        1521     0.00%
#  Metal 3        H         587           0        1521     0.00%
#  Metal 4        V         587           0        1521     0.00%
#  Metal 5        H         561          26        1521     0.00%
#  Metal 6        V         561          26        1521     0.00%
#  --------------------------------------------------------------
#  Total                   3470       1.48%        9126    12.89%
#
#  53 nets (1.70%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 432.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 432.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 432.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 432.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 432.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     13(0.85%)      6(0.39%)      1(0.07%)      2(0.13%)   (1.45%)
#   Metal 3      1(0.07%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.07%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     14(0.17%)      6(0.07%)      1(0.01%)      2(0.02%)   (0.28%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#
#Complete Global Routing.
#Total wire length = 83716 um.
#Total half perimeter of net bounding box = 69807 um.
#Total wire length on LAYER METAL1 = 210 um.
#Total wire length on LAYER METAL2 = 29673 um.
#Total wire length on LAYER METAL3 = 35335 um.
#Total wire length on LAYER METAL4 = 12797 um.
#Total wire length on LAYER METAL5 = 5154 um.
#Total wire length on LAYER METAL6 = 547 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 17704
#Up-Via Summary (total 17704):
#           
#-----------------------
#  Metal 1         8892
#  Metal 2         6778
#  Metal 3         1634
#  Metal 4          350
#  Metal 5           50
#-----------------------
#                 17704 
#
#Max overcon = 8 tracks.
#Total overcon = 0.28%.
#Worst layer Gcell overcon rate = 1.45%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 432.00 (Mb)
#Peak memory = 433.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 27
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 432.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 432.00 (Mb)
#Complete Detail Routing.
#Total wire length = 84369 um.
#Total half perimeter of net bounding box = 69807 um.
#Total wire length on LAYER METAL1 = 3277 um.
#Total wire length on LAYER METAL2 = 28873 um.
#Total wire length on LAYER METAL3 = 35406 um.
#Total wire length on LAYER METAL4 = 12747 um.
#Total wire length on LAYER METAL5 = 3881 um.
#Total wire length on LAYER METAL6 = 184 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 26554
#Up-Via Summary (total 26554):
#           
#-----------------------
#  Metal 1        11754
#  Metal 2        11755
#  Metal 3         2659
#  Metal 4          367
#  Metal 5           19
#-----------------------
#                 26554 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#
#Total wire length = 84369 um.
#Total half perimeter of net bounding box = 69807 um.
#Total wire length on LAYER METAL1 = 3277 um.
#Total wire length on LAYER METAL2 = 28873 um.
#Total wire length on LAYER METAL3 = 35406 um.
#Total wire length on LAYER METAL4 = 12747 um.
#Total wire length on LAYER METAL5 = 3881 um.
#Total wire length on LAYER METAL6 = 184 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 26554
#Up-Via Summary (total 26554):
#           
#-----------------------
#  Metal 1        11754
#  Metal 2        11755
#  Metal 3         2659
#  Metal 4          367
#  Metal 5           19
#-----------------------
#                 26554 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 11.00 (Mb)
#Total memory = 443.00 (Mb)
#Peak memory = 443.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:13
#Increased memory = 42.00 (Mb)
#Total memory = 443.00 (Mb)
#Peak memory = 443.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Sep 21 10:21:04 2023
#

detailRoute

#Start detailRoute on Thu Sep 21 10:21:04 2023
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#Complete Detail Routing.
#Total wire length = 84369 um.
#Total half perimeter of net bounding box = 69807 um.
#Total wire length on LAYER METAL1 = 3277 um.
#Total wire length on LAYER METAL2 = 28873 um.
#Total wire length on LAYER METAL3 = 35406 um.
#Total wire length on LAYER METAL4 = 12747 um.
#Total wire length on LAYER METAL5 = 3881 um.
#Total wire length on LAYER METAL6 = 184 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 26554
#Up-Via Summary (total 26554):
#           
#-----------------------
#  Metal 1        11754
#  Metal 2        11755
#  Metal 3         2659
#  Metal 4          367
#  Metal 5           19
#-----------------------
#                 26554 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for via minimization ...
#Total wire length = 84969 um.
#Total half perimeter of net bounding box = 69807 um.
#Total wire length on LAYER METAL1 = 2383 um.
#Total wire length on LAYER METAL2 = 37047 um.
#Total wire length on LAYER METAL3 = 32645 um.
#Total wire length on LAYER METAL4 = 10015 um.
#Total wire length on LAYER METAL5 = 2735 um.
#Total wire length on LAYER METAL6 = 144 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 21832
#Up-Via Summary (total 21832):
#           
#-----------------------
#  Metal 1        11491
#  Metal 2         8520
#  Metal 3         1616
#  Metal 4          192
#  Metal 5           13
#-----------------------
#                 21832 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Complete routing via minimization.
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#
#Total wire length = 84969 um.
#Total half perimeter of net bounding box = 69807 um.
#Total wire length on LAYER METAL1 = 2383 um.
#Total wire length on LAYER METAL2 = 37047 um.
#Total wire length on LAYER METAL3 = 32645 um.
#Total wire length on LAYER METAL4 = 10015 um.
#Total wire length on LAYER METAL5 = 2735 um.
#Total wire length on LAYER METAL6 = 144 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 21832
#Up-Via Summary (total 21832):
#           
#-----------------------
#  Metal 1        11491
#  Metal 2         8520
#  Metal 3         1616
#  Metal 4          192
#  Metal 5           13
#-----------------------
#                 21832 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#
#detailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 0.00 (Mb)
#Total memory = 443.00 (Mb)
#Peak memory = 443.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Sep 21 10:21:18 2023
#

detailRoute

#Start detailRoute on Thu Sep 21 10:21:18 2023
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#    number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 443.00 (Mb)
#Total wire length = 84969 um.
#Total half perimeter of net bounding box = 69807 um.
#Total wire length on LAYER METAL1 = 2383 um.
#Total wire length on LAYER METAL2 = 37047 um.
#Total wire length on LAYER METAL3 = 32645 um.
#Total wire length on LAYER METAL4 = 10015 um.
#Total wire length on LAYER METAL5 = 2735 um.
#Total wire length on LAYER METAL6 = 144 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 21832
#Total number of multi-cut vias = 7988 ( 36.6%)
#Total number of single cut vias = 13844 ( 63.4%)
#Up-Via Summary (total 21832):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8944 ( 77.8%)      2547 ( 22.2%)      11491
#  Metal 2        4575 ( 53.7%)      3945 ( 46.3%)       8520
#  Metal 3         316 ( 19.6%)      1300 ( 80.4%)       1616
#  Metal 4           9 (  4.7%)       183 ( 95.3%)        192
#  Metal 5           0 (  0.0%)        13 (100.0%)         13
#-----------------------------------------------------------
#                13844 ( 63.4%)      7988 ( 36.6%)      21832 
#
#    number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 443.00 (Mb)
#CELL_VIEW SYS_TOP,init has no DRC violation.
#Post Route via swapping is done.
#
#detailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 443.00 (Mb)
#Peak memory = 443.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Sep 21 10:21:22 2023
#

detailRoute

#Start detailRoute on Thu Sep 21 10:21:22 2023
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#Complete Detail Routing.
#Total wire length = 84969 um.
#Total half perimeter of net bounding box = 69807 um.
#Total wire length on LAYER METAL1 = 2383 um.
#Total wire length on LAYER METAL2 = 37047 um.
#Total wire length on LAYER METAL3 = 32645 um.
#Total wire length on LAYER METAL4 = 10015 um.
#Total wire length on LAYER METAL5 = 2735 um.
#Total wire length on LAYER METAL6 = 144 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 21832
#Total number of multi-cut vias = 7988 ( 36.6%)
#Total number of single cut vias = 13844 ( 63.4%)
#Up-Via Summary (total 21832):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8944 ( 77.8%)      2547 ( 22.2%)      11491
#  Metal 2        4575 ( 53.7%)      3945 ( 46.3%)       8520
#  Metal 3         316 ( 19.6%)      1300 ( 80.4%)       1616
#  Metal 4           9 (  4.7%)       183 ( 95.3%)        192
#  Metal 5           0 (  0.0%)        13 (100.0%)         13
#-----------------------------------------------------------
#                13844 ( 63.4%)      7988 ( 36.6%)      21832 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#
#Total wire length = 84969 um.
#Total half perimeter of net bounding box = 69807 um.
#Total wire length on LAYER METAL1 = 2383 um.
#Total wire length on LAYER METAL2 = 37047 um.
#Total wire length on LAYER METAL3 = 32645 um.
#Total wire length on LAYER METAL4 = 10015 um.
#Total wire length on LAYER METAL5 = 2735 um.
#Total wire length on LAYER METAL6 = 144 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 21832
#Total number of multi-cut vias = 7988 ( 36.6%)
#Total number of single cut vias = 13844 ( 63.4%)
#Up-Via Summary (total 21832):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8944 ( 77.8%)      2547 ( 22.2%)      11491
#  Metal 2        4575 ( 53.7%)      3945 ( 46.3%)       8520
#  Metal 3         316 ( 19.6%)      1300 ( 80.4%)       1616
#  Metal 4           9 (  4.7%)       183 ( 95.3%)        192
#  Metal 5           0 (  0.0%)        13 (100.0%)         13
#-----------------------------------------------------------
#                13844 ( 63.4%)      7988 ( 36.6%)      21832 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#
#detailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 443.00 (Mb)
#Peak memory = 443.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Sep 21 10:21:23 2023
#
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 443.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:02.6  MEM: 28.6M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Sep 21 10:21:44 2023

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 240.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SE: Found a geometry with bounding box (-0.10,110.10) (0.10,110.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Sep 21 10:21:44 2023
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.4  MEM: 0.000M)

<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=443.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 6 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 53 nets with 1 extra space.
routingBox: (0 0) (480940 480940)
coreBox:    (12300 12300) (468940 468940)
Number of multi-gpin terms=491, multi-gpins=1027, moved blk term=0/84

Phase 1a route (0:00:00.1 443.7M):
Est net length = 8.057e+04um = 4.158e+04H + 3.899e+04V
Usage: (19.8%H 18.5%V) = (5.318e+04um 7.122e+04um) = (25814 24812)
Obstruct: 154 = 0 (0.0%H) + 154 (1.6%V)
Overflow: 56 = 0 (0.00% H) + 56 (0.59% V)
Number obstruct path=22 reroute=0

Phase 1b route (0:00:00.0 443.7M):
Usage: (19.8%H 18.5%V) = (5.307e+04um 7.123e+04um) = (25761 24817)
Overflow: 55 = 0 (0.00% H) + 55 (0.58% V)

Phase 1c route (0:00:00.0 443.7M):
Usage: (19.7%H 18.4%V) = (5.283e+04um 7.113e+04um) = (25646 24781)
Overflow: 49 = 0 (0.00% H) + 49 (0.53% V)

Phase 1d route (0:00:00.0 443.7M):
Usage: (19.7%H 18.4%V) = (5.283e+04um 7.113e+04um) = (25646 24781)
Overflow: 48 = 0 (0.00% H) + 48 (0.51% V)

Phase 1e route (0:00:00.0 443.7M):
Usage: (19.7%H 18.5%V) = (5.284e+04um 7.118e+04um) = (25652 24797)
Overflow: 28 = 0 (0.00% H) + 28 (0.29% V)

Phase 1f route (0:00:00.0 443.7M):
Usage: (19.7%H 18.5%V) = (5.288e+04um 7.121e+04um) = (25673 24808)
Overflow: 16 = 0 (0.00% H) + 16 (0.17% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.03%
 -1:	0	 0.00%	12	 0.13%
--------------------------------------
  0:	0	 0.00%	88	 0.94%
  1:	0	 0.00%	90	 0.96%
  2:	0	 0.00%	99	 1.05%
  3:	6	 0.06%	194	 2.07%
  4:	31	 0.32%	9	 0.10%
  5:	83	 0.87%	19	 0.20%
  6:	146	 1.53%	131	 1.39%
  7:	311	 3.26%	111	 1.18%
  8:	601	 6.30%	211	 2.25%
  9:	991	10.38%	418	 4.45%
 10:	1531	16.04%	787	 8.38%
 11:	1702	17.83%	1229	13.09%
 12:	1890	19.80%	1669	17.77%
 13:	1262	13.22%	1724	18.36%
 14:	881	 9.23%	1361	14.49%
 15:	108	 1.13%	1178	12.54%
 16:	0	 0.00%	33	 0.35%
 17:	0	 0.00%	7	 0.07%
 18:	0	 0.00%	14	 0.15%
 20:	2	 0.02%	4	 0.04%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 443.684M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.2 443.7M):


*** After '-updateRemainTrks' operation: 

Usage: (20.7%H 19.5%V) = (5.558e+04um 7.510e+04um) = (26985 26164)
Overflow: 56 = 0 (0.00% H) + 56 (0.60% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.02%
 -2:	0	 0.00%	11	 0.12%
 -1:	0	 0.00%	37	 0.39%
--------------------------------------
  0:	0	 0.00%	73	 0.78%
  1:	0	 0.00%	99	 1.05%
  2:	0	 0.00%	76	 0.81%
  3:	14	 0.15%	197	 2.10%
  4:	46	 0.48%	19	 0.20%
  5:	96	 1.01%	36	 0.38%
  6:	178	 1.86%	145	 1.54%
  7:	353	 3.70%	151	 1.61%
  8:	653	 6.84%	273	 2.91%
  9:	1036	10.85%	465	 4.95%
 10:	1568	16.43%	803	 8.55%
 11:	1717	17.99%	1255	13.36%
 12:	1776	18.61%	1553	16.54%
 13:	1167	12.23%	1614	17.19%
 14:	831	 8.71%	1348	14.35%
 15:	108	 1.13%	1178	12.54%
 16:	0	 0.00%	31	 0.33%
 17:	0	 0.00%	7	 0.07%
 18:	0	 0.00%	14	 0.15%
 20:	2	 0.02%	4	 0.04%



*** Completed Phase 1 route (0:00:00.5 443.7M) ***


Total length: 8.365e+04um, number of vias: 24294
M1(H) length: 6.293e+00um, number of vias: 11552
M2(V) length: 3.130e+04um, number of vias: 10323
M3(H) length: 3.742e+04um, number of vias: 1987
M4(V) length: 1.070e+04um, number of vias: 398
M5(H) length: 3.855e+03um, number of vias: 34
M6(V) length: 3.727e+02um
*** Completed Phase 2 route (0:00:00.2 443.7M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=443.7M) ***
Peak Memory Usage was 443.7M 
*** Finished trialRoute (cpu=0:00:00.7 mem=443.7M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 443.684M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.587  |  0.079  | -0.587  |   N/A   |   N/A   |  0.359  |
|           TNS (ns):| -21.028 |  0.000  | -21.028 |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|   86    |    0    |   86    |   N/A   |   N/A   |    0    |
|          All Paths:|  1434   |  1423   |   689   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 73.060%
Routing Overflow: 0.00% H and 0.60% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.97 sec
Total Real time: 3.0 sec
Total Memory Usage: 443.683594 Mbytes
<CMD> refinePlace -preserveRouting
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=443.7M  mem(used)=0.0M***
Total net length = 6.751e+04 (3.574e+04 3.177e+04) (ext = 1.213e+03)
default core: bins with density >  0.75 = 12.5 % ( 8 / 64 )
<CMD> setNanoRouteMode -routeWithEco true
<CMD> setNanoRouteMode -droutePostRouteSwapVia true
#WARNING (NRIF-64) When droutePostRouteSwapVia is NOT set to 'false' or 'none', the tool just does post route via optimization and it will NOT do normal routing.
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Thu Sep 21 10:23:03 2023
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         587           0        1521    77.32%
#  Metal 2        V         587           0        1521     0.00%
#  Metal 3        H         587           0        1521     0.00%
#  Metal 4        V         587           0        1521     0.00%
#  Metal 5        H         561          26        1521     0.00%
#  Metal 6        V         561          26        1521     0.00%
#  --------------------------------------------------------------
#  Total                   3470       1.48%        9126    12.89%
#
#  53 nets (1.70%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     14(0.92%)      6(0.39%)      1(0.07%)      2(0.13%)   (1.51%)
#   Metal 3      2(0.13%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.13%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     16(0.19%)      6(0.07%)      1(0.01%)      2(0.02%)   (0.30%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#
#Complete Global Routing.
#Total wire length = 84402 um.
#Total half perimeter of net bounding box = 69807 um.
#Total wire length on LAYER METAL1 = 357 um.
#Total wire length on LAYER METAL2 = 30631 um.
#Total wire length on LAYER METAL3 = 35394 um.
#Total wire length on LAYER METAL4 = 12374 um.
#Total wire length on LAYER METAL5 = 5141 um.
#Total wire length on LAYER METAL6 = 504 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 17155
#Up-Via Summary (total 17155):
#           
#-----------------------
#  Metal 1         8830
#  Metal 2         6644
#  Metal 3         1282
#  Metal 4          362
#  Metal 5           37
#-----------------------
#                 17155 
#
#Max overcon = 8 tracks.
#Total overcon = 0.30%.
#Worst layer Gcell overcon rate = 1.51%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 443.00 (Mb)
#Peak memory = 443.00 (Mb)
#WARNING (NRDR-128) Can not do via swapping using command 'globalDetailRoute', use 'detailRoute' command instead . Will do normal detail routing if possible.
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 24
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 443.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 443.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#Complete Detail Routing.
#Total wire length = 84683 um.
#Total half perimeter of net bounding box = 69807 um.
#Total wire length on LAYER METAL1 = 3383 um.
#Total wire length on LAYER METAL2 = 28942 um.
#Total wire length on LAYER METAL3 = 35620 um.
#Total wire length on LAYER METAL4 = 12791 um.
#Total wire length on LAYER METAL5 = 3619 um.
#Total wire length on LAYER METAL6 = 328 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 26624
#Up-Via Summary (total 26624):
#           
#-----------------------
#  Metal 1        11759
#  Metal 2        11712
#  Metal 3         2787
#  Metal 4          347
#  Metal 5           19
#-----------------------
#                 26624 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 443.00 (Mb)
#
#Total wire length = 84683 um.
#Total half perimeter of net bounding box = 69807 um.
#Total wire length on LAYER METAL1 = 3383 um.
#Total wire length on LAYER METAL2 = 28942 um.
#Total wire length on LAYER METAL3 = 35620 um.
#Total wire length on LAYER METAL4 = 12791 um.
#Total wire length on LAYER METAL5 = 3619 um.
#Total wire length on LAYER METAL6 = 328 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 26624
#Up-Via Summary (total 26624):
#           
#-----------------------
#  Metal 1        11759
#  Metal 2        11712
#  Metal 3         2787
#  Metal 4          347
#  Metal 5           19
#-----------------------
#                 26624 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 0.00 (Mb)
#Total memory = 443.00 (Mb)
#Peak memory = 443.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 0.00 (Mb)
#Total memory = 443.00 (Mb)
#Peak memory = 443.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Sep 21 10:23:16 2023
#
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=443.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 6 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 53 nets with 1 extra space.
routingBox: (0 0) (480940 480940)
coreBox:    (12300 12300) (468940 468940)
Number of multi-gpin terms=491, multi-gpins=1027, moved blk term=0/84

Phase 1a route (0:00:00.0 443.7M):
Est net length = 8.057e+04um = 4.158e+04H + 3.899e+04V
Usage: (19.8%H 18.5%V) = (5.318e+04um 7.122e+04um) = (25814 24812)
Obstruct: 154 = 0 (0.0%H) + 154 (1.6%V)
Overflow: 56 = 0 (0.00% H) + 56 (0.59% V)
Number obstruct path=22 reroute=0

Phase 1b route (0:00:00.0 443.7M):
Usage: (19.8%H 18.5%V) = (5.307e+04um 7.123e+04um) = (25761 24817)
Overflow: 55 = 0 (0.00% H) + 55 (0.58% V)

Phase 1c route (0:00:00.0 443.7M):
Usage: (19.7%H 18.4%V) = (5.283e+04um 7.113e+04um) = (25646 24781)
Overflow: 49 = 0 (0.00% H) + 49 (0.53% V)

Phase 1d route (0:00:00.0 443.7M):
Usage: (19.7%H 18.4%V) = (5.283e+04um 7.113e+04um) = (25646 24781)
Overflow: 48 = 0 (0.00% H) + 48 (0.51% V)

Phase 1e route (0:00:00.0 443.7M):
Usage: (19.7%H 18.5%V) = (5.284e+04um 7.118e+04um) = (25652 24797)
Overflow: 28 = 0 (0.00% H) + 28 (0.29% V)

Phase 1f route (0:00:00.0 443.7M):
Usage: (19.7%H 18.5%V) = (5.288e+04um 7.121e+04um) = (25673 24808)
Overflow: 16 = 0 (0.00% H) + 16 (0.17% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.03%
 -1:	0	 0.00%	12	 0.13%
--------------------------------------
  0:	0	 0.00%	88	 0.94%
  1:	0	 0.00%	90	 0.96%
  2:	0	 0.00%	99	 1.05%
  3:	6	 0.06%	194	 2.07%
  4:	31	 0.32%	9	 0.10%
  5:	83	 0.87%	19	 0.20%
  6:	146	 1.53%	131	 1.39%
  7:	311	 3.26%	111	 1.18%
  8:	601	 6.30%	211	 2.25%
  9:	991	10.38%	418	 4.45%
 10:	1531	16.04%	787	 8.38%
 11:	1702	17.83%	1229	13.09%
 12:	1890	19.80%	1669	17.77%
 13:	1262	13.22%	1724	18.36%
 14:	881	 9.23%	1361	14.49%
 15:	108	 1.13%	1178	12.54%
 16:	0	 0.00%	33	 0.35%
 17:	0	 0.00%	7	 0.07%
 18:	0	 0.00%	14	 0.15%
 20:	2	 0.02%	4	 0.04%


Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 443.684M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.2 443.7M):


*** After '-updateRemainTrks' operation: 

Usage: (20.7%H 19.5%V) = (5.558e+04um 7.510e+04um) = (26985 26164)
Overflow: 56 = 0 (0.00% H) + 56 (0.60% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.02%
 -2:	0	 0.00%	11	 0.12%
 -1:	0	 0.00%	37	 0.39%
--------------------------------------
  0:	0	 0.00%	73	 0.78%
  1:	0	 0.00%	99	 1.05%
  2:	0	 0.00%	76	 0.81%
  3:	14	 0.15%	197	 2.10%
  4:	46	 0.48%	19	 0.20%
  5:	96	 1.01%	36	 0.38%
  6:	178	 1.86%	145	 1.54%
  7:	353	 3.70%	151	 1.61%
  8:	653	 6.84%	273	 2.91%
  9:	1036	10.85%	465	 4.95%
 10:	1568	16.43%	803	 8.55%
 11:	1717	17.99%	1255	13.36%
 12:	1776	18.61%	1553	16.54%
 13:	1167	12.23%	1614	17.19%
 14:	831	 8.71%	1348	14.35%
 15:	108	 1.13%	1178	12.54%
 16:	0	 0.00%	31	 0.33%
 17:	0	 0.00%	7	 0.07%
 18:	0	 0.00%	14	 0.15%
 20:	2	 0.02%	4	 0.04%



*** Completed Phase 1 route (0:00:00.4 443.7M) ***


Total length: 8.365e+04um, number of vias: 24294
M1(H) length: 6.293e+00um, number of vias: 11552
M2(V) length: 3.130e+04um, number of vias: 10323
M3(H) length: 3.742e+04um, number of vias: 1987
M4(V) length: 1.070e+04um, number of vias: 398
M5(H) length: 3.855e+03um, number of vias: 34
M6(V) length: 3.727e+02um
*** Completed Phase 2 route (0:00:00.2 443.7M) ***

*** Finished all Phases (cpu=0:00:00.6 mem=443.7M) ***
Peak Memory Usage was 443.7M 
*** Finished trialRoute (cpu=0:00:00.7 mem=443.7M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 443.684M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.587  |  0.079  | -0.587  |   N/A   |   N/A   |  0.359  |
|           TNS (ns):| -21.028 |  0.000  | -21.028 |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|   86    |    0    |   86    |   N/A   |   N/A   |    0    |
|          All Paths:|  1434   |  1423   |   689   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 73.060%
Routing Overflow: 0.00% H and 0.60% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.56 sec
Total Real time: 3.0 sec
Total Memory Usage: 443.683594 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_JAyg1w_8670.rcdb.d  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 443.7M)
Creating parasitic data file './SYS_TOP_JAyg1w_8670.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0095% (CPU Time= 0:00:00.1  MEM= 443.7M)
Extracted 20.0095% (CPU Time= 0:00:00.1  MEM= 443.7M)
Extracted 30.0095% (CPU Time= 0:00:00.2  MEM= 443.7M)
Extracted 40.0095% (CPU Time= 0:00:00.2  MEM= 443.7M)
Extracted 50.0095% (CPU Time= 0:00:00.2  MEM= 443.7M)
Extracted 60.0095% (CPU Time= 0:00:00.2  MEM= 443.7M)
Extracted 70.0095% (CPU Time= 0:00:00.2  MEM= 443.7M)
Extracted 80.0095% (CPU Time= 0:00:00.2  MEM= 443.7M)
Extracted 90.0095% (CPU Time= 0:00:00.3  MEM= 443.7M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 443.7M)
Nr. Extracted Resistors     : 45294
Nr. Extracted Ground Cap.   : 48231
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 443.684M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.272  | -0.272  |  3.668  |   N/A   |   N/A   |  7.906  |
|           TNS (ns):| -0.272  | -0.272  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|  1434   |  1423   |   689   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 73.060%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.02 sec
Total Real time: 3.0 sec
Total Memory Usage: 443.6875 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_JAyg1w_8670.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 443.7M)
Closing parasitic data file './SYS_TOP_JAyg1w_8670.rcdb.d'. 2981 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_JAyg1w_8670.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0095% (CPU Time= 0:00:00.1  MEM= 443.7M)
Extracted 20.0095% (CPU Time= 0:00:00.2  MEM= 443.7M)
Extracted 30.0095% (CPU Time= 0:00:00.2  MEM= 443.7M)
Extracted 40.0095% (CPU Time= 0:00:00.2  MEM= 443.7M)
Extracted 50.0095% (CPU Time= 0:00:00.2  MEM= 443.7M)
Extracted 60.0095% (CPU Time= 0:00:00.2  MEM= 443.7M)
Extracted 70.0095% (CPU Time= 0:00:00.2  MEM= 443.7M)
Extracted 80.0095% (CPU Time= 0:00:00.3  MEM= 443.7M)
Extracted 90.0095% (CPU Time= 0:00:00.3  MEM= 443.7M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 443.7M)
Nr. Extracted Resistors     : 45294
Nr. Extracted Ground Cap.   : 48231
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 443.684M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.546  |  0.061  | -0.546  |   N/A   |   N/A   |  0.349  |
|           TNS (ns):| -19.590 |  0.000  | -19.590 |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|   85    |    0    |   85    |   N/A   |   N/A   |    0    |
|          All Paths:|  1434   |  1423   |   689   |   N/A   |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 73.060%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.8 sec
Total Real time: 3.0 sec
Total Memory Usage: 443.6875 Mbytes
<CMD> zoomBox 7.696 121.032 237.555 22.236
<CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
**WARN: (SOCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
operations, such as antenna fixing, may fail due to fillers being marked
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
*INFO:   Added 11 filler insts (cell FILL64M / prefix FILLER).
*INFO:   Added 27 filler insts (cell FILL32M / prefix FILLER).
*INFO:   Added 108 filler insts (cell FILL16M / prefix FILLER).
*INFO:   Added 386 filler insts (cell FILL8M / prefix FILLER).
*INFO:   Added 716 filler insts (cell FILL4M / prefix FILLER).
*INFO:   Added 821 filler insts (cell FILL2M / prefix FILLER).
*INFO:   Added 943 filler insts (cell FILL1M / prefix FILLER).
*INFO: Total 3012 filler insts added - prefix FILLER (CPU: 0:00:00.1).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 4223 DRC violations (CPU: 0:00:01.0).
*INFO: Found no DRC violations to fix.
*INFO:   Added 0 filler inst  (cell FILL1M / prefix FILLER).
*INFO: Iteration 1-#1, Found 4223 DRC violations (CPU: 0:00:00.9).
*INFO: End DRC Checks. (CPU: 0:00:01.8 MEM: 15.3M).
<CMD> checkFiller -highlight true
*INFO: Total number of gaps found: 0
<CMD> zoomBox -72.377 190.348 209.270 32.992
<CMD> group
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> zoomBox 8.891 215.047 181.783 133.780
<CMD> zoomBox -48.474 55.699 173.816 15.464
<CMD> zoomBox -9.020 74.608 187.540 16.855
<CMD> zoomBox -66.002 84.382 179.791 -17.601
<CMD> zoomBox -8.239 53.708 161.864 -21.585
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> zoomBox -20.588 66.057 96.930 -4.853
<CMD> zoomBox -24.174 92.349 138.361 -4.455
<CMD> zoomBox 166.645 205.885 261.058 71.236
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setLayerPreference coverCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference coverCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 0
<CMD> setLayerPreference block -isVisible 0
<CMD> setLayerPreference pg -isVisible 0
<CMD> setLayerPreference layerBlk -isVisible 0
<CMD> setLayerPreference obstruct -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference stdRow -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference implant0 -isVisible 0
<CMD> setLayerPreference implant1 -isVisible 0
<CMD> setLayerPreference busguide -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference block -isVisible 1
<CMD> setLayerPreference pg -isVisible 1
<CMD> setLayerPreference layerBlk -isVisible 1
<CMD> setLayerPreference obstruct -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference stdRow -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference implant0 -isVisible 1
<CMD> setLayerPreference implant1 -isVisible 1
<CMD> setLayerPreference busguide -isVisible 1
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 0
<CMD> setLayerPreference block -isVisible 0
<CMD> setLayerPreference pg -isVisible 0
<CMD> setLayerPreference layerBlk -isVisible 0
<CMD> setLayerPreference obstruct -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference stdRow -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference implant0 -isVisible 0
<CMD> setLayerPreference implant1 -isVisible 0
<CMD> setLayerPreference busguide -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference block -isVisible 1
<CMD> setLayerPreference pg -isVisible 1
<CMD> setLayerPreference layerBlk -isVisible 1
<CMD> setLayerPreference obstruct -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference stdRow -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference implant0 -isVisible 1
<CMD> setLayerPreference implant1 -isVisible 1
<CMD> setLayerPreference busguide -isVisible 1
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 0
<CMD> setLayerPreference block -isVisible 0
<CMD> setLayerPreference pg -isVisible 0
<CMD> setLayerPreference layerBlk -isVisible 0
<CMD> setLayerPreference obstruct -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference stdRow -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference implant0 -isVisible 0
<CMD> setLayerPreference implant1 -isVisible 0
<CMD> setLayerPreference busguide -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference block -isVisible 1
<CMD> setLayerPreference pg -isVisible 1
<CMD> setLayerPreference layerBlk -isVisible 1
<CMD> setLayerPreference obstruct -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference stdRow -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference implant0 -isVisible 1
<CMD> setLayerPreference implant1 -isVisible 1
<CMD> setLayerPreference busguide -isVisible 1
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> zoomBox -28.556 245.721 279.781 88.764
<CMD> zoomBox -15.626 242.412 241.793 130.131
<CMD_INTERNAL> uiSetTool stretchWire
<CMD_INTERNAL> uiSetTool stretchWire
<CMD_INTERNAL> uiSetTool stretchWire
<CMD_INTERNAL> uiSetTool stretchWire
<CMD> saveDesign /home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc
Redoing specifyClockTree  -file Clock.ctstch  ...
Writing Netlist "/home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat/SYS_TOP.v" ...
Saving clock tree spec file '/home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat/SYS_TOP.ctstch' ...
Saving configuration ...
Saving preference file /home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat/enc.pref.tcl ...
Saving SI fix option to '/home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=459.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=459.0M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> saveDesign /home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc
Redoing specifyClockTree  -file Clock.ctstch  ...
**WARN: (SOCSYT-3036):	Design directory /home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat exists, rename it to /home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "/home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat/SYS_TOP.v" ...
Saving clock tree spec file '/home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat/SYS_TOP.ctstch' ...
Saving configuration ...
Saving preference file /home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat/enc.pref.tcl ...
Saving SI fix option to '/home/ahesham/Projects/System_pnr/pnr/SYS_TOP.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=459.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=459.0M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 0
<CMD> setLayerPreference block -isVisible 0
<CMD> setLayerPreference pg -isVisible 0
<CMD> setLayerPreference layerBlk -isVisible 0
<CMD> setLayerPreference obstruct -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference stdRow -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference implant0 -isVisible 0
<CMD> setLayerPreference implant1 -isVisible 0
<CMD> setLayerPreference busguide -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference block -isVisible 1
<CMD> setLayerPreference pg -isVisible 1
<CMD> setLayerPreference layerBlk -isVisible 1
<CMD> setLayerPreference obstruct -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference stdRow -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference implant0 -isVisible 1
<CMD> setLayerPreference implant1 -isVisible 1
<CMD> setLayerPreference busguide -isVisible 1
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference inst -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 0
<CMD> setLayerPreference block -isVisible 0
<CMD> setLayerPreference pg -isVisible 0
<CMD> setLayerPreference layerBlk -isVisible 0
<CMD> setLayerPreference obstruct -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference stdRow -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference implant0 -isVisible 0
<CMD> setLayerPreference implant1 -isVisible 0
<CMD> setLayerPreference busguide -isVisible 0
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference coverCell -isVisible 0
<CMD> setLayerPreference layerBlk -isVisible 1
<CMD> setLayerPreference layerBlk -isVisible 0
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference inst -isVisible 1
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> setLayerPreference phyCell -isVisible 1
<CMD> setLayerPreference coverCell -isVisible 1
<CMD> setLayerPreference block -isVisible 1
<CMD> setLayerPreference pg -isVisible 1
<CMD> setLayerPreference layerBlk -isVisible 1
<CMD> setLayerPreference obstruct -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference stdRow -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference implant0 -isVisible 1
<CMD> setLayerPreference implant1 -isVisible 1
<CMD> setLayerPreference busguide -isVisible 1

*** Memory Usage v0.144 (Current mem = 459.031M, initial mem = 62.238M) ***
--- Ending "First Encounter" (totcpu=0:13:27, real=1:26:11, mem=459.0M) ---
