'
'  ========================
'  Serial Output 32-bit
'  Fiber Serial OUT Control
'  - self-initializing
'  ========================


OPTIONS  ff_all_sync  out_sync  no_ff_initialize  solution_first

PARTS  and or  dff=0-1


IN_OUT_SIGNALS

20M:clk     _=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_=_;

WSEL_4      _____======________________________________________________________======__________==================================________;

 --         cnt=0     | cnt=1 | cnt=2 |cnt=24 |cnt=25 | 26-29x|         cnt=0       | cnt=1 | cnt=2 |cnt=24 |cnt=25 | 26-29x| 0 | cnt=1 | cnt=2
BC=0        =========________________________________________======================________________________________________====__________;
 -- BC=24    _________________________========______________________________________________________========______________________________;
 -- BC=25    _________________________________========______________________________________________________========______________________;
 -- BC=26    _________________________________________==____________________________________________________________==____________________;
 -- BC=27    ___________________________________________==____________________________________________________________==__________________;
 -- BC=28    _____________________________________________==____________________________________________________________==________________;
 -- BC=29x   _______________________________________________==____________________________________________________________==______________;

SCLK_ENA    x______============================__________________________________============================________________============;   -- 1 dff for 5MHz

SCLK_1      xxx======____====____====____====____==================================____====____====____====____================____====__;   -- div by 4 part 1

SCLK_2      xxxxx======____====____====____====____==================================____====____====____====____================____====;   -- div by 4 part 2

LOAD_DATA   x========______________________==______================================______________________==______==============__________;   -- out reg load

SHIFT_DATA  xxxx===________==______==______==______==============================________==______==______==______============________==__;   -- reg shift

 -- DATA        "1"   :   1   :   2   :  24   : 25 P  : "1"   :          "1"        :    1  :   2   :  24   :  25 P :    "1"    :   1   :  2

ENA_BC      x______==______==______==______==______========xxxxxxxxxxxxxxxx______==______==______==______==______========xx__==______==__;   -- F163 ena

RST_BC      xxxxx==________________________________________==xxxxxxxxxxxxxxxxxx==________________________________________==xx____________;   -- F163 reset

EXT_DTACK   xxxxx____====__________________________________________________________====________________________________________====______;   --VLD_WR handshake

END_of_SPEC
