Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 22:36:38 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                                  Path #1                                                                                  |                                            WorstPath from Dst                                            |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                                     3.125 |                                                                                                    3.125 |
| Path Delay                |                                                                                               8.502 |                                                                                                                                                                    13.576 |                                                                                                    8.694 |
| Logic Delay               | 1.790(22%)                                                                                          | 3.215(24%)                                                                                                                                                                | 2.152(25%)                                                                                               |
| Net Delay                 | 6.712(78%)                                                                                          | 10.361(76%)                                                                                                                                                               | 6.542(75%)                                                                                               |
| Clock Skew                |                                                                                              -0.188 |                                                                                                                                                                    -0.085 |                                                                                                   -0.140 |
| Slack                     |                                                                                              -5.573 |                                                                                                                                                                   -10.545 |                                                                                                   -5.718 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                           |                                                                                                          |
| Bounding Box Size         | 8% x 2%                                                                                             | 8% x 3%                                                                                                                                                                   | 11% x 3%                                                                                                 |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                                    | (0, 0)                                                                                                   |
| Cumulative Fanout         |                                                                                                 121 |                                                                                                                                                                       226 |                                                                                                      115 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                        0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                        0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                        0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                        0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                              | Safely Timed                                                                                             |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                                        32 |                                                                                                       19 |
| Routes                    |                                                                                                  19 |                                                                                                                                                                        32 |                                                                                                       19 |
| Logical Path              | FDRE LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT3 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                                       | clk                                                                                                      |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                                       | clk                                                                                                      |
| DSP Block                 | None                                                                                                | None                                                                                                                                                                      | None                                                                                                     |
| BRAM                      | None                                                                                                | None                                                                                                                                                                      | None                                                                                                     |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                        0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                        0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                        0 |
| High Fanout               |                                                                                                  16 |                                                                                                                                                                        16 |                                                                                                       18 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                        0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                   |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                   |
| Start Point Pin           | sr_p.sr_1_15.sector_ret_319/C                                                                       | sr_p.sr_2_1.pt_ret_68_fast/C                                                                                                                                              | sr_p.sr_1_15.pt_ret_560/C                                                                                |
| End Point Pin             | sr_p.sr_2_1.pt_ret_68_fast/D                                                                        | sr_p.sr_1_15.pt_ret_560/D                                                                                                                                                 | sr_p.sr_2_8.pt_ret_95/D                                                                                  |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                                  Path #2                                                                                  |    WorstPath from Dst   |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                                     3.125 |                   3.125 |
| Path Delay                |                                                                                               8.502 |                                                                                                                                                                    13.697 |                   0.440 |
| Logic Delay               | 1.790(22%)                                                                                          | 3.636(27%)                                                                                                                                                                | 0.096(22%)              |
| Net Delay                 | 6.712(78%)                                                                                          | 10.061(73%)                                                                                                                                                               | 0.344(78%)              |
| Clock Skew                |                                                                                              -0.188 |                                                                                                                                                                     0.036 |                  -0.123 |
| Slack                     |                                                                                              -5.573 |                                                                                                                                                                   -10.544 |                   2.554 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                           |                         |
| Bounding Box Size         | 8% x 2%                                                                                             | 8% x 2%                                                                                                                                                                   | 0% x 0%                 |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                                    | (0, 0)                  |
| Cumulative Fanout         |                                                                                                 121 |                                                                                                                                                                       242 |                       1 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                              | Safely Timed            |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                                        32 |                       0 |
| Routes                    |                                                                                                  19 |                                                                                                                                                                        32 |                       1 |
| Logical Path              | FDRE LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                                       | clk                     |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                                       | clk                     |
| DSP Block                 | None                                                                                                | None                                                                                                                                                                      | None                    |
| BRAM                      | None                                                                                                | None                                                                                                                                                                      | None                    |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| High Fanout               |                                                                                                  16 |                                                                                                                                                                        16 |                       1 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                                    | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                                    | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_15.sector_ret_319/C                                                                       | sr_p.sr_2_1.pt_ret_68_fast/C                                                                                                                                              | sr_p.sr_1_12.roi[5]/C   |
| End Point Pin             | sr_p.sr_2_1.pt_ret_68_fast/D                                                                        | sr_p.sr_1_12.roi[5]/D                                                                                                                                                     | sr_p.sr_2_12.roi_1[5]/D |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                                  Path #3                                                                                  |                   WorstPath from Dst                   |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                                     3.125 |                                                  3.125 |
| Path Delay                |                                                                                               8.502 |                                                                                                                                                                    13.619 |                                                  5.917 |
| Logic Delay               | 1.790(22%)                                                                                          | 3.594(27%)                                                                                                                                                                | 1.000(17%)                                             |
| Net Delay                 | 6.712(78%)                                                                                          | 10.025(73%)                                                                                                                                                               | 4.917(83%)                                             |
| Clock Skew                |                                                                                              -0.188 |                                                                                                                                                                    -0.038 |                                                 -0.189 |
| Slack                     |                                                                                              -5.573 |                                                                                                                                                                   -10.540 |                                                 -2.989 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                           |                                                        |
| Bounding Box Size         | 8% x 2%                                                                                             | 8% x 2%                                                                                                                                                                   | 11% x 3%                                               |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                                    | (0, 0)                                                 |
| Cumulative Fanout         |                                                                                                 121 |                                                                                                                                                                       243 |                                                     59 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                              | Safely Timed                                           |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                                        32 |                                                      9 |
| Routes                    |                                                                                                  19 |                                                                                                                                                                        32 |                                                     10 |
| Logical Path              | FDRE LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                                       | clk                                                    |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                                       | clk                                                    |
| DSP Block                 | None                                                                                                | None                                                                                                                                                                      | None                                                   |
| BRAM                      | None                                                                                                | None                                                                                                                                                                      | None                                                   |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| High Fanout               |                                                                                                  16 |                                                                                                                                                                        16 |                                                     19 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                                    | FDRE/C                                                 |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                                    | FDRE/D                                                 |
| Start Point Pin           | sr_p.sr_1_15.sector_ret_319/C                                                                       | sr_p.sr_2_1.pt_ret_68_fast/C                                                                                                                                              | sr_p.sr_1_12.pt_1[2]/C                                 |
| End Point Pin             | sr_p.sr_2_1.pt_ret_68_fast/D                                                                        | sr_p.sr_1_12.pt_1[2]/D                                                                                                                                                    | sr_p.sr_2_8.pt_ret_93/D                                |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                                  Path #4                                                                                  |                                               WorstPath from Dst                                              |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                                     3.125 |                                                                                                         3.125 |
| Path Delay                |                                                                                               8.502 |                                                                                                                                                                    13.570 |                                                                                                         8.350 |
| Logic Delay               | 1.790(22%)                                                                                          | 3.305(25%)                                                                                                                                                                | 2.049(25%)                                                                                                    |
| Net Delay                 | 6.712(78%)                                                                                          | 10.265(75%)                                                                                                                                                               | 6.301(75%)                                                                                                    |
| Clock Skew                |                                                                                              -0.188 |                                                                                                                                                                    -0.085 |                                                                                                        -0.140 |
| Slack                     |                                                                                              -5.573 |                                                                                                                                                                   -10.539 |                                                                                                        -5.374 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                           |                                                                                                               |
| Bounding Box Size         | 8% x 2%                                                                                             | 8% x 2%                                                                                                                                                                   | 12% x 3%                                                                                                      |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                                    | (0, 0)                                                                                                        |
| Cumulative Fanout         |                                                                                                 121 |                                                                                                                                                                       227 |                                                                                                           131 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                             0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                             0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                             0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                  |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                                        32 |                                                                                                            20 |
| Routes                    |                                                                                                  19 |                                                                                                                                                                        32 |                                                                                                            20 |
| Logical Path              | FDRE LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 FDRE | FDRE LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                                       | clk                                                                                                           |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                                       | clk                                                                                                           |
| DSP Block                 | None                                                                                                | None                                                                                                                                                                      | None                                                                                                          |
| BRAM                      | None                                                                                                | None                                                                                                                                                                      | None                                                                                                          |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                             0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                             0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                             0 |
| High Fanout               |                                                                                                  16 |                                                                                                                                                                        16 |                                                                                                            19 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                             0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                                         0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                                    | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_1_15.sector_ret_319/C                                                                       | sr_p.sr_2_1.pt_ret_68_fast/C                                                                                                                                              | sr_p.sr_1_15.roi_ret_1269_1/C                                                                                 |
| End Point Pin             | sr_p.sr_2_1.pt_ret_68_fast/D                                                                        | sr_p.sr_1_15.roi_ret_1269_1/D                                                                                                                                             | sr_p.sr_2_8.pt_ret_95/D                                                                                       |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                                  Path #5                                                                                  |    WorstPath from Dst   |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                                     3.125 |                   3.125 |
| Path Delay                |                                                                                               8.502 |                                                                                                                                                                    13.694 |                   0.362 |
| Logic Delay               | 1.790(22%)                                                                                          | 3.622(27%)                                                                                                                                                                | 0.096(27%)              |
| Net Delay                 | 6.712(78%)                                                                                          | 10.072(73%)                                                                                                                                                               | 0.266(73%)              |
| Clock Skew                |                                                                                              -0.188 |                                                                                                                                                                     0.042 |                  -0.183 |
| Slack                     |                                                                                              -5.573 |                                                                                                                                                                   -10.535 |                   2.571 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                           |                         |
| Bounding Box Size         | 8% x 2%                                                                                             | 8% x 3%                                                                                                                                                                   | 0% x 0%                 |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 1)                                                                                                                                                                    | (0, 0)                  |
| Cumulative Fanout         |                                                                                                 121 |                                                                                                                                                                       242 |                       1 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                              | Safely Timed            |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                                        32 |                       0 |
| Routes                    |                                                                                                  19 |                                                                                                                                                                        32 |                       1 |
| Logical Path              | FDRE LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                                       | clk                     |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                                       | clk                     |
| DSP Block                 | None                                                                                                | None                                                                                                                                                                      | None                    |
| BRAM                      | None                                                                                                | None                                                                                                                                                                      | None                    |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| High Fanout               |                                                                                                  16 |                                                                                                                                                                        16 |                       1 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                                         0 |                       0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                                    | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                                    | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_15.sector_ret_319/C                                                                       | sr_p.sr_2_1.pt_ret_68_fast/C                                                                                                                                              | sr_p.sr_1_12.roi[1]/C   |
| End Point Pin             | sr_p.sr_2_1.pt_ret_68_fast/D                                                                        | sr_p.sr_1_12.roi[1]/D                                                                                                                                                     | sr_p.sr_2_12.roi_1[1]/D |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                                Path #6                                                                               |                                               WorstPath from Dst                                              |
+---------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                                3.125 |                                                                                                         3.125 |
| Path Delay                |                                                                                               8.502 |                                                                                                                                                               13.556 |                                                                                                         8.496 |
| Logic Delay               | 1.790(22%)                                                                                          | 3.335(25%)                                                                                                                                                           | 2.197(26%)                                                                                                    |
| Net Delay                 | 6.712(78%)                                                                                          | 10.221(75%)                                                                                                                                                          | 6.299(74%)                                                                                                    |
| Clock Skew                |                                                                                              -0.188 |                                                                                                                                                               -0.084 |                                                                                                        -0.142 |
| Slack                     |                                                                                              -5.573 |                                                                                                                                                              -10.524 |                                                                                                        -5.522 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                      |                                                                                                               |
| Bounding Box Size         | 8% x 2%                                                                                             | 8% x 2%                                                                                                                                                              | 12% x 3%                                                                                                      |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                               | (0, 0)                                                                                                        |
| Cumulative Fanout         |                                                                                                 121 |                                                                                                                                                                  222 |                                                                                                           122 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                             0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                             0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                             0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                             0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                  |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                                   31 |                                                                                                            20 |
| Routes                    |                                                                                                  19 |                                                                                                                                                                   31 |                                                                                                            20 |
| Logical Path              | FDRE LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                                  | clk                                                                                                           |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                                  | clk                                                                                                           |
| DSP Block                 | None                                                                                                | None                                                                                                                                                                 | None                                                                                                          |
| BRAM                      | None                                                                                                | None                                                                                                                                                                 | None                                                                                                          |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                             0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                             0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                             0 |
| High Fanout               |                                                                                                  16 |                                                                                                                                                                   16 |                                                                                                            19 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                             0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                                    0 |                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                        |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                        |
| Start Point Pin           | sr_p.sr_1_15.sector_ret_319/C                                                                       | sr_p.sr_2_1.pt_ret_68_fast/C                                                                                                                                         | sr_p.sr_1_15.roi_ret_1234/C                                                                                   |
| End Point Pin             | sr_p.sr_2_1.pt_ret_68_fast/D                                                                        | sr_p.sr_1_15.roi_ret_1234/D                                                                                                                                          | sr_p.sr_2_8.pt_ret_95/D                                                                                       |
+---------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                                  Path #7                                                                                  |                   WorstPath from Dst                   |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                                     3.125 |                                                  3.125 |
| Path Delay                |                                                                                               8.502 |                                                                                                                                                                    13.676 |                                                  5.883 |
| Logic Delay               | 1.790(22%)                                                                                          | 3.584(27%)                                                                                                                                                                | 0.911(16%)                                             |
| Net Delay                 | 6.712(78%)                                                                                          | 10.092(73%)                                                                                                                                                               | 4.972(84%)                                             |
| Clock Skew                |                                                                                              -0.188 |                                                                                                                                                                     0.039 |                                                 -0.280 |
| Slack                     |                                                                                              -5.573 |                                                                                                                                                                   -10.520 |                                                 -3.046 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                           |                                                        |
| Bounding Box Size         | 8% x 2%                                                                                             | 8% x 2%                                                                                                                                                                   | 10% x 2%                                               |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                                    | (0, 0)                                                 |
| Cumulative Fanout         |                                                                                                 121 |                                                                                                                                                                       243 |                                                     66 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                              | Safely Timed                                           |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                                        32 |                                                      9 |
| Routes                    |                                                                                                  19 |                                                                                                                                                                        32 |                                                     10 |
| Logical Path              | FDRE LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                                       | clk                                                    |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                                       | clk                                                    |
| DSP Block                 | None                                                                                                | None                                                                                                                                                                      | None                                                   |
| BRAM                      | None                                                                                                | None                                                                                                                                                                      | None                                                   |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| High Fanout               |                                                                                                  16 |                                                                                                                                                                        16 |                                                     18 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                                         0 |                                                      0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                                    | FDRE/C                                                 |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                                    | FDRE/D                                                 |
| Start Point Pin           | sr_p.sr_1_15.sector_ret_319/C                                                                       | sr_p.sr_2_1.pt_ret_68_fast/C                                                                                                                                              | sr_p.sr_1_12.pt_1[3]/C                                 |
| End Point Pin             | sr_p.sr_2_1.pt_ret_68_fast/D                                                                        | sr_p.sr_1_12.pt_1[3]/D                                                                                                                                                    | sr_p.sr_2_8.pt_ret_93/D                                |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                                          Path #8                                                                                         |    WorstPath from Dst   |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                                                    3.125 |                   3.125 |
| Path Delay                |                                                                                               8.502 |                                                                                                                                                                                   13.599 |                   0.912 |
| Logic Delay               | 1.790(22%)                                                                                          | 3.561(27%)                                                                                                                                                                               | 0.096(11%)              |
| Net Delay                 | 6.712(78%)                                                                                          | 10.038(73%)                                                                                                                                                                              | 0.816(89%)              |
| Clock Skew                |                                                                                              -0.188 |                                                                                                                                                                                   -0.038 |                  -0.165 |
| Slack                     |                                                                                              -5.573 |                                                                                                                                                                                  -10.520 |                   2.040 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                                          |                         |
| Bounding Box Size         | 8% x 2%                                                                                             | 8% x 3%                                                                                                                                                                                  | 0% x 0%                 |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                                                   | (0, 0)                  |
| Cumulative Fanout         |                                                                                                 121 |                                                                                                                                                                                      238 |                       1 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                                             | Safely Timed            |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                                                       35 |                       0 |
| Routes                    |                                                                                                  19 |                                                                                                                                                                                       35 |                       1 |
| Logical Path              | FDRE LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                                                      | clk                     |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                                                      | clk                     |
| DSP Block                 | None                                                                                                | None                                                                                                                                                                                     | None                    |
| BRAM                      | None                                                                                                | None                                                                                                                                                                                     | None                    |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| High Fanout               |                                                                                                  16 |                                                                                                                                                                                       16 |                       1 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                                                   | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                                                   | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_15.sector_ret_319/C                                                                       | sr_p.sr_2_1.pt_ret_68_fast/C                                                                                                                                                             | sr_p.sr_1_12.roi[4]/C   |
| End Point Pin             | sr_p.sr_2_1.pt_ret_68_fast/D                                                                        | sr_p.sr_1_12.roi[4]/D                                                                                                                                                                    | sr_p.sr_2_12.roi_1[4]/D |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                                          Path #9                                                                                         |    WorstPath from Dst   |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                                                    3.125 |                   3.125 |
| Path Delay                |                                                                                               8.502 |                                                                                                                                                                                   13.614 |                   0.468 |
| Logic Delay               | 1.790(22%)                                                                                          | 3.436(26%)                                                                                                                                                                               | 0.096(21%)              |
| Net Delay                 | 6.712(78%)                                                                                          | 10.178(74%)                                                                                                                                                                              | 0.372(79%)              |
| Clock Skew                |                                                                                              -0.188 |                                                                                                                                                                                   -0.018 |                  -0.196 |
| Slack                     |                                                                                              -5.573 |                                                                                                                                                                                  -10.515 |                   2.453 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                                          |                         |
| Bounding Box Size         | 8% x 2%                                                                                             | 8% x 3%                                                                                                                                                                                  | 1% x 0%                 |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 1)                                                                                                                                                                                   | (0, 0)                  |
| Cumulative Fanout         |                                                                                                 121 |                                                                                                                                                                                      238 |                       1 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                                             | Safely Timed            |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                                                       35 |                       0 |
| Routes                    |                                                                                                  19 |                                                                                                                                                                                       35 |                       1 |
| Logical Path              | FDRE LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                                                      | clk                     |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                                                      | clk                     |
| DSP Block                 | None                                                                                                | None                                                                                                                                                                                     | None                    |
| BRAM                      | None                                                                                                | None                                                                                                                                                                                     | None                    |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| High Fanout               |                                                                                                  16 |                                                                                                                                                                                       16 |                       1 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                                                        0 |                       0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                                                   | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                                                   | FDRE/D                  |
| Start Point Pin           | sr_p.sr_1_15.sector_ret_319/C                                                                       | sr_p.sr_2_1.pt_ret_68_fast/C                                                                                                                                                             | sr_p.sr_1_12.roi[3]/C   |
| End Point Pin             | sr_p.sr_2_1.pt_ret_68_fast/D                                                                        | sr_p.sr_1_12.roi[3]/D                                                                                                                                                                    | sr_p.sr_2_12.roi_1[3]/D |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
|      Characteristics      |                                           WorstPath to Src                                          |                                                                                  Path #10                                                                                 |                      WorstPath from Dst                     |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
| Requirement               |                                                                                               3.125 |                                                                                                                                                                     3.125 |                                                       3.125 |
| Path Delay                |                                                                                               8.502 |                                                                                                                                                                    13.583 |                                                       6.818 |
| Logic Delay               | 1.790(22%)                                                                                          | 3.591(27%)                                                                                                                                                                | 1.096(17%)                                                  |
| Net Delay                 | 6.712(78%)                                                                                          | 9.992(73%)                                                                                                                                                                | 5.722(83%)                                                  |
| Clock Skew                |                                                                                              -0.188 |                                                                                                                                                                    -0.033 |                                                      -0.195 |
| Slack                     |                                                                                              -5.573 |                                                                                                                                                                   -10.499 |                                                      -3.896 |
| Timing Exception          |                                                                                                     |                                                                                                                                                                           |                                                             |
| Bounding Box Size         | 8% x 2%                                                                                             | 8% x 3%                                                                                                                                                                   | 11% x 3%                                                    |
| Clock Region Distance     | (0, 0)                                                                                              | (0, 0)                                                                                                                                                                    | (0, 0)                                                      |
| Cumulative Fanout         |                                                                                                 121 |                                                                                                                                                                       242 |                                                          67 |
| Fixed Loc                 |                                                                                                   0 |                                                                                                                                                                         0 |                                                           0 |
| Fixed Route               |                                                                                                   0 |                                                                                                                                                                         0 |                                                           0 |
| Hold Fix Detour           |                                                                                                   0 |                                                                                                                                                                         0 |                                                           0 |
| Combined LUT Pairs        |                                                                                                   0 |                                                                                                                                                                         0 |                                                           0 |
| Clock Relationship        | Safely Timed                                                                                        | Safely Timed                                                                                                                                                              | Safely Timed                                                |
| Logic Levels              |                                                                                                  18 |                                                                                                                                                                        32 |                                                          10 |
| Routes                    |                                                                                                  19 |                                                                                                                                                                        32 |                                                          11 |
| Logical Path              | FDRE LUT6 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                 | clk                                                                                                                                                                       | clk                                                         |
| End Point Clock           | clk                                                                                                 | clk                                                                                                                                                                       | clk                                                         |
| DSP Block                 | None                                                                                                | None                                                                                                                                                                      | None                                                        |
| BRAM                      | None                                                                                                | None                                                                                                                                                                      | None                                                        |
| IO Crossings              |                                                                                                   0 |                                                                                                                                                                         0 |                                                           0 |
| SLR Crossings             |                                                                                                   0 |                                                                                                                                                                         0 |                                                           0 |
| PBlocks                   |                                                                                                   0 |                                                                                                                                                                         0 |                                                           0 |
| High Fanout               |                                                                                                  16 |                                                                                                                                                                        16 |                                                          18 |
| Dont Touch                |                                                                                                   0 |                                                                                                                                                                         0 |                                                           0 |
| Mark Debug                |                                                                                                   0 |                                                                                                                                                                         0 |                                                           0 |
| Start Point Pin Primitive | FDRE/C                                                                                              | FDRE/C                                                                                                                                                                    | FDRE/C                                                      |
| End Point Pin Primitive   | FDRE/D                                                                                              | FDRE/D                                                                                                                                                                    | FDRE/D                                                      |
| Start Point Pin           | sr_p.sr_1_15.sector_ret_319/C                                                                       | sr_p.sr_2_1.pt_ret_68_fast/C                                                                                                                                              | sr_p.sr_1_12.pt[1]/C                                        |
| End Point Pin             | sr_p.sr_2_1.pt_ret_68_fast/D                                                                        | sr_p.sr_1_12.pt[1]/D                                                                                                                                                      | sr_p.sr_2_8.pt_ret_93/D                                     |
+---------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 |  2 |  3 |  4 | 5 |  6 |  7 | 8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 |
+-----------------+-------------+-----+---+----+----+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 293 | 4 | 21 | 19 | 27 | 9 | 11 | 14 | 8 | 14 | 29 |  4 |  3 |  1 | 29 |  8 | 24 | 69 | 92 | 28 | 18 | 12 |  1 | 22 |  7 |  3 | 16 |  4 | 12 | 66 | 52 | 24 | 18 | 21 | 17 |
+-----------------+-------------+-----+---+----+----+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                         | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                wrapper | 0.48 |           3.47 |           11596 | 0(0.0%) | 64(1.0%) | 252(3.9%) | 694(10.7%) | 1460(22.4%) | 4039(62.1%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002_IORET-freq320retfan16_rev_1 | 0.85 |           4.78 |            7578 | 0(0.0%) | 64(1.0%) | 252(3.9%) |  609(9.5%) | 1460(22.7%) | 4039(62.9%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                  shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3589 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       117% | (CLEL_R_X62Y462,CLEM_X66Y469)   | wrapper(100%) |            0% |       5.45759 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                3 |       112% | (CLEL_R_X65Y447,CLEL_R_X68Y454) | wrapper(100%) |            0% |       5.36979 | 97%          | 0%         |  17% |   0% | 0%   | NA   | NA  |    0% |  0% |
| South     |                2 |       112% | (CLEM_X65Y456,CLEL_R_X66Y459)   | wrapper(100%) |            0% |       5.39063 | 99%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       112% | (CLEM_X63Y456,CLEL_R_X66Y463)   | wrapper(100%) |            0% |       5.39286 | 98%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                1 |           0.022% | (CLEM_X57Y476,CLEM_X59Y477)   | wrapper(100%) |            0% |        5.0125 | 91%          | 0%         |  56% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                4 |           0.146% | (CLEM_X63Y452,CLEM_X70Y475)   | wrapper(100%) |            0% |       5.36198 | 98%          | 0%         |   4% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.132% | (CLEM_X63Y452,CLEM_X70Y475)   | wrapper(100%) |            0% |       5.36198 | 98%          | 0%         |   4% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.144% | (CLEM_X64Y452,CLEM_X71Y475)   | wrapper(100%) |            0% |        5.2895 | 97%          | 0%         |   4% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.005% | (CLEM_X57Y476,CLEM_X59Y477)   | wrapper(100%) |            0% |        5.0125 | 91%          | 0%         |  56% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                1 |           0.007% | (CLEM_X59Y466,CLEM_X60Y466)   | wrapper(100%) |            0% |         4.875 | 93%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.017% | (CLEL_R_X62Y446,CLEM_X63Y448) | wrapper(100%) |            0% |        4.4375 | 81%          | 0%         |  23% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                2 |           0.017% | (CLEM_X63Y468,CLEM_X65Y475)   | wrapper(100%) |            0% |       5.28125 | 96%          | 0%         |   6% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Short  |                3 |           0.150% | (CLEM_X60Y448,CLEM_X67Y463)   | wrapper(100%) |            0% |       5.14258 | 93%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.280% | (CLEL_R_X55Y451,CLEM_X70Y482) | wrapper(100%) |            0% |       4.50102 | 81%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.302% | (CLEM_X57Y446,CLEL_R_X72Y477) | wrapper(100%) |            0% |       4.72031 | 86%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.297% | (CLEM_X54Y451,CLEM_X69Y482)   | wrapper(100%) |            0% |       4.09033 | 74%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                0 |        86% | (CLEM_X64Y465,CLEM_X64Y465) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X69Y459,CLEM_X69Y459) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        88% | (CLEM_X66Y450,CLEM_X66Y450) | wrapper(100%) |            0% |         5.625 | 100%         | 0%         |  37% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X58Y473 | 356             | 442          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X60Y471   | 363             | 444          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y471 | 356             | 444          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X60Y473   | 363             | 442          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y472 | 356             | 443          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y470 | 356             | 445          | 42%                  | wrapper(100%) | Y                   |
| CLEL_R_X70Y470 | 408             | 445          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X60Y472   | 363             | 443          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X60Y470   | 363             | 445          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X60Y474   | 363             | 441          | 41%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X66Y452   | 389             | 463          | 49%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y452 | 391             | 463          | 48%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y452 | 386             | 463          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X67Y452   | 393             | 463          | 46%                  | wrapper(100%) | Y                   |
| CLEM_X66Y453   | 389             | 462          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y473 | 365             | 442          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y453 | 391             | 462          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X60Y473   | 363             | 442          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X59Y471   | 359             | 444          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X61Y473   | 368             | 442          | 44%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


