Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 23:11:32 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.060        0.000                      0                 1578        0.024        0.000                      0                 1578       48.750        0.000                       0                   583  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              73.060        0.000                      0                 1574        0.024        0.000                      0                 1574       48.750        0.000                       0                   583  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.369        0.000                      0                    4        0.951        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       73.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.060ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.786ns  (logic 4.051ns (15.124%)  route 22.735ns (84.876%))
  Logic Levels:           23  (LUT5=7 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=91, routed)          4.295     9.947    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.071 f  sm/ram_reg_i_125/O
                         net (fo=2, routed)           0.804    10.874    sm/ram_reg_i_125_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.998 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.998    sm/ram_reg_i_128_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    11.215 r  sm/ram_reg_i_99/O
                         net (fo=32, routed)          2.826    14.041    L_reg/M_sm_ra2[0]
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.299    14.340 r  L_reg/ram_reg_i_93/O
                         net (fo=7, routed)           0.762    15.102    sm/M_sm_rd2[1]
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    15.226 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          3.017    18.243    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.118    18.361 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.485    18.846    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.326    19.172 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.681    19.853    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.977 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.682    20.659    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y64         LUT5 (Prop_lut5_I0_O)        0.117    20.776 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           1.025    21.801    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.348    22.149 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.298    22.446    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.570 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.575    23.146    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.270 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.416    23.686    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.810 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.420    24.229    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.353 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.825    25.178    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    25.302 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.562    25.864    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.988 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.310    26.298    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.422 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.801    27.223    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    27.347 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.581    27.928    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.052 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.174    28.226    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.350 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.639    29.989    sm/M_alum_out[0]
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124    30.113 r  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.426    30.539    sm/D_states_q[2]_i_8_n_0
    SLICE_X54Y82         LUT5 (Prop_lut5_I2_O)        0.124    30.663 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.754    31.417    sm/D_states_q[2]_i_2_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I0_O)        0.124    31.541 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.379    31.920    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X53Y82         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.434   104.838    sm/clk_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)       -0.081   104.980    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        104.980    
                         arrival time                         -31.920    
  -------------------------------------------------------------------
                         slack                                 73.060    

Slack (MET) :             73.222ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.660ns  (logic 4.051ns (15.195%)  route 22.609ns (84.805%))
  Logic Levels:           23  (LUT5=7 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=91, routed)          4.295     9.947    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.071 f  sm/ram_reg_i_125/O
                         net (fo=2, routed)           0.804    10.874    sm/ram_reg_i_125_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.998 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.998    sm/ram_reg_i_128_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    11.215 r  sm/ram_reg_i_99/O
                         net (fo=32, routed)          2.826    14.041    L_reg/M_sm_ra2[0]
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.299    14.340 r  L_reg/ram_reg_i_93/O
                         net (fo=7, routed)           0.762    15.102    sm/M_sm_rd2[1]
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    15.226 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          3.017    18.243    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.118    18.361 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.485    18.846    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.326    19.172 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.681    19.853    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.977 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.682    20.659    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y64         LUT5 (Prop_lut5_I0_O)        0.117    20.776 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           1.025    21.801    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.348    22.149 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.298    22.446    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.570 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.575    23.146    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.270 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.416    23.686    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.810 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.420    24.229    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.353 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.825    25.178    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    25.302 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.562    25.864    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.988 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.310    26.298    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.422 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.801    27.223    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    27.347 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.581    27.928    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.052 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.174    28.226    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.350 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.639    29.989    sm/M_alum_out[0]
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124    30.113 r  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.426    30.539    sm/D_states_q[2]_i_8_n_0
    SLICE_X54Y82         LUT5 (Prop_lut5_I2_O)        0.124    30.663 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.675    31.338    sm/D_states_q[2]_i_2_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I0_O)        0.124    31.462 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.332    31.794    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X52Y82         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.434   104.838    sm/clk_IBUF_BUFG
    SLICE_X52Y82         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X52Y82         FDRE (Setup_fdre_C_D)       -0.045   105.016    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.016    
                         arrival time                         -31.794    
  -------------------------------------------------------------------
                         slack                                 73.222    

Slack (MET) :             73.243ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.634ns  (logic 4.051ns (15.210%)  route 22.583ns (84.790%))
  Logic Levels:           23  (LUT4=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=91, routed)          4.295     9.947    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.071 f  sm/ram_reg_i_125/O
                         net (fo=2, routed)           0.804    10.874    sm/ram_reg_i_125_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.998 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.998    sm/ram_reg_i_128_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    11.215 r  sm/ram_reg_i_99/O
                         net (fo=32, routed)          2.826    14.041    L_reg/M_sm_ra2[0]
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.299    14.340 r  L_reg/ram_reg_i_93/O
                         net (fo=7, routed)           0.762    15.102    sm/M_sm_rd2[1]
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    15.226 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          3.017    18.243    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.118    18.361 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.485    18.846    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.326    19.172 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.681    19.853    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.977 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.682    20.659    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y64         LUT5 (Prop_lut5_I0_O)        0.117    20.776 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           1.025    21.801    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.348    22.149 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.298    22.446    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.570 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.575    23.146    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.270 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.416    23.686    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.810 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.420    24.229    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.353 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.825    25.178    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    25.302 f  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.562    25.864    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.988 f  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.310    26.298    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.422 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.801    27.223    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    27.347 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.581    27.928    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.052 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.174    28.226    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.350 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.593    29.943    sm/M_alum_out[0]
    SLICE_X52Y82         LUT4 (Prop_lut4_I1_O)        0.124    30.067 f  sm/D_states_q[1]_i_24/O
                         net (fo=1, routed)           0.466    30.533    sm/D_states_q[1]_i_24_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124    30.657 f  sm/D_states_q[1]_i_5/O
                         net (fo=1, routed)           0.647    31.304    sm/D_states_q[1]_i_5_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I5_O)        0.124    31.428 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.340    31.768    sm/D_states_d__0[1]
    SLICE_X51Y81         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.432   104.836    sm/clk_IBUF_BUFG
    SLICE_X51Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X51Y81         FDSE (Setup_fdse_C_D)       -0.047   105.012    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        105.012    
                         arrival time                         -31.768    
  -------------------------------------------------------------------
                         slack                                 73.243    

Slack (MET) :             73.373ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.507ns  (logic 4.051ns (15.283%)  route 22.456ns (84.717%))
  Logic Levels:           23  (LUT5=7 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=91, routed)          4.295     9.947    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.071 f  sm/ram_reg_i_125/O
                         net (fo=2, routed)           0.804    10.874    sm/ram_reg_i_125_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.998 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.998    sm/ram_reg_i_128_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    11.215 r  sm/ram_reg_i_99/O
                         net (fo=32, routed)          2.826    14.041    L_reg/M_sm_ra2[0]
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.299    14.340 r  L_reg/ram_reg_i_93/O
                         net (fo=7, routed)           0.762    15.102    sm/M_sm_rd2[1]
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    15.226 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          3.017    18.243    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.118    18.361 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.485    18.846    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.326    19.172 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.681    19.853    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.977 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.682    20.659    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y64         LUT5 (Prop_lut5_I0_O)        0.117    20.776 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           1.025    21.801    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.348    22.149 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.298    22.446    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.570 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.575    23.146    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.270 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.416    23.686    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.810 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.420    24.229    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.353 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.825    25.178    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    25.302 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.562    25.864    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.988 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.310    26.298    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.422 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.801    27.223    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    27.347 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.581    27.928    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.052 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.174    28.226    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.350 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.639    29.989    sm/M_alum_out[0]
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124    30.113 r  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.426    30.539    sm/D_states_q[2]_i_8_n_0
    SLICE_X54Y82         LUT5 (Prop_lut5_I2_O)        0.124    30.663 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.475    31.138    sm/D_states_q[2]_i_2_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I0_O)        0.124    31.262 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    31.641    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X53Y82         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.434   104.838    sm/clk_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)       -0.047   105.014    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        105.014    
                         arrival time                         -31.641    
  -------------------------------------------------------------------
                         slack                                 73.373    

Slack (MET) :             73.766ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.189ns  (logic 4.051ns (15.468%)  route 22.138ns (84.532%))
  Logic Levels:           23  (LUT5=6 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=91, routed)          4.295     9.947    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.071 f  sm/ram_reg_i_125/O
                         net (fo=2, routed)           0.804    10.874    sm/ram_reg_i_125_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.998 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.998    sm/ram_reg_i_128_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    11.215 r  sm/ram_reg_i_99/O
                         net (fo=32, routed)          2.826    14.041    L_reg/M_sm_ra2[0]
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.299    14.340 r  L_reg/ram_reg_i_93/O
                         net (fo=7, routed)           0.762    15.102    sm/M_sm_rd2[1]
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    15.226 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          3.017    18.243    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.118    18.361 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.485    18.846    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.326    19.172 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.681    19.853    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.977 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.682    20.659    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y64         LUT5 (Prop_lut5_I0_O)        0.117    20.776 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           1.025    21.801    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.348    22.149 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.298    22.446    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.570 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.575    23.146    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.270 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.416    23.686    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.810 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.420    24.229    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.353 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.825    25.178    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    25.302 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.562    25.864    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.988 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.310    26.298    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.422 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.801    27.223    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    27.347 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.581    27.928    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.052 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.174    28.226    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.350 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.286    29.636    sm/M_alum_out[0]
    SLICE_X51Y82         LUT6 (Prop_lut6_I3_O)        0.124    29.760 r  sm/D_states_q[0]_i_12/O
                         net (fo=1, routed)           0.479    30.239    sm/D_states_q[0]_i_12_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    30.363 f  sm/D_states_q[0]_i_3/O
                         net (fo=4, routed)           0.836    31.199    sm/D_states_q[0]_i_3_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I3_O)        0.124    31.323 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    31.323    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X49Y82         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.433   104.837    sm/clk_IBUF_BUFG
    SLICE_X49Y82         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X49Y82         FDSE (Setup_fdse_C_D)        0.029   105.089    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        105.089    
                         arrival time                         -31.323    
  -------------------------------------------------------------------
                         slack                                 73.766    

Slack (MET) :             73.825ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.131ns  (logic 4.051ns (15.503%)  route 22.080ns (84.497%))
  Logic Levels:           23  (LUT5=7 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 104.838 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=91, routed)          4.295     9.947    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.071 f  sm/ram_reg_i_125/O
                         net (fo=2, routed)           0.804    10.874    sm/ram_reg_i_125_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.998 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.998    sm/ram_reg_i_128_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    11.215 r  sm/ram_reg_i_99/O
                         net (fo=32, routed)          2.826    14.041    L_reg/M_sm_ra2[0]
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.299    14.340 r  L_reg/ram_reg_i_93/O
                         net (fo=7, routed)           0.762    15.102    sm/M_sm_rd2[1]
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    15.226 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          3.017    18.243    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.118    18.361 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.485    18.846    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.326    19.172 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.681    19.853    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.977 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.682    20.659    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y64         LUT5 (Prop_lut5_I0_O)        0.117    20.776 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           1.025    21.801    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.348    22.149 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.298    22.446    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.570 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.575    23.146    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.270 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.416    23.686    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.810 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.420    24.229    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.353 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.825    25.178    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    25.302 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.562    25.864    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.988 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.310    26.298    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.422 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.801    27.223    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    27.347 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.581    27.928    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.052 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.174    28.226    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.350 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.639    29.989    sm/M_alum_out[0]
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124    30.113 r  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.426    30.539    sm/D_states_q[2]_i_8_n_0
    SLICE_X54Y82         LUT5 (Prop_lut5_I2_O)        0.124    30.663 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.478    31.141    sm/D_states_q[2]_i_2_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I0_O)        0.124    31.265 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    31.265    sm/D_states_d__0[2]
    SLICE_X53Y82         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.434   104.838    sm/clk_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   105.096    
                         clock uncertainty           -0.035   105.061    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)        0.029   105.090    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.090    
                         arrival time                         -31.265    
  -------------------------------------------------------------------
                         slack                                 73.825    

Slack (MET) :             73.846ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.108ns  (logic 4.051ns (15.516%)  route 22.057ns (84.484%))
  Logic Levels:           23  (LUT5=6 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=91, routed)          4.295     9.947    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.071 f  sm/ram_reg_i_125/O
                         net (fo=2, routed)           0.804    10.874    sm/ram_reg_i_125_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.998 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.998    sm/ram_reg_i_128_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    11.215 r  sm/ram_reg_i_99/O
                         net (fo=32, routed)          2.826    14.041    L_reg/M_sm_ra2[0]
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.299    14.340 r  L_reg/ram_reg_i_93/O
                         net (fo=7, routed)           0.762    15.102    sm/M_sm_rd2[1]
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    15.226 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          3.017    18.243    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.118    18.361 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.485    18.846    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.326    19.172 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.681    19.853    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.977 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.682    20.659    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y64         LUT5 (Prop_lut5_I0_O)        0.117    20.776 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           1.025    21.801    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.348    22.149 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.298    22.446    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.570 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.575    23.146    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.270 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.416    23.686    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.810 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.420    24.229    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.353 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.825    25.178    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    25.302 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.562    25.864    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.988 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.310    26.298    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.422 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.801    27.223    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    27.347 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.581    27.928    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.052 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.174    28.226    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.350 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.223    29.573    sm/M_alum_out[0]
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.124    29.697 r  sm/D_states_q[3]_i_21/O
                         net (fo=1, routed)           0.694    30.391    sm/D_states_q[3]_i_21_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I0_O)        0.124    30.515 r  sm/D_states_q[3]_i_6/O
                         net (fo=4, routed)           0.603    31.118    sm/D_states_q[3]_i_6_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I4_O)        0.124    31.242 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000    31.242    sm/D_states_d__0[3]
    SLICE_X51Y81         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.432   104.836    sm/clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X51Y81         FDRE (Setup_fdre_C_D)        0.029   105.088    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        105.088    
                         arrival time                         -31.242    
  -------------------------------------------------------------------
                         slack                                 73.846    

Slack (MET) :             73.900ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.106ns  (logic 4.051ns (15.517%)  route 22.055ns (84.482%))
  Logic Levels:           23  (LUT5=6 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=91, routed)          4.295     9.947    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.071 f  sm/ram_reg_i_125/O
                         net (fo=2, routed)           0.804    10.874    sm/ram_reg_i_125_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.998 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.998    sm/ram_reg_i_128_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    11.215 r  sm/ram_reg_i_99/O
                         net (fo=32, routed)          2.826    14.041    L_reg/M_sm_ra2[0]
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.299    14.340 r  L_reg/ram_reg_i_93/O
                         net (fo=7, routed)           0.762    15.102    sm/M_sm_rd2[1]
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    15.226 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          3.017    18.243    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.118    18.361 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.485    18.846    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.326    19.172 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.681    19.853    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.977 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.682    20.659    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y64         LUT5 (Prop_lut5_I0_O)        0.117    20.776 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           1.025    21.801    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.348    22.149 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.298    22.446    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.570 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.575    23.146    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.270 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.416    23.686    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.810 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.420    24.229    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.353 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.825    25.178    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    25.302 f  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.562    25.864    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.988 f  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.310    26.298    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.422 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.801    27.223    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    27.347 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.581    27.928    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.052 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.174    28.226    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.350 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          0.979    29.329    sm/M_alum_out[0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124    29.453 f  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.466    29.919    sm/D_states_q[3]_i_13_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124    30.043 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           1.073    31.116    sm/D_states_q[3]_i_3_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    31.240 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000    31.240    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.432   104.836    sm/clk_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X52Y81         FDRE (Setup_fdre_C_D)        0.081   105.140    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        105.140    
                         arrival time                         -31.240    
  -------------------------------------------------------------------
                         slack                                 73.900    

Slack (MET) :             73.993ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.964ns  (logic 4.051ns (15.602%)  route 21.913ns (84.397%))
  Logic Levels:           23  (LUT5=6 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=91, routed)          4.295     9.947    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.071 f  sm/ram_reg_i_125/O
                         net (fo=2, routed)           0.804    10.874    sm/ram_reg_i_125_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.998 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.998    sm/ram_reg_i_128_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    11.215 r  sm/ram_reg_i_99/O
                         net (fo=32, routed)          2.826    14.041    L_reg/M_sm_ra2[0]
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.299    14.340 r  L_reg/ram_reg_i_93/O
                         net (fo=7, routed)           0.762    15.102    sm/M_sm_rd2[1]
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    15.226 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          3.017    18.243    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.118    18.361 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.485    18.846    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.326    19.172 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.681    19.853    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.977 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.682    20.659    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y64         LUT5 (Prop_lut5_I0_O)        0.117    20.776 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           1.025    21.801    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.348    22.149 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.298    22.446    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.570 r  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.575    23.146    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.270 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.416    23.686    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.810 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.420    24.229    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.353 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.825    25.178    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    25.302 r  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.562    25.864    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.988 r  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.310    26.298    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.422 r  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.801    27.223    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    27.347 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.581    27.928    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.052 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.174    28.226    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.350 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          1.286    29.636    sm/M_alum_out[0]
    SLICE_X51Y82         LUT6 (Prop_lut6_I3_O)        0.124    29.760 r  sm/D_states_q[0]_i_12/O
                         net (fo=1, routed)           0.479    30.239    sm/D_states_q[0]_i_12_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    30.363 f  sm/D_states_q[0]_i_3/O
                         net (fo=4, routed)           0.611    30.974    sm/D_states_q[0]_i_3_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I3_O)        0.124    31.098 r  sm/D_states_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    31.098    sm/D_states_q[0]_rep__1_i_1_n_0
    SLICE_X49Y82         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.433   104.837    sm/clk_IBUF_BUFG
    SLICE_X49Y82         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X49Y82         FDSE (Setup_fdse_C_D)        0.031   105.091    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        105.091    
                         arrival time                         -31.098    
  -------------------------------------------------------------------
                         slack                                 73.993    

Slack (MET) :             74.001ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.955ns  (logic 4.051ns (15.608%)  route 21.904ns (84.392%))
  Logic Levels:           23  (LUT5=6 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=91, routed)          4.295     9.947    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.071 f  sm/ram_reg_i_125/O
                         net (fo=2, routed)           0.804    10.874    sm/ram_reg_i_125_n_0
    SLICE_X43Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.998 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.000    10.998    sm/ram_reg_i_128_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    11.215 r  sm/ram_reg_i_99/O
                         net (fo=32, routed)          2.826    14.041    L_reg/M_sm_ra2[0]
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.299    14.340 r  L_reg/ram_reg_i_93/O
                         net (fo=7, routed)           0.762    15.102    sm/M_sm_rd2[1]
    SLICE_X51Y71         LUT5 (Prop_lut5_I4_O)        0.124    15.226 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          3.017    18.243    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.118    18.361 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.485    18.846    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.326    19.172 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.681    19.853    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124    19.977 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.682    20.659    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X54Y64         LUT5 (Prop_lut5_I0_O)        0.117    20.776 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           1.025    21.801    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I0_O)        0.348    22.149 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.298    22.446    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.570 f  sm/D_registers_q[7][0]_i_122/O
                         net (fo=1, routed)           0.575    23.146    sm/D_registers_q[7][0]_i_122_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.270 f  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.416    23.686    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.124    23.810 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.420    24.229    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    24.353 f  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.825    25.178    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I2_O)        0.124    25.302 f  sm/D_registers_q[7][0]_i_100/O
                         net (fo=1, routed)           0.562    25.864    sm/D_registers_q[7][0]_i_100_n_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.988 f  sm/D_registers_q[7][0]_i_72/O
                         net (fo=2, routed)           0.310    26.298    sm/D_registers_q[7][0]_i_72_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I2_O)        0.124    26.422 f  sm/D_registers_q[7][0]_i_41/O
                         net (fo=1, routed)           0.801    27.223    sm/D_registers_q[7][0]_i_41_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    27.347 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.581    27.928    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.052 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=2, routed)           0.174    28.226    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.350 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=19, routed)          0.979    29.329    sm/M_alum_out[0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124    29.453 f  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.466    29.919    sm/D_states_q[3]_i_13_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I5_O)        0.124    30.043 r  sm/D_states_q[3]_i_3/O
                         net (fo=4, routed)           0.922    30.965    sm/D_states_q[3]_i_3_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I1_O)        0.124    31.089 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    31.089    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X51Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.432   104.836    sm/clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X51Y81         FDRE (Setup_fdre_C_D)        0.031   105.090    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        105.090    
                         arrival time                         -31.089    
  -------------------------------------------------------------------
                         slack                                 74.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.842    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.817     2.007    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X34Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.842    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.817     2.007    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X34Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.842    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.817     2.007    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X34Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.842    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.817     2.007    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X34Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.845    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.817     2.007    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X34Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.763    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.845    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.817     2.007    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X34Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.763    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.845    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.817     2.007    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X34Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.763    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.551     1.495    sr1/clk_IBUF_BUFG
    SLICE_X35Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.845    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.817     2.007    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X34Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.763    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.244%)  route 0.283ns (66.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.922    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.820     2.010    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X38Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.244%)  route 0.283ns (66.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.922    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.820     2.010    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y81         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.512    
    SLICE_X38Y81         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.822    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y67   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y61   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y64   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y63   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y63   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y66   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y67   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X34Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.951ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.369ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 1.078ns (17.405%)  route 5.116ns (82.595%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDSE (Prop_fdse_C_Q)         0.419     5.551 r  sm/D_states_q_reg[1]/Q
                         net (fo=276, routed)         3.619     9.170    sm/D_states_q[1]
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.327     9.497 r  sm/D_debug_dff_q[4]_i_4/O
                         net (fo=13, routed)          0.963    10.460    sm/D_debug_dff_q[4]_i_4_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.332    10.792 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.533    11.326    fifo_reset_cond/AS[0]
    SLICE_X37Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X37Y82         FDPE (Recov_fdpe_C_PRE)     -0.359   104.695    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 93.369    

Slack (MET) :             93.369ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 1.078ns (17.405%)  route 5.116ns (82.595%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDSE (Prop_fdse_C_Q)         0.419     5.551 r  sm/D_states_q_reg[1]/Q
                         net (fo=276, routed)         3.619     9.170    sm/D_states_q[1]
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.327     9.497 r  sm/D_debug_dff_q[4]_i_4/O
                         net (fo=13, routed)          0.963    10.460    sm/D_debug_dff_q[4]_i_4_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.332    10.792 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.533    11.326    fifo_reset_cond/AS[0]
    SLICE_X37Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X37Y82         FDPE (Recov_fdpe_C_PRE)     -0.359   104.695    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 93.369    

Slack (MET) :             93.369ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 1.078ns (17.405%)  route 5.116ns (82.595%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDSE (Prop_fdse_C_Q)         0.419     5.551 r  sm/D_states_q_reg[1]/Q
                         net (fo=276, routed)         3.619     9.170    sm/D_states_q[1]
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.327     9.497 r  sm/D_debug_dff_q[4]_i_4/O
                         net (fo=13, routed)          0.963    10.460    sm/D_debug_dff_q[4]_i_4_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.332    10.792 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.533    11.326    fifo_reset_cond/AS[0]
    SLICE_X37Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X37Y82         FDPE (Recov_fdpe_C_PRE)     -0.359   104.695    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 93.369    

Slack (MET) :             93.369ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 1.078ns (17.405%)  route 5.116ns (82.595%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X51Y81         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDSE (Prop_fdse_C_Q)         0.419     5.551 r  sm/D_states_q_reg[1]/Q
                         net (fo=276, routed)         3.619     9.170    sm/D_states_q[1]
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.327     9.497 r  sm/D_debug_dff_q[4]_i_4/O
                         net (fo=13, routed)          0.963    10.460    sm/D_debug_dff_q[4]_i_4_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.332    10.792 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.533    11.326    fifo_reset_cond/AS[0]
    SLICE_X37Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.427   104.831    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X37Y82         FDPE (Recov_fdpe_C_PRE)     -0.359   104.695    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.695    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 93.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.007%)  route 0.699ns (78.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.141     1.644 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=120, routed)         0.524     2.168    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.213 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.175     2.388    fifo_reset_cond/AS[0]
    SLICE_X37Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X37Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.437    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.007%)  route 0.699ns (78.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.141     1.644 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=120, routed)         0.524     2.168    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.213 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.175     2.388    fifo_reset_cond/AS[0]
    SLICE_X37Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X37Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.437    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.007%)  route 0.699ns (78.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.141     1.644 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=120, routed)         0.524     2.168    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.213 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.175     2.388    fifo_reset_cond/AS[0]
    SLICE_X37Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X37Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.437    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.007%)  route 0.699ns (78.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.559     1.503    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.141     1.644 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=120, routed)         0.524     2.168    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.213 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.175     2.388    fifo_reset_cond/AS[0]
    SLICE_X37Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X37Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.532    
    SLICE_X37Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.437    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.951    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.984ns  (logic 11.878ns (32.117%)  route 25.106ns (67.883%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.549     7.139    L_reg/M_sm_pac[13]
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.146     7.285 f  L_reg/L_5827886e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.973     8.259    L_reg/L_5827886e_remainder0_carry_i_23_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I2_O)        0.328     8.587 f  L_reg/L_5827886e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.701     9.288    L_reg/L_5827886e_remainder0_carry_i_12_n_0
    SLICE_X50Y58         LUT3 (Prop_lut3_I0_O)        0.148     9.436 f  L_reg/L_5827886e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.270    L_reg/L_5827886e_remainder0_carry_i_20_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.354    10.624 r  L_reg/L_5827886e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.774    11.398    L_reg/L_5827886e_remainder0_carry_i_10_n_0
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.328    11.726 r  L_reg/L_5827886e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.726    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.276 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.276    aseg_driver/decimal_renderer/L_5827886e_remainder0_carry_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.390    aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.724 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.664    13.387    L_reg/L_5827886e_remainder0[9]
    SLICE_X50Y57         LUT5 (Prop_lut5_I1_O)        0.303    13.690 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.094    14.784    L_reg/i__carry__1_i_10_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I0_O)        0.124    14.908 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.838    15.747    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.871 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.844    16.714    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.152    16.866 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.581    L_reg/i__carry_i_20__0_n_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I1_O)        0.374    17.955 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.199    19.155    L_reg/i__carry_i_11_n_0
    SLICE_X47Y55         LUT2 (Prop_lut2_I1_O)        0.328    19.483 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.604    20.087    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.594 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.594    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.708 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.708    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.042 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.933    21.974    L_reg/L_5827886e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y57         LUT5 (Prop_lut5_I4_O)        0.303    22.277 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.089    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.213 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.073    24.286    L_reg/i__carry_i_14_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.150    24.436 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.591    25.028    L_reg/i__carry_i_25_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.326    25.354 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.718    26.071    L_reg/i__carry_i_20_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.195 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.657    26.852    L_reg/i__carry_i_13_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.152    27.004 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.362    27.366    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.332    27.698 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.698    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.248 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.248    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.362    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.584 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.442    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y57         LUT6 (Prop_lut6_I1_O)        0.299    29.741 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    30.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.863 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.144    32.007    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.131 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.865    32.996    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    33.120 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.326    34.446    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y51         LUT4 (Prop_lut4_I3_O)        0.124    34.570 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.980    38.550    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    42.118 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.118    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.791ns  (logic 12.116ns (32.931%)  route 24.676ns (67.069%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.549     7.139    L_reg/M_sm_pac[13]
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.146     7.285 f  L_reg/L_5827886e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.973     8.259    L_reg/L_5827886e_remainder0_carry_i_23_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I2_O)        0.328     8.587 f  L_reg/L_5827886e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.701     9.288    L_reg/L_5827886e_remainder0_carry_i_12_n_0
    SLICE_X50Y58         LUT3 (Prop_lut3_I0_O)        0.148     9.436 f  L_reg/L_5827886e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.270    L_reg/L_5827886e_remainder0_carry_i_20_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.354    10.624 r  L_reg/L_5827886e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.774    11.398    L_reg/L_5827886e_remainder0_carry_i_10_n_0
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.328    11.726 r  L_reg/L_5827886e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.726    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.276 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.276    aseg_driver/decimal_renderer/L_5827886e_remainder0_carry_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.390    aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.724 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.664    13.387    L_reg/L_5827886e_remainder0[9]
    SLICE_X50Y57         LUT5 (Prop_lut5_I1_O)        0.303    13.690 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.094    14.784    L_reg/i__carry__1_i_10_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I0_O)        0.124    14.908 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.838    15.747    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.871 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.844    16.714    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.152    16.866 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.581    L_reg/i__carry_i_20__0_n_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I1_O)        0.374    17.955 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.199    19.155    L_reg/i__carry_i_11_n_0
    SLICE_X47Y55         LUT2 (Prop_lut2_I1_O)        0.328    19.483 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.604    20.087    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.594 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.594    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.708 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.708    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.042 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.933    21.974    L_reg/L_5827886e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y57         LUT5 (Prop_lut5_I4_O)        0.303    22.277 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.089    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.213 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.073    24.286    L_reg/i__carry_i_14_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.150    24.436 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.591    25.028    L_reg/i__carry_i_25_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.326    25.354 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.718    26.071    L_reg/i__carry_i_20_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.195 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.657    26.852    L_reg/i__carry_i_13_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.152    27.004 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.362    27.366    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.332    27.698 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.698    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.248 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.248    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.362    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.584 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.442    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y57         LUT6 (Prop_lut6_I1_O)        0.299    29.741 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    30.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.863 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.144    32.007    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.131 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.865    32.996    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    33.120 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.326    34.446    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y51         LUT4 (Prop_lut4_I3_O)        0.152    34.598 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.550    38.148    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.925 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.925    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.608ns  (logic 11.883ns (32.461%)  route 24.724ns (67.539%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.549     7.139    L_reg/M_sm_pac[13]
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.146     7.285 f  L_reg/L_5827886e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.973     8.259    L_reg/L_5827886e_remainder0_carry_i_23_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I2_O)        0.328     8.587 f  L_reg/L_5827886e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.701     9.288    L_reg/L_5827886e_remainder0_carry_i_12_n_0
    SLICE_X50Y58         LUT3 (Prop_lut3_I0_O)        0.148     9.436 f  L_reg/L_5827886e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.270    L_reg/L_5827886e_remainder0_carry_i_20_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.354    10.624 r  L_reg/L_5827886e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.774    11.398    L_reg/L_5827886e_remainder0_carry_i_10_n_0
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.328    11.726 r  L_reg/L_5827886e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.726    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.276 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.276    aseg_driver/decimal_renderer/L_5827886e_remainder0_carry_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.390    aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.724 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.664    13.387    L_reg/L_5827886e_remainder0[9]
    SLICE_X50Y57         LUT5 (Prop_lut5_I1_O)        0.303    13.690 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.094    14.784    L_reg/i__carry__1_i_10_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I0_O)        0.124    14.908 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.838    15.747    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.871 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.844    16.714    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.152    16.866 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.581    L_reg/i__carry_i_20__0_n_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I1_O)        0.374    17.955 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.199    19.155    L_reg/i__carry_i_11_n_0
    SLICE_X47Y55         LUT2 (Prop_lut2_I1_O)        0.328    19.483 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.604    20.087    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.594 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.594    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.708 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.708    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.042 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.933    21.974    L_reg/L_5827886e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y57         LUT5 (Prop_lut5_I4_O)        0.303    22.277 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.089    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.213 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.073    24.286    L_reg/i__carry_i_14_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.150    24.436 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.591    25.028    L_reg/i__carry_i_25_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.326    25.354 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.718    26.071    L_reg/i__carry_i_20_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.195 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.657    26.852    L_reg/i__carry_i_13_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.152    27.004 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.362    27.366    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.332    27.698 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.698    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.248 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.248    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.362    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.584 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.442    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y57         LUT6 (Prop_lut6_I1_O)        0.299    29.741 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    30.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.863 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.144    32.007    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.131 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.865    32.996    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    33.120 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.109    34.229    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    34.353 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.816    38.168    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.742 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.742    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.960ns  (logic 11.824ns (32.879%)  route 24.137ns (67.121%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.363     6.956    L_reg/M_sm_pbc[9]
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.124     7.080 r  L_reg/L_5827886e_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.958     8.037    L_reg/L_5827886e_remainder0_carry_i_21__0_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.161 f  L_reg/L_5827886e_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.043     9.204    L_reg/L_5827886e_remainder0_carry_i_18__0_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.152     9.356 f  L_reg/L_5827886e_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.025    L_reg/L_5827886e_remainder0_carry_i_20__0_n_0
    SLICE_X45Y62         LUT5 (Prop_lut5_I4_O)        0.360    10.385 r  L_reg/L_5827886e_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.256    L_reg/L_5827886e_remainder0_carry_i_10__0_n_0
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.326    11.582 r  L_reg/L_5827886e_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.582    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.132 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.132    bseg_driver/decimal_renderer/L_5827886e_remainder0_carry_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.445 f  bseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.817    13.262    L_reg/L_5827886e_remainder0_1[7]
    SLICE_X44Y65         LUT5 (Prop_lut5_I2_O)        0.306    13.568 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.966    14.534    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    14.658 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.818    15.476    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.600 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.281    16.881    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.152    17.033 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.883    17.916    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.354    18.270 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.094    19.363    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.326    19.689 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.021    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X41Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.528 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.528    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.642    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.976 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.965    21.942    L_reg/L_5827886e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.303    22.245 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.678    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y64         LUT5 (Prop_lut5_I0_O)        0.124    22.802 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.370    24.172    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    24.296 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.663    24.959    L_reg/i__carry_i_13__1_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I1_O)        0.150    25.109 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.001    26.109    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.326    26.435 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.829    27.264    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.146    27.410 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.635    28.045    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I0_O)        0.328    28.373 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.373    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.923 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.923    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.037    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.151 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.151    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.373 f  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.207    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.299    30.506 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    31.097    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I1_O)        0.124    31.221 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.347    31.568    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.124    31.692 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.021    32.713    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    32.837 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.138    33.974    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y61         LUT4 (Prop_lut4_I0_O)        0.152    34.126 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.218    37.344    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.097 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.097    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.876ns  (logic 11.779ns (32.832%)  route 24.097ns (67.168%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.363     6.956    L_reg/M_sm_pbc[9]
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.124     7.080 r  L_reg/L_5827886e_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.958     8.037    L_reg/L_5827886e_remainder0_carry_i_21__0_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.161 f  L_reg/L_5827886e_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.043     9.204    L_reg/L_5827886e_remainder0_carry_i_18__0_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.152     9.356 f  L_reg/L_5827886e_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.025    L_reg/L_5827886e_remainder0_carry_i_20__0_n_0
    SLICE_X45Y62         LUT5 (Prop_lut5_I4_O)        0.360    10.385 r  L_reg/L_5827886e_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.256    L_reg/L_5827886e_remainder0_carry_i_10__0_n_0
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.326    11.582 r  L_reg/L_5827886e_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.582    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.132 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.132    bseg_driver/decimal_renderer/L_5827886e_remainder0_carry_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.445 f  bseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.817    13.262    L_reg/L_5827886e_remainder0_1[7]
    SLICE_X44Y65         LUT5 (Prop_lut5_I2_O)        0.306    13.568 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.966    14.534    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    14.658 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.818    15.476    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.600 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.281    16.881    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.152    17.033 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.883    17.916    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.354    18.270 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.094    19.363    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.326    19.689 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.021    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X41Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.528 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.528    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.642    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.976 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.965    21.942    L_reg/L_5827886e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.303    22.245 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.678    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y64         LUT5 (Prop_lut5_I0_O)        0.124    22.802 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.370    24.172    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    24.296 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.663    24.959    L_reg/i__carry_i_13__1_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I1_O)        0.150    25.109 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.001    26.109    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.326    26.435 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.829    27.264    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.146    27.410 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.635    28.045    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I0_O)        0.328    28.373 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.373    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.923 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.923    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.037    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.151 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.151    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.373 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.207    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.299    30.506 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    31.097    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I1_O)        0.124    31.221 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.347    31.568    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.124    31.692 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.021    32.713    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    32.837 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.136    33.972    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.152    34.124 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.180    37.304    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.013 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.013    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.742ns  (logic 11.586ns (32.414%)  route 24.157ns (67.586%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.363     6.956    L_reg/M_sm_pbc[9]
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.124     7.080 r  L_reg/L_5827886e_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.958     8.037    L_reg/L_5827886e_remainder0_carry_i_21__0_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.161 f  L_reg/L_5827886e_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.043     9.204    L_reg/L_5827886e_remainder0_carry_i_18__0_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.152     9.356 f  L_reg/L_5827886e_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.025    L_reg/L_5827886e_remainder0_carry_i_20__0_n_0
    SLICE_X45Y62         LUT5 (Prop_lut5_I4_O)        0.360    10.385 r  L_reg/L_5827886e_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.256    L_reg/L_5827886e_remainder0_carry_i_10__0_n_0
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.326    11.582 r  L_reg/L_5827886e_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.582    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.132 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.132    bseg_driver/decimal_renderer/L_5827886e_remainder0_carry_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.445 f  bseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.817    13.262    L_reg/L_5827886e_remainder0_1[7]
    SLICE_X44Y65         LUT5 (Prop_lut5_I2_O)        0.306    13.568 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.966    14.534    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    14.658 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.818    15.476    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.600 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.281    16.881    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.152    17.033 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.883    17.916    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.354    18.270 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.094    19.363    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.326    19.689 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.021    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X41Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.528 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.528    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.642    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.976 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.965    21.942    L_reg/L_5827886e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.303    22.245 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.678    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y64         LUT5 (Prop_lut5_I0_O)        0.124    22.802 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.370    24.172    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    24.296 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.663    24.959    L_reg/i__carry_i_13__1_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I1_O)        0.150    25.109 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.001    26.109    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.326    26.435 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.829    27.264    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.146    27.410 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.635    28.045    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I0_O)        0.328    28.373 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.373    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.923 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.923    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.037    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.151 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.151    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.373 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.207    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.299    30.506 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    31.097    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I1_O)        0.124    31.221 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.347    31.568    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.124    31.692 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.021    32.713    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    32.837 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.136    33.972    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y61         LUT4 (Prop_lut4_I0_O)        0.124    34.096 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.239    37.336    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.879 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.879    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.720ns  (logic 12.082ns (33.825%)  route 23.638ns (66.175%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.549     7.139    L_reg/M_sm_pac[13]
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.146     7.285 f  L_reg/L_5827886e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.973     8.259    L_reg/L_5827886e_remainder0_carry_i_23_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I2_O)        0.328     8.587 f  L_reg/L_5827886e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.701     9.288    L_reg/L_5827886e_remainder0_carry_i_12_n_0
    SLICE_X50Y58         LUT3 (Prop_lut3_I0_O)        0.148     9.436 f  L_reg/L_5827886e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.270    L_reg/L_5827886e_remainder0_carry_i_20_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.354    10.624 r  L_reg/L_5827886e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.774    11.398    L_reg/L_5827886e_remainder0_carry_i_10_n_0
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.328    11.726 r  L_reg/L_5827886e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.726    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.276 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.276    aseg_driver/decimal_renderer/L_5827886e_remainder0_carry_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.390    aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.724 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.664    13.387    L_reg/L_5827886e_remainder0[9]
    SLICE_X50Y57         LUT5 (Prop_lut5_I1_O)        0.303    13.690 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.094    14.784    L_reg/i__carry__1_i_10_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I0_O)        0.124    14.908 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.838    15.747    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.871 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.844    16.714    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.152    16.866 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.581    L_reg/i__carry_i_20__0_n_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I1_O)        0.374    17.955 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.199    19.155    L_reg/i__carry_i_11_n_0
    SLICE_X47Y55         LUT2 (Prop_lut2_I1_O)        0.328    19.483 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.604    20.087    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.594 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.594    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.708 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.708    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.042 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.933    21.974    L_reg/L_5827886e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y57         LUT5 (Prop_lut5_I4_O)        0.303    22.277 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.089    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.213 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.073    24.286    L_reg/i__carry_i_14_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.150    24.436 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.591    25.028    L_reg/i__carry_i_25_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.326    25.354 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.718    26.071    L_reg/i__carry_i_20_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.195 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.657    26.852    L_reg/i__carry_i_13_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.152    27.004 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.362    27.366    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.332    27.698 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.698    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.248 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.248    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.362    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.584 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.442    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y57         LUT6 (Prop_lut6_I1_O)        0.299    29.741 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    30.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.863 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.144    32.007    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.131 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.865    32.996    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    33.120 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.319    34.439    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y51         LUT4 (Prop_lut4_I2_O)        0.152    34.591 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.519    37.110    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.744    40.854 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.854    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.583ns  (logic 11.587ns (32.563%)  route 23.996ns (67.437%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.363     6.956    L_reg/M_sm_pbc[9]
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.124     7.080 r  L_reg/L_5827886e_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.958     8.037    L_reg/L_5827886e_remainder0_carry_i_21__0_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.161 f  L_reg/L_5827886e_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.043     9.204    L_reg/L_5827886e_remainder0_carry_i_18__0_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.152     9.356 f  L_reg/L_5827886e_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.025    L_reg/L_5827886e_remainder0_carry_i_20__0_n_0
    SLICE_X45Y62         LUT5 (Prop_lut5_I4_O)        0.360    10.385 r  L_reg/L_5827886e_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    11.256    L_reg/L_5827886e_remainder0_carry_i_10__0_n_0
    SLICE_X44Y62         LUT4 (Prop_lut4_I1_O)        0.326    11.582 r  L_reg/L_5827886e_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.582    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.132 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.132    bseg_driver/decimal_renderer/L_5827886e_remainder0_carry_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.445 f  bseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.817    13.262    L_reg/L_5827886e_remainder0_1[7]
    SLICE_X44Y65         LUT5 (Prop_lut5_I2_O)        0.306    13.568 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.966    14.534    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X43Y65         LUT4 (Prop_lut4_I0_O)        0.124    14.658 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.818    15.476    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I0_O)        0.124    15.600 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.281    16.881    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.152    17.033 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.883    17.916    L_reg/i__carry_i_20__2_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I1_O)        0.354    18.270 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.094    19.363    L_reg/i__carry_i_11__1_n_0
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.326    19.689 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    20.021    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X41Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.528 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.528    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.642    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.976 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.965    21.942    L_reg/L_5827886e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.303    22.245 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.678    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X40Y64         LUT5 (Prop_lut5_I0_O)        0.124    22.802 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.370    24.172    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.124    24.296 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.663    24.959    L_reg/i__carry_i_13__1_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I1_O)        0.150    25.109 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.001    26.109    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I5_O)        0.326    26.435 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.829    27.264    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y62         LUT3 (Prop_lut3_I1_O)        0.146    27.410 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.635    28.045    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X39Y62         LUT5 (Prop_lut5_I0_O)        0.328    28.373 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.373    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.923 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.923    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.037 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.037    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.151 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.151    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.373 r  bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    30.207    bseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.299    30.506 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.591    31.097    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I1_O)        0.124    31.221 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.347    31.568    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I2_O)        0.124    31.692 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           1.021    32.713    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    32.837 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.971    33.807    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y61         LUT4 (Prop_lut4_I0_O)        0.124    33.931 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.244    37.175    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.720 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.720    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.340ns  (logic 12.071ns (34.156%)  route 23.269ns (65.844%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.549     7.139    L_reg/M_sm_pac[13]
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.146     7.285 f  L_reg/L_5827886e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.973     8.259    L_reg/L_5827886e_remainder0_carry_i_23_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I2_O)        0.328     8.587 f  L_reg/L_5827886e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.701     9.288    L_reg/L_5827886e_remainder0_carry_i_12_n_0
    SLICE_X50Y58         LUT3 (Prop_lut3_I0_O)        0.148     9.436 f  L_reg/L_5827886e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.270    L_reg/L_5827886e_remainder0_carry_i_20_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.354    10.624 r  L_reg/L_5827886e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.774    11.398    L_reg/L_5827886e_remainder0_carry_i_10_n_0
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.328    11.726 r  L_reg/L_5827886e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.726    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.276 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.276    aseg_driver/decimal_renderer/L_5827886e_remainder0_carry_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.390    aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.724 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.664    13.387    L_reg/L_5827886e_remainder0[9]
    SLICE_X50Y57         LUT5 (Prop_lut5_I1_O)        0.303    13.690 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.094    14.784    L_reg/i__carry__1_i_10_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I0_O)        0.124    14.908 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.838    15.747    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.871 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.844    16.714    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.152    16.866 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.581    L_reg/i__carry_i_20__0_n_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I1_O)        0.374    17.955 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.199    19.155    L_reg/i__carry_i_11_n_0
    SLICE_X47Y55         LUT2 (Prop_lut2_I1_O)        0.328    19.483 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.604    20.087    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.594 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.594    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.708 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.708    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.042 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.933    21.974    L_reg/L_5827886e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y57         LUT5 (Prop_lut5_I4_O)        0.303    22.277 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.089    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.213 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.073    24.286    L_reg/i__carry_i_14_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.150    24.436 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.591    25.028    L_reg/i__carry_i_25_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.326    25.354 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.718    26.071    L_reg/i__carry_i_20_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.195 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.657    26.852    L_reg/i__carry_i_13_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.152    27.004 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.362    27.366    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.332    27.698 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.698    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.248 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.248    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.362    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.584 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.442    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y57         LUT6 (Prop_lut6_I1_O)        0.299    29.741 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    30.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.863 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.136    31.999    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I2_O)        0.124    32.123 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.655    32.778    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    32.902 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.143    34.045    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y51         LUT4 (Prop_lut4_I0_O)        0.153    34.198 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.545    36.742    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    40.474 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.474    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.295ns  (logic 11.833ns (33.526%)  route 23.462ns (66.474%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.549     7.139    L_reg/M_sm_pac[13]
    SLICE_X50Y59         LUT2 (Prop_lut2_I1_O)        0.146     7.285 f  L_reg/L_5827886e_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.973     8.259    L_reg/L_5827886e_remainder0_carry_i_23_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I2_O)        0.328     8.587 f  L_reg/L_5827886e_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.701     9.288    L_reg/L_5827886e_remainder0_carry_i_12_n_0
    SLICE_X50Y58         LUT3 (Prop_lut3_I0_O)        0.148     9.436 f  L_reg/L_5827886e_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.270    L_reg/L_5827886e_remainder0_carry_i_20_n_0
    SLICE_X50Y57         LUT5 (Prop_lut5_I4_O)        0.354    10.624 r  L_reg/L_5827886e_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.774    11.398    L_reg/L_5827886e_remainder0_carry_i_10_n_0
    SLICE_X51Y56         LUT4 (Prop_lut4_I1_O)        0.328    11.726 r  L_reg/L_5827886e_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.726    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.276 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.276    aseg_driver/decimal_renderer/L_5827886e_remainder0_carry_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.390 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.390    aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.724 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.664    13.387    L_reg/L_5827886e_remainder0[9]
    SLICE_X50Y57         LUT5 (Prop_lut5_I1_O)        0.303    13.690 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.094    14.784    L_reg/i__carry__1_i_10_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I0_O)        0.124    14.908 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.838    15.747    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.871 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.844    16.714    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I2_O)        0.152    16.866 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.715    17.581    L_reg/i__carry_i_20__0_n_0
    SLICE_X50Y55         LUT3 (Prop_lut3_I1_O)        0.374    17.955 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.199    19.155    L_reg/i__carry_i_11_n_0
    SLICE_X47Y55         LUT2 (Prop_lut2_I1_O)        0.328    19.483 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.604    20.087    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.594 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.594    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.708 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.708    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.042 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.933    21.974    L_reg/L_5827886e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y57         LUT5 (Prop_lut5_I4_O)        0.303    22.277 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.811    23.089    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.213 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.073    24.286    L_reg/i__carry_i_14_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I0_O)        0.150    24.436 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.591    25.028    L_reg/i__carry_i_25_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.326    25.354 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.718    26.071    L_reg/i__carry_i_20_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.124    26.195 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.657    26.852    L_reg/i__carry_i_13_n_0
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.152    27.004 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.362    27.366    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.332    27.698 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.698    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.248 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.248    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.362 r  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.362    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.584 f  aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.442    aseg_driver/decimal_renderer/L_5827886e_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X45Y57         LUT6 (Prop_lut6_I1_O)        0.299    29.741 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.998    30.739    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.863 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.144    32.007    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.124    32.131 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.865    32.996    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    33.120 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.319    34.439    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y51         LUT4 (Prop_lut4_I3_O)        0.124    34.563 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.343    36.906    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    40.429 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.429    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.383ns (75.335%)  route 0.453ns (24.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.591     1.535    display/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.453     2.129    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.370 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.370    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.373ns (74.630%)  route 0.467ns (25.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.591     1.535    display/clk_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.467     2.142    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.374 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.374    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.350ns (68.132%)  route 0.631ns (31.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.631     2.279    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.488 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.488    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1633435494[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.466ns (73.452%)  route 0.530ns (26.548%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.592     1.536    forLoop_idx_0_1633435494[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_1633435494[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1633435494[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.753    forLoop_idx_0_1633435494[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X60Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  forLoop_idx_0_1633435494[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.850    forLoop_idx_0_1633435494[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.895 r  forLoop_idx_0_1633435494[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.402     2.296    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.531 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.531    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_198202008[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.481ns (73.904%)  route 0.523ns (26.097%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.587     1.531    forLoop_idx_0_198202008[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  forLoop_idx_0_198202008[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  forLoop_idx_0_198202008[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.061     1.756    forLoop_idx_0_198202008[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X65Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  forLoop_idx_0_198202008[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.853    forLoop_idx_0_198202008[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X65Y67         LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  forLoop_idx_0_198202008[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=10, routed)          0.410     2.308    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.534 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.534    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_198202008[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.454ns (70.778%)  route 0.600ns (29.222%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.587     1.531    forLoop_idx_0_198202008[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  forLoop_idx_0_198202008[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  forLoop_idx_0_198202008[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.751    forLoop_idx_0_198202008[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  forLoop_idx_0_198202008[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.856    forLoop_idx_0_198202008[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.045     1.901 r  forLoop_idx_0_198202008[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=11, routed)          0.462     2.362    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.585 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.585    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1633435494[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.483ns (71.624%)  route 0.588ns (28.376%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.592     1.536    forLoop_idx_0_1633435494[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1633435494[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1633435494[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.106     1.806    forLoop_idx_0_1633435494[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  forLoop_idx_0_1633435494[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.903    forLoop_idx_0_1633435494[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.948 r  forLoop_idx_0_1633435494[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.429     2.377    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.607 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.607    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_198202008[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.457ns (68.319%)  route 0.675ns (31.681%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.580     1.524    forLoop_idx_0_198202008[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  forLoop_idx_0_198202008[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  forLoop_idx_0_198202008[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.744    forLoop_idx_0_198202008[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  forLoop_idx_0_198202008[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.849    forLoop_idx_0_198202008[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y75         LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  forLoop_idx_0_198202008[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=32, routed)          0.537     2.430    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.656 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.656    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.431ns (65.756%)  route 0.745ns (34.244%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=13, routed)          0.193     1.842    display/D_pixel_idx_q_reg_n_0_[7]
    SLICE_X57Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.887 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.439    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.683 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.683    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.475ns (66.422%)  route 0.745ns (33.578%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=13, routed)          0.265     1.914    display/D_pixel_idx_q_reg_n_0_[7]
    SLICE_X57Y61         LUT2 (Prop_lut2_I0_O)        0.044     1.958 r  display/mataddr_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.480     2.438    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.290     3.728 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.728    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_198202008[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.508ns  (logic 1.502ns (27.273%)  route 4.006ns (72.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           4.006     5.508    forLoop_idx_0_198202008[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y75         FDRE                                         r  forLoop_idx_0_198202008[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.491     4.895    forLoop_idx_0_198202008[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  forLoop_idx_0_198202008[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_198202008[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.355ns  (logic 1.490ns (27.818%)  route 3.865ns (72.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.865     5.355    forLoop_idx_0_198202008[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y76         FDRE                                         r  forLoop_idx_0_198202008[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.493     4.897    forLoop_idx_0_198202008[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  forLoop_idx_0_198202008[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_198202008[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.175ns  (logic 1.488ns (28.745%)  route 3.687ns (71.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.687     5.175    forLoop_idx_0_198202008[3].cond_butt_dirs/sync/D[0]
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_198202008[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.504     4.908    forLoop_idx_0_198202008[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_198202008[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_198202008[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.120ns  (logic 1.500ns (29.296%)  route 3.620ns (70.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.620     5.120    forLoop_idx_0_198202008[1].cond_butt_dirs/sync/D[0]
    SLICE_X62Y68         FDRE                                         r  forLoop_idx_0_198202008[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.499     4.903    forLoop_idx_0_198202008[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  forLoop_idx_0_198202008[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.496ns (43.649%)  route 1.931ns (56.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.931     3.426    reset_cond/AS[0]
    SLICE_X50Y77         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y77         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.496ns (43.649%)  route 1.931ns (56.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.931     3.426    reset_cond/AS[0]
    SLICE_X51Y77         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y77         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.496ns (43.649%)  route 1.931ns (56.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.931     3.426    reset_cond/AS[0]
    SLICE_X51Y77         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y77         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.496ns (43.649%)  route 1.931ns (56.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.931     3.426    reset_cond/AS[0]
    SLICE_X51Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.426ns  (logic 1.496ns (43.649%)  route 1.931ns (56.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.931     3.426    reset_cond/AS[0]
    SLICE_X51Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.215ns  (logic 1.493ns (46.446%)  route 1.722ns (53.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.722     3.215    cond_butt_next_play/sync/D[0]
    SLICE_X62Y71         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.497     4.901    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1633435494[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.230ns (35.711%)  route 0.414ns (64.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.414     0.644    forLoop_idx_0_1633435494[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_1633435494[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.858     2.048    forLoop_idx_0_1633435494[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_1633435494[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1633435494[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.236ns (34.062%)  route 0.457ns (65.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.457     0.693    forLoop_idx_0_1633435494[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1633435494[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.862     2.052    forLoop_idx_0_1633435494[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_1633435494[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.261ns (26.916%)  route 0.709ns (73.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.709     0.970    cond_butt_next_play/sync/D[0]
    SLICE_X62Y71         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.851     2.041    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.263ns (24.105%)  route 0.829ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.829     1.092    reset_cond/AS[0]
    SLICE_X50Y77         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y77         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.263ns (24.105%)  route 0.829ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.829     1.092    reset_cond/AS[0]
    SLICE_X51Y77         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y77         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.263ns (24.105%)  route 0.829ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.829     1.092    reset_cond/AS[0]
    SLICE_X51Y77         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y77         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.263ns (24.105%)  route 0.829ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.829     1.092    reset_cond/AS[0]
    SLICE_X51Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.263ns (24.105%)  route 0.829ns (75.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.829     1.092    reset_cond/AS[0]
    SLICE_X51Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.821     2.011    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_198202008[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.970ns  (logic 0.268ns (13.578%)  route 1.703ns (86.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.703     1.970    forLoop_idx_0_198202008[1].cond_butt_dirs/sync/D[0]
    SLICE_X62Y68         FDRE                                         r  forLoop_idx_0_198202008[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.854     2.044    forLoop_idx_0_198202008[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  forLoop_idx_0_198202008[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_198202008[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.972ns  (logic 0.255ns (12.947%)  route 1.716ns (87.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.716     1.972    forLoop_idx_0_198202008[3].cond_butt_dirs/sync/D[0]
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_198202008[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.858     2.048    forLoop_idx_0_198202008[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_198202008[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





