library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_signed.all;

library unisim;
use unisim.vcomponents.all;

entity FPU_TESTER is
  port (
    clkin  : in  std_logic;
    ledout : out std_logic_vector(1 downto 0);

    		outdata0 : out std_logic_vector(7 downto 0);
		outdata1 : out std_logic_vector(7 downto 0);
		outdata2 : out std_logic_vector(7 downto 0);
		outdata3 : out std_logic_vector(7 downto 0);
		outdata4 : out std_logic_vector(7 downto 0);
		outdata5 : out std_logic_vector(7 downto 0);
		outdata6 : out std_logic_vector(7 downto 0);
		outdata7 : out std_logic_vector(7 downto 0)
    );
end FPU_TESTER;


architecture STRUCTURE of FPU_TESTER is

  component FPU
    port (
      clk  : in  std_logic;
      op   : in  std_logic_vector(3 downto 0);
      A, B : in  std_logic_vector(31 downto 0);
      O    : out std_logic_vector(31 downto 0);
      cmp  : out std_logic_vector(2 downto 0));
  end component;

  component clock
    port (
      clkin       : in  std_logic;
      clkout0     : out std_logic;
      clkout90    : out std_logic;
      clkout180   : out std_logic;
      clkout270   : out std_logic;
      clkout2x    : out std_logic;
      clkout2x180 : out std_logic;
      clkout2x270 : out std_logic;
      locked      : out std_logic);
  end component;

  	component ledextd2
		Port (
		leddata   : in std_logic_vector(31 downto 0);
		leddotdata: in std_logic_vector(7 downto 0);
		outdata0 : out std_logic_vector(7 downto 0);
		outdata1 : out std_logic_vector(7 downto 0);
		outdata2 : out std_logic_vector(7 downto 0);
		outdata3 : out std_logic_vector(7 downto 0);
		outdata4 : out std_logic_vector(7 downto 0);
		outdata5 : out std_logic_vector(7 downto 0);
		outdata6 : out std_logic_vector(7 downto 0);
		outdata7 : out std_logic_vector(7 downto 0)
		);
	end component;
