set_min_delay 10 -rise -fall -fall_through and1 -fall_to clk2 -ignore_clock_latency -probe -reset_path
