

================================================================
== Vitis HLS Report for 'save_variables_locally_Pipeline_VITIS_LOOP_32_5'
================================================================
* Date:           Tue Oct 18 21:15:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_5  |       65|       65|         3|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      42|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      68|    -|
|Register             |        -|     -|     1022|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     1022|     110|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_124_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_118_p2               |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln33_fu_134_p2               |      icmp|   0|  0|   9|           4|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  42|          22|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_empty_137_phi_fu_95_p4  |  14|          3|  512|       1536|
    |ap_sig_allocacmp_i_16              |   9|          2|    7|         14|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |i_fu_64                            |   9|          2|    7|         14|
    |shiftreg8_fu_60                    |   9|          2|  480|        960|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  68|         15| 1009|       2530|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |gmem_addr_read_reg_219            |  512|   0|  512|          0|
    |i_16_reg_206                      |    7|   0|    7|          0|
    |i_16_reg_206_pp0_iter1_reg        |    7|   0|    7|          0|
    |i_fu_64                           |    7|   0|    7|          0|
    |icmp_ln32_reg_211                 |    1|   0|    1|          0|
    |icmp_ln32_reg_211_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln33_reg_215                 |    1|   0|    1|          0|
    |icmp_ln33_reg_215_pp0_iter1_reg   |    1|   0|    1|          0|
    |shiftreg8_fu_60                   |  480|   0|  480|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1022|   0| 1022|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_32_5|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_32_5|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_32_5|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_32_5|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_32_5|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  save_variables_locally_Pipeline_VITIS_LOOP_32_5|  return value|
|m_axi_gmem_AWVALID         |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWREADY         |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWADDR          |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWID            |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWLEN           |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWSIZE          |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWBURST         |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWLOCK          |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWCACHE         |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWPROT          |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWQOS           |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWREGION        |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_AWUSER          |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WVALID          |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WREADY          |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WDATA           |  out|  512|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WSTRB           |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WLAST           |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WID             |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_WUSER           |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARVALID         |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARREADY         |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARADDR          |  out|   64|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARID            |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARLEN           |  out|   32|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARSIZE          |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARBURST         |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARLOCK          |  out|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARCACHE         |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARPROT          |  out|    3|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARQOS           |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARREGION        |  out|    4|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_ARUSER          |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RVALID          |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RREADY          |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RDATA           |   in|  512|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RLAST           |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RID             |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RFIFONUM        |   in|    9|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RUSER           |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_RRESP           |   in|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BVALID          |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BREADY          |  out|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BRESP           |   in|    2|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BID             |   in|    1|       m_axi|                                             gmem|       pointer|
|m_axi_gmem_BUSER           |   in|    1|       m_axi|                                             gmem|       pointer|
|sext_ln32                  |   in|   58|     ap_none|                                        sext_ln32|        scalar|
|conv2d_64_biases_address0  |  out|    6|   ap_memory|                                 conv2d_64_biases|         array|
|conv2d_64_biases_ce0       |  out|    1|   ap_memory|                                 conv2d_64_biases|         array|
|conv2d_64_biases_we0       |  out|    1|   ap_memory|                                 conv2d_64_biases|         array|
|conv2d_64_biases_d0        |  out|   32|   ap_memory|                                 conv2d_64_biases|         array|
+---------------------------+-----+-----+------------+-------------------------------------------------+--------------+

