$date
	Tue Aug 15 19:04:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_test $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module D $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
x!
$end
#1
0$
#3
1#
#5
1!
1"
#6
0#
#9
1#
#10
0"
#12
0#
#15
1#
1"
#18
0#
#20
0"
#21
1#
#24
0#
#25
0!
1"
#27
1#
#30
0#
0"
#33
1#
#35
1!
1"
#36
0#
#39
1#
#40
0"
#41
