# Project_Processor
A 5-stage pipelined processor implemented using Verilog __a CUFE CMP3010 [Computer Architecture] project
