{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542924288042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542924288042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 17:04:47 2018 " "Processing started: Thu Nov 22 17:04:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542924288042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542924288042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542924288042 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542924288478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-Behavior " "Found design unit 1: decod-Behavior" {  } { { "decod.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/decod.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542924288916 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542924288916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542924288916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "machine.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/machine.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542924288918 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542924288918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542924288918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-Behavior " "Found design unit 1: seg7-Behavior" {  } { { "seg7.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/seg7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542924288921 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542924288921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542924288921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8-Behavior " "Found design unit 1: reg8-Behavior" {  } { { "reg8.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/reg8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542924288925 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/reg8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542924288925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542924288925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542924288926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542924288926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1-Behaviour " "Found design unit 1: ALU1-Behaviour" {  } { { "ALU1.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/ALU1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542924288929 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "ALU1.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/ALU1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542924288929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542924288929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542924288952 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst3 " "Primitive \"GND\" of instance \"inst3\" not used" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 440 440 472 472 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1542924288960 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5 " "Primitive \"GND\" of instance \"inst5\" not used" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 408 440 472 440 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1542924288960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst " "Elaborating entity \"machine\" for hierarchy \"machine:inst\"" {  } { { "Lab6.bdf" "inst" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 208 32 224 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542924288962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:inst96 " "Elaborating entity \"seg7\" for hierarchy \"seg7:inst96\"" {  } { { "Lab6.bdf" "inst96" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 152 800 968 264 "inst96" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542924288963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU1:inst6 " "Elaborating entity \"ALU1\" for hierarchy \"ALU1:inst6\"" {  } { { "Lab6.bdf" "inst6" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 136 536 704 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542924288965 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "neg ALU1.vhd(15) " "VHDL Process Statement warning at ALU1.vhd(15): inferring latch(es) for signal or variable \"neg\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/ALU1.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542924288966 "|Lab6|ALU1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg ALU1.vhd(15) " "Inferred latch for \"neg\" at ALU1.vhd(15)" {  } { { "ALU1.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/ALU1.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542924288968 "|Lab6|ALU1:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:inst24 " "Elaborating entity \"reg8\" for hierarchy \"reg8:inst24\"" {  } { { "Lab6.bdf" "inst24" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { -16 64 224 96 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542924289002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod decod:inst2 " "Elaborating entity \"decod\" for hierarchy \"decod:inst2\"" {  } { { "Lab6.bdf" "inst2" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 208 280 440 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542924289007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:inst6\|neg " "Latch ALU1:inst6\|neg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA machine:inst\|yfsm.s8 " "Ports D and ENA on the latch are fed by the same signal machine:inst\|yfsm.s8" {  } { { "machine.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/machine.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1542924289619 ""}  } { { "ALU1.vhd" "" { Text "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/ALU1.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1542924289619 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 192 1048 1224 208 "HEX2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 176 1048 1224 192 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 176 1048 1224 192 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 176 1048 1224 192 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 176 1048 1224 192 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 176 1048 1224 192 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 176 1048 1224 192 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 400 504 680 416 "HEX4\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 384 504 680 400 "HEX5\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 384 504 680 400 "HEX5\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 384 504 680 400 "HEX5\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 384 504 680 400 "HEX5\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 384 504 680 400 "HEX5\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 384 504 680 400 "HEX5\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Lab6.bdf" "" { Schematic "C:/Users/Michael/Desktop/COE 328 Lab 6 Final/Part 1/Lab6.bdf" { { 384 504 680 400 "HEX5\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542924289691 "|Lab6|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542924289691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542924290267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542924290267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542924290417 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542924290417 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542924290417 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542924290417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542924290511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 17:04:50 2018 " "Processing ended: Thu Nov 22 17:04:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542924290511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542924290511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542924290511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542924290511 ""}
