Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,2279
design__instance__area,31857.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001652332255616784
power__switching__total,0.0008908848976716399
power__leakage__total,0.0000020123670765315183
power__total,0.0025452293921262026
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.5014767631979709
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.497224719915703
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09898210309331458
timing__setup__ws__corner:nom_fast_1p32V_m40C,2.4750993066768037
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098982
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,6.701034
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.8646295035781933
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.8520773217067814
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5890814669466057
timing__setup__ws__corner:nom_slow_1p08V_125C,-2.1177389330467773
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,-27.315688262244457
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,-2.1177389330467773
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.589081
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,15
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,2.484987
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.6388035836667981
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.6319184243625571
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27751135508386127
timing__setup__ws__corner:nom_typ_1p20V_25C,0.7734950676675402
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.277511
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,5.153732
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.5014767631979709
clock__skew__worst_setup,0.497224719915703
timing__hold__ws,0.09898210309331458
timing__setup__ws,-2.1177389330467773
timing__hold__tns,0.0
timing__setup__tns,-27.315688262244457
timing__hold__wns,0
timing__setup__wns,-2.1177389330467773
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098982
timing__hold_r2r_vio__count,0
timing__setup_vio__count,15
timing__setup_r2r__ws,2.484987
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2279
design__instance__area__stdcell,31857.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.529989
design__instance__utilization__stdcell,0.529989
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,1
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,136
design__instance__area__class:inverter,762.048
design__instance__count__class:sequential_cell,189
design__instance__area__class:sequential_cell,8915.96
design__instance__count__class:multi_input_combinational_cell,1506
design__instance__area__class:multi_input_combinational_cell,16153.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,383
design__instance__area__class:timing_repair_buffer,5466.79
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,65632.7
design__violations,0
design__instance__count__class:clock_buffer,54
design__instance__area__class:clock_buffer,489.888
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,54.432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,185
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2480
route__net__special,2
route__drc_errors__iter:0,1396
route__wirelength__iter:0,72770
route__drc_errors__iter:1,659
route__wirelength__iter:1,72146
route__drc_errors__iter:2,647
route__wirelength__iter:2,71976
route__drc_errors__iter:3,205
route__wirelength__iter:3,71689
route__drc_errors__iter:4,33
route__wirelength__iter:4,71638
route__drc_errors__iter:5,0
route__wirelength__iter:5,71627
route__drc_errors,0
route__wirelength,71627
route__vias,15256
route__vias__singlecut,15256
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,623.4
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,52
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,52
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,52
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,52
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000319817
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000304981
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000152766
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000304981
design_powergrid__voltage__worst,0.0000304981
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000319817
design_powergrid__drop__worst__net:VPWR,0.0000319817
design_powergrid__voltage__worst__net:VGND,0.0000304981
design_powergrid__drop__worst__net:VGND,0.0000304981
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001569999999999999876014976363247654944643727503716945648193359375
ir__drop__worst,0.0000319999999999999985519395784283602779396460391581058502197265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
