http://scholar.google.com/scholar?q=New+Microarchitecture+Challenges+in+the+Coming+Generations+of+CMOS+Process+Technologies.
http://scholar.google.com/scholar?q=Control+Independence+in+Trace+Processors.
http://scholar.google.com/scholar?q=Fetch+Directed+Instruction+Prefetching.
http://scholar.google.com/scholar?q=Improving+Branch+Predictors+by+Correlating+on+Data+Values.
http://scholar.google.com/scholar?q=Instruction+Fetch+Mechanisms+for+Multipath+Execution+Processors.
http://scholar.google.com/scholar?q=A+Superscalar+3D+Graphics+Engine.
http://scholar.google.com/scholar?q=Dynamic+3D+Graphics+Workload+Characterization+and+the+Architectural+Implications.
http://scholar.google.com/scholar?q=Exploiting+a+New+Level+of+DLP+in+Multimedia+Applications.
http://scholar.google.com/scholar?q=Compiler-Driven+Cached+Code+Compression+Schemes+for+Embedded+ILP+Processors.
http://scholar.google.com/scholar?q=Evaluation+of+a+High+Performance+Code+Compression+Method.
http://scholar.google.com/scholar?q=Low-Cost+Branch+Folding+for+Embedded+Applications+with+Small+Tight+Loops.
http://scholar.google.com/scholar?q=Automatic+and+Efficient+Evaluation+of+Memory+Hierarchies+for+Embedded+Systems.
http://scholar.google.com/scholar?q=Hardware+Identification+of+Cache+Conflict+Misses.
http://scholar.google.com/scholar?q=Access+Region+Locality+for+High-Bandwidth+Processor+Memory+System+Design.
http://scholar.google.com/scholar?q=Code+Transformations+to+Improve+Memory+Parallelism.
http://scholar.google.com/scholar?q=Compiler-Directed+Dynamic+Computation+Reuse%3A+Rationale+and+Initial+Results.
http://scholar.google.com/scholar?q=Dynamic+Memory+Disambiguation+in+the+Presence+of+Out-of-Order+Store+Issuing.
http://scholar.google.com/scholar?q=Read-After-Read+Memory+Dependence+Prediction.
http://scholar.google.com/scholar?q=Delaying+Physical+Register+Allocation+through+Virtual-Physical+Registers.
http://scholar.google.com/scholar?q=Core+Technologies+in+Hardware+and+Software.
http://scholar.google.com/scholar?q=DIVA%3A+A+Reliable+Substrate+for+Deep+Submicron+Microarchitecture+Design.
http://scholar.google.com/scholar?q=Exploiting+ILP+in+Page-based+Intelligent+Memory.
http://scholar.google.com/scholar?q=The+Use+of+Multithreading+for+Exception+Handling.
http://scholar.google.com/scholar?q=Value+Prediction+for+Speculative+Multithreaded+Architectures.
http://scholar.google.com/scholar?q=Predicting+the+Usefulness+of+a+Block+Result%3A+A+Micro-Architectural+Technique+for+High-Performance+Low-Power+Processors.
http://scholar.google.com/scholar?q=Selective+Cache+Ways%3A+On-Demand+Cache+Resource+Allocation.
http://scholar.google.com/scholar?q=Wavefront+Scheduling%3A+Path+based+Data+Representation+and+Scheduling+of+Subgraphs.
http://scholar.google.com/scholar?q=Balance+Scheduling%3A+Weighting+Branch+Tradeoffs+in+Superblocks.
http://scholar.google.com/scholar?q=Optimizations+and+Oracle+Parallelism+with+Dynamic+Translation.
