<?xml version="1.0"?>
<Checkpoint Version="5" Minor="0">
	<BUILD_NUMBER Name="1577090"/>
	<FULL_BUILD Name="SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016"/>
	<PRODUCT Name="Vivado v2016.2 (64-bit)"/>
	<Part Name="xc7a100tcsg324-1"/>
	<Top Name="design_1_wrapper"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<File Type="SHAPE" Name="design_1_wrapper.shape" ModTime="1488531415"/>
	<File Type="EDIF" Name="design_1_wrapper.edf" ModTime="1488531415"/>
	<File Type="VERILOG_STUB" Name="design_1_wrapper_stub.v" ModTime="1488531415"/>
	<File Type="VHDL_STUB" Name="design_1_wrapper_stub.vhdl" ModTime="1488531415"/>
	<File Type="XN" Name="design_1_wrapper.xn" ModTime="1488531415"/>
	<File Type="INCR" Name="design_1_wrapper.incr" ModTime="1488531415"/>
	<File Type="RDA" Name="design_1_wrapper.rda" ModTime="1488531415"/>
	<File Type="REPLAY" Name="design_1_wrapper_iPhysOpt.tcl" ModTime="1488531415"/>
	<File Type="WDF" Name="design_1_wrapper.wdf" ModTime="1488531415"/>
</Checkpoint>

