\BOOKMARK [0][-]{chapter.1}{User Manual}{}% 1
\BOOKMARK [1][-]{section.1.1}{System Overview}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Setup}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Interface}{chapter.1}% 4
\BOOKMARK [2][-]{subsection.1.3.1}{On-screen Menu}{section.1.3}% 5
\BOOKMARK [2][-]{subsection.1.3.2}{Oscilloscope-mimic Controls}{section.1.3}% 6
\BOOKMARK [1][-]{section.1.4}{Technical Specifications}{chapter.1}% 7
\BOOKMARK [2][-]{subsection.1.4.1}{Physical Specifications}{section.1.4}% 8
\BOOKMARK [2][-]{subsection.1.4.2}{Oscilloscope-specific Specifications}{section.1.4}% 9
\BOOKMARK [0][-]{chapter.2}{Hardware}{}% 10
\BOOKMARK [1][-]{section.2.1}{Block Diagrams}{chapter.2}% 11
\BOOKMARK [1][-]{section.2.2}{FPGA}{chapter.2}% 12
\BOOKMARK [1][-]{section.2.3}{FPGA Support}{chapter.2}% 13
\BOOKMARK [1][-]{section.2.4}{Analog Frontend}{chapter.2}% 14
\BOOKMARK [1][-]{section.2.5}{Analog Frontend Transfer Properties}{chapter.2}% 15
\BOOKMARK [1][-]{section.2.6}{ADC and Timing}{chapter.2}% 16
\BOOKMARK [1][-]{section.2.7}{Memory and Display}{chapter.2}% 17
\BOOKMARK [1][-]{section.2.8}{SRAM and Timing}{chapter.2}% 18
\BOOKMARK [1][-]{section.2.9}{Flash and Timing}{chapter.2}% 19
\BOOKMARK [1][-]{section.2.10}{VRAM and Timing}{chapter.2}% 20
\BOOKMARK [1][-]{section.2.11}{Display and Timing}{chapter.2}% 21
\BOOKMARK [1][-]{section.2.12}{User Input / Switches}{chapter.2}% 22
\BOOKMARK [1][-]{section.2.13}{Board Layout}{chapter.2}% 23
\BOOKMARK [0][-]{chapter.3}{FPGA Firmware}{}% 24
\BOOKMARK [1][-]{section.3.1}{Cyclone III FPGA}{chapter.3}% 25
\BOOKMARK [1][-]{section.3.2}{Clocks}{chapter.3}% 26
\BOOKMARK [1][-]{section.3.3}{Sample Handling}{chapter.3}% 27
\BOOKMARK [2][-]{subsection.3.3.1}{Analog Input}{section.3.3}% 28
\BOOKMARK [2][-]{subsection.3.3.2}{FIFO Sampling}{section.3.3}% 29
\BOOKMARK [2][-]{subsection.3.3.3}{Triggering}{section.3.3}% 30
\BOOKMARK [2][-]{subsection.3.3.4}{Trigger State Machine}{section.3.3}% 31
\BOOKMARK [1][-]{section.3.4}{VRAM and Display}{chapter.3}% 32
\BOOKMARK [2][-]{subsection.3.4.1}{VRAM Controller}{section.3.4}% 33
\BOOKMARK [2][-]{subsection.3.4.2}{VRAM State Machine}{section.3.4}% 34
\BOOKMARK [2][-]{subsection.3.4.3}{Display Controller}{section.3.4}% 35
\BOOKMARK [2][-]{subsection.3.4.4}{Display Timing \(Testing\)}{section.3.4}% 36
\BOOKMARK [1][-]{section.3.5}{Switches}{chapter.3}% 37
\BOOKMARK [2][-]{subsection.3.5.1}{Momentary Pushbutton Input}{section.3.5}% 38
\BOOKMARK [2][-]{subsection.3.5.2}{Latching Pushbutton Input}{section.3.5}% 39
\BOOKMARK [2][-]{subsection.3.5.3}{Rotary Encoder Input}{section.3.5}% 40
\BOOKMARK [1][-]{section.3.6}{NIOS II Processor}{chapter.3}% 41
\BOOKMARK [2][-]{subsection.3.6.1}{Overview of Capabilities}{section.3.6}% 42
\BOOKMARK [2][-]{subsection.3.6.2}{Peripherals}{section.3.6}% 43
\BOOKMARK [2][-]{subsection.3.6.3}{NIOS II Settings}{section.3.6}% 44
\BOOKMARK [2][-]{subsection.3.6.4}{Address Memory Map}{section.3.6}% 45
\BOOKMARK [0][-]{chapter.4}{Software}{}% 46
\BOOKMARK [1][-]{section.4.1}{Software Overview}{chapter.4}% 47
\BOOKMARK [1][-]{section.4.2}{Main Loop}{chapter.4}% 48
\BOOKMARK [1][-]{section.4.3}{Menu}{chapter.4}% 49
\BOOKMARK [1][-]{section.4.4}{Samples and Triggering}{chapter.4}% 50
\BOOKMARK [1][-]{section.4.5}{Keys / UI}{chapter.4}% 51
\BOOKMARK [1][-]{section.4.6}{VRAM and Display}{chapter.4}% 52
\BOOKMARK [0][-]{section.4.6}{List of Figures}{}% 53
\BOOKMARK [0][-]{chapter*.2}{List of Tables}{}% 54
\BOOKMARK [0][-]{section*.4}{Appendices}{}% 55
\BOOKMARK [0][-]{Appendix.a.A}{Block Diagrams}{}% 56
\BOOKMARK [0][-]{Appendix.a.B}{Schematic Diagrams}{}% 57
\BOOKMARK [0][-]{Appendix.a.C}{Board Layouts}{}% 58
\BOOKMARK [0][-]{Appendix.a.D}{FPGA Block Diagram Files}{}% 59
\BOOKMARK [0][-]{Appendix.a.E}{Memory Maps}{}% 60
\BOOKMARK [0][-]{Appendix.a.F}{Control Registers}{}% 61
\BOOKMARK [0][-]{Appendix.a.G}{VHDL Code}{}% 62
\BOOKMARK [1][-]{section.a.G.1}{VRAM State Machine Code}{Appendix.a.G}% 63
\BOOKMARK [1][-]{section.a.G.2}{Oscilloscope Trigger Code}{Appendix.a.G}% 64
\BOOKMARK [0][-]{Appendix.a.H}{NIOS II Code}{}% 65
\BOOKMARK [1][-]{section.a.H.1}{Main Loop}{Appendix.a.H}% 66
\BOOKMARK [1][-]{section.a.H.2}{Menu}{Appendix.a.H}% 67
\BOOKMARK [2][-]{subsection.a.H.2.1}{menu}{section.a.H.2}% 68
\BOOKMARK [2][-]{subsection.a.H.2.2}{menuact}{section.a.H.2}% 69
\BOOKMARK [1][-]{section.a.H.3}{Interface and Definitions}{Appendix.a.H}% 70
\BOOKMARK [2][-]{subsection.a.H.3.1}{macros}{section.a.H.3}% 71
\BOOKMARK [2][-]{subsection.a.H.3.2}{pio}{section.a.H.3}% 72
\BOOKMARK [2][-]{subsection.a.H.3.3}{scopedef}{section.a.H.3}% 73
\BOOKMARK [2][-]{subsection.a.H.3.4}{interfac}{section.a.H.3}% 74
\BOOKMARK [1][-]{section.a.H.4}{Key Processing}{Appendix.a.H}% 75
\BOOKMARK [2][-]{subsection.a.H.4.1}{keyproc}{section.a.H.4}% 76
\BOOKMARK [2][-]{subsection.a.H.4.2}{keyint}{section.a.H.4}% 77
\BOOKMARK [1][-]{section.a.H.5}{Display Processing}{Appendix.a.H}% 78
\BOOKMARK [2][-]{subsection.a.H.5.1}{lcdout}{section.a.H.5}% 79
\BOOKMARK [2][-]{subsection.a.H.5.2}{char57}{section.a.H.5}% 80
\BOOKMARK [1][-]{section.a.H.6}{Trace Processing}{Appendix.a.H}% 81
\BOOKMARK [2][-]{subsection.a.H.6.1}{tracutil}{section.a.H.6}% 82
\BOOKMARK [2][-]{subsection.a.H.6.2}{sampleint}{section.a.H.6}% 83
\BOOKMARK [0][-]{Appendix.a.I}{Test Code}{}% 84
\BOOKMARK [1][-]{section.a.I.1}{Display Timing with ModelSim}{Appendix.a.I}% 85
\BOOKMARK [1][-]{section.a.I.2}{VRAM Testing}{Appendix.a.I}% 86
\BOOKMARK [1][-]{section.a.I.3}{Display Testing}{Appendix.a.I}% 87
