
*** Running vivado
    with args -log BusController16.vds -m64 -mode batch -messageDb vivado.pb -notrace -source BusController16.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source BusController16.tcl -notrace
Command: synth_design -top BusController16 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-2306] macro RTRANS redefined [C:/Vivado_projects/source_code/axi_test_code/axi32if.v:10]
WARNING: [Synth 8-2306] macro WEXEC redefined [C:/Vivado_projects/source_code/axi_test_code/axi32if.v:12]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 297.406 ; gain = 125.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BusController16' [C:/Vivado_projects/source_code/axi_test_code/buscon16.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado_projects/source_code/axi_test_code/buscon16.v:265]
INFO: [Synth 8-638] synthesizing module 'B16BootROM' [C:/Vivado_projects/source_code/axi_test_code/GC-SOTB/b16rom.v:5]
INFO: [Synth 8-3876] $readmem data file 'btst.dat' is read successfully [C:/Vivado_projects/source_code/axi_test_code/GC-SOTB/b16rom.v:31]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
RAM "Memory_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'B16BootROM' (1#1) [C:/Vivado_projects/source_code/axi_test_code/GC-SOTB/b16rom.v:5]
WARNING: [Synth 8-350] instance 'BRAMBootROM16' of module 'B16BootROM' requires 10 connections, but only 7 given [C:/Vivado_projects/source_code/axi_test_code/buscon16.v:373]
INFO: [Synth 8-638] synthesizing module 'BUS16AXI32CONTROL' [C:/Vivado_projects/source_code/axi_test_code/buscon16axi32.v:11]
INFO: [Synth 8-638] synthesizing module 'BUS16CONTROL' [C:/Vivado_projects/source_code/axi_test_code/bus16if.v:18]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado_projects/source_code/axi_test_code/bus16if.v:38]
INFO: [Synth 8-256] done synthesizing module 'BUS16CONTROL' (2#1) [C:/Vivado_projects/source_code/axi_test_code/bus16if.v:18]
INFO: [Synth 8-638] synthesizing module 'AXI32CONTROL' [C:/Vivado_projects/source_code/axi_test_code/axi32if.v:19]
INFO: [Synth 8-256] done synthesizing module 'AXI32CONTROL' (3#1) [C:/Vivado_projects/source_code/axi_test_code/axi32if.v:19]
INFO: [Synth 8-638] synthesizing module 'GFIFO16TO32' [C:/Vivado_projects/source_code/axi_test_code/fifowhw.v:5]
INFO: [Synth 8-256] done synthesizing module 'GFIFO16TO32' (4#1) [C:/Vivado_projects/source_code/axi_test_code/fifowhw.v:5]
INFO: [Synth 8-638] synthesizing module 'GFIFO16FROM32' [C:/Vivado_projects/source_code/axi_test_code/fifowhw.v:57]
INFO: [Synth 8-256] done synthesizing module 'GFIFO16FROM32' (5#1) [C:/Vivado_projects/source_code/axi_test_code/fifowhw.v:57]
INFO: [Synth 8-256] done synthesizing module 'BUS16AXI32CONTROL' (6#1) [C:/Vivado_projects/source_code/axi_test_code/buscon16axi32.v:11]
INFO: [Synth 8-256] done synthesizing module 'BusController16' (7#1) [C:/Vivado_projects/source_code/axi_test_code/buscon16.v:43]
WARNING: [Synth 8-3917] design BusController16 has port Interrupt driven by constant 0
WARNING: [Synth 8-3917] design BusController16 has port cache_en driven by constant 1
WARNING: [Synth 8-3917] design BusController16 has port tlb_en driven by constant 0
WARNING: [Synth 8-3917] design BusController16 has port bus_err driven by constant 0
WARNING: [Synth 8-3917] design BusController16 has port nmi_n driven by constant 1
WARNING: [Synth 8-3917] design BusController16 has port hard_int driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 366.082 ; gain = 194.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 366.082 ; gain = 194.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 366.082 ; gain = 194.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'RegState_reg' in module 'BUS16CONTROL'
INFO: [Synth 8-5544] ROM "CTLExec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BC16BErr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BC16Ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'RegState_reg' in module 'AXI32CONTROL'
INFO: [Synth 8-5544] ROM "AXIBReady" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXIAWValid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXIRReady" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXIARValid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoU_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoL_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                             0000
                 iSTATE4 |                             0001 |                             1000
                 iSTATE5 |                             0010 |                             1001
                 iSTATE6 |                             0011 |                             1010
                 iSTATE7 |                             0100 |                             1011
                 iSTATE0 |                             0101 |                             0001
                 iSTATE3 |                             0110 |                             0111
                 iSTATE1 |                             0111 |                             0010
                 iSTATE2 |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RegState_reg' using encoding 'sequential' in module 'BUS16CONTROL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                        000000001 |                             0000
                 iSTATE3 |                        000000010 |                             1000
                 iSTATE4 |                        000000100 |                             1001
                 iSTATE5 |                        000001000 |                             1010
                 iSTATE6 |                        000010000 |                             1100
                 iSTATE0 |                        000100000 |                             0001
                 iSTATE1 |                        001000000 |                             0010
                 iSTATE2 |                        010000000 |                             0111
                 iSTATE7 |                        100000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RegState_reg' using encoding 'one-hot' in module 'AXI32CONTROL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 504.719 ; gain = 333.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 576   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 11    
	  17 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 5     
	  10 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 560   
	   9 Input      1 Bit        Muxes := 17    
	  10 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BusController16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 5     
	  10 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module B16BootROM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 512   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 512   
Module BUS16CONTROL 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 6     
Module AXI32CONTROL 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 11    
Module GFIFO16TO32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 32    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module GFIFO16FROM32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module BUS16AXI32CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 504.719 ; gain = 333.152
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design BusController16 has port Interrupt driven by constant 0
WARNING: [Synth 8-3917] design BusController16 has port cache_en driven by constant 1
WARNING: [Synth 8-3917] design BusController16 has port tlb_en driven by constant 0
WARNING: [Synth 8-3917] design BusController16 has port bus_err driven by constant 0
WARNING: [Synth 8-3917] design BusController16 has port nmi_n driven by constant 1
WARNING: [Synth 8-3917] design BusController16 has port hard_int driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 541.605 ; gain = 370.039
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 541.605 ; gain = 370.039

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\B16AXI32/RegAddress_reg[20] ' (FDCE) to '\B16AXI32/RegAddress_reg[21] '
INFO: [Synth 8-3886] merging instance '\B16AXI32/RegAddress_reg[21] ' (FDCE) to '\B16AXI32/RegAddress_reg[22] '
INFO: [Synth 8-3886] merging instance '\B16AXI32/RegAddress_reg[22] ' (FDCE) to '\B16AXI32/RegAddress_reg[23] '
INFO: [Synth 8-3886] merging instance '\B16AXI32/RegAddress_reg[23] ' (FDCE) to '\B16AXI32/RegAddress_reg[24] '
INFO: [Synth 8-3886] merging instance '\B16AXI32/RegAddress_reg[24] ' (FDCE) to '\B16AXI32/RegAddress_reg[25] '
INFO: [Synth 8-3886] merging instance '\B16AXI32/RegAddress_reg[25] ' (FDCE) to '\B16AXI32/RegAddress_reg[26] '
INFO: [Synth 8-3886] merging instance '\B16AXI32/RegAddress_reg[26] ' (FDCE) to '\B16AXI32/RegAddress_reg[27] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B16AXI32/RegAddress_reg[27] )
INFO: [Synth 8-3886] merging instance '\B16AXI32/RegAddress_reg[30] ' (FDCE) to '\B16AXI32/RegAddress_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[511][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[510][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[509][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[508][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[507][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[506][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[505][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[504][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[503][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[502][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[501][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[500][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[499][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[498][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[497][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[496][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[495][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[494][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[493][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[492][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[491][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[490][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[489][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[488][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[487][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[486][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[485][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[484][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[483][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[482][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[481][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[480][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[479][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[478][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[477][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[476][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[475][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[474][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[473][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[472][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[471][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[470][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[469][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[468][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[467][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[466][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[465][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[464][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[463][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[462][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[461][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[460][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[459][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[458][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[457][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[456][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[455][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[454][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[453][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[452][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[451][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[450][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[449][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[448][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[447][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[446][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[445][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[444][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[443][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[442][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[441][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[440][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[439][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[438][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[437][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[436][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[435][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[434][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[433][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[432][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[431][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[430][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[429][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[428][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[427][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[426][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[425][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[424][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[423][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[422][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[421][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[420][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[419][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[418][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[417][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[416][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[415][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[414][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAMBootROM16/\Memory_reg[413][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][15] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][14] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][13] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][12] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][11] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][10] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][9] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][8] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][7] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][6] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][5] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][4] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][3] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][2] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][1] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[511][0] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][15] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][14] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][13] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][12] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][11] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][10] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][9] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][8] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][7] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][6] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][5] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][4] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][3] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][2] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][1] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[510][0] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][15] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][14] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][13] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][12] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][11] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][10] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][9] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][8] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][7] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][6] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][5] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][4] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][3] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][2] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][1] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[509][0] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][15] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][14] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][13] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][12] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][11] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][10] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][9] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][8] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][7] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][6] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][5] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][4] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][3] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][2] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][1] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[508][0] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][15] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][14] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][13] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][12] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][11] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][10] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][9] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][8] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][7] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][6] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][5] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][4] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][3] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][2] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][1] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[507][0] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][15] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][14] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][13] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][12] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][11] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][10] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][9] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][8] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][7] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][6] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][5] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][4] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][3] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][2] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][1] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[506][0] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[505][15] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[505][14] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[505][13] ) is unused and will be removed from module B16BootROM.
WARNING: [Synth 8-3332] Sequential element (\Memory_reg[505][12] ) is unused and will be removed from module B16BootROM.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'BRAMBootROM16/\Memory_reg[3][0] ' (FDE) to 'BRAMBootROM16/\Memory_reg[3][13] '
INFO: [Synth 8-3886] merging instance 'BRAMBootROM16/\Memory_reg[4][3] ' (FDE) to 'BRAMBootROM16/\Memory_reg[3][13] '
INFO: [Synth 8-3886] merging instance 'BRAMBootROM16/\Memory_reg[5][5] ' (FDE) to 'BRAMBootROM16/\Memory_reg[3][13] '
INFO: [Synth 8-3886] merging instance 'BRAMBootROM16/\Memory_reg[3][10] ' (FDE) to 'BRAMBootROM16/\Memory_reg[3][13] '
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 541.605 ; gain = 370.039
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 541.605 ; gain = 370.039

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 541.605 ; gain = 370.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 541.605 ; gain = 370.039
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 541.605 ; gain = 370.039

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 541.605 ; gain = 370.039
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 541.605 ; gain = 370.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 541.605 ; gain = 370.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 541.605 ; gain = 370.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 541.605 ; gain = 370.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 541.605 ; gain = 370.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 541.605 ; gain = 370.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    20|
|3     |LUT1   |    46|
|4     |LUT2   |    23|
|5     |LUT3   |    31|
|6     |LUT4   |    29|
|7     |LUT5   |   111|
|8     |LUT6   |   433|
|9     |MUXF7  |    96|
|10    |MUXF8  |    32|
|11    |FDCE   |   116|
|12    |FDPE   |     1|
|13    |FDRE   |  1024|
|14    |IBUF   |    67|
|15    |OBUF   |   148|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+------------------+------+
|      |Instance         |Module            |Cells |
+------+-----------------+------------------+------+
|1     |top              |                  |  2180|
|2     |  B16AXI32       |BUS16AXI32CONTROL |  1798|
|3     |    AXI32Control |AXI32CONTROL      |    33|
|4     |    Bus16Control |BUS16CONTROL      |   112|
|5     |    GReadFIFO    |GFIFO16FROM32     |   759|
|6     |    GWriteFIFO   |GFIFO16TO32       |   836|
+------+-----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 541.605 ; gain = 370.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8221 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 541.605 ; gain = 328.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 541.605 ; gain = 370.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
292 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 567.938 ; gain = 362.250
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 567.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 05 11:33:55 2018...
