RAM Summary report for imageConvolution
Fri Feb 10 21:46:53 2012
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis RAM Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+
; processador:inst|cpuNios:the_cpuNios|cpuNios_nios2_oci:the_cpuNios_nios2_oci|cpuNios_nios2_ocimem:the_cpuNios_nios2_ocimem|cpuNios_ociram_lpm_dram_bdp_component_module:cpuNios_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_vh72:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpuNios_ociram_default_contents.mif ;
; processador:inst|cpuNios:the_cpuNios|cpuNios_register_bank_a_module:cpuNios_register_bank_a|altsyncram:the_altsyncram|altsyncram_inf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpuNios_rf_ram_a.mif                ;
; processador:inst|cpuNios:the_cpuNios|cpuNios_register_bank_b_module:cpuNios_register_bank_b|altsyncram:the_altsyncram|altsyncram_jnf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpuNios_rf_ram_b.mif                ;
; processador:inst|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 86           ; 8            ; 86           ; 688   ; None                                ;
; processador:inst|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 33           ; 64           ; 33           ; 2112  ; None                                ;
; processador:inst|fft_pipeline_0:the_fft_pipeline_0|fft_pipeline:fft_pipeline_0|dualportRAM:u0|altsyncram:altsyncram_component|altsyncram_ido1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 1024         ; 18           ; 1024         ; 18           ; 18432 ; None                                ;
; processador:inst|fft_pipeline_0:the_fft_pipeline_0|fft_pipeline:fft_pipeline_0|fft_pipeline_8s:u1|fft_pipeline_stage_w:u4|fifo_N:u3_fifo2|altshift_taps:vetor[0].i[17]_rtl_0|shift_taps_skm:auto_generated|altsyncram_54b1:altsyncram2|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 15           ; 36           ; 15           ; 36           ; 540   ; None                                ;
; processador:inst|fft_pipeline_0:the_fft_pipeline_0|fft_pipeline:fft_pipeline_0|fft_pipeline_8s:u1|fft_pipeline_stage_w:u5|fifo_N:u0_fifo1|altshift_taps:vetor[1].i[17]_rtl_1|shift_taps_okm:auto_generated|altsyncram_h4b1:altsyncram2|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 29           ; 36           ; 29           ; 36           ; 1044  ; None                                ;
; processador:inst|fft_pipeline_0:the_fft_pipeline_0|fft_pipeline:fft_pipeline_0|fft_pipeline_8s:u1|fft_pipeline_stage_w:u5|fifo_N:u3_fifo2|altshift_taps:vetor[0].i[17]_rtl_2|shift_taps_rkm:auto_generated|altsyncram_34b1:altsyncram2|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 31           ; 36           ; 31           ; 36           ; 1116  ; None                                ;
; processador:inst|fft_pipeline_0:the_fft_pipeline_0|fft_pipeline:fft_pipeline_0|fft_pipeline_8s:u1|fft_pipeline_stage_w:u6|fifo_N:u0_fifo1|altshift_taps:vetor[1].r[17]_rtl_3|shift_taps_0lm:auto_generated|altsyncram_d4b1:altsyncram2|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 61           ; 18           ; 61           ; 18           ; 1098  ; None                                ;
; processador:inst|fft_pipeline_0:the_fft_pipeline_0|fft_pipeline:fft_pipeline_0|fft_pipeline_8s:u1|fft_pipeline_stage_w:u6|fifo_N:u3_fifo2|altshift_taps:vetor[0].i[17]_rtl_4|shift_taps_vkm:auto_generated|altsyncram_f4b1:altsyncram2|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 63           ; 36           ; 63           ; 36           ; 2268  ; None                                ;
; processador:inst|fft_pipeline_0:the_fft_pipeline_0|fft_pipeline:fft_pipeline_0|fft_pipeline_8s:u1|fft_pipeline_stage_w:u7|fifo_N:u3_fifo2|altshift_taps:vetor[0].r[17]_rtl_5|shift_taps_jmm:auto_generated|altsyncram_k7b1:altsyncram2|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 127          ; 18           ; 127          ; 18           ; 2286  ; None                                ;
; processador:inst|fft_pipeline_0:the_fft_pipeline_0|fft_pipeline:fft_pipeline_0|mirror_ramdual:u6|altsyncram:altsyncram_component|altsyncram_ido1:auto_generated|ALTSYNCRAM                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; 1024         ; 18           ; 1024         ; 18           ; 18432 ; None                                ;
; processador:inst|fft_pipeline_0:the_fft_pipeline_0|fft_pipeline:fft_pipeline_0|ram1dual_imag:u3|altsyncram:altsyncram_component|altsyncram_48o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 18           ; 512          ; 18           ; 9216  ; None                                ;
; processador:inst|fft_pipeline_0:the_fft_pipeline_0|fft_pipeline:fft_pipeline_0|ram1dual_real:u2|altsyncram:altsyncram_component|altsyncram_48o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 18           ; 512          ; 18           ; 9216  ; None                                ;
; processador:inst|fft_pipeline_0:the_fft_pipeline_0|fft_pipeline:fft_pipeline_0|ram2dual_imag:u5|altsyncram:altsyncram_component|altsyncram_48o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 18           ; 512          ; 18           ; 9216  ; None                                ;
; processador:inst|fft_pipeline_0:the_fft_pipeline_0|fft_pipeline:fft_pipeline_0|ram2dual_real:u4|altsyncram:altsyncram_component|altsyncram_48o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 18           ; 512          ; 18           ; 9216  ; None                                ;
; processador:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                ;
; processador:inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                ;
; processador:inst|lcd_pixel_fifo:the_lcd_pixel_fifo|lcd_pixel_fifo_dcfifo_with_controls:the_dcfifo_with_controls|lcd_pixel_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_tpg1:auto_generated|altsyncram_1j31:fifo_ram|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 69           ; 128          ; 69           ; 8832  ; None                                ;
; processador:inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_command_fifo:the_lcd_sgdma_command_fifo|scfifo:lcd_sgdma_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|ALTSYNCRAM                                                                                                                                                ; AUTO ; Simple Dual Port ; 2            ; 104          ; 2            ; 104          ; 208   ; None                                ;
; processador:inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_m_readfifo:the_lcd_sgdma_m_readfifo|lcd_sgdma_m_readfifo_m_readfifo:the_lcd_sgdma_m_readfifo_m_readfifo|scfifo:lcd_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_std1:FIFOram|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 32           ; 69           ; 32           ; 69           ; 2208  ; None                                ;
; processador:inst|lcd_sgdma:the_lcd_sgdma|lcd_sgdma_status_token_fifo:the_lcd_sgdma_status_token_fifo|scfifo:lcd_sgdma_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; 2            ; 24           ; 2            ; 24           ; 48    ; None                                ;
; processador:inst|sdram:the_sdram|sdram_controller_phy:sdram_controller_phy_inst|sdram_auk_ddr_hp_controller_wrapper:sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|altsyncram_1ea1:FIFOram|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 32           ; 72           ; 32           ; 72           ; 2304  ; None                                ;
; processador:inst|sdram:the_sdram|sdram_controller_phy:sdram_controller_phy_inst|sdram_phy:sdram_phy_inst|sdram_phy_alt_mem_phy:sdram_phy_alt_mem_phy_inst|sdram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_4ni1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 32           ; 2            ; 32           ; 2            ; 64    ; None                                ;
; processador:inst|sdram:the_sdram|sdram_controller_phy:sdram_controller_phy_inst|sdram_phy:sdram_phy_inst|sdram_phy_alt_mem_phy:sdram_phy_alt_mem_phy_inst|sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 16           ; 32           ; 8            ; 64           ; 512   ; None                                ;
; processador:inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 2            ; 104          ; 2            ; 104          ; 208   ; None                                ;
; processador:inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 2            ; 24           ; 2            ; 24           ; 48    ; None                                ;
; processador:inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_2c31:auto_generated|a_dpfifo_9i31:dpfifo|altsyncram_qsd1:FIFOram|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 2            ; 104          ; 2            ; 104          ; 208   ; None                                ;
; processador:inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_tu31:auto_generated|a_dpfifo_4541:dpfifo|altsyncram_utd1:FIFOram|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; 64           ; 37           ; 64           ; 37           ; 2368  ; None                                ;
; processador:inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_ja31:auto_generated|a_dpfifo_qg31:dpfifo|altsyncram_spd1:FIFOram|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; 2            ; 24           ; 2            ; 24           ; 48    ; None                                ;
; processador:inst|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_tsf1:auto_generated|altsyncram_ji31:fifo_ram|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 84           ; 8            ; 84           ; 672   ; None                                ;
; processador:inst|tse_ddr_clock_bridge:the_tse_ddr_clock_bridge|tse_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 33           ; 64           ; 33           ; 2112  ; None                                ;
; processador:inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_e5k1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                ;
; processador:inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_e5k1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                ;
; processador:inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_e2k1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                ;
; processador:inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_e2k1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                                ;
; processador:inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_f8g1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 256          ; 23           ; 256          ; 23           ; 5888  ; None                                ;
; processador:inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 40           ; 1024         ; 40           ; 40960 ; None                                ;
; processador:inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_95g1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None                                ;
; processador:inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_tdg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 36           ; 1024         ; 36           ; 36864 ; None                                ;
; processador:inst|tse_mac:the_tse_mac|altera_tse_mac:altera_tse_mac_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_18g1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280  ; None                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------+


