$date
	Tue Apr 24 14:59:32 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fourBitALUTest $end
$var wire 4 ! out [3:0] $end
$var reg 5 " i [4:0] $end
$var reg 4 # in0 [3:0] $end
$var reg 4 $ in1 [3:0] $end
$var reg 3 % sel [2:0] $end
$scope module ALU0 $end
$var wire 4 & inA [3:0] $end
$var wire 4 ' inB [3:0] $end
$var wire 3 ( sel [2:0] $end
$var reg 4 ) out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 )
b0 (
b1 '
b1100 &
b0 %
b1 $
b1100 #
b0 "
b1101 !
$end
#1
b1011 !
b1011 )
b1 "
b1 %
b1 (
#2
b0 !
b0 )
b10 "
b10 %
b10 (
#3
b1101 !
b1101 )
b11 "
b11 %
b11 (
#4
b100 "
b100 %
b100 (
#5
b110 !
b110 )
b101 "
b101 %
b101 (
#6
b1000 !
b1000 )
b110 "
b110 %
b110 (
#7
b1 !
b1 )
b111 "
b111 %
b111 (
#8
b1110 !
b1110 )
b0 "
b0 %
b0 (
b1101 $
b1101 '
b1 #
b1 &
#9
b100 !
b100 )
b1 "
b1 %
b1 (
#10
b1 !
b1 )
b10 "
b10 %
b10 (
#11
b1101 !
b1101 )
b11 "
b11 %
b11 (
#12
b1100 !
b1100 )
b100 "
b100 %
b100 (
#13
b0 !
b0 )
b101 "
b101 %
b101 (
#14
b110 "
b110 %
b110 (
#15
b111 "
b111 %
b111 (
