

================================================================
== Synthesis Summary Report of 'detect_overflow'
================================================================
+ General Information: 
    * Date:           Wed Oct 15 14:04:29 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        solution_addition_overflow_component
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+-------+----------+---------+------+----------+------+----+---+----------+-----+
    |      Modules      | Issue|      |     Latency     | Iteration|         | Trip |          |      |    |   |          |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns) |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT   | URAM|
    +-------------------+------+------+---------+-------+----------+---------+------+----------+------+----+---+----------+-----+
    |+ detect_overflow  |     -|  0.16|        0|  0.000|         -|        1|     -|        no|     -|   -|  -|  25 (~0%)|    -|
    +-------------------+------+------+---------+-------+----------+---------+------+----------+------+----+---+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 1        |
| raw_sum   | ap_none | in        | 5        |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| raw_sum  | in        | ap_uint<5> |
| return   | out       | ap_uint<1> |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| raw_sum  | raw_sum      | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+------------+-------+------+---------+
| Name                  | DSP | Pragma | Variable   | Op    | Impl | Latency |
+-----------------------+-----+--------+------------+-------+------+---------+
| + detect_overflow     | 0   |        |            |       |      |         |
|   icmp_ln4_fu_48_p2   |     |        | icmp_ln4   | seteq | auto | 0       |
|   icmp_ln4_1_fu_54_p2 |     |        | icmp_ln4_1 | setlt | auto | 0       |
|   ap_return           |     |        | or_ln4     | or    | auto | 0       |
+-----------------------+-----+--------+------------+-------+------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

