-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Uart_ETH_Extract_UART_Features_0_0 is
  Port ( 
    i_input : in STD_LOGIC_VECTOR ( 127 downto 0 );
    o_Baudrate_select_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Baudrate_select_15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_Parity_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_Parity_15 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_9 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_11 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_12 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_14 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    o_StopBit_15 : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );

end Uart_ETH_Extract_UART_Features_0_0;

architecture stub of Uart_ETH_Extract_UART_Features_0_0 is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute x_core_info : string;
attribute x_core_info of stub : architecture is "Extract_UART_Features,Vivado 2017.2";
begin
end;
