#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Dec 13 08:19:38 2024
# Process ID: 3900
# Current directory: C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.runs/synth_1
# Command line: vivado.exe -log top_MIPS.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_MIPS.tcl
# Log file: C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.runs/synth_1/top_MIPS.vds
# Journal file: C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_MIPS.tcl -notrace
Command: synth_design -top top_MIPS -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_MIPS' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:24]
INFO: [Synth 8-6157] synthesizing module 'MUX_Nbit_3to1' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_3to1.v:24]
	Parameter N bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_Nbit_3to1' (1#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_3to1.v:24]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Program_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (2#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Program_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder_Nbit' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Adder_Nbit.v:23]
	Parameter N bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder_Nbit' (3#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Adder_Nbit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory_Unit' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Instruction_Memory_Unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory_Unit' (4#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Instruction_Memory_Unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Register' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/IF_ID_Register.v:24]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Register' (5#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/IF_ID_Register.v:24]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ControlUnit.v:23]
	Parameter lw bound to: 6'b100011 
	Parameter sw bound to: 6'b101011 
	Parameter beq bound to: 6'b000100 
	Parameter bne bound to: 6'b000101 
	Parameter jump bound to: 6'b000010 
	Parameter jal bound to: 6'b000011 
	Parameter addi bound to: 6'b001000 
	Parameter subi bound to: 6'b001001 
	Parameter slti bound to: 6'b001010 
	Parameter lui bound to: 6'b001111 
	Parameter R_type bound to: 6'b000000 
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (6#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALUControl.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (7#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Registers_Unit' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Registers_Unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Registers_Unit' (8#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Registers_Unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'Sign_extend' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Sign_extention.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sign_extend' (9#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Sign_extention.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Register' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ID_EX_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Register' (10#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ID_EX_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_Nbit_2to1' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_2to1.v:24]
	Parameter N bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_Nbit_2to1' (11#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_2to1.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_Nbit_3to1__parameterized0' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_3to1.v:24]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_Nbit_3to1__parameterized0' (12#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MUX_Nbit_3to1.v:24]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Register' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/EX_MEM_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Register' (13#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/EX_MEM_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory_Unit' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Memory_Unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Memory_Unit' (14#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/Memory_Unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Register' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MEM_WB_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Register' (15#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/MEM_WB_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debounce' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/Debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dff' (16#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Debounce' (17#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/Debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_8_drv' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux81' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/mux81.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux81' (18#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/mux81.v:23]
INFO: [Synth 8-6157] synthesizing module 'cnt3' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cnt3' (19#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt3.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (20#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'cnt_100M' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt_100M.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD_cnt' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/BCD_cnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCD_cnt' (21#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/BCD_cnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cnt_100M' (22#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/cnt_100M.v:23]
WARNING: [Synth 8-7071] port 'eo_100M' of module 'cnt_100M' is unconnected for instance 'Seg_U4' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
WARNING: [Synth 8-7071] port 'eo_10M' of module 'cnt_100M' is unconnected for instance 'Seg_U4' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
WARNING: [Synth 8-7071] port 'eo_1M' of module 'cnt_100M' is unconnected for instance 'Seg_U4' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
WARNING: [Synth 8-7071] port 'eo_10K' of module 'cnt_100M' is unconnected for instance 'Seg_U4' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
WARNING: [Synth 8-7071] port 'eo_100' of module 'cnt_100M' is unconnected for instance 'Seg_U4' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
WARNING: [Synth 8-7071] port 'eo_10' of module 'cnt_100M' is unconnected for instance 'Seg_U4' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
WARNING: [Synth 8-7023] instance 'Seg_U4' of module 'cnt_100M' has 10 connections declared, but only 4 given [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:42]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_8_drv' (23#1) [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/seven_segment_8_drv.v:23]
WARNING: [Synth 8-7071] port 'eo_10' of module 'cnt_100M' is unconnected for instance 'DIV' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:325]
WARNING: [Synth 8-7023] instance 'DIV' of module 'cnt_100M' has 10 connections declared, but only 9 given [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:325]
INFO: [Synth 8-6157] synthesizing module 'UART_Top_Buffer' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/top2.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/debounce.v:23]
ERROR: [Synth 8-439] module 'clkdiv' not found [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/debounce.v:29]
ERROR: [Synth 8-6156] failed synthesizing module 'debounce' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/debounce.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'UART_Top_Buffer' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/uart/top2.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_MIPS' [C:/Users/behyeon.kim/Documents/projects/MIPS_FPGA/MIPS_FPGA.srcs/sources_1/new/top_MIPS.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.941 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 9 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 08:19:57 2024...
