dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../../exp04.srcs/sources_1/bd/SortData/ipshared/d46a/simulation/dist_mem_gen_v8_0.v,
SortData_dist_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/SortData/ip/SortData_dist_mem_gen_0_0/sim/SortData_dist_mem_gen_0_0.v,
SortData.v,verilog,xil_defaultlib,../../../bd/SortData/sim/SortData.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
