Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Vending.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Vending.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Vending"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : Vending
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\projects\ISE\Vending\STM.v" into library work
Parsing module <STM>.
Analyzing Verilog file "D:\projects\ISE\Vending\SEG.v" into library work
Parsing module <SEG>.
Analyzing Verilog file "D:\projects\ISE\Vending\KEY.v" into library work
Parsing module <KEY>.
Analyzing Verilog file "D:\projects\ISE\Vending\CLK1kHZ.v" into library work
Parsing module <CLK1kHZ>.
Analyzing Verilog file "D:\projects\ISE\Vending\Vending.v" into library work
Parsing module <Vending>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Vending>.

Elaborating module <CLK1kHZ>.

Elaborating module <KEY>.

Elaborating module <STM>.
WARNING:HDLCompiler:872 - "D:\projects\ISE\Vending\STM.v" Line 14: Using initial value of price since it is never assigned
WARNING:HDLCompiler:413 - "D:\projects\ISE\Vending\STM.v" Line 51: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\projects\ISE\Vending\STM.v" Line 52: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\projects\ISE\Vending\STM.v" Line 53: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\projects\ISE\Vending\STM.v" Line 68: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <SEG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Vending>.
    Related source file is "D:\projects\ISE\Vending\Vending.v".
    Summary:
	no macro.
Unit <Vending> synthesized.

Synthesizing Unit <CLK1kHZ>.
    Related source file is "D:\projects\ISE\Vending\CLK1kHZ.v".
    Found 1-bit register for signal <clk1k>.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_2_o_add_1_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CLK1kHZ> synthesized.

Synthesizing Unit <KEY>.
    Related source file is "D:\projects\ISE\Vending\KEY.v".
        CNT_20ms = 20
    Found 4-bit register for signal <key_before>.
    Found 4-bit register for signal <key_now>.
    Found 1-bit register for signal <timing>.
    Found 4-bit register for signal <key_out>.
    Found 6-bit register for signal <count>.
    Found 6-bit adder for signal <count[5]_GND_3_o_add_1_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <KEY> synthesized.

Synthesizing Unit <STM>.
    Related source file is "D:\projects\ISE\Vending\STM.v".
    Found 24-bit register for signal <seg>.
    Found 5-bit register for signal <state>.
    Found 2-bit register for signal <choice>.
    Found 4-bit register for signal <money_input>.
    Found 16-bit register for signal <n0068[15:0]>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | clk1k (rising_edge)                            |
    | Reset              | clr (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_32_OUT> created at line 68.
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_67_OUT> created at line 99.
    Found 4-bit adder for signal <money_input[3]_GND_5_o_add_12_OUT> created at line 51.
    Found 4-bit adder for signal <money_input[3]_GND_5_o_add_13_OUT> created at line 52.
    Found 4-bit adder for signal <money_input[3]_PWR_4_o_add_14_OUT> created at line 53.
    Found 4x4-bit Read Only RAM for signal <choice[1]_PWR_4_o_wide_mux_63_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <choice[1]_numbers[3][3]_wide_mux_62_OUT> created at line 91.
    Found 4-bit comparator greater for signal <n0022> created at line 57
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <STM> synthesized.

Synthesizing Unit <SEG>.
    Related source file is "D:\projects\ISE\Vending\SEG.v".
WARNING:Xst:647 - Input <seg_in<23:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <seg_sel>.
    Found 8-bit register for signal <seg_disp>.
    Found 4-bit register for signal <seg_BCD>.
    Found finite state machine <FSM_1> for signal <seg_sel>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 12                                             |
    | Clock              | clk1k (rising_edge)                            |
    | Reset              | clr (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 111111                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit Read Only RAM for signal <seg_BCD[3]_PWR_7_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <SEG> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 2
 16-bit register                                       : 2
 2-bit register                                        : 1
 24-bit register                                       : 1
 4-bit register                                        : 5
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 15
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <seg_20> of sequential type is unconnected in block <U_STM>.
WARNING:Xst:2677 - Node <seg_21> of sequential type is unconnected in block <U_STM>.
WARNING:Xst:2677 - Node <seg_22> of sequential type is unconnected in block <U_STM>.
WARNING:Xst:2677 - Node <seg_23> of sequential type is unconnected in block <U_STM>.

Synthesizing (advanced) Unit <CLK1kHZ>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <CLK1kHZ> synthesized (advanced).

Synthesizing (advanced) Unit <SEG>.
INFO:Xst:3217 - HDL ADVISOR - Register <seg_disp> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_seg_BCD[3]_PWR_7_o_wide_mux_0_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <seg_BCD>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SEG> synthesized (advanced).

Synthesizing (advanced) Unit <STM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_choice[1]_PWR_4_o_wide_mux_63_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <choice>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <STM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 78
 Flip-Flops                                            : 78
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 14
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_STM/FSM_0> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_SEG/FSM_1> on signal <seg_sel[1:7]> with one-hot encoding.
--------------------
 State  | Encoding
--------------------
 111111 | 0000001
 011111 | 0000010
 101111 | 0000100
 110111 | 0001000
 111011 | 0010000
 111101 | 0100000
 111110 | 1000000
--------------------
WARNING:Xst:1710 - FF/Latch <seg_disp_7> (without init value) has a constant value of 1 in block <SEG>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Vending> ...

Optimizing unit <KEY> ...

Optimizing unit <STM> ...
INFO:Xst:2261 - The FF/Latch <seg_13> in Unit <STM> is equivalent to the following 7 FFs/Latches, which will be removed : <seg_14> <seg_17> <seg_18> <seg_19> <seg_21> <seg_22> <seg_23> 
INFO:Xst:2261 - The FF/Latch <seg_12> in Unit <STM> is equivalent to the following 2 FFs/Latches, which will be removed : <seg_16> <seg_20> 

Optimizing unit <SEG> ...
WARNING:Xst:1710 - FF/Latch <U_KEY/count_5> (without init value) has a constant value of 0 in block <Vending>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Vending, actual ratio is 3.
FlipFlop U_STM/choice_0 has been replicated 1 time(s)
FlipFlop U_STM/choice_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Vending.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 184
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 15
#      LUT2                        : 11
#      LUT3                        : 11
#      LUT4                        : 25
#      LUT5                        : 21
#      LUT6                        : 59
#      MUXCY                       : 15
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 95
#      FDC                         : 55
#      FDE                         : 20
#      FDP                         : 16
#      FDR                         : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 5
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              95  out of  11440     0%  
 Number of Slice LUTs:                  150  out of   5720     2%  
    Number used as Logic:               150  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    162
   Number with an unused Flip Flop:      67  out of    162    41%  
   Number with an unused LUT:            12  out of    162     7%  
   Number of fully used LUT-FF pairs:    83  out of    162    51%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    186    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50m                             | BUFGP                  | 17    |
U_CLK/clk1k                        | BUFG                   | 78    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.448ns (Maximum Frequency: 183.554MHz)
   Minimum input arrival time before clock: 5.000ns
   Maximum output required time after clock: 5.282ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50m'
  Clock period: 4.179ns (frequency: 239.292MHz)
  Total number of paths / destination ports: 409 / 17
-------------------------------------------------------------------------
Delay:               4.179ns (Levels of Logic = 16)
  Source:            U_CLK/count_2 (FF)
  Destination:       U_CLK/count_15 (FF)
  Source Clock:      clk50m rising
  Destination Clock: clk50m rising

  Data Path: U_CLK/count_2 to U_CLK/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.525   1.235  U_CLK/count_2 (U_CLK/count_2)
     LUT1:I0->O            1   0.254   0.000  U_CLK/Mcount_count_cy<2>_rt (U_CLK/Mcount_count_cy<2>_rt)
     MUXCY:S->O            1   0.215   0.000  U_CLK/Mcount_count_cy<2> (U_CLK/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U_CLK/Mcount_count_cy<3> (U_CLK/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U_CLK/Mcount_count_cy<4> (U_CLK/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U_CLK/Mcount_count_cy<5> (U_CLK/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U_CLK/Mcount_count_cy<6> (U_CLK/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U_CLK/Mcount_count_cy<7> (U_CLK/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U_CLK/Mcount_count_cy<8> (U_CLK/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U_CLK/Mcount_count_cy<9> (U_CLK/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U_CLK/Mcount_count_cy<10> (U_CLK/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U_CLK/Mcount_count_cy<11> (U_CLK/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U_CLK/Mcount_count_cy<12> (U_CLK/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U_CLK/Mcount_count_cy<13> (U_CLK/Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  U_CLK/Mcount_count_cy<14> (U_CLK/Mcount_count_cy<14>)
     XORCY:CI->O           1   0.206   1.137  U_CLK/Mcount_count_xor<15> (Result<15>)
     LUT6:I0->O            1   0.254   0.000  U_CLK/Mcount_count_eqn_151 (U_CLK/Mcount_count_eqn_15)
     FDC:D                     0.074          U_CLK/count_15
    ----------------------------------------
    Total                      4.179ns (1.807ns logic, 2.372ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_CLK/clk1k'
  Clock period: 5.448ns (frequency: 183.554MHz)
  Total number of paths / destination ports: 912 / 93
-------------------------------------------------------------------------
Delay:               5.448ns (Levels of Logic = 4)
  Source:            U_STM/numbers_0_11 (FF)
  Destination:       U_STM/money_input_3 (FF)
  Source Clock:      U_CLK/clk1k rising
  Destination Clock: U_CLK/clk1k rising

  Data Path: U_STM/numbers_0_11 to U_STM/money_input_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.525   1.221  U_STM/numbers_0_11 (U_STM/numbers_0_11)
     LUT6:I0->O            4   0.254   1.080  U_STM/Mmux_choice[1]_numbers[3][3]_wide_mux_62_OUT41 (U_STM/choice[1]_numbers[3][3]_wide_mux_62_OUT<3>)
     LUT4:I0->O            3   0.254   0.766  U_STM/out61 (U_STM/choice[1]_reduce_or_6_o)
     LUT5:I4->O            3   0.254   0.766  U_STM/state[4]_money_input[3]_select_49_OUT<0>11 (U_STM/state[4]_money_input[3]_select_49_OUT<0>1)
     LUT6:I5->O            1   0.254   0.000  U_STM/state[4]_money_input[3]_select_49_OUT<1>1 (U_STM/state[4]_money_input[3]_select_49_OUT<1>)
     FDE:D                     0.074          U_STM/money_input_1
    ----------------------------------------
    Total                      5.448ns (1.615ns logic, 3.833ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50m'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              5.000ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       U_CLK/count_0 (FF)
  Destination Clock: clk50m rising

  Data Path: clr to U_CLK/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   0.975  clr_IBUF (clr_IBUF)
     INV:I->O             71   0.255   1.983  U_CLK/clr_inv1_INV_0 (U_CLK/clr_inv)
     FDC:CLR                   0.459          U_CLK/count_0
    ----------------------------------------
    Total                      5.000ns (2.042ns logic, 2.958ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U_CLK/clk1k'
  Total number of paths / destination ports: 86 / 86
-------------------------------------------------------------------------
Offset:              5.000ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       U_KEY/count_4 (FF)
  Destination Clock: U_CLK/clk1k rising

  Data Path: clr to U_KEY/count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   0.975  clr_IBUF (clr_IBUF)
     INV:I->O             71   0.255   1.983  U_CLK/clr_inv1_INV_0 (U_CLK/clr_inv)
     FDP:PRE                   0.459          U_KEY/key_now_0
    ----------------------------------------
    Total                      5.000ns (2.042ns logic, 2.958ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U_CLK/clk1k'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              5.282ns (Levels of Logic = 2)
  Source:            U_SEG/seg_sel_FSM_FFd6 (FF)
  Destination:       seg_sel<5> (PAD)
  Source Clock:      U_CLK/clk1k rising

  Data Path: U_SEG/seg_sel_FSM_FFd6 to seg_sel<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   0.909  U_SEG/seg_sel_FSM_FFd6 (U_SEG/seg_sel_FSM_FFd6)
     INV:I->O              1   0.255   0.681  U_SEG/seg_sel_seg_sel[5]1_INV_0 (seg_sel_5_OBUF)
     OBUF:I->O                 2.912          seg_sel_5_OBUF (seg_sel<5>)
    ----------------------------------------
    Total                      5.282ns (3.692ns logic, 1.590ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U_CLK/clk1k
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U_CLK/clk1k    |    5.448|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk50m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50m         |    4.179|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.98 secs
 
--> 

Total memory usage is 228404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    5 (   0 filtered)

