library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity SeqDetector is
					port(CLOCK_50 : in std_logic;
						  SW		  : in std_logic_vector(1 downto 0);
						  LEDR	  : out std_logic;
						  LEDG	  : out std_logic_vector());