{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 16:23:10 2015 " "Info: Processing started: Tue Oct 27 16:23:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Info: Found entity 1: Part1" {  } { { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub ControlUnit_FPGA.v(27) " "Info (10281): Verilog HDL Declaration information at ControlUnit_FPGA.v(27): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt ControlUnit_FPGA.v(27) " "Info (10281): Verilog HDL Declaration information at ControlUnit_FPGA.v(27): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit_fpga.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlunit_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_FPGA " "Info: Found entity 1: ControlUnit_FPGA" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub ControlUnit.v(13) " "Info (10281): Verilog HDL Declaration information at ControlUnit.v(13): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "ControlUnit.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt ControlUnit.v(13) " "Info (10281): Verilog HDL Declaration information at ControlUnit.v(13): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "ControlUnit.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info: Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit_FPGA " "Info: Elaborating entity \"ControlUnit_FPGA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3..0\] ControlUnit_FPGA.v(23) " "Warning (10034): Output port \"LEDG\[3..0\]\" at ControlUnit_FPGA.v(23) has no driver" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Part1 Part1:clk_div " "Info: Elaborating entity \"Part1\" for hierarchy \"Part1:clk_div\"" {  } { { "ControlUnit_FPGA.v" "clk_div" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value Part1.v(6) " "Warning (10036): Verilog HDL or VHDL warning at Part1.v(6): object \"value\" assigned a value but never read" {  } { { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] Part1.v(4) " "Warning (10034): Output port \"LEDR\[9..1\]\" at Part1.v(4) has no driver" {  } { { "Part1.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/Part1.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~4 " "Info: Register \"state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~5 " "Info: Register \"state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~6 " "Info: Register \"state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~7 " "Info: Register \"state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit.map.smsg " "Info: Generated suppressed messages file C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "ControlUnit_FPGA.v" "" { Text "C:/Users/Student/Desktop/Projects_CJH/ASIC/Lab2/ControlUnit_FPGA.v" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Info: Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Info: Implemented 68 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 16:23:12 2015 " "Info: Processing ended: Tue Oct 27 16:23:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
