
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013351                       # Number of seconds simulated
sim_ticks                                 13351084500                       # Number of ticks simulated
final_tick                                13351084500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  35036                       # Simulator instruction rate (inst/s)
host_op_rate                                    61196                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11055694                       # Simulator tick rate (ticks/s)
host_mem_usage                                1758696                       # Number of bytes of host memory used
host_seconds                                  1207.62                       # Real time elapsed on the host
sim_insts                                    42309926                       # Number of instructions simulated
sim_ops                                      73901299                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      8594304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           8594304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1271360                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1271360                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       134286                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             134286                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        19865                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             19865                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    643715797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            643715797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     95225223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            95225223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    738941020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           738941020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     134286                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     19865                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   134286                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   19865                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               8593600                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    704                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1269312                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                8594304                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1271360                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                    11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             8355                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             8209                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             8529                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             8338                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             8530                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             8199                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             8411                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             8005                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             8236                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             8272                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            8931                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            8764                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            8819                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            8504                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            8090                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            8083                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1359                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1315                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1215                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1304                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1500                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1238                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1208                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1019                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1173                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1306                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1294                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1246                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1327                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1130                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1054                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1145                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  13350098500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               134286                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               19865                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  65918                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  34535                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  17939                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   9119                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4119                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1693                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    655                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    220                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     62                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   462                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   508                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   854                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1126                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1210                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1208                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1210                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1199                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1211                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1202                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1224                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1219                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1222                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1207                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1219                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1196                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1180                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1173                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    15                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        84391                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   116.864784                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    89.414534                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   131.988819                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        59122     70.06%     70.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        17132     20.30%     90.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3261      3.86%     94.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1754      2.08%     96.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1120      1.33%     97.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1367      1.62%     99.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          108      0.13%     99.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           92      0.11%     99.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          435      0.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        84391                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1172                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    114.548635                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    32.832233                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2032.059103                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1171     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1172                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1172                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.922355                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.887571                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.098067                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             656     55.97%     55.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              39      3.33%     59.30% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             397     33.87%     93.17% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              74      6.31%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               5      0.43%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1172                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  3749528250                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             6267184500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 671375000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    27924.25                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               46674.25                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      643.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       95.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   643.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    95.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.77                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     10.58                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   63710                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   6003                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                47.45                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               30.22                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     86604.03                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   45.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               301022400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               159997200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              475352640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              53024760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1058410080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1388512020                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            25581600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     4271663790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      301193760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        32059905                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            8066847375                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           604.209124                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         10239469750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     14991750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    447846000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     87375250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    784122500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2648265000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   9368484000                       # Time in different power states
system.mem_ctrls0_1.actEnergy               301557900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               160266645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              483370860                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              50503500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1057795440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1395663240                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            25336800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4311960510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      266603520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        27783930                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            8081005665                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           605.269584                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         10223688500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     14385500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    447592000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     73742500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    694081500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2664517750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   9456765250                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      8670464                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           8670464                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1291456                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1291456                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       135476                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             135476                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        20179                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             20179                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    649420203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            649420203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     96730419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            96730419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    746150622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           746150622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     135476                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     20179                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   135476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   20179                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               8669184                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   1280                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1289472                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                8670464                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1291456                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             8429                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             8240                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8629                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             8407                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             8612                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             8288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             8490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             8080                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             8285                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             8349                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            8980                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            8863                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            8878                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8606                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            8173                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            8147                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1383                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1327                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1265                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1325                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1513                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1258                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1229                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1001                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1195                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1328                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1291                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1253                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1342                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1169                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1080                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1189                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  13350624500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               135476                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               20179                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  65863                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  35153                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  18045                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   9280                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4338                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1782                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    685                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    236                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     64                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   468                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   862                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1145                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1208                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1247                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1229                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1229                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1225                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1224                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1223                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1221                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1248                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1239                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1224                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1202                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1193                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        86421                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   115.229771                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    88.663169                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   129.390864                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        61121     70.72%     70.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        17214     19.92%     90.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3286      3.80%     94.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1719      1.99%     96.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1174      1.36%     97.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1268      1.47%     99.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          119      0.14%     99.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           99      0.11%     99.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          421      0.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        86421                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1191                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    113.716205                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    32.064464                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2000.564701                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1190     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1191                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1191                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.916877                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.882853                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.085725                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             662     55.58%     55.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              46      3.86%     59.45% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             413     34.68%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              62      5.21%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               7      0.59%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1191                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  3826872250                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             6366672250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 677280000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28251.77                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47001.77                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      649.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       96.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   649.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    96.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.83                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.07                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     10.80                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   63224                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   5955                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                46.67                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               29.51                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     85770.61                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   44.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               307791120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               163587270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              479629500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              53771220                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1059024720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1400558970                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            25875360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     4269457320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      296538720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        29635710                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            8085935760                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           605.638850                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         10212570000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     15378250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    448100000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     77068500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    772020750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2674900500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   9363616500                       # Time in different power states
system.mem_ctrls1_1.actEnergy               309283380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               164380425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              487526340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              51401340                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1057180800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1380076020                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            25631520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4316102130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      262386240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        37916250                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            8092006155                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           606.093524                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         10257561250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     15372500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    447332000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    109148750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    683127500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2630384000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   9465719750                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      8585920                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           8585920                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1271104                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1271104                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       134155                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             134155                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        19861                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             19861                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    643087833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            643087833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     95206049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            95206049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    738293882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           738293882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     134155                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     19861                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   134155                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   19861                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               8584896                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                   1024                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1269632                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                8585920                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1271104                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                    16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             8290                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             8205                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             8519                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             8297                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             8533                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             8195                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             8405                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             8039                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             8206                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             8222                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            8917                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            8784                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            8791                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            8581                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            8061                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            8094                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1385                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1328                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1229                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1283                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1492                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1239                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1194                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1038                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1156                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1294                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1279                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1245                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1319                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1132                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1059                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1166                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  13350211500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               134155                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               19861                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  66064                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  34497                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  17806                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   8951                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4169                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1735                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    619                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    218                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     62                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   462                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   517                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   859                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1134                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1192                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1208                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1207                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1203                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1218                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1203                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1207                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1205                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1220                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1226                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1215                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1196                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1178                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1181                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    11                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        84103                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   117.159959                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    89.507193                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   132.769662                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        58879     70.01%     70.01% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        17136     20.38%     90.38% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3182      3.78%     94.17% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1716      2.04%     96.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1196      1.42%     97.63% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1327      1.58%     99.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          118      0.14%     99.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          106      0.13%     99.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          443      0.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        84103                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1171                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    114.541418                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    33.040830                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1982.694727                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095         1170     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1171                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1171                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.941076                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.906551                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.093467                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             636     54.31%     54.31% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              60      5.12%     59.44% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             390     33.30%     92.74% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              79      6.75%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               5      0.43%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::21               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1171                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  3746288500                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             6261394750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 670695000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    27928.41                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               46678.41                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      643.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       95.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   643.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    95.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.77                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     10.78                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   63890                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   5973                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                47.63                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               30.07                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     86680.68                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   45.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               300022800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               159443130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              474688620                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              53181360                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1058410080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1399356840                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            25326720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     4287646590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      291875520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        21714345                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            8071784145                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           604.578890                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         10216349250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     14535000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    447846000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     53278250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    759924500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2672321500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN   9403179250                       # Time in different power states
system.mem_ctrls2_1.actEnergy               300551160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               159727755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              483063840                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              50373000                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1060868640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1389376710                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            25970400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4304636580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      282719520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        26164755                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            8083698480                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           605.471277                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         10235932500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     16219500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    448898000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     59780750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    736053250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2649679750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN   9440453250                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      8693120                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           8693120                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1296768                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1296768                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       135830                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             135830                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        20262                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             20262                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    651117143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            651117143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     97128289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            97128289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    748245433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           748245433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     135830                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     20262                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   135830                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   20262                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               8691840                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                   1280                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1294720                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                8693120                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1296768                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                    20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             8452                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             8283                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             8657                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             8387                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             8624                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             8273                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             8525                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             8138                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             8347                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             8368                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9014                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            8849                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            8908                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            8620                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            8220                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            8145                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1419                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1349                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1259                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1324                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1514                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1232                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1261                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1051                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1211                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1309                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1315                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1257                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1341                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1144                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1086                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1158                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  13350810500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               135830                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               20262                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  66483                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  34961                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  18130                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9208                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4254                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1777                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    675                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    244                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     61                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     13                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   452                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   499                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   880                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1159                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1233                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1233                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1234                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1229                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1236                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1244                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1238                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1241                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1236                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1239                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1236                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1219                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1213                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1203                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    18                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        86881                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   114.941587                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    88.569027                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   128.631229                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        61524     70.81%     70.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        17245     19.85%     90.66% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3329      3.83%     94.49% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1726      1.99%     96.48% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1169      1.35%     97.83% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1261      1.45%     99.28% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          120      0.14%     99.42% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           95      0.11%     99.53% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          412      0.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        86881                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1198                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    113.345576                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    32.479189                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2007.322016                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1197     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1198                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1198                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.886477                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.852732                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.080920                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             685     57.18%     57.18% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              45      3.76%     60.93% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             396     33.06%     93.99% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              63      5.26%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               9      0.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1198                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  3832119000                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             6378556500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 679050000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28216.77                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               46966.77                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      651.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       96.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   651.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    97.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.84                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.09                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     10.81                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   63178                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   5979                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                46.52                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               29.51                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     85531.68                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   44.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               309975960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               164752335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              480800460                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              54334980                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1057180800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1421217480                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            25168320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     4258218630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      287862240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        28856685                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            8088442710                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           605.826621                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         10168608500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     13885000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    447326000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     80828750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    749403000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2721003500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN   9338638250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               310368660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               164961060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              488882940                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              51265620                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1059024720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1393058910                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            25800960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4302544680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      269510400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        34212390                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            8099842110                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           606.680439                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         10228331000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     15481500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    448130000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     91213500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    701642000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2658418250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN   9436199250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                163                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       26702169                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3443810                       # Number of instructions committed
system.cpu00.committedOps                     5936852                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5864818                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu00.num_func_calls                     34614                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       475195                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5864818                       # number of integer instructions
system.cpu00.num_fp_insts                       72584                       # number of float instructions
system.cpu00.num_int_register_reads          11721988                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5030712                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3252353                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2555280                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1386786                       # number of memory refs
system.cpu00.num_load_insts                   1016698                       # Number of load instructions
system.cpu00.num_store_insts                   370088                       # Number of store instructions
system.cpu00.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu00.num_busy_cycles             26702168.998000                       # Number of busy cycles
system.cpu00.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu00.Branches                          543055                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22466      0.38%      0.38% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4429051     74.60%     74.98% # Class of executed instruction
system.cpu00.op_class::IntMult                   9653      0.16%     75.14% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36992      0.62%     75.77% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51904      0.87%     76.64% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     76.64% # Class of executed instruction
system.cpu00.op_class::MemRead                1001661     16.87%     93.51% # Class of executed instruction
system.cpu00.op_class::MemWrite                368259      6.20%     99.72% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15037      0.25%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5936852                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                151                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       24595418                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3232077                       # Number of instructions committed
system.cpu01.committedOps                     5616033                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5544085                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu01.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       453429                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5544085                       # number of integer instructions
system.cpu01.num_fp_insts                       72492                       # number of float instructions
system.cpu01.num_int_register_reads          11082121                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4753579                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3132151                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2446942                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1260416                       # number of memory refs
system.cpu01.num_load_insts                    912087                       # Number of load instructions
system.cpu01.num_store_insts                   348329                       # Number of store instructions
system.cpu01.num_idle_cycles             1940532.303283                       # Number of idle cycles
system.cpu01.num_busy_cycles             22654885.696717                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.921102                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.078898                       # Percentage of idle cycles
system.cpu01.Branches                          521192                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4234714     75.40%     75.80% # Class of executed instruction
system.cpu01.op_class::IntMult                   9641      0.17%     75.98% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36978      0.66%     76.63% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51832      0.92%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     77.56% # Class of executed instruction
system.cpu01.op_class::MemRead                 897058     15.97%     93.53% # Class of executed instruction
system.cpu01.op_class::MemWrite                346500      6.17%     99.70% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5616033                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                139                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       20811685                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2955102                       # Number of instructions committed
system.cpu02.committedOps                     5174904                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5103042                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu02.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       420647                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5103042                       # number of integer instructions
system.cpu02.num_fp_insts                       72400                       # number of float instructions
system.cpu02.num_int_register_reads          10216655                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4378148                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            2951338                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2283536                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1097962                       # number of memory refs
system.cpu02.num_load_insts                    782373                       # Number of load instructions
system.cpu02.num_store_insts                   315589                       # Number of store instructions
system.cpu02.num_idle_cycles             4591046.425404                       # Number of idle cycles
system.cpu02.num_busy_cycles             16220638.574596                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.779401                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.220599                       # Percentage of idle cycles
system.cpu02.Branches                          488292                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22438      0.43%      0.43% # Class of executed instruction
system.cpu02.op_class::IntAlu                 3956157     76.45%     76.88% # Class of executed instruction
system.cpu02.op_class::IntMult                   9623      0.19%     77.07% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36964      0.71%     77.78% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51760      1.00%     78.78% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     78.78% # Class of executed instruction
system.cpu02.op_class::MemRead                 767352     14.83%     93.61% # Class of executed instruction
system.cpu02.op_class::MemWrite                313760      6.06%     99.67% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15021      0.29%     99.96% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5174904                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                157                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       24774649                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3249817                       # Number of instructions committed
system.cpu03.committedOps                     5628416                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5556425                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu03.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       452332                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5556425                       # number of integer instructions
system.cpu03.num_fp_insts                       72538                       # number of float instructions
system.cpu03.num_int_register_reads          11116465                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4768079                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3126380                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2441177                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1272789                       # number of memory refs
system.cpu03.num_load_insts                    925596                       # Number of load instructions
system.cpu03.num_store_insts                   347193                       # Number of store instructions
system.cpu03.num_idle_cycles             1788380.243060                       # Number of idle cycles
system.cpu03.num_busy_cycles             22986268.756940                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.927814                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.072186                       # Percentage of idle cycles
system.cpu03.Branches                          520179                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22459      0.40%      0.40% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4234668     75.24%     75.64% # Class of executed instruction
system.cpu03.op_class::IntMult                   9647      0.17%     75.81% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36985      0.66%     76.46% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51868      0.92%     77.39% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     77.39% # Class of executed instruction
system.cpu03.op_class::MemRead                 910563     16.18%     93.56% # Class of executed instruction
system.cpu03.op_class::MemWrite                345364      6.14%     99.70% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15033      0.27%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5628416                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                157                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       26527275                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   3381535                       # Number of instructions committed
system.cpu04.committedOps                     5853921                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5781930                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu04.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       471090                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5781930                       # number of integer instructions
system.cpu04.num_fp_insts                       72538                       # number of float instructions
system.cpu04.num_int_register_reads          11548971                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4956070                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3229527                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2535007                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1348154                       # number of memory refs
system.cpu04.num_load_insts                    982161                       # Number of load instructions
system.cpu04.num_store_insts                   365993                       # Number of store instructions
system.cpu04.num_idle_cycles             173748.480378                       # Number of idle cycles
system.cpu04.num_busy_cycles             26353526.519622                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.993450                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.006550                       # Percentage of idle cycles
system.cpu04.Branches                          538893                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22459      0.38%      0.38% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4384808     74.90%     75.29% # Class of executed instruction
system.cpu04.op_class::IntMult                   9647      0.16%     75.45% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36985      0.63%     76.08% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51868      0.89%     76.97% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     76.97% # Class of executed instruction
system.cpu04.op_class::MemRead                 967128     16.52%     93.49% # Class of executed instruction
system.cpu04.op_class::MemWrite                364164      6.22%     99.71% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15033      0.26%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5853921                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                133                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       16980433                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   2691407                       # Number of instructions committed
system.cpu05.committedOps                     4755279                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             4683460                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu05.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       389486                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    4683460                       # number of integer instructions
system.cpu05.num_fp_insts                       72354                       # number of float instructions
system.cpu05.num_int_register_reads           9393348                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4020920                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            2779694                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2128007                       # number of times the CC registers were written
system.cpu05.num_mem_refs                      943114                       # number of memory refs
system.cpu05.num_load_insts                    658653                       # Number of load instructions
system.cpu05.num_store_insts                   284461                       # Number of store instructions
system.cpu05.num_idle_cycles             6182242.604085                       # Number of idle cycles
system.cpu05.num_busy_cycles             10798190.395915                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.635920                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.364080                       # Percentage of idle cycles
system.cpu05.Branches                          457055                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu05.op_class::IntAlu                 3691436     77.63%     78.10% # Class of executed instruction
system.cpu05.op_class::IntMult                   9617      0.20%     78.30% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36957      0.78%     79.08% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51724      1.09%     80.17% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     80.17% # Class of executed instruction
system.cpu05.op_class::MemRead                 643636     13.54%     93.70% # Class of executed instruction
system.cpu05.op_class::MemWrite                282632      5.94%     99.65% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  4755279                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                151                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       24612313                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3246009                       # Number of instructions committed
system.cpu06.committedOps                     5638405                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5566457                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu06.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       455117                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5566457                       # number of integer instructions
system.cpu06.num_fp_insts                       72492                       # number of float instructions
system.cpu06.num_int_register_reads          11125877                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4772575                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3141436                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2455380                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1268576                       # number of memory refs
system.cpu06.num_load_insts                    918561                       # Number of load instructions
system.cpu06.num_store_insts                   350015                       # Number of store instructions
system.cpu06.num_idle_cycles             1926292.581037                       # Number of idle cycles
system.cpu06.num_busy_cycles             22686020.418963                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.921735                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.078265                       # Percentage of idle cycles
system.cpu06.Branches                          522882                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4248926     75.36%     75.76% # Class of executed instruction
system.cpu06.op_class::IntMult                   9641      0.17%     75.93% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36978      0.66%     76.58% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51832      0.92%     77.50% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     77.50% # Class of executed instruction
system.cpu06.op_class::MemRead                 903532     16.02%     93.53% # Class of executed instruction
system.cpu06.op_class::MemWrite                348186      6.18%     99.70% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5638405                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                133                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       10694477                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2569174                       # Number of instructions committed
system.cpu07.committedOps                     4545749                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4473930                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu07.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       372026                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4473930                       # number of integer instructions
system.cpu07.num_fp_insts                       72354                       # number of float instructions
system.cpu07.num_int_register_reads           8991691                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3846308                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2683674                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2040691                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      873239                       # number of memory refs
system.cpu07.num_load_insts                    606256                       # Number of load instructions
system.cpu07.num_store_insts                   266983                       # Number of store instructions
system.cpu07.num_idle_cycles             6411235.503964                       # Number of idle cycles
system.cpu07.num_busy_cycles             4283241.496036                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.400510                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.599490                       # Percentage of idle cycles
system.cpu07.Branches                          439615                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22431      0.49%      0.49% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3551781     78.13%     78.63% # Class of executed instruction
system.cpu07.op_class::IntMult                   9617      0.21%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36957      0.81%     79.65% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51724      1.14%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::MemRead                 591239     13.01%     93.80% # Class of executed instruction
system.cpu07.op_class::MemWrite                265154      5.83%     99.63% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15017      0.33%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4545749                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                139                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       18915471                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   2829025                       # Number of instructions committed
system.cpu08.committedOps                     4975077                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             4903215                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu08.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       405897                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    4903215                       # number of integer instructions
system.cpu08.num_fp_insts                       72400                       # number of float instructions
system.cpu08.num_int_register_reads           9824046                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4207821                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            2870231                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2209750                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1023696                       # number of memory refs
system.cpu08.num_load_insts                    722893                       # Number of load instructions
system.cpu08.num_store_insts                   300803                       # Number of store instructions
system.cpu08.num_idle_cycles             5515996.106217                       # Number of idle cycles
system.cpu08.num_busy_cycles             13399474.893783                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.708387                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.291613                       # Percentage of idle cycles
system.cpu08.Branches                          473578                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu08.op_class::IntAlu                 3830596     77.00%     77.45% # Class of executed instruction
system.cpu08.op_class::IntMult                   9623      0.19%     77.64% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36964      0.74%     78.38% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51760      1.04%     79.42% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     79.42% # Class of executed instruction
system.cpu08.op_class::MemRead                 707872     14.23%     93.65% # Class of executed instruction
system.cpu08.op_class::MemWrite                298974      6.01%     99.66% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  4975077                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                139                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       18893617                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2836187                       # Number of instructions committed
system.cpu09.committedOps                     4986724                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4914862                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu09.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       406794                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4914862                       # number of integer instructions
system.cpu09.num_fp_insts                       72400                       # number of float instructions
system.cpu09.num_int_register_reads           9846820                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4217674                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2875149                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2214266                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1027914                       # number of memory refs
system.cpu09.num_load_insts                    726183                       # Number of load instructions
system.cpu09.num_store_insts                   301731                       # Number of store instructions
system.cpu09.num_idle_cycles             5525086.401757                       # Number of idle cycles
system.cpu09.num_busy_cycles             13368530.598243                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.707569                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.292431                       # Percentage of idle cycles
system.cpu09.Branches                          474444                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3838025     76.96%     77.41% # Class of executed instruction
system.cpu09.op_class::IntMult                   9623      0.19%     77.61% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.74%     78.35% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51760      1.04%     79.39% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.39% # Class of executed instruction
system.cpu09.op_class::MemRead                 711162     14.26%     93.65% # Class of executed instruction
system.cpu09.op_class::MemWrite                299902      6.01%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4986724                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                133                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       16998128                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2691861                       # Number of instructions committed
system.cpu10.committedOps                     4756063                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             4684244                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu10.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       389552                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    4684244                       # number of integer instructions
system.cpu10.num_fp_insts                       72354                       # number of float instructions
system.cpu10.num_int_register_reads           9394826                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4021572                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2780061                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2128329                       # number of times the CC registers were written
system.cpu10.num_mem_refs                      943362                       # number of memory refs
system.cpu10.num_load_insts                    658843                       # Number of load instructions
system.cpu10.num_store_insts                   284519                       # Number of store instructions
system.cpu10.num_idle_cycles             6177420.682825                       # Number of idle cycles
system.cpu10.num_busy_cycles             10820707.317175                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.636582                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.363418                       # Percentage of idle cycles
system.cpu10.Branches                          457129                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3691972     77.63%     78.10% # Class of executed instruction
system.cpu10.op_class::IntMult                   9617      0.20%     78.30% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36957      0.78%     79.08% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51724      1.09%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     80.17% # Class of executed instruction
system.cpu10.op_class::MemRead                 643826     13.54%     93.70% # Class of executed instruction
system.cpu10.op_class::MemWrite                282690      5.94%     99.65% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  4756063                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                145                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       22695176                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3104532                       # Number of instructions committed
system.cpu11.committedOps                     5413358                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5341453                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu11.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       438428                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5341453                       # number of integer instructions
system.cpu11.num_fp_insts                       72446                       # number of float instructions
system.cpu11.num_int_register_reads          10684140                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4580981                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3049404                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2372179                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1185516                       # number of memory refs
system.cpu11.num_load_insts                    852189                       # Number of load instructions
system.cpu11.num_store_insts                   333327                       # Number of store instructions
system.cpu11.num_idle_cycles             3405693.799794                       # Number of idle cycles
system.cpu11.num_busy_cycles             19289482.200206                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.849938                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.150062                       # Percentage of idle cycles
system.cpu11.Branches                          506149                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22445      0.41%      0.41% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4106995     75.87%     76.28% # Class of executed instruction
system.cpu11.op_class::IntMult                   9635      0.18%     76.46% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36971      0.68%     77.14% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51796      0.96%     78.10% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     78.10% # Class of executed instruction
system.cpu11.op_class::MemRead                 837164     15.46%     93.56% # Class of executed instruction
system.cpu11.op_class::MemWrite                331498      6.12%     99.69% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5413358                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                145                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       22719327                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3108058                       # Number of instructions committed
system.cpu12.committedOps                     5418949                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5347044                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu12.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       438841                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5347044                       # number of integer instructions
system.cpu12.num_fp_insts                       72446                       # number of float instructions
system.cpu12.num_int_register_reads          10695086                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4585746                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3051682                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2374231                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1187574                       # number of memory refs
system.cpu12.num_load_insts                    853847                       # Number of load instructions
system.cpu12.num_store_insts                   333727                       # Number of store instructions
system.cpu12.num_idle_cycles             3388769.272863                       # Number of idle cycles
system.cpu12.num_busy_cycles             19330557.727137                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.850842                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.149158                       # Percentage of idle cycles
system.cpu12.Branches                          506575                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22445      0.41%      0.41% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4110528     75.85%     76.27% # Class of executed instruction
system.cpu12.op_class::IntMult                   9635      0.18%     76.45% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36971      0.68%     77.13% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51796      0.96%     78.08% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     78.08% # Class of executed instruction
system.cpu12.op_class::MemRead                 838822     15.48%     93.56% # Class of executed instruction
system.cpu12.op_class::MemWrite                331898      6.12%     99.69% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5418949                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                139                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       20793031                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   2971332                       # Number of instructions committed
system.cpu13.committedOps                     5201569                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5129707                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu13.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       422734                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5129707                       # number of integer instructions
system.cpu13.num_fp_insts                       72400                       # number of float instructions
system.cpu13.num_int_register_reads          10268233                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4400639                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2962855                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2293894                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1107288                       # number of memory refs
system.cpu13.num_load_insts                    789689                       # Number of load instructions
system.cpu13.num_store_insts                   317599                       # Number of store instructions
system.cpu13.num_idle_cycles             4601457.269245                       # Number of idle cycles
system.cpu13.num_busy_cycles             16191573.730755                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.778702                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.221298                       # Percentage of idle cycles
system.cpu13.Branches                          490456                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22438      0.43%      0.43% # Class of executed instruction
system.cpu13.op_class::IntAlu                 3973496     76.39%     76.82% # Class of executed instruction
system.cpu13.op_class::IntMult                   9623      0.19%     77.01% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.71%     77.72% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51760      1.00%     78.71% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.71% # Class of executed instruction
system.cpu13.op_class::MemRead                 774668     14.89%     93.61% # Class of executed instruction
system.cpu13.op_class::MemWrite                315770      6.07%     99.68% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15021      0.29%     99.96% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5201569                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        3883581                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   13351084500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        3594685                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              421022                       # Transaction distribution
system.piobus.trans_dist::ReadResp             421022                       # Transaction distribution
system.piobus.trans_dist::WriteReq                447                       # Transaction distribution
system.piobus.trans_dist::WriteResp               447                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       106896                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       106896                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        85476                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        85476                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        53040                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        53040                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        84242                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        84242                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       102956                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       102956                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        22024                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        22024                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        87166                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        87166                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         4584                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         4584                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        38326                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        38326                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        39192                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        39192                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        22098                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        22098                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        70654                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        70654                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        71080                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        71080                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        55204                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        55204                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                 842938                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       427584                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       427584                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       341904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       341904                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       212160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       212160                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       336968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       336968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       411824                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       411824                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        88096                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        88096                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       348664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       348664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        18336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        18336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       153304                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       153304                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       156768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       156768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        88392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        88392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       282616                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       282616                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       284320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       284320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       220816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       220816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 3371752                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           301260000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           224557500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          118884000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           96335500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           58361000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.4                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           94438500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         116405000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          23669000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          97537500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           4559500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          41809500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          42727500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          23688000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          78650500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          78895000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          60782000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.5                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     71046645                      
system.ruby.outstanding_req_hist_seqr::mean     1.000023                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000016                      
system.ruby.outstanding_req_hist_seqr::stdev     0.004822                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    71044993    100.00%    100.00% |        1652      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     71046645                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples       71046645                      
system.ruby.latency_hist_seqr::mean          3.128196                      
system.ruby.latency_hist_seqr::gmean         1.533811                      
system.ruby.latency_hist_seqr::stdev        15.825637                      
system.ruby.latency_hist_seqr            |    70634422     99.42%     99.42% |      393620      0.55%     99.97% |        9193      0.01%     99.99% |        1620      0.00%     99.99% |        3777      0.01%     99.99% |        3534      0.00%    100.00% |         410      0.00%    100.00% |          48      0.00%    100.00% |          13      0.00%    100.00% |           8      0.00%    100.00%
system.ruby.latency_hist_seqr::total         71046645                      
system.ruby.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.hit_latency_hist_seqr::samples     70504028                      
system.ruby.hit_latency_hist_seqr::mean      1.854997                      
system.ruby.hit_latency_hist_seqr::gmean     1.479885                      
system.ruby.hit_latency_hist_seqr::stdev     1.392338                      
system.ruby.hit_latency_hist_seqr        |    50638264     71.82%     71.82% |           0      0.00%     71.82% |    19775873     28.05%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |       71813      0.10%     99.97% |           0      0.00%     99.97% |       18078      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     70504028                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples       542617                      
system.ruby.miss_latency_hist_seqr::mean   168.559061                      
system.ruby.miss_latency_hist_seqr::gmean   160.478571                      
system.ruby.miss_latency_hist_seqr::stdev    70.444835                      
system.ruby.miss_latency_hist_seqr       |      130394     24.03%     24.03% |      393620     72.54%     96.57% |        9193      1.69%     98.27% |        1620      0.30%     98.56% |        3777      0.70%     99.26% |        3534      0.65%     99.91% |         410      0.08%     99.99% |          48      0.01%    100.00% |          13      0.00%    100.00% |           8      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       542617                      
system.ruby.Directory.incomplete_times_seqr            3                      
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            6                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl1.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl1.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl2.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl2.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl3.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl3.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1266362                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        67094                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1333456                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4425688                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2487                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4428175                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits        10719                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses        58862                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses        69581                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles           397                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1162173                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        55623                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1217796                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4201853                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1673                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4203526                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L2cache.demand_hits         5937                       # Number of cache demand hits
system.ruby.l1_cntrl1.L2cache.demand_misses        51359                       # Number of cache demand misses
system.ruby.l1_cntrl1.L2cache.demand_accesses        57296                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles           450                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.L1Dcache.demand_hits       908592                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        23839                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       932431                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3596788                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1658                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3598446                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L2cache.demand_hits         5406                       # Number of cache demand hits
system.ruby.l1_cntrl10.L2cache.demand_misses        20091                       # Number of cache demand misses
system.ruby.l1_cntrl10.L2cache.demand_accesses        25497                       # Number of cache demand accesses
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1102089                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        48218                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1150307                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4059287                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1680                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4060967                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L2cache.demand_hits         6118                       # Number of cache demand hits
system.ruby.l1_cntrl11.L2cache.demand_misses        43780                       # Number of cache demand misses
system.ruby.l1_cntrl11.L2cache.demand_accesses        49898                       # Number of cache demand accesses
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles          273                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1103467                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        48685                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1152152                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4063212                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1691                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4064903                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L2cache.demand_hits         6394                       # Number of cache demand hits
system.ruby.l1_cntrl12.L2cache.demand_misses        43982                       # Number of cache demand misses
system.ruby.l1_cntrl12.L2cache.demand_accesses        50376                       # Number of cache demand accesses
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles          203                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1039305                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        40499                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1079804                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      3909514                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         2486                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      3912000                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L2cache.demand_hits         7060                       # Number of cache demand hits
system.ruby.l1_cntrl13.L2cache.demand_misses        35925                       # Number of cache demand misses
system.ruby.l1_cntrl13.L2cache.demand_accesses        42985                       # Number of cache demand accesses
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles          112                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1031973                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        39587                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1071560                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      3890691                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         2476                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      3893167                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L2cache.demand_hits         7121                       # Number of cache demand hits
system.ruby.l1_cntrl2.L2cache.demand_misses        34942                       # Number of cache demand misses
system.ruby.l1_cntrl2.L2cache.demand_accesses        42063                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles            72                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1175332                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        55454                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1230786                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4209522                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1661                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4211183                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L2cache.demand_hits         5394                       # Number of cache demand hits
system.ruby.l1_cntrl3.L2cache.demand_misses        51721                       # Number of cache demand misses
system.ruby.l1_cntrl3.L2cache.demand_accesses        57115                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles           290                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1232270                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        64524                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1296794                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      4369232                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1658                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      4370890                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L2cache.demand_hits         5940                       # Number of cache demand hits
system.ruby.l1_cntrl4.L2cache.demand_misses        60242                       # Number of cache demand misses
system.ruby.l1_cntrl4.L2cache.demand_accesses        66182                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles           352                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits       908500                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        23720                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses       932220                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      3596196                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1693                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      3597889                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L2cache.demand_hits         5350                       # Number of cache demand hits
system.ruby.l1_cntrl5.L2cache.demand_misses        20063                       # Number of cache demand misses
system.ruby.l1_cntrl5.L2cache.demand_accesses        25413                       # Number of cache demand accesses
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1168664                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        56447                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1225111                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4216803                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         2482                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4219285                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L2cache.demand_hits         6749                       # Number of cache demand hits
system.ruby.l1_cntrl6.L2cache.demand_misses        52180                       # Number of cache demand misses
system.ruby.l1_cntrl6.L2cache.demand_accesses        58929                       # Number of cache demand accesses
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles           524                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       855306                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        15759                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       871065                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3447807                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1670                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3449477                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L2cache.demand_hits         5363                       # Number of cache demand hits
system.ruby.l1_cntrl7.L2cache.demand_misses        12066                       # Number of cache demand misses
system.ruby.l1_cntrl7.L2cache.demand_accesses        17429                       # Number of cache demand accesses
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits       972407                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        32244                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1004651                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      3750901                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1679                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      3752580                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L2cache.demand_hits         6333                       # Number of cache demand hits
system.ruby.l1_cntrl8.L2cache.demand_misses        27590                       # Number of cache demand misses
system.ruby.l1_cntrl8.L2cache.demand_accesses        33923                       # Number of cache demand accesses
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles            20                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits       976085                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        32351                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1008436                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3759096                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1692                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3760788                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L2cache.demand_hits         6007                       # Number of cache demand hits
system.ruby.l1_cntrl9.L2cache.demand_misses        28036                       # Number of cache demand misses
system.ruby.l1_cntrl9.L2cache.demand_accesses        34043                       # Number of cache demand accesses
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles            14                       # cycles for which number of transistions == max transitions
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2801010                      
system.ruby.network.routers00.buffer_writes      2801010                      
system.ruby.network.routers00.sw_input_arbiter_activity      2886570                      
system.ruby.network.routers00.sw_output_arbiter_activity      2801010                      
system.ruby.network.routers00.crossbar_activity      2801010                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3384085                      
system.ruby.network.routers01.buffer_writes      3384085                      
system.ruby.network.routers01.sw_input_arbiter_activity      3505925                      
system.ruby.network.routers01.sw_output_arbiter_activity      3384085                      
system.ruby.network.routers01.crossbar_activity      3384085                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2934878                      
system.ruby.network.routers02.buffer_writes      2934878                      
system.ruby.network.routers02.sw_input_arbiter_activity      3031366                      
system.ruby.network.routers02.sw_output_arbiter_activity      2934878                      
system.ruby.network.routers02.crossbar_activity      2934878                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2540491                      
system.ruby.network.routers03.buffer_writes      2540491                      
system.ruby.network.routers03.sw_input_arbiter_activity      2608672                      
system.ruby.network.routers03.sw_output_arbiter_activity      2540491                      
system.ruby.network.routers03.crossbar_activity      2540491                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      4391496                      
system.ruby.network.routers04.buffer_writes      4391496                      
system.ruby.network.routers04.sw_input_arbiter_activity      4929742                      
system.ruby.network.routers04.sw_output_arbiter_activity      4391496                      
system.ruby.network.routers04.crossbar_activity      4391496                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      4094675                      
system.ruby.network.routers05.buffer_writes      4094675                      
system.ruby.network.routers05.sw_input_arbiter_activity      4346652                      
system.ruby.network.routers05.sw_output_arbiter_activity      4094675                      
system.ruby.network.routers05.crossbar_activity      4094675                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3567060                      
system.ruby.network.routers06.buffer_writes      3567060                      
system.ruby.network.routers06.sw_input_arbiter_activity      3738908                      
system.ruby.network.routers06.sw_output_arbiter_activity      3567060                      
system.ruby.network.routers06.crossbar_activity      3567060                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      3335234                      
system.ruby.network.routers07.buffer_writes      3335234                      
system.ruby.network.routers07.sw_input_arbiter_activity      3743840                      
system.ruby.network.routers07.sw_output_arbiter_activity      3335234                      
system.ruby.network.routers07.crossbar_activity      3335234                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      4930933                      
system.ruby.network.routers08.buffer_writes      4930933                      
system.ruby.network.routers08.sw_input_arbiter_activity      5645056                      
system.ruby.network.routers08.sw_output_arbiter_activity      4930933                      
system.ruby.network.routers08.crossbar_activity      4930933                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      8212227                      
system.ruby.network.routers09.buffer_writes      8212227                      
system.ruby.network.routers09.sw_input_arbiter_activity      8976132                      
system.ruby.network.routers09.sw_output_arbiter_activity      8212227                      
system.ruby.network.routers09.crossbar_activity      8212227                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      7711150                      
system.ruby.network.routers10.buffer_writes      7711150                      
system.ruby.network.routers10.sw_input_arbiter_activity      8331252                      
system.ruby.network.routers10.sw_output_arbiter_activity      7711150                      
system.ruby.network.routers10.crossbar_activity      7711150                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      4770552                      
system.ruby.network.routers11.buffer_writes      4770552                      
system.ruby.network.routers11.sw_input_arbiter_activity      5734940                      
system.ruby.network.routers11.sw_output_arbiter_activity      4770552                      
system.ruby.network.routers11.crossbar_activity      4770552                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      3593260                      
system.ruby.network.routers12.buffer_writes      3593260                      
system.ruby.network.routers12.sw_input_arbiter_activity      3910221                      
system.ruby.network.routers12.sw_output_arbiter_activity      3593260                      
system.ruby.network.routers12.crossbar_activity      3593260                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      7054220                      
system.ruby.network.routers13.buffer_writes      7054220                      
system.ruby.network.routers13.sw_input_arbiter_activity      7488054                      
system.ruby.network.routers13.sw_output_arbiter_activity      7054220                      
system.ruby.network.routers13.crossbar_activity      7054220                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      6665749                      
system.ruby.network.routers14.buffer_writes      6665749                      
system.ruby.network.routers14.sw_input_arbiter_activity      6975889                      
system.ruby.network.routers14.sw_output_arbiter_activity      6665749                      
system.ruby.network.routers14.crossbar_activity      6665749                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      3597384                      
system.ruby.network.routers15.buffer_writes      3597384                      
system.ruby.network.routers15.sw_input_arbiter_activity      3832316                      
system.ruby.network.routers15.sw_output_arbiter_activity      3597384                      
system.ruby.network.routers15.crossbar_activity      3597384                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |           0      0.00%      0.00% |           0      0.00%      0.00% |      672161      3.67%      3.67% |     8268799     45.20%     48.88% |     8679002     47.45%     96.33% |      672160      3.67%    100.00%
system.ruby.network.packets_received::total     18292122                      
system.ruby.network.packets_injected     |           0      0.00%      0.00% |           0      0.00%      0.00% |      672161      3.67%      3.67% |     8268799     45.20%     48.88% |     8679002     47.45%     96.33% |      672160      3.67%    100.00%
system.ruby.network.packets_injected::total     18292122                      
system.ruby.network.packet_network_latency |           0                       |           0                       |     6244416                       |    74231584                       |    96045620                       |     7876654                      
system.ruby.network.packet_queueing_latency |           0                       |           0                       |     1465100                       |   115708841                       |    83020999                       |     6721600                      
system.ruby.network.memory_received      |           0      0.00%      0.00% |           0      0.00%      0.00% |      672161     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |      672160     50.00%    100.00%
system.ruby.network.memory_received::total      1344321                      
system.ruby.network.memory_network_latency |           0                       |           0                       |     6244416                       |           0                       |           0                       |     7876654                      
system.ruby.network.memory_queueing_latency |           0                       |           0                       |     1465100                       |           0                       |           0                       |     6721600                      
system.ruby.network.average_packet_vnet_latency |         nan                       |         nan                       |    9.290060                       |    8.977311                       |   11.066436                       |   11.718421                      
system.ruby.network.average_packet_vqueue_latency |         nan                       |         nan                       |    2.179686                       |   13.993428                       |    9.565731                       |          10                      
system.ruby.network.average_packet_network_latency    10.080748                      
system.ruby.network.average_packet_queueing_latency    11.311784                      
system.ruby.network.average_packet_latency    21.392532                      
system.ruby.network.average_memory_network_latency    10.504240                      
system.ruby.network.average_memory_queueing_latency     6.089840                      
system.ruby.network.average_memory_latency    16.594080                      
system.ruby.network.flits_received       |           0      0.00%      0.00% |           0      0.00%      0.00% |      672161      3.23%      3.23% |     8268799     39.79%     43.02% |    10849470     52.20%     95.22% |      992828      4.78%    100.00%
system.ruby.network.flits_received::total     20783258                      
system.ruby.network.flits_injected       |           0      0.00%      0.00% |           0      0.00%      0.00% |      672161      3.23%      3.23% |     8268799     39.79%     43.02% |    10849470     52.20%     95.22% |      992828      4.78%    100.00%
system.ruby.network.flits_injected::total     20783258                      
system.ruby.network.flit_network_latency |           0                       |           0                       |     6244416                       |    74231584                       |   120908271                       |    13548006                      
system.ruby.network.flit_queueing_latency |           0                       |           0                       |     1465100                       |   115708841                       |    89649595                       |     9928280                      
system.ruby.network.average_flit_vnet_latency |         nan                       |         nan                       |    9.290060                       |    8.977311                       |   11.144164                       |   13.645874                      
system.ruby.network.average_flit_vqueue_latency |         nan                       |         nan                       |    2.179686                       |   13.993428                       |    8.263039                       |          10                      
system.ruby.network.average_flit_network_latency    10.341607                      
system.ruby.network.average_flit_queueing_latency    10.429155                      
system.ruby.network.average_flit_latency    20.770761                      
system.ruby.network.ext_in_link_utilization     20783258                      
system.ruby.network.ext_out_link_utilization     20783258                      
system.ruby.network.int_link_utilization     52801146                      
system.ruby.network.avg_link_utilization     3.534082                      
system.ruby.network.avg_vc_load          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    0.077724      2.20%      2.20% |    0.025034      0.71%      2.91% |    0.006600      0.19%      3.09% |    0.006403      0.18%      3.28% |    0.902887     25.55%     28.82% |    0.236899      6.70%     35.53% |    0.102807      2.91%     38.44% |    0.072173      2.04%     40.48% |    1.059837     29.99%     70.47% |    0.412147     11.66%     82.13% |    0.266066      7.53%     89.66% |    0.189124      5.35%     95.01% |    0.143978      4.07%     99.08% |    0.013709      0.39%     99.47% |    0.009945      0.28%     99.75% |    0.008749      0.25%    100.00%
system.ruby.network.avg_vc_load::total       3.534082                      
system.ruby.network.average_hops             2.540562                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  13351084500                       # Cumulative time (in ticks) in various power states
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     10450427                      
system.ruby.LD.latency_hist_seqr::mean       8.405046                      
system.ruby.LD.latency_hist_seqr::gmean      1.773086                      
system.ruby.LD.latency_hist_seqr::stdev     35.549065                      
system.ruby.LD.latency_hist_seqr         |    10119906     96.84%     96.84% |      316530      3.03%     99.87% |        7153      0.07%     99.93% |        1053      0.01%     99.94% |        2722      0.03%     99.97% |        2706      0.03%    100.00% |         323      0.00%    100.00% |          26      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      10450427                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.hit_latency_hist_seqr::samples     10054286                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.887519                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.482668                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.555731                      
system.ruby.LD.hit_latency_hist_seqr     |     7248822     72.10%     72.10% |           0      0.00%     72.10% |     2738955     27.24%     99.34% |           0      0.00%     99.34% |           0      0.00%     99.34% |       52704      0.52%     99.86% |           0      0.00%     99.86% |       13805      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10054286                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       396141                      
system.ruby.LD.miss_latency_hist_seqr::mean   173.823628                      
system.ruby.LD.miss_latency_hist_seqr::gmean   166.129841                      
system.ruby.LD.miss_latency_hist_seqr::stdev    69.535849                      
system.ruby.LD.miss_latency_hist_seqr    |       65620     16.56%     16.56% |      316530     79.90%     96.47% |        7153      1.81%     98.27% |        1053      0.27%     98.54% |        2722      0.69%     99.23% |        2706      0.68%     99.91% |         323      0.08%     99.99% |          26      0.01%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       396141                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      4529542                      
system.ruby.ST.latency_hist_seqr::mean       5.874444                      
system.ruby.ST.latency_hist_seqr::gmean      1.610058                      
system.ruby.ST.latency_hist_seqr::stdev     27.184328                      
system.ruby.ST.latency_hist_seqr         |     4466928     98.62%     98.62% |       58601      1.29%     99.91% |        1778      0.04%     99.95% |         517      0.01%     99.96% |         906      0.02%     99.98% |         701      0.02%    100.00% |          78      0.00%    100.00% |          20      0.00%    100.00% |           6      0.00%    100.00% |           7      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4529542                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.hit_latency_hist_seqr::samples      4405395                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.778116                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.418858                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.434294                      
system.ruby.ST.hit_latency_hist_seqr     |     3306841     75.06%     75.06% |           0      0.00%     75.06% |     1081431     24.55%     99.61% |           0      0.00%     99.61% |           0      0.00%     99.61% |       12994      0.29%     99.91% |           0      0.00%     99.91% |        4129      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4405395                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples       124147                      
system.ruby.ST.miss_latency_hist_seqr::mean   151.233924                      
system.ruby.ST.miss_latency_hist_seqr::gmean   142.914606                      
system.ruby.ST.miss_latency_hist_seqr::stdev    71.863848                      
system.ruby.ST.miss_latency_hist_seqr    |       61533     49.56%     49.56% |       58601     47.20%     96.77% |        1778      1.43%     98.20% |         517      0.42%     98.62% |         906      0.73%     99.35% |         701      0.56%     99.91% |          78      0.06%     99.97% |          20      0.02%     99.99% |           6      0.00%     99.99% |           7      0.01%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       124147                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     55523276                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.925363                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.491660                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.740901                      
system.ruby.IFETCH.latency_hist_seqr     |    55505525     99.97%     99.97% |       17200      0.03%    100.00% |         254      0.00%    100.00% |          39      0.00%    100.00% |         133      0.00%    100.00% |         115      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     55523276                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     55502551                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.862094                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.489039                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.360404                      
system.ruby.IFETCH.hit_latency_hist_seqr |    39567091     71.29%     71.29% |           0      0.00%     71.29% |    15929499     28.70%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |        5863      0.01%    100.00% |           0      0.00%    100.00% |          98      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     55502551                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        20725                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   171.363426                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   165.463929                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    61.769394                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2974     14.35%     14.35% |       17200     82.99%     97.34% |         254      1.23%     98.57% |          39      0.19%     98.76% |         133      0.64%     99.40% |         115      0.55%     99.95% |           8      0.04%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        20725                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       543400                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.657120                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.086226                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    10.166033                      
system.ruby.RMW_Read.latency_hist_seqr   |      542063     99.75%     99.75% |        1289      0.24%     99.99% |           8      0.00%     99.99% |          11      0.00%     99.99% |          16      0.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       543400                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       541796                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.149654                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.070189                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.685684                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      515510     95.15%     95.15% |           0      0.00%     95.15% |       25988      4.80%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |         252      0.05%     99.99% |           0      0.00%     99.99% |          46      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       541796                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1604                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   173.067955                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   165.157204                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    73.402554                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         267     16.65%     16.65% |        1289     80.36%     97.01% |           8      0.50%     97.51% |          11      0.69%     98.19% |          16      1.00%     99.19% |          12      0.75%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1604                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples     70414137                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.842553                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.476009                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     1.348244                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |    50638264     71.91%     71.91% |           0      0.00%     71.91% |           0      0.00%     71.91% |    19775873     28.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total     70414137                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples         2870                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    61.761672                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    61.280486                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev     8.283429                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           2      0.07%      0.07% |        1984     69.13%     69.20% |         770     26.83%     96.03% |          90      3.14%     99.16% |          19      0.66%     99.83% |           4      0.14%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::mean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::gmean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request |           0      0.00%      0.00% |        2870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::mean    11.464808                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::gmean    11.256317                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::stdev     2.201583                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward |           0      0.00%      0.00% |          98      3.41%      3.41% |        1678     58.47%     61.88% |         959     33.41%     95.30% |         133      4.63%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::bucket_size           16                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::max_bucket          159                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::mean    34.071080                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::gmean    33.559915                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::stdev     6.967722                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response |           0      0.00%      0.00% |        1035     36.06%     36.06% |        1681     58.57%     94.63% |         116      4.04%     98.68% |          27      0.94%     99.62% |          10      0.35%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::mean    15.225784                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::gmean    14.484222                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::stdev     4.605439                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion |           7      0.24%      0.24% |          87      3.03%      3.28% |         514     17.91%     21.18% |         975     33.97%     55.16% |         762     26.55%     81.71% |         390     13.59%     95.30% |         123      4.29%     99.58% |          10      0.35%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::total         2870                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples        89891                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    11.603331                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    11.546651                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     1.202498                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       71813     79.89%     79.89% |           0      0.00%     79.89% |       18078     20.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total        89891                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples       539747                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   169.126935                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   161.302162                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    70.196346                      
system.ruby.Directory.miss_mach_latency_hist_seqr |      127525     23.63%     23.63% |      393619     72.93%     96.55% |        9193      1.70%     98.26% |        1620      0.30%     98.56% |        3777      0.70%     99.26% |        3534      0.65%     99.91% |         410      0.08%     99.99% |          48      0.01%    100.00% |          13      0.00%    100.00% |           8      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total       539747                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples       539744                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::mean     1.276457                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::gmean     1.134849                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev     0.919649                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |      539670     99.99%     99.99% |           0      0.00%     99.99% |          23      0.00%     99.99% |          34      0.01%    100.00% |          15      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total       539744                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size           16                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket          159                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples       539744                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::mean    12.352256                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::gmean    12.049107                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev     2.725961                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |      475481     88.09%     88.09% |       64197     11.89%     99.99% |           3      0.00%     99.99% |          38      0.01%    100.00% |          24      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total       539744                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples       539744                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::mean    36.517436                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::gmean    35.687601                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev     9.140621                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |      110746     20.52%     20.52% |      415625     77.00%     97.52% |       12556      2.33%     99.85% |         767      0.14%     99.99% |          37      0.01%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total       539744                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size          128                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket         1279                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples       539744                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean   118.981056                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   109.291656                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    69.444735                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |      348910     64.64%     64.64% |      179027     33.17%     97.81% |        3039      0.56%     98.38% |        2186      0.41%     98.78% |        4552      0.84%     99.62% |        1815      0.34%     99.96% |         173      0.03%     99.99% |          30      0.01%    100.00% |           5      0.00%    100.00% |           7      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total       539744                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples      9987777                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.822692                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.462525                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.338377                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     7248822     72.58%     72.58% |           0      0.00%     72.58% |           0      0.00%     72.58% |     2738955     27.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total      9987777                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples         1792                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    61.724330                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    61.228263                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     8.461818                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.06%      0.06% |        1246     69.53%     69.59% |         469     26.17%     95.76% |          60      3.35%     99.11% |          12      0.67%     99.78% |           3      0.17%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total         1792                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples        66509                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.622698                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.564641                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.216702                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       52704     79.24%     79.24% |           0      0.00%     79.24% |       13805     20.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total        66509                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples       394349                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   174.333030                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   166.885091                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    69.278555                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |       63829     16.19%     16.19% |      316529     80.27%     96.45% |        7153      1.81%     98.27% |        1053      0.27%     98.53% |        2722      0.69%     99.22% |        2706      0.69%     99.91% |         323      0.08%     99.99% |          26      0.01%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total       394349                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples      4388272                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.739310                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.407245                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.292807                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     3306841     75.36%     75.36% |           0      0.00%     75.36% |           0      0.00%     75.36% |     1081431     24.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total      4388272                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples         1078                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    61.823748                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    61.367396                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     7.981554                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.09%      0.09% |         738     68.46%     68.55% |         301     27.92%     96.47% |          30      2.78%     99.26% |           7      0.65%     99.91% |           1      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total         1078                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples        17123                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.723413                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.658652                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.283358                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       12994     75.89%     75.89% |           0      0.00%     75.89% |        4129     24.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total        17123                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples       123069                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   152.017096                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   143.976795                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    71.683016                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |       60455     49.12%     49.12% |       58601     47.62%     96.74% |        1778      1.44%     98.18% |         517      0.42%     98.60% |         906      0.74%     99.34% |         701      0.57%     99.91% |          78      0.06%     99.97% |          20      0.02%     99.99% |           6      0.00%     99.99% |           7      0.01%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total       123069                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples     55496590                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.861107                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.488719                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.357135                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |    39567091     71.30%     71.30% |           0      0.00%     71.30% |           0      0.00%     71.30% |    15929499     28.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total     55496590                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples         5961                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.049321                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.043699                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     0.381515                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        5863     98.36%     98.36% |           0      0.00%     98.36% |          98      1.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total         5961                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        20725                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   171.363426                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   165.463929                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    61.769394                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2974     14.35%     14.35% |       17200     82.99%     97.34% |         254      1.23%     98.57% |          39      0.19%     98.76% |         133      0.64%     99.40% |         115      0.55%     99.95% |           8      0.04%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        20725                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples       541498                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.143978                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.068795                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.641254                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      515510     95.20%     95.20% |           0      0.00%     95.20% |           0      0.00%     95.20% |       25988      4.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total       541498                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples          298                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.463087                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.417207                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.085711                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         252     84.56%     84.56% |           0      0.00%     84.56% |          46     15.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total          298                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         1604                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   173.067955                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   165.157204                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    73.402554                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         267     16.65%     16.65% |        1289     80.36%     97.01% |           8      0.50%     97.51% |          11      0.69%     98.19% |          16      1.00%     99.19% |          12      0.75%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         1604                      
system.ruby.Directory_Controller.GETX    |       31333     24.91%     24.91% |       31473     25.03%     49.94% |       31528     25.07%     75.01% |       31431     24.99%    100.00%
system.ruby.Directory_Controller.GETX::total       125765                      
system.ruby.Directory_Controller.GETS    |      103639     24.86%     24.86% |      104770     25.13%     49.99% |      103384     24.80%     74.78% |      105136     25.22%    100.00%
system.ruby.Directory_Controller.GETS::total       416929                      
system.ruby.Directory_Controller.PUT     |       32189     24.85%     24.85% |       32537     25.12%     49.96% |       32048     24.74%     74.70% |       32770     25.30%    100.00%
system.ruby.Directory_Controller.PUT::total       129544                      
system.ruby.Directory_Controller.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.UnblockS::total           14                      
system.ruby.Directory_Controller.UnblockM |      134958     24.87%     24.87% |      136218     25.10%     49.98% |      134882     24.86%     74.84% |      136544     25.16%    100.00%
system.ruby.Directory_Controller.UnblockM::total       542602                      
system.ruby.Directory_Controller.Writeback_Exclusive_Clean |       12324     24.96%     24.96% |       12358     25.03%     49.99% |       12187     24.68%     74.67% |       12508     25.33%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Clean::total        49377                      
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty |       19865     24.78%     24.78% |       20179     25.17%     49.95% |       19861     24.77%     74.73% |       20262     25.27%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty::total        80167                      
system.ruby.Directory_Controller.Memory_Data |      134286     24.88%     24.88% |      135476     25.10%     49.98% |      134155     24.86%     74.83% |      135830     25.17%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       539747                      
system.ruby.Directory_Controller.Memory_Ack |       19865     24.78%     24.78% |       20179     25.17%     49.95% |       19861     24.77%     74.73% |       20262     25.27%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        80167                      
system.ruby.Directory_Controller.NX.GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NX.GETX::total           14                      
system.ruby.Directory_Controller.NO.GETX |         252     23.68%     23.68% |         280     26.32%     50.00% |         266     25.00%     75.00% |         266     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETX::total         1064                      
system.ruby.Directory_Controller.NO.GETS |         420     23.44%     23.44% |         462     25.78%     49.22% |         462     25.78%     75.00% |         448     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETS::total         1792                      
system.ruby.Directory_Controller.NO.PUT  |       32189     24.85%     24.85% |       32537     25.12%     49.96% |       32048     24.74%     74.70% |       32770     25.30%    100.00%
system.ruby.Directory_Controller.NO.PUT::total       129544                      
system.ruby.Directory_Controller.E.GETX  |       31079     24.93%     24.93% |       31188     25.02%     49.94% |       31243     25.06%     75.00% |       31163     25.00%    100.00%
system.ruby.Directory_Controller.E.GETX::total       124673                      
system.ruby.Directory_Controller.E.GETS  |      103207     24.86%     24.86% |      104288     25.13%     49.99% |      102912     24.79%     74.78% |      104667     25.22%    100.00%
system.ruby.Directory_Controller.E.GETS::total       415074                      
system.ruby.Directory_Controller.NO_B.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockS::total           14                      
system.ruby.Directory_Controller.NO_B.UnblockM |      134958     24.87%     24.87% |      136218     25.10%     49.98% |      134882     24.86%     74.84% |      136544     25.16%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockM::total       542602                      
system.ruby.Directory_Controller.NO_B_W.Memory_Data |      134286     24.88%     24.88% |      135476     25.10%     49.98% |      134155     24.86%     74.83% |      135830     25.17%    100.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data::total       539747                      
system.ruby.Directory_Controller.WB.GETX |           2     14.29%     14.29% |           5     35.71%     50.00% |           5     35.71%     85.71% |           2     14.29%    100.00%
system.ruby.Directory_Controller.WB.GETX::total           14                      
system.ruby.Directory_Controller.WB.GETS |          12     19.05%     19.05% |          20     31.75%     50.79% |          10     15.87%     66.67% |          21     33.33%    100.00%
system.ruby.Directory_Controller.WB.GETS::total           63                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean |       12324     24.96%     24.96% |       12358     25.03%     49.99% |       12187     24.68%     74.67% |       12508     25.33%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean::total        49377                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty |       19865     24.78%     24.78% |       20179     25.17%     49.95% |       19861     24.77%     74.73% |       20262     25.27%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty::total        80167                      
system.ruby.Directory_Controller.WB_E_W.Memory_Ack |       19865     24.78%     24.78% |       20179     25.17%     49.95% |       19861     24.77%     74.73% |       20262     25.27%    100.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack::total        80167                      
system.ruby.L1Cache_Controller.Load      |      901133      8.62%      8.62% |      817954      7.83%     16.45% |      720681      6.90%     23.35% |      832725      7.97%     31.31% |      870528      8.33%     39.64% |        4200      0.04%     39.68% |        4200      0.04%     39.72% |      627960      6.01%     45.73% |      822748      7.87%     53.61% |      593022      5.67%     59.28% |      675950      6.47%     65.75% |      678343      6.49%     72.24% |      628084      6.01%     78.25% |      772905      7.40%     85.65% |      774143      7.41%     93.05% |      725910      6.95%    100.00%
system.ruby.L1Cache_Controller.Load::total     10450486                      
system.ruby.L1Cache_Controller.Ifetch    |     4428175      7.98%      7.98% |     4203526      7.57%     15.55% |     3893168      7.01%     22.56% |     4211184      7.58%     30.14% |     4370890      7.87%     38.01% |           0      0.00%     38.01% |           0      0.00%     38.01% |     3597889      6.48%     44.49% |     4219285      7.60%     52.09% |     3449477      6.21%     58.31% |     3752580      6.76%     65.06% |     3760788      6.77%     71.84% |     3598446      6.48%     78.32% |     4060967      7.31%     85.63% |     4064905      7.32%     92.95% |     3912000      7.05%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     55523280                      
system.ruby.L1Cache_Controller.Store     |      432341      8.52%      8.52% |      399848      7.88%     16.40% |      350881      6.92%     23.32% |      398069      7.85%     31.17% |      426269      8.40%     39.57% |        4200      0.08%     39.65% |        4200      0.08%     39.74% |      304260      6.00%     45.73% |      402378      7.93%     53.67% |      278043      5.48%     59.15% |      328702      6.48%     65.63% |      330094      6.51%     72.13% |      304347      6.00%     78.13% |      377414      7.44%     85.57% |      378014      7.45%     93.02% |      353897      6.98%    100.00%
system.ruby.L1Cache_Controller.Store::total      5072957                      
system.ruby.L1Cache_Controller.L2_Replacement |       24662     19.04%     19.04% |       17079     13.18%     32.22% |        2472      1.91%     34.13% |       17502     13.51%     47.64% |       25921     20.01%     67.65% |           0      0.00%     67.65% |           0      0.00%     67.65% |          26      0.02%     67.67% |       17910     13.83%     81.50% |           0      0.00%     81.50% |         509      0.39%     81.89% |         295      0.23%     82.12% |          22      0.02%     82.13% |        9721      7.50%     89.64% |        9918      7.66%     97.29% |        3507      2.71%    100.00%
system.ruby.L1Cache_Controller.L2_Replacement::total       129544                      
system.ruby.L1Cache_Controller.L1_to_L2  |       67954     11.18%     11.18% |       55660      9.16%     20.34% |       40425      6.65%     26.99% |       55476      9.13%     36.11% |       64550     10.62%     46.73% |           0      0.00%     46.73% |           0      0.00%     46.73% |       23777      3.91%     50.65% |       57291      9.43%     60.07% |       15793      2.60%     62.67% |       32287      5.31%     67.98% |       32404      5.33%     73.31% |       23865      3.93%     77.24% |       48259      7.94%     85.18% |       48739      8.02%     93.20% |       41347      6.80%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total       607827                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |        9736     11.60%     11.60% |        5750      6.85%     18.45% |        6124      7.30%     25.75% |        5225      6.23%     31.97% |        5782      6.89%     38.86% |           0      0.00%     38.86% |           0      0.00%     38.86% |        5127      6.11%     44.97% |        5754      6.86%     51.83% |        5162      6.15%     57.98% |        6123      7.30%     65.27% |        5784      6.89%     72.16% |        5217      6.22%     78.38% |        5918      7.05%     85.43% |        6182      7.37%     92.80% |        6046      7.20%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total        83930                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |         983     16.49%     16.49% |         187      3.14%     19.63% |         997     16.73%     36.35% |         169      2.84%     39.19% |         158      2.65%     41.84% |           0      0.00%     41.84% |           0      0.00%     41.84% |         223      3.74%     45.58% |         995     16.69%     62.27% |         201      3.37%     65.64% |         210      3.52%     69.17% |         223      3.74%     72.91% |         189      3.17%     76.08% |         200      3.36%     79.43% |         212      3.56%     82.99% |        1014     17.01%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total         5961                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |       10719     11.92%     11.92% |        5937      6.60%     18.53% |        7121      7.92%     26.45% |        5394      6.00%     32.45% |        5940      6.61%     39.06% |           0      0.00%     39.06% |           0      0.00%     39.06% |        5350      5.95%     45.01% |        6749      7.51%     52.52% |        5363      5.97%     58.49% |        6333      7.05%     65.53% |        6007      6.68%     72.21% |        5406      6.01%     78.23% |        6118      6.81%     85.03% |        6394      7.11%     92.15% |        7060      7.85%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total        89891                      
system.ruby.L1Cache_Controller.Other_GETX |      123252      6.53%      6.53% |      115033      6.10%     12.63% |      115465      6.12%     18.75% |      123211      6.53%     25.29% |      114849      6.09%     31.37% |      125226      6.64%     38.01% |      125226      6.64%     44.65% |      115209      6.11%     50.76% |      114914      6.09%     56.85% |      123205      6.53%     63.38% |      115281      6.11%     69.50% |      115111      6.10%     75.60% |      115180      6.11%     81.70% |      115023      6.10%     87.80% |      115033      6.10%     93.90% |      115047      6.10%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total      1886265                      
system.ruby.L1Cache_Controller.Other_GETS |      360503      5.77%      5.77% |      376225      6.02%     11.78% |      392210      6.27%     18.05% |      367685      5.88%     23.93% |      367526      5.88%     29.81% |      416502      6.66%     36.47% |      416502      6.66%     43.13% |      407345      6.51%     49.65% |      375523      6.01%     55.65% |      407346      6.51%     62.17% |      399746      6.39%     68.56% |      399470      6.39%     74.95% |      407346      6.51%     81.46% |      383814      6.14%     87.60% |      383602      6.13%     93.74% |      391645      6.26%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total      6252990                      
system.ruby.L1Cache_Controller.Ack       |      882827     10.85%     10.85% |      770282      9.47%     20.32% |      524027      6.44%     26.76% |      775712      9.53%     36.29% |      903527     11.10%     47.40% |       12621      0.16%     47.55% |       12621      0.16%     47.71% |      300842      3.70%     51.40% |      782597      9.62%     61.02% |      180887      2.22%     63.25% |      413747      5.09%     68.33% |      420437      5.17%     73.50% |      301262      3.70%     77.20% |      656597      8.07%     85.27% |      659627      8.11%     93.38% |      538772      6.62%    100.00%
system.ruby.L1Cache_Controller.Ack::total      8136385                      
system.ruby.L1Cache_Controller.Data      |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Data::total           14                      
system.ruby.L1Cache_Controller.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.Exclusive_Data |       58860     10.85%     10.85% |       51357      9.47%     20.31% |       34940      6.44%     26.75% |       51719      9.53%     36.28% |       60240     11.10%     47.39% |         889      0.16%     47.55% |         889      0.16%     47.71% |       20061      3.70%     51.41% |       52178      9.62%     61.03% |       12064      2.22%     63.25% |       27588      5.08%     68.34% |       28034      5.17%     73.50% |       20089      3.70%     77.21% |       43778      8.07%     85.27% |       43980      8.11%     93.38% |       35923      6.62%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       542589                      
system.ruby.L1Cache_Controller.Writeback_Ack |       24662     19.04%     19.04% |       17079     13.18%     32.22% |        2472      1.91%     34.13% |       17502     13.51%     47.64% |       25921     20.01%     67.65% |           0      0.00%     67.65% |           0      0.00%     67.65% |          26      0.02%     67.67% |       17910     13.83%     81.50% |           0      0.00%     81.50% |         509      0.39%     81.89% |         295      0.23%     82.12% |          22      0.02%     82.13% |        9721      7.50%     89.64% |        9918      7.66%     97.29% |        3507      2.71%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total       129544                      
system.ruby.L1Cache_Controller.All_acks  |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.All_acks::total           14                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |       58861     10.85%     10.85% |       51358      9.47%     20.31% |       34941      6.44%     26.75% |       51720      9.53%     36.28% |       60241     11.10%     47.39% |         889      0.16%     47.55% |         889      0.16%     47.71% |       20062      3.70%     51.41% |       52179      9.62%     61.03% |       12065      2.22%     63.25% |       27589      5.08%     68.34% |       28035      5.17%     73.50% |       20090      3.70%     77.21% |       43779      8.07%     85.27% |       43981      8.11%     93.38% |       35924      6.62%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total       542603                      
system.ruby.L1Cache_Controller.I.Load    |       54859     13.85%     13.85% |       39155      9.88%     23.73% |       23177      5.85%     29.58% |       47689     12.04%     41.62% |       47840     12.08%     53.70% |         364      0.09%     53.79% |         364      0.09%     53.88% |        8051      2.03%     55.91% |       39856     10.06%     65.98% |        8051      2.03%     68.01% |       15651      3.95%     71.96% |       15927      4.02%     75.98% |        8051      2.03%     78.01% |       31572      7.97%     85.98% |       31785      8.02%     94.00% |       23749      6.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       396141                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1504      7.26%      7.26% |        1486      7.17%     14.43% |        1479      7.14%     21.56% |        1492      7.20%     28.76% |        1500      7.24%     36.00% |           0      0.00%     36.00% |           0      0.00%     36.00% |        1470      7.09%     43.09% |        1487      7.17%     50.27% |        1469      7.09%     57.36% |        1469      7.09%     64.44% |        1469      7.09%     71.53% |        1469      7.09%     78.62% |        1480      7.14%     85.76% |        1479      7.14%     92.90% |        1472      7.10%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total        20725                      
system.ruby.L1Cache_Controller.I.Store   |        2498      1.99%      1.99% |       10717      8.52%     10.51% |       10285      8.18%     18.69% |        2539      2.02%     20.71% |       10901      8.67%     29.38% |         525      0.42%     29.80% |         525      0.42%     30.21% |       10541      8.38%     38.60% |       10836      8.62%     47.22% |        2545      2.02%     49.24% |       10469      8.33%     57.57% |       10639      8.46%     66.03% |       10570      8.41%     74.43% |       10727      8.53%     82.96% |       10717      8.52%     91.49% |       10703      8.51%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       125737                      
system.ruby.L1Cache_Controller.I.Other_GETX |      123202      6.54%      6.54% |      114983      6.10%     12.63% |      115415      6.12%     18.76% |      123161      6.53%     25.29% |      114799      6.09%     31.38% |      125037      6.63%     38.01% |      125037      6.63%     44.64% |      115159      6.11%     50.75% |      114864      6.09%     56.85% |      123155      6.53%     63.38% |      115231      6.11%     69.49% |      115061      6.10%     75.59% |      115130      6.11%     81.70% |      114973      6.10%     87.80% |      114983      6.10%     93.90% |      114997      6.10%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total      1885187                      
system.ruby.L1Cache_Controller.I.Other_GETS |      360451      5.77%      5.77% |      376173      6.02%     11.78% |      392158      6.27%     18.06% |      367633      5.88%     23.94% |      367474      5.88%     29.82% |      415970      6.65%     36.47% |      415970      6.65%     43.12% |      407293      6.52%     49.64% |      375471      6.01%     55.65% |      407294      6.52%     62.16% |      399694      6.39%     68.56% |      399418      6.39%     74.95% |      407294      6.52%     81.46% |      383762      6.14%     87.60% |      383550      6.14%     93.74% |      391593      6.26%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total      6251198                      
system.ruby.L1Cache_Controller.S.Store   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.O.Other_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total           14                      
system.ruby.L1Cache_Controller.M.Load    |      193221      7.14%      7.14% |      192904      7.13%     14.26% |      192742      7.12%     21.38% |      192995      7.13%     28.51% |      193032      7.13%     35.65% |        3836      0.14%     35.79% |        3836      0.14%     35.93% |      192687      7.12%     43.05% |      192945      7.13%     50.17% |      192609      7.12%     57.29% |      192623      7.12%     64.41% |      192749      7.12%     71.53% |      192625      7.12%     78.64% |      192777      7.12%     85.76% |      192643      7.12%     92.88% |      192708      7.12%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2706932                      
system.ruby.L1Cache_Controller.M.Ifetch  |     4425688      7.97%      7.97% |     4201853      7.57%     15.55% |     3890691      7.01%     22.56% |     4209522      7.59%     30.14% |     4369232      7.87%     38.01% |           0      0.00%     38.01% |           0      0.00%     38.01% |     3596196      6.48%     44.49% |     4216803      7.60%     52.09% |     3447807      6.21%     58.31% |     3750901      6.76%     65.06% |     3759096      6.77%     71.84% |     3596788      6.48%     78.32% |     4059287      7.31%     85.63% |     4063212      7.32%     92.96% |     3909514      7.04%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total     55496590                      
system.ruby.L1Cache_Controller.M.Store   |       47216     16.29%     16.29% |       31559     10.89%     27.17% |       15688      5.41%     32.58% |       40094     13.83%     46.41% |       40215     13.87%     60.29% |           0      0.00%     60.29% |           0      0.00%     60.29% |         576      0.20%     60.48% |       32270     11.13%     71.62% |         578      0.20%     71.82% |        8169      2.82%     74.63% |        8448      2.91%     77.55% |         577      0.20%     77.75% |       24023      8.29%     86.03% |       24241      8.36%     94.39% |       16252      5.61%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       289906                      
system.ruby.L1Cache_Controller.M.L2_Replacement |        7461     15.11%     15.11% |        6659     13.49%     28.60% |        1721      3.49%     32.08% |        6515     13.19%     45.28% |        8066     16.34%     61.61% |           0      0.00%     61.61% |           0      0.00%     61.61% |          19      0.04%     61.65% |        6835     13.84%     75.49% |           0      0.00%     75.49% |         304      0.62%     76.11% |         195      0.39%     76.50% |          16      0.03%     76.54% |        4756      9.63%     86.17% |        4704      9.53%     95.69% |        2126      4.31%    100.00%
system.ruby.L1Cache_Controller.M.L2_Replacement::total        49377                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |       12908      7.55%      7.55% |       11949      6.99%     14.54% |       12745      7.46%     22.00% |       11870      6.94%     28.94% |       11903      6.96%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |       11952      6.99%     42.90% |       12732      7.45%     50.34% |       11983      7.01%     57.35% |       12063      7.06%     64.41% |       11915      6.97%     71.38% |       11981      7.01%     78.39% |       12000      7.02%     85.41% |       12147      7.11%     92.52% |       12792      7.48%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total       170940                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |        3518      7.30%      7.30% |        3397      7.05%     14.34% |        3426      7.11%     21.45% |        3330      6.91%     28.35% |        3342      6.93%     35.29% |           0      0.00%     35.29% |           0      0.00%     35.29% |        3421      7.10%     42.38% |        3359      6.97%     49.35% |        3497      7.25%     56.60% |        3546      7.35%     63.96% |        3385      7.02%     70.98% |        3482      7.22%     78.20% |        3456      7.17%     85.37% |        3589      7.44%     92.81% |        3467      7.19%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total        48215                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |         983     16.49%     16.49% |         187      3.14%     19.63% |         997     16.73%     36.35% |         169      2.84%     39.19% |         158      2.65%     41.84% |           0      0.00%     41.84% |           0      0.00%     41.84% |         223      3.74%     45.58% |         995     16.69%     62.27% |         201      3.37%     65.64% |         210      3.52%     69.17% |         223      3.74%     72.91% |         189      3.17%     76.08% |         200      3.36%     79.43% |         212      3.56%     82.99% |        1014     17.01%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total         5961                      
system.ruby.L1Cache_Controller.M.Other_GETX |          50      4.70%      4.70% |          50      4.70%      9.40% |          50      4.70%     14.10% |          50      4.70%     18.80% |          50      4.70%     23.50% |         182     17.11%     40.60% |         182     17.11%     57.71% |          50      4.70%     62.41% |          50      4.70%     67.11% |          50      4.70%     71.80% |          50      4.70%     76.50% |          50      4.70%     81.20% |          50      4.70%     85.90% |          50      4.70%     90.60% |          50      4.70%     95.30% |          50      4.70%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total         1064                      
system.ruby.L1Cache_Controller.M.Other_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total           14                      
system.ruby.L1Cache_Controller.MM.Load   |      644174      8.85%      8.85% |      581453      7.99%     16.83% |      500277      6.87%     23.70% |      587615      8.07%     31.78% |      625158      8.59%     40.36% |           0      0.00%     40.36% |           0      0.00%     40.36% |      423065      5.81%     46.17% |      585525      8.04%     54.21% |      387895      5.33%     59.54% |      463146      6.36%     65.90% |      465362      6.39%     72.29% |      423175      5.81%     78.11% |      544082      7.47%     85.58% |      544980      7.49%     93.06% |      504937      6.94%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      7280844                      
system.ruby.L1Cache_Controller.MM.Store  |      381751      8.23%      8.23% |      356256      7.68%     15.91% |      323266      6.97%     22.87% |      354628      7.64%     30.52% |      373865      8.06%     38.57% |        3675      0.08%     38.65% |        3675      0.08%     38.73% |      292172      6.30%     45.03% |      357924      7.71%     52.74% |      274224      5.91%     58.65% |      308469      6.65%     65.30% |      309526      6.67%     71.97% |      292215      6.30%     78.27% |      341206      7.35%     85.62% |      341602      7.36%     92.99% |      325408      7.01%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total      4639862                      
system.ruby.L1Cache_Controller.MM.L2_Replacement |       17201     21.46%     21.46% |       10420     13.00%     34.45% |         751      0.94%     35.39% |       10987     13.71%     49.10% |       17855     22.27%     71.37% |           0      0.00%     71.37% |           0      0.00%     71.37% |           7      0.01%     71.38% |       11075     13.81%     85.19% |           0      0.00%     85.19% |         205      0.26%     85.45% |         100      0.12%     85.57% |           6      0.01%     85.58% |        4965      6.19%     91.77% |        5214      6.50%     98.28% |        1381      1.72%    100.00%
system.ruby.L1Cache_Controller.MM.L2_Replacement::total        80167                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |       55046     12.60%     12.60% |       43711     10.01%     22.60% |       27680      6.34%     28.94% |       43606      9.98%     38.92% |       52647     12.05%     50.97% |           0      0.00%     50.97% |           0      0.00%     50.97% |       11825      2.71%     53.68% |       44559     10.20%     63.88% |        3810      0.87%     64.75% |       20224      4.63%     69.38% |       20489      4.69%     74.07% |       11884      2.72%     76.79% |       36259      8.30%     85.09% |       36592      8.38%     93.46% |       28555      6.54%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total       436887                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |        6218     17.41%     17.41% |        2353      6.59%     24.00% |        2698      7.55%     31.55% |        1895      5.31%     36.86% |        2440      6.83%     43.69% |           0      0.00%     43.69% |           0      0.00%     43.69% |        1706      4.78%     48.47% |        2395      6.71%     55.17% |        1665      4.66%     59.83% |        2577      7.22%     67.05% |        2399      6.72%     73.77% |        1735      4.86%     78.63% |        2462      6.89%     85.52% |        2593      7.26%     92.78% |        2579      7.22%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total        35715                      
system.ruby.L1Cache_Controller.MM.Other_GETS |          52      2.92%      2.92% |          52      2.92%      5.85% |          52      2.92%      8.77% |          52      2.92%     11.70% |          52      2.92%     14.62% |         525     29.53%     44.15% |         525     29.53%     73.68% |          52      2.92%     76.60% |          52      2.92%     79.53% |          52      2.92%     82.45% |          52      2.92%     85.38% |          52      2.92%     88.30% |          52      2.92%     91.23% |          52      2.92%     94.15% |          52      2.92%     97.08% |          52      2.92%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total         1778                      
system.ruby.L1Cache_Controller.MR.Load   |        3509      7.30%      7.30% |        3388      7.04%     14.34% |        3417      7.10%     21.44% |        3321      6.90%     28.35% |        3334      6.93%     35.28% |           0      0.00%     35.28% |           0      0.00%     35.28% |        3412      7.09%     42.37% |        3352      6.97%     49.34% |        3490      7.26%     56.60% |        3538      7.36%     63.96% |        3376      7.02%     70.98% |        3474      7.22%     78.20% |        3448      7.17%     85.37% |        3580      7.44%     92.81% |        3458      7.19%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total        48097                      
system.ruby.L1Cache_Controller.MR.Ifetch |         983     16.49%     16.49% |         187      3.14%     19.63% |         997     16.73%     36.35% |         169      2.84%     39.19% |         158      2.65%     41.84% |           0      0.00%     41.84% |           0      0.00%     41.84% |         223      3.74%     45.58% |         995     16.69%     62.27% |         201      3.37%     65.64% |         210      3.52%     69.17% |         223      3.74%     72.91% |         189      3.17%     76.08% |         200      3.36%     79.43% |         212      3.56%     82.99% |        1014     17.01%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total         5961                      
system.ruby.L1Cache_Controller.MR.Store  |           9      7.63%      7.63% |           9      7.63%     15.25% |           9      7.63%     22.88% |           9      7.63%     30.51% |           8      6.78%     37.29% |           0      0.00%     37.29% |           0      0.00%     37.29% |           9      7.63%     44.92% |           7      5.93%     50.85% |           7      5.93%     56.78% |           8      6.78%     63.56% |           9      7.63%     71.19% |           8      6.78%     77.97% |           8      6.78%     84.75% |           9      7.63%     92.37% |           9      7.63%    100.00%
system.ruby.L1Cache_Controller.MR.Store::total          118                      
system.ruby.L1Cache_Controller.MMR.Load  |        5353     29.07%     29.07% |        1052      5.71%     34.79% |        1066      5.79%     40.58% |        1097      5.96%     46.53% |        1161      6.31%     52.84% |           0      0.00%     52.84% |           0      0.00%     52.84% |         745      4.05%     56.89% |        1060      5.76%     62.64% |         977      5.31%     67.95% |         991      5.38%     73.33% |         928      5.04%     78.37% |         759      4.12%     82.50% |        1016      5.52%     88.01% |        1151      6.25%     94.26% |        1056      5.74%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total        18412                      
system.ruby.L1Cache_Controller.MMR.Store |         865      5.00%      5.00% |        1301      7.52%     12.52% |        1632      9.43%     21.95% |         798      4.61%     26.56% |        1279      7.39%     33.95% |           0      0.00%     33.95% |           0      0.00%     33.95% |         961      5.55%     39.51% |        1335      7.72%     47.22% |         688      3.98%     51.20% |        1586      9.17%     60.37% |        1471      8.50%     68.87% |         976      5.64%     74.51% |        1446      8.36%     82.86% |        1442      8.33%     91.20% |        1523      8.80%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total        17303                      
system.ruby.L1Cache_Controller.IM.Ack    |       37209      1.98%      1.98% |      160487      8.54%     10.52% |      154054      8.20%     18.71% |       37831      2.01%     20.72% |      163243      8.68%     29.41% |        6251      0.33%     29.74% |        6000      0.32%     30.06% |      157932      8.40%     38.46% |      162379      8.64%     47.10% |       37928      2.02%     49.12% |      156874      8.35%     57.46% |      159455      8.48%     65.94% |      158404      8.43%     74.37% |      160742      8.55%     82.92% |      160622      8.54%     91.47% |      160438      8.53%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total      1879849                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |        2498      1.99%      1.99% |       10717      8.52%     10.51% |       10285      8.18%     18.69% |        2539      2.02%     20.71% |       10901      8.67%     29.38% |         525      0.42%     29.80% |         525      0.42%     30.21% |       10541      8.38%     38.60% |       10836      8.62%     47.22% |        2545      2.02%     49.24% |       10469      8.33%     57.57% |       10639      8.46%     66.03% |       10570      8.41%     74.43% |       10727      8.53%     82.96% |       10717      8.52%     91.49% |       10703      8.51%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       125737                      
system.ruby.L1Cache_Controller.SM.Ack    |           6      5.77%      5.77% |           4      3.85%      9.62% |           5      4.81%     14.42% |           4      3.85%     18.27% |           3      2.88%     21.15% |           0      0.00%     21.15% |           0      0.00%     21.15% |           5      4.81%     25.96% |          13     12.50%     38.46% |           5      4.81%     43.27% |          10      9.62%     52.88% |          12     11.54%     64.42% |          11     10.58%     75.00% |           5      4.81%     79.81% |          13     12.50%     92.31% |           8      7.69%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          104                      
system.ruby.L1Cache_Controller.SM.Data   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total           14                      
system.ruby.L1Cache_Controller.ISM.Ack   |           8      8.70%      8.70% |          10     10.87%     19.57% |           9      9.78%     29.35% |          10     10.87%     40.22% |          11     11.96%     52.17% |           0      0.00%     52.17% |           0      0.00%     52.17% |           9      9.78%     61.96% |           1      1.09%     63.04% |           9      9.78%     72.83% |           4      4.35%     77.17% |           2      2.17%     79.35% |           3      3.26%     82.61% |           9      9.78%     92.39% |           1      1.09%     93.48% |           6      6.52%    100.00%
system.ruby.L1Cache_Controller.ISM.Ack::total           92                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total           14                      
system.ruby.L1Cache_Controller.M_W.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total            1                      
system.ruby.L1Cache_Controller.M_W.Ack   |         788      8.16%      8.16% |         635      6.58%     14.74% |         632      6.55%     21.28% |         691      7.16%     28.44% |         751      7.78%     36.22% |        1327     13.74%     49.96% |        1573     16.29%     66.26% |         470      4.87%     71.12% |         266      2.76%     73.88% |         621      6.43%     80.31% |         378      3.92%     84.23% |         252      2.61%     86.84% |         366      3.79%     90.63% |         407      4.22%     94.84% |         320      3.31%     98.16% |         178      1.84%    100.00%
system.ruby.L1Cache_Controller.M_W.Ack::total         9655                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |       56362     13.52%     13.52% |       40640      9.75%     23.27% |       24655      5.91%     29.18% |       49180     11.80%     40.98% |       49339     11.84%     52.82% |         364      0.09%     52.91% |         364      0.09%     52.99% |        9520      2.28%     55.28% |       41342      9.92%     65.19% |        9519      2.28%     67.48% |       17119      4.11%     71.59% |       17395      4.17%     75.76% |        9519      2.28%     78.04% |       33051      7.93%     85.97% |       33263      7.98%     93.95% |       25220      6.05%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total       416852                      
system.ruby.L1Cache_Controller.MM_W.Store |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total            2                      
system.ruby.L1Cache_Controller.MM_W.Ack  |         235      4.57%      4.57% |         242      4.71%      9.28% |         195      3.79%     13.07% |         228      4.43%     17.50% |         246      4.78%     22.29% |        1274     24.78%     47.06% |        1525     29.66%     76.72% |         157      3.05%     79.77% |         135      2.63%     82.40% |         221      4.30%     86.70% |         135      2.63%     89.32% |         104      2.02%     91.35% |         120      2.33%     93.68% |         137      2.66%     96.34% |         107      2.08%     98.42% |          81      1.58%    100.00%
system.ruby.L1Cache_Controller.MM_W.Ack::total         5142                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |        2498      1.99%      1.99% |       10717      8.52%     10.51% |       10285      8.18%     18.69% |        2539      2.02%     20.71% |       10901      8.67%     29.38% |         525      0.42%     29.80% |         525      0.42%     30.21% |       10541      8.38%     38.60% |       10836      8.62%     47.22% |        2545      2.02%     49.24% |       10469      8.33%     57.57% |       10639      8.46%     66.03% |       10570      8.41%     74.43% |       10727      8.53%     82.96% |       10717      8.52%     91.49% |       10703      8.51%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total       125737                      
system.ruby.L1Cache_Controller.IS.Ack    |      844571     13.53%     13.53% |      608895      9.76%     23.29% |      369123      5.91%     29.20% |      736940     11.81%     41.01% |      739262     11.84%     52.85% |        3769      0.06%     52.91% |        3523      0.06%     52.97% |      142259      2.28%     55.25% |      619801      9.93%     65.18% |      142092      2.28%     67.46% |      256340      4.11%     71.56% |      260610      4.18%     75.74% |      142353      2.28%     78.02% |      495293      7.94%     85.95% |      498558      7.99%     93.94% |      378059      6.06%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total      6241448                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |       56362     13.52%     13.52% |       40640      9.75%     23.27% |       24655      5.91%     29.18% |       49180     11.80%     40.98% |       49339     11.84%     52.82% |         364      0.09%     52.91% |         364      0.09%     52.99% |        9520      2.28%     55.28% |       41342      9.92%     65.19% |        9519      2.28%     67.48% |       17119      4.11%     71.59% |       17395      4.17%     75.76% |        9519      2.28%     78.04% |       33051      7.93%     85.97% |       33263      7.98%     93.95% |       25220      6.05%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       416852                      
system.ruby.L1Cache_Controller.SS.Ack    |          10     10.53%     10.53% |           9      9.47%     20.00% |           9      9.47%     29.47% |           8      8.42%     37.89% |          11     11.58%     49.47% |           0      0.00%     49.47% |           0      0.00%     49.47% |          10     10.53%     60.00% |           2      2.11%     62.11% |          11     11.58%     73.68% |           6      6.32%     80.00% |           2      2.11%     82.11% |           5      5.26%     87.37% |           4      4.21%     91.58% |           6      6.32%     97.89% |           2      2.11%    100.00%
system.ruby.L1Cache_Controller.SS.Ack::total           95                      
system.ruby.L1Cache_Controller.SS.All_acks |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total           14                      
system.ruby.L1Cache_Controller.MI.Load   |          17     28.81%     28.81% |           2      3.39%     32.20% |           2      3.39%     35.59% |           8     13.56%     49.15% |           3      5.08%     54.24% |           0      0.00%     54.24% |           0      0.00%     54.24% |           0      0.00%     54.24% |          10     16.95%     71.19% |           0      0.00%     71.19% |           1      1.69%     72.88% |           1      1.69%     74.58% |           0      0.00%     74.58% |          10     16.95%     91.53% |           3      5.08%     96.61% |           2      3.39%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total           59                      
system.ruby.L1Cache_Controller.MI.Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total            4                      
system.ruby.L1Cache_Controller.MI.Store  |           0      0.00%      0.00% |           4     28.57%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           5     35.71%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           2     14.29%     78.57% |           2     14.29%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total           14                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |       24662     19.04%     19.04% |       17079     13.18%     32.22% |        2472      1.91%     34.13% |       17502     13.51%     47.64% |       25921     20.01%     67.65% |           0      0.00%     67.65% |           0      0.00%     67.65% |          26      0.02%     67.67% |       17910     13.83%     81.50% |           0      0.00%     81.50% |         509      0.39%     81.89% |         295      0.23%     82.12% |          22      0.02%     82.13% |        9721      7.50%     89.64% |        9918      7.66%     97.29% |        3507      2.71%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total       129544                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |        4501      8.31%      8.31% |        3584      6.62%     14.92% |        4423      8.16%     23.09% |        3499      6.46%     29.55% |        3500      6.46%     36.01% |           0      0.00%     36.01% |           0      0.00%     36.01% |        3644      6.73%     42.73% |        4354      8.04%     50.77% |        3698      6.83%     57.60% |        3756      6.93%     64.53% |        3608      6.66%     71.19% |        3671      6.78%     77.96% |        3656      6.75%     84.71% |        3801      7.02%     91.73% |        4481      8.27%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total        54176                      
system.ruby.L1Cache_Controller.MMT.Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMT.Store::total            1                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |        6218     17.41%     17.41% |        2353      6.59%     24.00% |        2698      7.55%     31.55% |        1895      5.31%     36.86% |        2440      6.83%     43.69% |           0      0.00%     43.69% |           0      0.00%     43.69% |        1706      4.78%     48.47% |        2395      6.71%     55.17% |        1665      4.66%     59.83% |        2577      7.22%     67.05% |        2399      6.72%     73.77% |        1735      4.86%     78.63% |        2462      6.89%     85.52% |        2593      7.26%     92.78% |        2579      7.22%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total        35715                      

---------- End Simulation Statistics   ----------
