Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 20 21:39:58 2022
| Host         : DESKTOP-S79IPIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.010        0.000                      0                  157        0.280        0.000                      0                  157        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.010        0.000                      0                  157        0.280        0.000                      0                  157        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.854ns (20.398%)  route 3.333ns (79.602%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.168    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.860     6.484    bin_pwm0/s_ctn_pwm_loc[15]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  bin_pwm0/s_ctn_pwm_loc[30]_i_5/O
                         net (fo=1, routed)           1.014     7.622    bin_pwm0/s_ctn_pwm_loc[30]_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.746 f  bin_pwm0/s_ctn_pwm_loc[30]_i_2/O
                         net (fo=4, routed)           0.595     8.341    bin_pwm0/s_ctn_pwm_loc[30]_i_2_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  bin_pwm0/s_cnt_local[30]_i_1/O
                         net (fo=31, routed)          0.864     9.355    bin_pwm0/s_cnt_local_0
    SLICE_X2Y62          FDRE                                         r  bin_pwm0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.873    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  bin_pwm0/s_cnt_local_reg[1]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y62          FDRE (Setup_fdre_C_R)       -0.732    14.365    bin_pwm0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.854ns (20.398%)  route 3.333ns (79.602%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.168    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.860     6.484    bin_pwm0/s_ctn_pwm_loc[15]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  bin_pwm0/s_ctn_pwm_loc[30]_i_5/O
                         net (fo=1, routed)           1.014     7.622    bin_pwm0/s_ctn_pwm_loc[30]_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.746 f  bin_pwm0/s_ctn_pwm_loc[30]_i_2/O
                         net (fo=4, routed)           0.595     8.341    bin_pwm0/s_ctn_pwm_loc[30]_i_2_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  bin_pwm0/s_cnt_local[30]_i_1/O
                         net (fo=31, routed)          0.864     9.355    bin_pwm0/s_cnt_local_0
    SLICE_X2Y62          FDRE                                         r  bin_pwm0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.873    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  bin_pwm0/s_cnt_local_reg[2]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y62          FDRE (Setup_fdre_C_R)       -0.732    14.365    bin_pwm0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.854ns (20.398%)  route 3.333ns (79.602%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.168    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.860     6.484    bin_pwm0/s_ctn_pwm_loc[15]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  bin_pwm0/s_ctn_pwm_loc[30]_i_5/O
                         net (fo=1, routed)           1.014     7.622    bin_pwm0/s_ctn_pwm_loc[30]_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.746 f  bin_pwm0/s_ctn_pwm_loc[30]_i_2/O
                         net (fo=4, routed)           0.595     8.341    bin_pwm0/s_ctn_pwm_loc[30]_i_2_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  bin_pwm0/s_cnt_local[30]_i_1/O
                         net (fo=31, routed)          0.864     9.355    bin_pwm0/s_cnt_local_0
    SLICE_X2Y62          FDRE                                         r  bin_pwm0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.873    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  bin_pwm0/s_cnt_local_reg[3]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y62          FDRE (Setup_fdre_C_R)       -0.732    14.365    bin_pwm0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.854ns (20.398%)  route 3.333ns (79.602%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.168    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.860     6.484    bin_pwm0/s_ctn_pwm_loc[15]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  bin_pwm0/s_ctn_pwm_loc[30]_i_5/O
                         net (fo=1, routed)           1.014     7.622    bin_pwm0/s_ctn_pwm_loc[30]_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.746 f  bin_pwm0/s_ctn_pwm_loc[30]_i_2/O
                         net (fo=4, routed)           0.595     8.341    bin_pwm0/s_ctn_pwm_loc[30]_i_2_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  bin_pwm0/s_cnt_local[30]_i_1/O
                         net (fo=31, routed)          0.864     9.355    bin_pwm0/s_cnt_local_0
    SLICE_X2Y62          FDRE                                         r  bin_pwm0/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.873    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y62          FDRE                                         r  bin_pwm0/s_cnt_local_reg[4]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y62          FDRE (Setup_fdre_C_R)       -0.732    14.365    bin_pwm0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_cnt_local_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.854ns (21.010%)  route 3.211ns (78.990%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.168    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.860     6.484    bin_pwm0/s_ctn_pwm_loc[15]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  bin_pwm0/s_ctn_pwm_loc[30]_i_5/O
                         net (fo=1, routed)           1.014     7.622    bin_pwm0/s_ctn_pwm_loc[30]_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.746 f  bin_pwm0/s_ctn_pwm_loc[30]_i_2/O
                         net (fo=4, routed)           0.595     8.341    bin_pwm0/s_ctn_pwm_loc[30]_i_2_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  bin_pwm0/s_cnt_local[30]_i_1/O
                         net (fo=31, routed)          0.742     9.233    bin_pwm0/s_cnt_local_0
    SLICE_X2Y67          FDRE                                         r  bin_pwm0/s_cnt_local_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.498    14.869    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  bin_pwm0/s_cnt_local_reg[21]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.732    14.361    bin_pwm0/s_cnt_local_reg[21]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_cnt_local_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.854ns (21.010%)  route 3.211ns (78.990%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.168    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.860     6.484    bin_pwm0/s_ctn_pwm_loc[15]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  bin_pwm0/s_ctn_pwm_loc[30]_i_5/O
                         net (fo=1, routed)           1.014     7.622    bin_pwm0/s_ctn_pwm_loc[30]_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.746 f  bin_pwm0/s_ctn_pwm_loc[30]_i_2/O
                         net (fo=4, routed)           0.595     8.341    bin_pwm0/s_ctn_pwm_loc[30]_i_2_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  bin_pwm0/s_cnt_local[30]_i_1/O
                         net (fo=31, routed)          0.742     9.233    bin_pwm0/s_cnt_local_0
    SLICE_X2Y67          FDRE                                         r  bin_pwm0/s_cnt_local_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.498    14.869    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  bin_pwm0/s_cnt_local_reg[23]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.732    14.361    bin_pwm0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.854ns (21.010%)  route 3.211ns (78.990%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.168    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.860     6.484    bin_pwm0/s_ctn_pwm_loc[15]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  bin_pwm0/s_ctn_pwm_loc[30]_i_5/O
                         net (fo=1, routed)           1.014     7.622    bin_pwm0/s_ctn_pwm_loc[30]_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.746 f  bin_pwm0/s_ctn_pwm_loc[30]_i_2/O
                         net (fo=4, routed)           0.595     8.341    bin_pwm0/s_ctn_pwm_loc[30]_i_2_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  bin_pwm0/s_cnt_local[30]_i_1/O
                         net (fo=31, routed)          0.742     9.233    bin_pwm0/s_cnt_local_0
    SLICE_X2Y67          FDRE                                         r  bin_pwm0/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.498    14.869    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  bin_pwm0/s_cnt_local_reg[25]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.732    14.361    bin_pwm0/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.854ns (21.010%)  route 3.211ns (78.990%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.168    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.860     6.484    bin_pwm0/s_ctn_pwm_loc[15]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  bin_pwm0/s_ctn_pwm_loc[30]_i_5/O
                         net (fo=1, routed)           1.014     7.622    bin_pwm0/s_ctn_pwm_loc[30]_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.746 f  bin_pwm0/s_ctn_pwm_loc[30]_i_2/O
                         net (fo=4, routed)           0.595     8.341    bin_pwm0/s_ctn_pwm_loc[30]_i_2_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  bin_pwm0/s_cnt_local[30]_i_1/O
                         net (fo=31, routed)          0.742     9.233    bin_pwm0/s_cnt_local_0
    SLICE_X2Y67          FDRE                                         r  bin_pwm0/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.498    14.869    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  bin_pwm0/s_cnt_local_reg[26]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.732    14.361    bin_pwm0/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.854ns (21.010%)  route 3.211ns (78.990%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.168    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.860     6.484    bin_pwm0/s_ctn_pwm_loc[15]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  bin_pwm0/s_ctn_pwm_loc[30]_i_5/O
                         net (fo=1, routed)           1.014     7.622    bin_pwm0/s_ctn_pwm_loc[30]_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.746 f  bin_pwm0/s_ctn_pwm_loc[30]_i_2/O
                         net (fo=4, routed)           0.595     8.341    bin_pwm0/s_ctn_pwm_loc[30]_i_2_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  bin_pwm0/s_cnt_local[30]_i_1/O
                         net (fo=31, routed)          0.742     9.233    bin_pwm0/s_cnt_local_0
    SLICE_X2Y67          FDRE                                         r  bin_pwm0/s_cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.498    14.869    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  bin_pwm0/s_cnt_local_reg[27]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.732    14.361    bin_pwm0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.854ns (21.010%)  route 3.211ns (78.990%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.168    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.860     6.484    bin_pwm0/s_ctn_pwm_loc[15]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  bin_pwm0/s_ctn_pwm_loc[30]_i_5/O
                         net (fo=1, routed)           1.014     7.622    bin_pwm0/s_ctn_pwm_loc[30]_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I0_O)        0.124     7.746 f  bin_pwm0/s_ctn_pwm_loc[30]_i_2/O
                         net (fo=4, routed)           0.595     8.341    bin_pwm0/s_ctn_pwm_loc[30]_i_2_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.150     8.491 r  bin_pwm0/s_cnt_local[30]_i_1/O
                         net (fo=31, routed)          0.742     9.233    bin_pwm0/s_cnt_local_0
    SLICE_X2Y67          FDRE                                         r  bin_pwm0/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.498    14.869    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  bin_pwm0/s_cnt_local_reg[28]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y67          FDRE (Setup_fdre_C_R)       -0.732    14.361    bin_pwm0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.499    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.133     1.773    bin_pwm0/s_ctn_pwm_loc[15]
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  bin_pwm0/s_ctn_pwm_loc0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.884    bin_pwm0/data0[15]
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.014    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)         0.105     1.604    bin_pwm0/s_ctn_pwm_loc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.587     1.500    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  bin_pwm0/s_ctn_pwm_loc_reg[11]/Q
                         net (fo=2, routed)           0.134     1.775    bin_pwm0/s_ctn_pwm_loc[11]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  bin_pwm0/s_ctn_pwm_loc0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.886    bin_pwm0/data0[11]
    SLICE_X4Y61          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     2.016    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[11]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.105     1.605    bin_pwm0/s_ctn_pwm_loc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.587     1.500    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  bin_pwm0/s_ctn_pwm_loc_reg[7]/Q
                         net (fo=3, routed)           0.134     1.775    bin_pwm0/s_ctn_pwm_loc[7]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  bin_pwm0/s_ctn_pwm_loc0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.886    bin_pwm0/data0[7]
    SLICE_X4Y60          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     2.016    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[7]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.105     1.605    bin_pwm0/s_ctn_pwm_loc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.498    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  bin_pwm0/s_ctn_pwm_loc_reg[27]/Q
                         net (fo=3, routed)           0.134     1.773    bin_pwm0/s_ctn_pwm_loc[27]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  bin_pwm0/s_ctn_pwm_loc0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.884    bin_pwm0/data0[27]
    SLICE_X4Y65          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.854     2.012    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[27]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.105     1.603    bin_pwm0/s_ctn_pwm_loc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.499    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.133     1.773    bin_pwm0/s_ctn_pwm_loc[15]
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.917 r  bin_pwm0/s_ctn_pwm_loc0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.917    bin_pwm0/data0[16]
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.014    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y62          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[16]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)         0.105     1.604    bin_pwm0/s_ctn_pwm_loc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.587     1.500    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  bin_pwm0/s_ctn_pwm_loc_reg[11]/Q
                         net (fo=2, routed)           0.134     1.775    bin_pwm0/s_ctn_pwm_loc[11]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.919 r  bin_pwm0/s_ctn_pwm_loc0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.919    bin_pwm0/data0[12]
    SLICE_X4Y61          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     2.016    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[12]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.105     1.605    bin_pwm0/s_ctn_pwm_loc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.587     1.500    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  bin_pwm0/s_ctn_pwm_loc_reg[7]/Q
                         net (fo=3, routed)           0.134     1.775    bin_pwm0/s_ctn_pwm_loc[7]
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.919 r  bin_pwm0/s_ctn_pwm_loc0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.919    bin_pwm0/data0[8]
    SLICE_X4Y60          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.858     2.016    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[8]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.105     1.605    bin_pwm0/s_ctn_pwm_loc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.498    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  bin_pwm0/s_ctn_pwm_loc_reg[27]/Q
                         net (fo=3, routed)           0.134     1.773    bin_pwm0/s_ctn_pwm_loc[27]
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.917 r  bin_pwm0/s_ctn_pwm_loc0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.917    bin_pwm0/data0[28]
    SLICE_X4Y65          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.854     2.012    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y65          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[28]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.105     1.603    bin_pwm0/s_ctn_pwm_loc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 bin_pwm0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_cnt_local_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.991%)  route 0.245ns (54.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.587     1.500    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  bin_pwm0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     1.664 f  bin_pwm0/s_cnt_local_reg[0]/Q
                         net (fo=7, routed)           0.245     1.910    bin_pwm0/s_cnt_local[0]
    SLICE_X2Y63          LUT1 (Prop_lut1_I0_O)        0.045     1.955 r  bin_pwm0/s_cnt_local[0]_i_1/O
                         net (fo=1, routed)           0.000     1.955    bin_pwm0/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  bin_pwm0/s_cnt_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     2.015    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  bin_pwm0/s_cnt_local_reg[0]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121     1.621    bin_pwm0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.588     1.501    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  bin_pwm0/s_ctn_pwm_loc_reg[1]/Q
                         net (fo=2, routed)           0.185     1.827    bin_pwm0/s_ctn_pwm_loc[1]
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.942 r  bin_pwm0/s_ctn_pwm_loc0_carry/O[0]
                         net (fo=1, routed)           0.000     1.942    bin_pwm0/data0[1]
    SLICE_X4Y59          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.859     2.017    bin_pwm0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[1]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.105     1.606    bin_pwm0/s_ctn_pwm_loc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y64     bin_pwm0/PWM_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y63     bin_pwm0/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y64     bin_pwm0/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y64     bin_pwm0/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y64     bin_pwm0/s_cnt_local_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     bin_pwm0/s_cnt_local_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     bin_pwm0/s_cnt_local_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     bin_pwm0/s_cnt_local_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y65     bin_pwm0/s_cnt_local_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y64     bin_pwm0/PWM_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63     bin_pwm0/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64     bin_pwm0/s_cnt_local_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64     bin_pwm0/s_cnt_local_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64     bin_pwm0/s_cnt_local_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_pwm0/s_cnt_local_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_pwm0/s_cnt_local_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_pwm0/s_cnt_local_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_pwm0/s_cnt_local_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     bin_pwm0/s_cnt_local_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y64     bin_pwm0/PWM_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_pwm0/s_cnt_local_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_pwm0/s_cnt_local_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_pwm0/s_cnt_local_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     bin_pwm0/s_cnt_local_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     bin_pwm0/s_cnt_local_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     bin_pwm0/s_cnt_local_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     bin_pwm0/s_cnt_local_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     bin_pwm0/s_cnt_local_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y67     bin_pwm0/s_cnt_local_reg[21]/C



