window.SIDEBAR_ITEMS = {"mod":["cfg0","ch1_axi_id0","ch1_axi_qos0","ch1_blk_tfr_resumereq0","ch1_block_ts0","ch1_cfg0","ch1_cfg1","ch1_ctl0","ch1_ctl1","ch1_dar0","ch1_dar1","ch1_dstat0","ch1_dstatar0","ch1_dstatar1","ch1_intclear0","ch1_intclear1","ch1_intsignal_enable0","ch1_intsignal_enable1","ch1_intstatus0","ch1_intstatus1","ch1_intstatus_enable0","ch1_intstatus_enable1","ch1_llp0","ch1_llp1","ch1_sar0","ch1_sar1","ch1_sstat0","ch1_sstatar0","ch1_sstatar1","ch1_status0","ch1_status1","ch1_swhsdst0","ch1_swhssrc0","ch2_axi_id0","ch2_axi_qos0","ch2_blk_tfr_resumereq0","ch2_block_ts0","ch2_cfg0","ch2_cfg1","ch2_ctl0","ch2_ctl1","ch2_dar0","ch2_dar1","ch2_dstat0","ch2_dstatar0","ch2_dstatar1","ch2_intclear0","ch2_intclear1","ch2_intsignal_enable0","ch2_intsignal_enable1","ch2_intstatus0","ch2_intstatus1","ch2_intstatus_enable0","ch2_intstatus_enable1","ch2_llp0","ch2_llp1","ch2_sar0","ch2_sar1","ch2_sstat0","ch2_sstatar0","ch2_sstatar1","ch2_status0","ch2_status1","ch2_swhsdst0","ch2_swhssrc0","ch3_axi_id0","ch3_axi_qos0","ch3_blk_tfr_resumereq0","ch3_block_ts0","ch3_cfg0","ch3_cfg1","ch3_ctl0","ch3_ctl1","ch3_dar0","ch3_dar1","ch3_dstat0","ch3_dstatar0","ch3_dstatar1","ch3_intclear0","ch3_intclear1","ch3_intsignal_enable0","ch3_intsignal_enable1","ch3_intstatus0","ch3_intstatus1","ch3_intstatus_enable0","ch3_intstatus_enable1","ch3_llp0","ch3_llp1","ch3_sar0","ch3_sar1","ch3_sstat0","ch3_sstatar0","ch3_sstatar1","ch3_status0","ch3_status1","ch3_swhsdst0","ch3_swhssrc0","ch4_axi_id0","ch4_axi_qos0","ch4_blk_tfr_resumereq0","ch4_block_ts0","ch4_cfg0","ch4_cfg1","ch4_ctl0","ch4_ctl1","ch4_dar0","ch4_dar1","ch4_dstat0","ch4_dstatar0","ch4_dstatar1","ch4_intclear0","ch4_intclear1","ch4_intsignal_enable0","ch4_intsignal_enable1","ch4_intstatus0","ch4_intstatus1","ch4_intstatus_enable0","ch4_intstatus_enable1","ch4_llp0","ch4_llp1","ch4_sar0","ch4_sar1","ch4_sstat0","ch4_sstatar0","ch4_sstatar1","ch4_status0","ch4_status1","ch4_swhsdst0","ch4_swhssrc0","chen0","chen1","commonreg_intclear0","commonreg_intsignal_enable0","commonreg_intstatus0","commonreg_intstatus_enable0","compver0","id0","intstatus0","lowpower_cfg0","lowpower_cfg1","reset0"],"struct":["RegisterBlock"],"type":["CFG0","CH1_AXI_ID0","CH1_AXI_QOS0","CH1_BLK_TFR_RESUMEREQ0","CH1_BLOCK_TS0","CH1_CFG0","CH1_CFG1","CH1_CTL0","CH1_CTL1","CH1_DAR0","CH1_DAR1","CH1_DSTAT0","CH1_DSTATAR0","CH1_DSTATAR1","CH1_INTCLEAR0","CH1_INTCLEAR1","CH1_INTSIGNAL_ENABLE0","CH1_INTSIGNAL_ENABLE1","CH1_INTSTATUS0","CH1_INTSTATUS1","CH1_INTSTATUS_ENABLE0","CH1_INTSTATUS_ENABLE1","CH1_LLP0","CH1_LLP1","CH1_SAR0","CH1_SAR1","CH1_SSTAT0","CH1_SSTATAR0","CH1_SSTATAR1","CH1_STATUS0","CH1_STATUS1","CH1_SWHSDST0","CH1_SWHSSRC0","CH2_AXI_ID0","CH2_AXI_QOS0","CH2_BLK_TFR_RESUMEREQ0","CH2_BLOCK_TS0","CH2_CFG0","CH2_CFG1","CH2_CTL0","CH2_CTL1","CH2_DAR0","CH2_DAR1","CH2_DSTAT0","CH2_DSTATAR0","CH2_DSTATAR1","CH2_INTCLEAR0","CH2_INTCLEAR1","CH2_INTSIGNAL_ENABLE0","CH2_INTSIGNAL_ENABLE1","CH2_INTSTATUS0","CH2_INTSTATUS1","CH2_INTSTATUS_ENABLE0","CH2_INTSTATUS_ENABLE1","CH2_LLP0","CH2_LLP1","CH2_SAR0","CH2_SAR1","CH2_SSTAT0","CH2_SSTATAR0","CH2_SSTATAR1","CH2_STATUS0","CH2_STATUS1","CH2_SWHSDST0","CH2_SWHSSRC0","CH3_AXI_ID0","CH3_AXI_QOS0","CH3_BLK_TFR_RESUMEREQ0","CH3_BLOCK_TS0","CH3_CFG0","CH3_CFG1","CH3_CTL0","CH3_CTL1","CH3_DAR0","CH3_DAR1","CH3_DSTAT0","CH3_DSTATAR0","CH3_DSTATAR1","CH3_INTCLEAR0","CH3_INTCLEAR1","CH3_INTSIGNAL_ENABLE0","CH3_INTSIGNAL_ENABLE1","CH3_INTSTATUS0","CH3_INTSTATUS1","CH3_INTSTATUS_ENABLE0","CH3_INTSTATUS_ENABLE1","CH3_LLP0","CH3_LLP1","CH3_SAR0","CH3_SAR1","CH3_SSTAT0","CH3_SSTATAR0","CH3_SSTATAR1","CH3_STATUS0","CH3_STATUS1","CH3_SWHSDST0","CH3_SWHSSRC0","CH4_AXI_ID0","CH4_AXI_QOS0","CH4_BLK_TFR_RESUMEREQ0","CH4_BLOCK_TS0","CH4_CFG0","CH4_CFG1","CH4_CTL0","CH4_CTL1","CH4_DAR0","CH4_DAR1","CH4_DSTAT0","CH4_DSTATAR0","CH4_DSTATAR1","CH4_INTCLEAR0","CH4_INTCLEAR1","CH4_INTSIGNAL_ENABLE0","CH4_INTSIGNAL_ENABLE1","CH4_INTSTATUS0","CH4_INTSTATUS1","CH4_INTSTATUS_ENABLE0","CH4_INTSTATUS_ENABLE1","CH4_LLP0","CH4_LLP1","CH4_SAR0","CH4_SAR1","CH4_SSTAT0","CH4_SSTATAR0","CH4_SSTATAR1","CH4_STATUS0","CH4_STATUS1","CH4_SWHSDST0","CH4_SWHSSRC0","CHEN0","CHEN1","COMMONREG_INTCLEAR0","COMMONREG_INTSIGNAL_ENABLE0","COMMONREG_INTSTATUS0","COMMONREG_INTSTATUS_ENABLE0","COMPVER0","ID0","INTSTATUS0","LOWPOWER_CFG0","LOWPOWER_CFG1","RESET0"]};