Timing Analyzer report for ESSA_Assignment
Wed Oct 21 12:34:30 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'frac_clock_divider:clk_divider|clk_div'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'frac_clock_divider:clk_divider|clk_div'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'frac_clock_divider:clk_divider|clk_div'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'frac_clock_divider:clk_divider|clk_div'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'frac_clock_divider:clk_divider|clk_div'
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'frac_clock_divider:clk_divider|clk_div'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ESSA_Assignment                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processors 3-4         ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; clk                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                    ;
; frac_clock_divider:clk_divider|clk_div ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frac_clock_divider:clk_divider|clk_div } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                     ;
+-------------+-----------------+----------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                             ; Note                                                          ;
+-------------+-----------------+----------------------------------------+---------------------------------------------------------------+
; 308.17 MHz  ; 308.17 MHz      ; frac_clock_divider:clk_divider|clk_div ;                                                               ;
; 1040.58 MHz ; 250.0 MHz       ; clk                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                             ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; frac_clock_divider:clk_divider|clk_div ; -2.245 ; -42.699       ;
; clk                                    ; 0.039  ; 0.000         ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                             ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clk                                    ; 0.465 ; 0.000         ;
; frac_clock_divider:clk_divider|clk_div ; 0.633 ; 0.000         ;
+----------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary               ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clk                                    ; -3.000 ; -5.974        ;
; frac_clock_divider:clk_divider|clk_div ; -1.487 ; -38.662       ;
+----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                       ;
+--------+-----------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                             ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.245 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.063     ; 3.183      ;
; -2.238 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.063     ; 3.176      ;
; -2.208 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 3.127      ;
; -2.203 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.125      ;
; -2.203 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.125      ;
; -2.203 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.125      ;
; -2.203 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.125      ;
; -2.203 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.125      ;
; -2.203 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.125      ;
; -2.196 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.118      ;
; -2.196 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.118      ;
; -2.196 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.118      ;
; -2.196 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.118      ;
; -2.196 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.118      ;
; -2.196 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.118      ;
; -2.091 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.553     ; 2.539      ;
; -2.085 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.063     ; 3.023      ;
; -2.059 ; sync_generator:hvsync|CounterY[6] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.064     ; 2.996      ;
; -2.041 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.063     ; 2.979      ;
; -2.037 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.063     ; 2.975      ;
; -2.036 ; sync_generator:hvsync|CounterY[9] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.556     ; 2.481      ;
; -2.035 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.063     ; 2.973      ;
; -2.033 ; sync_generator:hvsync|CounterY[4] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.556     ; 2.478      ;
; -2.028 ; sync_generator:hvsync|CounterY[0] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.064     ; 2.965      ;
; -2.027 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.063     ; 2.965      ;
; -2.014 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.063     ; 2.952      ;
; -2.010 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.569     ; 2.442      ;
; -2.010 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.569     ; 2.442      ;
; -2.010 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.569     ; 2.442      ;
; -2.010 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.569     ; 2.442      ;
; -2.010 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.569     ; 2.442      ;
; -2.010 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.569     ; 2.442      ;
; -2.000 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.082     ; 2.919      ;
; -1.999 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.921      ;
; -1.999 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.921      ;
; -1.999 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.921      ;
; -1.999 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.921      ;
; -1.999 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.921      ;
; -1.999 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.921      ;
; -1.995 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.917      ;
; -1.995 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.917      ;
; -1.995 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.917      ;
; -1.995 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.917      ;
; -1.995 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.917      ;
; -1.995 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.917      ;
; -1.993 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.915      ;
; -1.993 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.915      ;
; -1.993 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.915      ;
; -1.993 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.915      ;
; -1.993 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.915      ;
; -1.993 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.915      ;
; -1.985 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.907      ;
; -1.985 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.907      ;
; -1.985 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.907      ;
; -1.985 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.907      ;
; -1.985 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.907      ;
; -1.985 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.907      ;
; -1.963 ; sync_generator:hvsync|CounterY[2] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.064     ; 2.900      ;
; -1.958 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.098     ; 2.861      ;
; -1.958 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.098     ; 2.861      ;
; -1.958 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.098     ; 2.861      ;
; -1.958 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.098     ; 2.861      ;
; -1.958 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.098     ; 2.861      ;
; -1.958 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.098     ; 2.861      ;
; -1.940 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.063     ; 2.878      ;
; -1.933 ; sync_generator:hvsync|CounterY[1] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.064     ; 2.870      ;
; -1.930 ; sync_generator:hvsync|CounterY[8] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.556     ; 2.375      ;
; -1.920 ; sync_generator:hvsync|CounterY[8] ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.568     ; 2.353      ;
; -1.920 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.374      ; 3.295      ;
; -1.914 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.099     ; 2.816      ;
; -1.902 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.063     ; 2.840      ;
; -1.885 ; sync_generator:hvsync|CounterY[8] ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.568     ; 2.318      ;
; -1.883 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 2.804      ;
; -1.866 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.063     ; 2.804      ;
; -1.860 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.782      ;
; -1.860 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.782      ;
; -1.860 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.782      ;
; -1.860 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.782      ;
; -1.860 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.782      ;
; -1.860 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.782      ;
; -1.834 ; sync_generator:hvsync|CounterY[1] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 2.755      ;
; -1.821 ; sync_generator:hvsync|CounterY[7] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.064     ; 2.758      ;
; -1.819 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.063     ; 2.757      ;
; -1.816 ; sync_generator:hvsync|CounterY[4] ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.100     ; 2.717      ;
; -1.787 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 2.708      ;
; -1.784 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.076     ; 2.709      ;
; -1.777 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.076     ; 2.702      ;
; -1.735 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 2.656      ;
; -1.721 ; sync_generator:hvsync|CounterY[0] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 2.642      ;
; -1.702 ; sync_generator:hvsync|CounterY[0] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 2.623      ;
; -1.699 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.098     ; 2.602      ;
; -1.687 ; sync_generator:hvsync|CounterY[5] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.064     ; 2.624      ;
; -1.671 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.393      ; 3.065      ;
; -1.671 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.393      ; 3.065      ;
; -1.671 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.393      ; 3.065      ;
; -1.669 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.098     ; 2.572      ;
; -1.664 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.393      ; 3.058      ;
; -1.664 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.393      ; 3.058      ;
; -1.664 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.393      ; 3.058      ;
; -1.643 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.094     ; 2.550      ;
+--------+-----------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                    ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.039 ; frac_clock_divider:clk_divider|counter[15] ; frac_clock_divider:clk_divider|clk_div     ; clk          ; clk         ; 1.000        ; -0.081     ; 0.881      ;
; 0.062 ; frac_clock_divider:clk_divider|counter[15] ; frac_clock_divider:clk_divider|counter[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 0.858      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                     ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.465 ; frac_clock_divider:clk_divider|counter[15] ; frac_clock_divider:clk_divider|counter[15] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.502 ; frac_clock_divider:clk_divider|counter[15] ; frac_clock_divider:clk_divider|clk_div     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                         ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.633 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 1.417      ;
; 0.652 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 1.436      ;
; 0.652 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 1.436      ;
; 0.739 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.570      ; 1.521      ;
; 0.744 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.037      ;
; 0.748 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.040      ;
; 0.753 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.100      ; 1.065      ;
; 0.755 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.100      ; 1.067      ;
; 0.764 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.056      ;
; 0.770 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.062      ;
; 0.773 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 1.557      ;
; 0.774 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.066      ;
; 0.775 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 1.559      ;
; 0.784 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 1.568      ;
; 0.789 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.081      ;
; 0.932 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 1.716      ;
; 1.035 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 1.819      ;
; 1.041 ; sync_generator:hvsync|CounterY[9]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.100      ; 1.353      ;
; 1.053 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 1.837      ;
; 1.064 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 1.848      ;
; 1.070 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.570      ; 1.852      ;
; 1.095 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.085      ; 1.392      ;
; 1.099 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.392      ;
; 1.107 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.399      ;
; 1.109 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.401      ;
; 1.116 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.408      ;
; 1.118 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.410      ;
; 1.127 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.419      ;
; 1.135 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.427      ;
; 1.143 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.435      ;
; 1.171 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.463      ;
; 1.175 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 1.959      ;
; 1.178 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.570      ; 1.960      ;
; 1.178 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.570      ; 1.960      ;
; 1.196 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.553      ; 1.961      ;
; 1.197 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.556      ; 1.965      ;
; 1.209 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.100      ; 1.521      ;
; 1.210 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.570      ; 1.992      ;
; 1.212 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 1.996      ;
; 1.222 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.514      ;
; 1.230 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.522      ;
; 1.236 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.085      ; 1.533      ;
; 1.236 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.570      ; 2.018      ;
; 1.239 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.532      ;
; 1.247 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.539      ;
; 1.256 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.548      ;
; 1.258 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.100      ; 1.570      ;
; 1.258 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.550      ;
; 1.264 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.085      ; 1.561      ;
; 1.265 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.100      ; 1.577      ;
; 1.274 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.566      ;
; 1.275 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.567      ;
; 1.284 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.576      ;
; 1.288 ; sync_generator:hvsync|inDisplayArea ; vga_b~reg0                          ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.088      ; 1.588      ;
; 1.289 ; sync_generator:hvsync|inDisplayArea ; vga_r~reg0                          ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.088      ; 1.589      ;
; 1.291 ; sync_generator:hvsync|inDisplayArea ; vga_g~reg0                          ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.088      ; 1.591      ;
; 1.323 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.615      ;
; 1.330 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.100      ; 1.642      ;
; 1.333 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 2.117      ;
; 1.334 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 2.118      ;
; 1.363 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.572      ; 2.147      ;
; 1.371 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.663      ;
; 1.379 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.671      ;
; 1.389 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.681      ;
; 1.396 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.688      ;
; 1.396 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.688      ;
; 1.405 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.697      ;
; 1.407 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.699      ;
; 1.415 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.707      ;
; 1.416 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.708      ;
; 1.425 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.570      ; 2.207      ;
; 1.428 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.570      ; 2.210      ;
; 1.450 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.063      ; 1.725      ;
; 1.455 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.747      ;
; 1.460 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.752      ;
; 1.477 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.556      ; 2.245      ;
; 1.484 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.099      ; 1.795      ;
; 1.499 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.085      ; 1.796      ;
; 1.510 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.802      ;
; 1.516 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.808      ;
; 1.522 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.814      ;
; 1.527 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.819      ;
; 1.528 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.820      ;
; 1.536 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.828      ;
; 1.542 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.834      ;
; 1.544 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.063      ; 1.819      ;
; 1.547 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.839      ;
; 1.552 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.844      ;
; 1.561 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.556      ; 2.329      ;
; 1.584 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.385     ; 1.411      ;
; 1.608 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.392     ; 1.428      ;
; 1.617 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.085      ; 1.914      ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                      ;
+-------------+-----------------+----------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                             ; Note                                                          ;
+-------------+-----------------+----------------------------------------+---------------------------------------------------------------+
; 328.52 MHz  ; 328.52 MHz      ; frac_clock_divider:clk_divider|clk_div ;                                                               ;
; 1154.73 MHz ; 250.0 MHz       ; clk                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; frac_clock_divider:clk_divider|clk_div ; -2.044 ; -37.339       ;
; clk                                    ; 0.134  ; 0.000         ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                              ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clk                                    ; 0.416 ; 0.000         ;
; frac_clock_divider:clk_divider|clk_div ; 0.568 ; 0.000         ;
+----------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clk                                    ; -3.000 ; -5.974        ;
; frac_clock_divider:clk_divider|clk_div ; -1.487 ; -38.662       ;
+----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                        ;
+--------+-----------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                             ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.044 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.973      ;
; -2.001 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.055     ; 2.948      ;
; -1.995 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.055     ; 2.942      ;
; -1.971 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.904      ;
; -1.971 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.904      ;
; -1.971 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.904      ;
; -1.971 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.904      ;
; -1.971 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.904      ;
; -1.971 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.904      ;
; -1.965 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.898      ;
; -1.965 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.898      ;
; -1.965 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.898      ;
; -1.965 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.898      ;
; -1.965 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.898      ;
; -1.965 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.898      ;
; -1.879 ; sync_generator:hvsync|CounterY[9] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.525     ; 2.356      ;
; -1.847 ; sync_generator:hvsync|CounterY[4] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.525     ; 2.324      ;
; -1.840 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.055     ; 2.787      ;
; -1.840 ; sync_generator:hvsync|CounterY[6] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.058     ; 2.784      ;
; -1.834 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.073     ; 2.763      ;
; -1.833 ; sync_generator:hvsync|CounterY[0] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.058     ; 2.777      ;
; -1.826 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.521     ; 2.307      ;
; -1.824 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.055     ; 2.771      ;
; -1.823 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.055     ; 2.770      ;
; -1.812 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.055     ; 2.759      ;
; -1.804 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.087     ; 2.719      ;
; -1.804 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.087     ; 2.719      ;
; -1.804 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.087     ; 2.719      ;
; -1.804 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.087     ; 2.719      ;
; -1.804 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.087     ; 2.719      ;
; -1.804 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.087     ; 2.719      ;
; -1.804 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.055     ; 2.751      ;
; -1.794 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.535     ; 2.261      ;
; -1.794 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.535     ; 2.261      ;
; -1.794 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.535     ; 2.261      ;
; -1.794 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.535     ; 2.261      ;
; -1.794 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.535     ; 2.261      ;
; -1.794 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.535     ; 2.261      ;
; -1.794 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.727      ;
; -1.794 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.727      ;
; -1.794 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.727      ;
; -1.794 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.727      ;
; -1.794 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.727      ;
; -1.794 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.727      ;
; -1.793 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.726      ;
; -1.793 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.726      ;
; -1.793 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.726      ;
; -1.793 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.726      ;
; -1.793 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.726      ;
; -1.793 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.726      ;
; -1.784 ; sync_generator:hvsync|CounterY[2] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.058     ; 2.728      ;
; -1.782 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.715      ;
; -1.782 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.715      ;
; -1.782 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.715      ;
; -1.782 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.715      ;
; -1.782 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.715      ;
; -1.782 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.715      ;
; -1.774 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.707      ;
; -1.774 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.707      ;
; -1.774 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.707      ;
; -1.774 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.707      ;
; -1.774 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.707      ;
; -1.774 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.707      ;
; -1.744 ; sync_generator:hvsync|CounterY[8] ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.535     ; 2.211      ;
; -1.728 ; sync_generator:hvsync|CounterY[8] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.525     ; 2.205      ;
; -1.721 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.055     ; 2.668      ;
; -1.715 ; sync_generator:hvsync|CounterY[8] ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.535     ; 2.182      ;
; -1.715 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.055     ; 2.662      ;
; -1.706 ; sync_generator:hvsync|CounterY[1] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.058     ; 2.650      ;
; -1.700 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.055     ; 2.647      ;
; -1.670 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.603      ;
; -1.670 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.603      ;
; -1.670 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.603      ;
; -1.670 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.603      ;
; -1.670 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.603      ;
; -1.670 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.603      ;
; -1.647 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.361      ; 3.010      ;
; -1.640 ; sync_generator:hvsync|CounterY[7] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.058     ; 2.584      ;
; -1.630 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.090     ; 2.542      ;
; -1.609 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.055     ; 2.556      ;
; -1.597 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.527      ;
; -1.593 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.055     ; 2.540      ;
; -1.570 ; sync_generator:hvsync|CounterY[4] ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.091     ; 2.481      ;
; -1.560 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.066     ; 2.496      ;
; -1.559 ; sync_generator:hvsync|CounterY[1] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.489      ;
; -1.554 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.066     ; 2.490      ;
; -1.513 ; sync_generator:hvsync|CounterY[5] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.058     ; 2.457      ;
; -1.508 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.438      ;
; -1.469 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.399      ;
; -1.467 ; sync_generator:hvsync|CounterY[0] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.397      ;
; -1.464 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.379      ; 2.845      ;
; -1.464 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.379      ; 2.845      ;
; -1.464 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.379      ; 2.845      ;
; -1.458 ; sync_generator:hvsync|CounterY[0] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.072     ; 2.388      ;
; -1.458 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.379      ; 2.839      ;
; -1.458 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.379      ; 2.839      ;
; -1.458 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.379      ; 2.839      ;
; -1.443 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.531     ; 1.914      ;
; -1.439 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.087     ; 2.354      ;
; -1.438 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.083     ; 2.357      ;
+--------+-----------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                     ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.134 ; frac_clock_divider:clk_divider|counter[15] ; frac_clock_divider:clk_divider|clk_div     ; clk          ; clk         ; 1.000        ; -0.073     ; 0.795      ;
; 0.159 ; frac_clock_divider:clk_divider|counter[15] ; frac_clock_divider:clk_divider|counter[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 0.770      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.416 ; frac_clock_divider:clk_divider|counter[15] ; frac_clock_divider:clk_divider|counter[15] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.470 ; frac_clock_divider:clk_divider|counter[15] ; frac_clock_divider:clk_divider|clk_div     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                          ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.568 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.302      ;
; 0.585 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.319      ;
; 0.587 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.321      ;
; 0.677 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.538      ; 1.410      ;
; 0.691 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.959      ;
; 0.695 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.429      ;
; 0.696 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.430      ;
; 0.697 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.964      ;
; 0.700 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.091      ; 0.986      ;
; 0.700 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.091      ; 0.986      ;
; 0.700 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.434      ;
; 0.709 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.976      ;
; 0.713 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.980      ;
; 0.716 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.984      ;
; 0.720 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 0.988      ;
; 0.735 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.002      ;
; 0.829 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.563      ;
; 0.928 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.662      ;
; 0.940 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.674      ;
; 0.944 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.678      ;
; 0.952 ; sync_generator:hvsync|CounterY[9]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.091      ; 1.238      ;
; 0.961 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.538      ; 1.694      ;
; 0.989 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.076      ; 1.260      ;
; 1.013 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.283      ;
; 1.030 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.298      ;
; 1.039 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.306      ;
; 1.040 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.307      ;
; 1.051 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.318      ;
; 1.059 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.793      ;
; 1.062 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.538      ; 1.795      ;
; 1.063 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.538      ; 1.796      ;
; 1.076 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.525      ; 1.796      ;
; 1.079 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.521      ; 1.795      ;
; 1.084 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.351      ;
; 1.090 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.538      ; 1.823      ;
; 1.095 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.078      ; 1.368      ;
; 1.098 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.832      ;
; 1.110 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.377      ;
; 1.122 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.091      ; 1.408      ;
; 1.125 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.078      ; 1.398      ;
; 1.125 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.538      ; 1.858      ;
; 1.135 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.402      ;
; 1.136 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.403      ;
; 1.136 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.403      ;
; 1.137 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.405      ;
; 1.142 ; sync_generator:hvsync|inDisplayArea ; vga_b~reg0                          ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.417      ;
; 1.143 ; sync_generator:hvsync|inDisplayArea ; vga_r~reg0                          ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.418      ;
; 1.145 ; sync_generator:hvsync|inDisplayArea ; vga_g~reg0                          ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.420      ;
; 1.152 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.419      ;
; 1.153 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.420      ;
; 1.156 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.091      ; 1.442      ;
; 1.158 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.425      ;
; 1.159 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.426      ;
; 1.159 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.091      ; 1.445      ;
; 1.174 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.441      ;
; 1.196 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.930      ;
; 1.209 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.943      ;
; 1.212 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.091      ; 1.498      ;
; 1.223 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.490      ;
; 1.230 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.497      ;
; 1.235 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.539      ; 1.969      ;
; 1.258 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.525      ;
; 1.260 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.527      ;
; 1.260 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.527      ;
; 1.273 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.540      ;
; 1.274 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.541      ;
; 1.281 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.548      ;
; 1.285 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.552      ;
; 1.288 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.538      ; 2.021      ;
; 1.289 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.556      ;
; 1.294 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.538      ; 2.027      ;
; 1.320 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.525      ; 2.040      ;
; 1.348 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.078      ; 1.621      ;
; 1.354 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.621      ;
; 1.356 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.623      ;
; 1.358 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.055      ; 1.608      ;
; 1.359 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.626      ;
; 1.379 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.525      ; 2.099      ;
; 1.381 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.648      ;
; 1.382 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.649      ;
; 1.384 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.055      ; 1.634      ;
; 1.390 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.657      ;
; 1.390 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.657      ;
; 1.391 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.090      ; 1.676      ;
; 1.395 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.662      ;
; 1.395 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.662      ;
; 1.412 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.679      ;
; 1.420 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.687      ;
; 1.443 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.369     ; 1.269      ;
; 1.449 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.076      ; 1.720      ;
; 1.460 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.542      ; 2.197      ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; frac_clock_divider:clk_divider|clk_div ; -0.395 ; -4.588        ;
; clk                                    ; 0.577  ; 0.000         ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                              ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clk                                    ; 0.193 ; 0.000         ;
; frac_clock_divider:clk_divider|clk_div ; 0.259 ; 0.000         ;
+----------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clk                                    ; -3.000 ; -5.128        ;
; frac_clock_divider:clk_divider|clk_div ; -1.000 ; -26.000       ;
+----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                        ;
+--------+-----------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                             ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.395 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.346      ;
; -0.378 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.339      ;
; -0.377 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.338      ;
; -0.362 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.225     ; 1.124      ;
; -0.353 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.304      ;
; -0.343 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.304      ;
; -0.340 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.146      ; 1.473      ;
; -0.330 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.282      ;
; -0.330 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.282      ;
; -0.330 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.282      ;
; -0.330 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.282      ;
; -0.330 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.282      ;
; -0.330 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.282      ;
; -0.329 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.290      ;
; -0.326 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.278      ;
; -0.326 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.278      ;
; -0.326 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.278      ;
; -0.326 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.278      ;
; -0.326 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.278      ;
; -0.326 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.278      ;
; -0.310 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.234     ; 1.063      ;
; -0.310 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.234     ; 1.063      ;
; -0.310 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.234     ; 1.063      ;
; -0.310 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.234     ; 1.063      ;
; -0.310 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.234     ; 1.063      ;
; -0.310 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.234     ; 1.063      ;
; -0.305 ; sync_generator:hvsync|CounterY[2] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.028     ; 1.264      ;
; -0.303 ; sync_generator:hvsync|CounterY[1] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.028     ; 1.262      ;
; -0.301 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.045     ; 1.243      ;
; -0.301 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.045     ; 1.243      ;
; -0.301 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.045     ; 1.243      ;
; -0.301 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.045     ; 1.243      ;
; -0.301 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.045     ; 1.243      ;
; -0.301 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.045     ; 1.243      ;
; -0.296 ; sync_generator:hvsync|CounterY[9] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.226     ; 1.057      ;
; -0.290 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.251      ;
; -0.286 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.046     ; 1.227      ;
; -0.286 ; sync_generator:hvsync|CounterY[0] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.028     ; 1.245      ;
; -0.285 ; sync_generator:hvsync|CounterY[8] ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.230     ; 1.042      ;
; -0.285 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.246      ;
; -0.276 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.237      ;
; -0.276 ; sync_generator:hvsync|CounterY[6] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.028     ; 1.235      ;
; -0.273 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.234      ;
; -0.273 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.234      ;
; -0.270 ; sync_generator:hvsync|CounterY[8] ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.230     ; 1.027      ;
; -0.262 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.223      ;
; -0.251 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.202      ;
; -0.241 ; sync_generator:hvsync|CounterY[4] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.226     ; 1.002      ;
; -0.240 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.192      ;
; -0.240 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.192      ;
; -0.240 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.192      ;
; -0.240 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.192      ;
; -0.240 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.192      ;
; -0.240 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.192      ;
; -0.238 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; sync_generator:hvsync|CounterX[7] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.190      ;
; -0.236 ; sync_generator:hvsync|CounterY[1] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.186      ;
; -0.233 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.194      ;
; -0.232 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.184      ;
; -0.232 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.184      ;
; -0.232 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.184      ;
; -0.232 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.184      ;
; -0.232 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.184      ;
; -0.232 ; sync_generator:hvsync|CounterX[6] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.184      ;
; -0.228 ; sync_generator:hvsync|CounterY[8] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.226     ; 0.989      ;
; -0.220 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.045     ; 1.162      ;
; -0.216 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.045     ; 1.158      ;
; -0.207 ; sync_generator:hvsync|CounterX[4] ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.168      ;
; -0.206 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.157      ;
; -0.197 ; sync_generator:hvsync|CounterY[4] ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.044     ; 1.140      ;
; -0.181 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.133      ;
; -0.181 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.133      ;
; -0.181 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.133      ;
; -0.181 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.133      ;
; -0.181 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.133      ;
; -0.181 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.133      ;
; -0.181 ; sync_generator:hvsync|CounterX[3] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.132      ;
; -0.179 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.040     ; 1.126      ;
; -0.179 ; sync_generator:hvsync|CounterY[0] ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.129      ;
; -0.172 ; sync_generator:hvsync|CounterX[5] ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.145      ; 1.304      ;
; -0.165 ; sync_generator:hvsync|CounterY[7] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.028     ; 1.124      ;
; -0.164 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.031     ; 1.120      ;
; -0.159 ; sync_generator:hvsync|CounterX[0] ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.031     ; 1.115      ;
; -0.158 ; sync_generator:hvsync|CounterX[8] ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.026     ; 1.119      ;
; -0.154 ; sync_generator:hvsync|CounterY[1] ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.154      ; 1.295      ;
; -0.152 ; sync_generator:hvsync|CounterY[3] ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.045     ; 1.094      ;
; -0.148 ; sync_generator:hvsync|CounterY[0] ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.037     ; 1.098      ;
; -0.138 ; sync_generator:hvsync|CounterX[2] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.089      ;
; -0.137 ; sync_generator:hvsync|CounterX[1] ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; 0.155      ; 1.279      ;
; -0.135 ; sync_generator:hvsync|CounterX[9] ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.235     ; 0.887      ;
+--------+-----------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                     ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.577 ; frac_clock_divider:clk_divider|counter[15] ; frac_clock_divider:clk_divider|clk_div     ; clk          ; clk         ; 1.000        ; -0.037     ; 0.373      ;
; 0.591 ; frac_clock_divider:clk_divider|counter[15] ; frac_clock_divider:clk_divider|counter[15] ; clk          ; clk         ; 1.000        ; -0.037     ; 0.359      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.193 ; frac_clock_divider:clk_divider|counter[15] ; frac_clock_divider:clk_divider|counter[15] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; frac_clock_divider:clk_divider|counter[15] ; frac_clock_divider:clk_divider|clk_div     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                          ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.259 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.578      ;
; 0.274 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.593      ;
; 0.275 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.594      ;
; 0.297 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.044      ; 0.431      ;
; 0.303 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.044      ; 0.431      ;
; 0.306 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.628      ;
; 0.311 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.432      ;
; 0.317 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.438      ;
; 0.326 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.645      ;
; 0.327 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.646      ;
; 0.335 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.654      ;
; 0.407 ; sync_generator:hvsync|CounterY[9]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.044      ; 0.535      ;
; 0.407 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.726      ;
; 0.438 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.041      ; 0.563      ;
; 0.444 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.763      ;
; 0.446 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.567      ;
; 0.457 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.778      ;
; 0.460 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.781      ;
; 0.464 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.786      ;
; 0.469 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.592      ;
; 0.483 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.225      ; 0.792      ;
; 0.489 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.226      ; 0.799      ;
; 0.494 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.813      ;
; 0.500 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.041      ; 0.625      ;
; 0.500 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.044      ; 0.628      ;
; 0.501 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.621      ;
; 0.502 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.821      ;
; 0.502 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.821      ;
; 0.507 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.041      ; 0.632      ;
; 0.510 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.830      ;
; 0.512 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.832      ;
; 0.516 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.835      ;
; 0.521 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.642      ;
; 0.523 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.044      ; 0.652      ;
; 0.526 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.647      ;
; 0.530 ; sync_generator:hvsync|inDisplayArea ; vga_b~reg0                          ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.044      ; 0.658      ;
; 0.530 ; sync_generator:hvsync|inDisplayArea ; vga_r~reg0                          ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.044      ; 0.658      ;
; 0.530 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.044      ; 0.658      ;
; 0.533 ; sync_generator:hvsync|inDisplayArea ; vga_g~reg0                          ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.044      ; 0.661      ;
; 0.533 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.852      ;
; 0.535 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.657      ;
; 0.539 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.660      ;
; 0.540 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.859      ;
; 0.547 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.866      ;
; 0.565 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.044      ; 0.693      ;
; 0.575 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.695      ;
; 0.579 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.699      ;
; 0.584 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.705      ;
; 0.588 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.709      ;
; 0.588 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.709      ;
; 0.590 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.026      ; 0.701      ;
; 0.591 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.712      ;
; 0.592 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.712      ;
; 0.596 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.717      ;
; 0.599 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.720      ;
; 0.602 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.723      ;
; 0.603 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.922      ;
; 0.604 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.235      ; 0.923      ;
; 0.607 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.727      ;
; 0.608 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.046      ; 0.738      ;
; 0.621 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.226      ; 0.931      ;
; 0.622 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.041      ; 0.747      ;
; 0.625 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.745      ;
; 0.626 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.226      ; 0.936      ;
; 0.628 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; -0.150     ; 0.562      ;
; 0.637 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.758      ;
; 0.642 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.762      ;
; 0.642 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.763      ;
; 0.645 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.041      ; 0.770      ;
; 0.654 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.236      ; 0.974      ;
; 0.654 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.236      ; 0.974      ;
; 0.654 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.236      ; 0.974      ;
; 0.654 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.774      ;
; 0.654 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.026      ; 0.764      ;
; 0.654 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.775      ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+-----------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                        ; -2.245  ; 0.193 ; N/A      ; N/A     ; -3.000              ;
;  clk                                    ; 0.039   ; 0.193 ; N/A      ; N/A     ; -3.000              ;
;  frac_clock_divider:clk_divider|clk_div ; -2.245  ; 0.259 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                         ; -42.699 ; 0.0   ; 0.0      ; 0.0     ; -44.636             ;
;  clk                                    ; 0.000   ; 0.000 ; N/A      ; N/A     ; -5.974              ;
;  frac_clock_divider:clk_divider|clk_div ; -42.699 ; 0.000 ; N/A      ; N/A     ; -38.662             ;
+-----------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_h_sync    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_v_sync    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stupid_buzzer ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sck                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mosi                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cs                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_h_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_v_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_r         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; vga_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; stupid_buzzer ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_h_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_v_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_r         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; vga_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; stupid_buzzer ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_h_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_v_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_r         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; vga_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; stupid_buzzer ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; clk                                    ; clk                                    ; 2        ; 0        ; 0        ; 0        ;
; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 321      ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; clk                                    ; clk                                    ; 2        ; 0        ; 0        ; 0        ;
; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 321      ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                 ;
+----------------------------------------+----------------------------------------+------+-------------+
; Target                                 ; Clock                                  ; Type ; Status      ;
+----------------------------------------+----------------------------------------+------+-------------+
; clk                                    ; clk                                    ; Base ; Constrained ;
; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; Base ; Constrained ;
+----------------------------------------+----------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; vga_b       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_h_sync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_v_sync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; vga_b       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_h_sync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_v_sync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Oct 21 12:34:28 2020
Info: Command: quartus_sta ESSA_Assignment -c ESSA_Assignment
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ESSA_Assignment.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name frac_clock_divider:clk_divider|clk_div frac_clock_divider:clk_divider|clk_div
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.245             -42.699 frac_clock_divider:clk_divider|clk_div 
    Info (332119):     0.039               0.000 clk 
Info (332146): Worst-case hold slack is 0.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.465               0.000 clk 
    Info (332119):     0.633               0.000 frac_clock_divider:clk_divider|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.974 clk 
    Info (332119):    -1.487             -38.662 frac_clock_divider:clk_divider|clk_div 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.044             -37.339 frac_clock_divider:clk_divider|clk_div 
    Info (332119):     0.134               0.000 clk 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 clk 
    Info (332119):     0.568               0.000 frac_clock_divider:clk_divider|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.974 clk 
    Info (332119):    -1.487             -38.662 frac_clock_divider:clk_divider|clk_div 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.395              -4.588 frac_clock_divider:clk_divider|clk_div 
    Info (332119):     0.577               0.000 clk 
Info (332146): Worst-case hold slack is 0.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.193               0.000 clk 
    Info (332119):     0.259               0.000 frac_clock_divider:clk_divider|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.128 clk 
    Info (332119):    -1.000             -26.000 frac_clock_divider:clk_divider|clk_div 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4771 megabytes
    Info: Processing ended: Wed Oct 21 12:34:30 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


