$date
	Fri May 28 11:14:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_tb $end
$var wire 1 ! b $end
$var reg 1 " a $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 ! b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#10
1!
1"
#20
0!
0"
#30
