// Seed: 4036447051
module module_0 (
    output tri id_0,
    input supply0 id_1,
    output wand id_2,
    input tri id_3,
    output wire id_4,
    input tri1 id_5,
    output wor id_6,
    input wire id_7
    , id_11,
    input tri1 id_8,
    output wire id_9
);
  supply0 id_12 = -1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri id_2,
    input tri0 id_3,
    input wire id_4,
    input tri1 id_5,
    input tri id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri1 id_10,
    output wor id_11,
    output tri0 id_12
);
  assign id_1  = 1;
  assign id_11 = -1;
  and primCall (id_1, id_4, id_0, id_8, id_7, id_14);
  logic id_14 = -1;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_12,
      id_9,
      id_1,
      id_9,
      id_11,
      id_5,
      id_4,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
