<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>
defines: 
time_elapsed: 0.948s
ram usage: 40956 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpy3by94gb/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:21</a>: No timescale set for &#34;pad_ddr3&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:21</a>: Compile module &#34;work@pad_ddr3&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:21</a>: Implicit port type (wire) for &#34;spare_ddr3_pad&#34;,
there are 30 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:21</a>: Top level module &#34;work@pad_ddr3&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>: Cannot find a module definition for &#34;work@pad_ddr3::ddr_ch_b&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>: Cannot find a module definition for &#34;work@pad_ddr3::bw_clk_cl_ddr_ddr&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>: Cannot find a module definition for &#34;work@pad_ddr3::bw_iodll_code_adjust&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>: Cannot find a module definition for &#34;work@pad_ddr3::bw_iodll&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>: Cannot find a module definition for &#34;work@pad_ddr3::bw_u1_scanl_2x&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 5.

[WRN:EL0512] Nb undefined modules: 5.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpy3by94gb/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_pad_ddr3
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpy3by94gb/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpy3by94gb/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@pad_ddr3)
 |vpiName:work@pad_ddr3
 |uhdmallPackages:
 \_package: builtin, parent:work@pad_ddr3
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@pad_ddr3, file:<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>, line:21, parent:work@pad_ddr3
   |vpiDefName:work@pad_ddr3
   |vpiFullName:work@pad_ddr3
   |vpiPort:
   \_port: (ps_select), line:21
     |vpiName:ps_select
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select), line:21
         |vpiName:ps_select
         |vpiFullName:work@pad_ddr3.ps_select
   |vpiPort:
   \_port: (bscan_mode_ctl_in), line:21
     |vpiName:bscan_mode_ctl_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_in), line:21
         |vpiName:bscan_mode_ctl_in
         |vpiFullName:work@pad_ddr3.bscan_mode_ctl_in
   |vpiPort:
   \_port: (spare_ddr3_pad), line:21
     |vpiName:spare_ddr3_pad
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr3_pad), line:21
         |vpiName:spare_ddr3_pad
         |vpiFullName:work@pad_ddr3.spare_ddr3_pad
   |vpiPort:
   \_port: (spare_ddr3_paddata), line:22
     |vpiName:spare_ddr3_paddata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr3_paddata), line:22
         |vpiName:spare_ddr3_paddata
         |vpiFullName:work@pad_ddr3.spare_ddr3_paddata
   |vpiPort:
   \_port: (ddr_testmode_l), line:22
     |vpiName:ddr_testmode_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_testmode_l), line:22
         |vpiName:ddr_testmode_l
         |vpiFullName:work@pad_ddr3.ddr_testmode_l
   |vpiPort:
   \_port: (bscan_clock_dr_in), line:22
     |vpiName:bscan_clock_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_in), line:22
         |vpiName:bscan_clock_dr_in
         |vpiFullName:work@pad_ddr3.bscan_clock_dr_in
   |vpiPort:
   \_port: (ddr3_bypass_data), line:23
     |vpiName:ddr3_bypass_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr3_bypass_data), line:23
         |vpiName:ddr3_bypass_data
         |vpiFullName:work@pad_ddr3.ddr3_bypass_data
   |vpiPort:
   \_port: (ddr3_dll_bypass_l), line:23
     |vpiName:ddr3_dll_bypass_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr3_dll_bypass_l), line:23
         |vpiName:ddr3_dll_bypass_l
         |vpiFullName:work@pad_ddr3.ddr3_dll_bypass_l
   |vpiPort:
   \_port: (spare_ddr3_pindata), line:23
     |vpiName:spare_ddr3_pindata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr3_pindata), line:23
         |vpiName:spare_ddr3_pindata
         |vpiFullName:work@pad_ddr3.spare_ddr3_pindata
   |vpiPort:
   \_port: (spare_ddr3_pin), line:24
     |vpiName:spare_ddr3_pin
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr3_pin), line:24
         |vpiName:spare_ddr3_pin
         |vpiFullName:work@pad_ddr3.spare_ddr3_pin
   |vpiPort:
   \_port: (bscan_mode_ctl_out), line:24
     |vpiName:bscan_mode_ctl_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_out), line:24
         |vpiName:bscan_mode_ctl_out
         |vpiFullName:work@pad_ddr3.bscan_mode_ctl_out
   |vpiPort:
   \_port: (pad_ddr3_bso), line:24
     |vpiName:pad_ddr3_bso
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr3_bso), line:24
         |vpiName:pad_ddr3_bso
         |vpiFullName:work@pad_ddr3.pad_ddr3_bso
   |vpiPort:
   \_port: (dram_adbginit_l), line:24
     |vpiName:dram_adbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_adbginit_l), line:24
         |vpiName:dram_adbginit_l
         |vpiFullName:work@pad_ddr3.dram_adbginit_l
   |vpiPort:
   \_port: (dram_gclk), line:25
     |vpiName:dram_gclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gclk), line:25
         |vpiName:dram_gclk
         |vpiFullName:work@pad_ddr3.dram_gclk
   |vpiPort:
   \_port: (ddr2_ddr3_cbd), line:25
     |vpiName:ddr2_ddr3_cbd
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ddr3_cbd), line:25
         |vpiName:ddr2_ddr3_cbd
         |vpiFullName:work@pad_ddr3.ddr2_ddr3_cbd
   |vpiPort:
   \_port: (dram3_dq), line:25
     |vpiName:dram3_dq
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_dq), line:25
         |vpiName:dram3_dq
         |vpiFullName:work@pad_ddr3.dram3_dq
   |vpiPort:
   \_port: (clk_ddr3_cken), line:25
     |vpiName:clk_ddr3_cken
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_ddr3_cken), line:25
         |vpiName:clk_ddr3_cken
         |vpiFullName:work@pad_ddr3.clk_ddr3_cken
   |vpiPort:
   \_port: (dram3_cb), line:25
     |vpiName:dram3_cb
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_cb), line:25
         |vpiName:dram3_cb
         |vpiFullName:work@pad_ddr3.dram3_cb
   |vpiPort:
   \_port: (dram3_ck_p), line:26
     |vpiName:dram3_ck_p
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_ck_p), line:26
         |vpiName:dram3_ck_p
         |vpiFullName:work@pad_ddr3.dram3_ck_p
   |vpiPort:
   \_port: (dram_arst_l), line:26
     |vpiName:dram_arst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_arst_l), line:26
         |vpiName:dram_arst_l
         |vpiFullName:work@pad_ddr3.dram_arst_l
   |vpiPort:
   \_port: (dram_gdbginit_l), line:26
     |vpiName:dram_gdbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gdbginit_l), line:26
         |vpiName:dram_gdbginit_l
         |vpiFullName:work@pad_ddr3.dram_gdbginit_l
   |vpiPort:
   \_port: (dram3_ba), line:26
     |vpiName:dram3_ba
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_ba), line:26
         |vpiName:dram3_ba
         |vpiFullName:work@pad_ddr3.dram3_ba
   |vpiPort:
   \_port: (dram3_cas_l), line:26
     |vpiName:dram3_cas_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_cas_l), line:26
         |vpiName:dram3_cas_l
         |vpiFullName:work@pad_ddr3.dram3_cas_l
   |vpiPort:
   \_port: (dram3_ras_l), line:27
     |vpiName:dram3_ras_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_ras_l), line:27
         |vpiName:dram3_ras_l
         |vpiFullName:work@pad_ddr3.dram3_ras_l
   |vpiPort:
   \_port: (dram3_cke), line:27
     |vpiName:dram3_cke
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_cke), line:27
         |vpiName:dram3_cke
         |vpiFullName:work@pad_ddr3.dram3_cke
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr), line:27
     |vpiName:ctu_ddr3_dll_delayctr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr), line:27
         |vpiName:ctu_ddr3_dll_delayctr
         |vpiFullName:work@pad_ddr3.ctu_ddr3_dll_delayctr
   |vpiPort:
   \_port: (bscan_hiz_l_out), line:27
     |vpiName:bscan_hiz_l_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_out), line:27
         |vpiName:bscan_hiz_l_out
         |vpiFullName:work@pad_ddr3.bscan_hiz_l_out
   |vpiPort:
   \_port: (bypass_enable_out), line:28
     |vpiName:bypass_enable_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable_out), line:28
         |vpiName:bypass_enable_out
         |vpiFullName:work@pad_ddr3.bypass_enable_out
   |vpiPort:
   \_port: (bscan_shift_dr_out), line:28
     |vpiName:bscan_shift_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_out), line:28
         |vpiName:bscan_shift_dr_out
         |vpiFullName:work@pad_ddr3.bscan_shift_dr_out
   |vpiPort:
   \_port: (dram3_io_bank), line:28
     |vpiName:dram3_io_bank
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_bank), line:28
         |vpiName:dram3_io_bank
         |vpiFullName:work@pad_ddr3.dram3_io_bank
   |vpiPort:
   \_port: (bscan_hiz_l_in), line:29
     |vpiName:bscan_hiz_l_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_in), line:29
         |vpiName:bscan_hiz_l_in
         |vpiFullName:work@pad_ddr3.bscan_hiz_l_in
   |vpiPort:
   \_port: (bscan_clock_dr_out), line:29
     |vpiName:bscan_clock_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_out), line:29
         |vpiName:bscan_clock_dr_out
         |vpiFullName:work@pad_ddr3.bscan_clock_dr_out
   |vpiPort:
   \_port: (bscan_update_dr_out), line:29
     |vpiName:bscan_update_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_out), line:29
         |vpiName:bscan_update_dr_out
         |vpiFullName:work@pad_ddr3.bscan_update_dr_out
   |vpiPort:
   \_port: (serial_out), line:29
     |vpiName:serial_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_out), line:29
         |vpiName:serial_out
         |vpiFullName:work@pad_ddr3.serial_out
   |vpiPort:
   \_port: (ddr_so), line:30
     |vpiName:ddr_so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_so), line:30
         |vpiName:ddr_so
         |vpiFullName:work@pad_ddr3.ddr_so
   |vpiPort:
   \_port: (dram3_io_pad_enable), line:30
     |vpiName:dram3_io_pad_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_pad_enable), line:30
         |vpiName:dram3_io_pad_enable
         |vpiFullName:work@pad_ddr3.dram3_io_pad_enable
   |vpiPort:
   \_port: (ps_select_out), line:30
     |vpiName:ps_select_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select_out), line:30
         |vpiName:ps_select_out
         |vpiFullName:work@pad_ddr3.ps_select_out
   |vpiPort:
   \_port: (vdd18), line:30
     |vpiName:vdd18
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vdd18), line:30
         |vpiName:vdd18
         |vpiFullName:work@pad_ddr3.vdd18
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_l), line:31
     |vpiName:ctu_ddr3_iodll_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_l), line:31
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiFullName:work@pad_ddr3.ctu_ddr3_iodll_rst_l
   |vpiPort:
   \_port: (dram3_io_ptr_clk_inv), line:31
     |vpiName:dram3_io_ptr_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_ptr_clk_inv), line:31
         |vpiName:dram3_io_ptr_clk_inv
         |vpiFullName:work@pad_ddr3.dram3_io_ptr_clk_inv
   |vpiPort:
   \_port: (afi), line:31
     |vpiName:afi
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afi), line:31
         |vpiName:afi
         |vpiFullName:work@pad_ddr3.afi
   |vpiPort:
   \_port: (bypass_enable), line:31
     |vpiName:bypass_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable), line:31
         |vpiName:bypass_enable
         |vpiFullName:work@pad_ddr3.bypass_enable
   |vpiPort:
   \_port: (serial_in), line:32
     |vpiName:serial_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_in), line:32
         |vpiName:serial_in
         |vpiFullName:work@pad_ddr3.serial_in
   |vpiPort:
   \_port: (pad_ddr3_bsi), line:32
     |vpiName:pad_ddr3_bsi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr3_bsi), line:32
         |vpiName:pad_ddr3_bsi
         |vpiFullName:work@pad_ddr3.pad_ddr3_bsi
   |vpiPort:
   \_port: (test_mode), line:32
     |vpiName:test_mode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (test_mode), line:32
         |vpiName:test_mode
         |vpiFullName:work@pad_ddr3.test_mode
   |vpiPort:
   \_port: (ddr3_ctu_dll_lock), line:32
     |vpiName:ddr3_ctu_dll_lock
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr3_ctu_dll_lock), line:32
         |vpiName:ddr3_ctu_dll_lock
         |vpiFullName:work@pad_ddr3.ddr3_ctu_dll_lock
   |vpiPort:
   \_port: (ddr_si), line:32
     |vpiName:ddr_si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_si), line:32
         |vpiName:ddr_si
         |vpiFullName:work@pad_ddr3.ddr_si
   |vpiPort:
   \_port: (dram_grst_l), line:33
     |vpiName:dram_grst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_grst_l), line:33
         |vpiName:dram_grst_l
         |vpiFullName:work@pad_ddr3.dram_grst_l
   |vpiPort:
   \_port: (ddr_se), line:33
     |vpiName:ddr_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_se), line:33
         |vpiName:ddr_se
         |vpiFullName:work@pad_ddr3.ddr_se
   |vpiPort:
   \_port: (dram3_dqs), line:33
     |vpiName:dram3_dqs
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_dqs), line:33
         |vpiName:dram3_dqs
         |vpiFullName:work@pad_ddr3.dram3_dqs
   |vpiPort:
   \_port: (dram3_addr), line:33
     |vpiName:dram3_addr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_addr), line:33
         |vpiName:dram3_addr
         |vpiFullName:work@pad_ddr3.dram3_addr
   |vpiPort:
   \_port: (dram3_we_l), line:33
     |vpiName:dram3_we_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_we_l), line:33
         |vpiName:dram3_we_l
         |vpiFullName:work@pad_ddr3.dram3_we_l
   |vpiPort:
   \_port: (dram3_ck_n), line:33
     |vpiName:dram3_ck_n
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_ck_n), line:33
         |vpiName:dram3_ck_n
         |vpiFullName:work@pad_ddr3.dram3_ck_n
   |vpiPort:
   \_port: (dram3_io_cs_l), line:34
     |vpiName:dram3_io_cs_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_cs_l), line:34
         |vpiName:dram3_io_cs_l
         |vpiFullName:work@pad_ddr3.dram3_io_cs_l
   |vpiPort:
   \_port: (afo), line:34
     |vpiName:afo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afo), line:34
         |vpiName:afo
         |vpiFullName:work@pad_ddr3.afo
   |vpiPort:
   \_port: (bscan_shift_dr_in), line:34
     |vpiName:bscan_shift_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_in), line:34
         |vpiName:bscan_shift_dr_in
         |vpiFullName:work@pad_ddr3.bscan_shift_dr_in
   |vpiPort:
   \_port: (dram3_io_write_en_l), line:34
     |vpiName:dram3_io_write_en_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_write_en_l), line:34
         |vpiName:dram3_io_write_en_l
         |vpiFullName:work@pad_ddr3.dram3_io_write_en_l
   |vpiPort:
   \_port: (bscan_update_dr_in), line:35
     |vpiName:bscan_update_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_in), line:35
         |vpiName:bscan_update_dr_in
         |vpiFullName:work@pad_ddr3.bscan_update_dr_in
   |vpiPort:
   \_port: (dram3_io_drive_enable), line:35
     |vpiName:dram3_io_drive_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_drive_enable), line:35
         |vpiName:dram3_io_drive_enable
         |vpiFullName:work@pad_ddr3.dram3_io_drive_enable
   |vpiPort:
   \_port: (ddr3_ctu_dll_overflow), line:35
     |vpiName:ddr3_ctu_dll_overflow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr3_ctu_dll_overflow), line:35
         |vpiName:ddr3_ctu_dll_overflow
         |vpiFullName:work@pad_ddr3.ddr3_ctu_dll_overflow
   |vpiPort:
   \_port: (dram3_io_cas_l), line:36
     |vpiName:dram3_io_cas_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_cas_l), line:36
         |vpiName:dram3_io_cas_l
         |vpiFullName:work@pad_ddr3.dram3_io_cas_l
   |vpiPort:
   \_port: (dram3_io_ras_l), line:36
     |vpiName:dram3_io_ras_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_ras_l), line:36
         |vpiName:dram3_io_ras_l
         |vpiFullName:work@pad_ddr3.dram3_io_ras_l
   |vpiPort:
   \_port: (dram3_io_clk_enable), line:36
     |vpiName:dram3_io_clk_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_clk_enable), line:36
         |vpiName:dram3_io_clk_enable
         |vpiFullName:work@pad_ddr3.dram3_io_clk_enable
   |vpiPort:
   \_port: (io_dram3_data_valid), line:37
     |vpiName:io_dram3_data_valid
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram3_data_valid), line:37
         |vpiName:io_dram3_data_valid
         |vpiFullName:work@pad_ddr3.io_dram3_data_valid
   |vpiPort:
   \_port: (dram3_io_addr), line:37
     |vpiName:dram3_io_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_addr), line:37
         |vpiName:dram3_io_addr
         |vpiFullName:work@pad_ddr3.dram3_io_addr
   |vpiPort:
   \_port: (io_dram3_data_in), line:37
     |vpiName:io_dram3_data_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram3_data_in), line:37
         |vpiName:io_dram3_data_in
         |vpiFullName:work@pad_ddr3.io_dram3_data_in
   |vpiPort:
   \_port: (ddr2_ddr3_cbu), line:37
     |vpiName:ddr2_ddr3_cbu
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ddr3_cbu), line:37
         |vpiName:ddr2_ddr3_cbu
         |vpiFullName:work@pad_ddr3.ddr2_ddr3_cbu
   |vpiPort:
   \_port: (dram3_io_channel_disabled), line:38
     |vpiName:dram3_io_channel_disabled
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_channel_disabled), line:38
         |vpiName:dram3_io_channel_disabled
         |vpiFullName:work@pad_ddr3.dram3_io_channel_disabled
   |vpiPort:
   \_port: (io_dram3_ecc_in), line:38
     |vpiName:io_dram3_ecc_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram3_ecc_in), line:38
         |vpiName:io_dram3_ecc_in
         |vpiFullName:work@pad_ddr3.io_dram3_ecc_in
   |vpiPort:
   \_port: (dram3_io_drive_data), line:38
     |vpiName:dram3_io_drive_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_drive_data), line:38
         |vpiName:dram3_io_drive_data
         |vpiFullName:work@pad_ddr3.dram3_io_drive_data
   |vpiPort:
   \_port: (dram3_io_data_out), line:39
     |vpiName:dram3_io_data_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_data_out), line:39
         |vpiName:dram3_io_data_out
         |vpiFullName:work@pad_ddr3.dram3_io_data_out
   |vpiPort:
   \_port: (dram3_io_cke), line:39
     |vpiName:dram3_io_cke
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_cke), line:39
         |vpiName:dram3_io_cke
         |vpiFullName:work@pad_ddr3.dram3_io_cke
   |vpiPort:
   \_port: (dram3_io_pad_clk_inv), line:39
     |vpiName:dram3_io_pad_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_pad_clk_inv), line:39
         |vpiName:dram3_io_pad_clk_inv
         |vpiFullName:work@pad_ddr3.dram3_io_pad_clk_inv
   |vpiPort:
   \_port: (dram3_cs_l), line:39
     |vpiName:dram3_cs_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_cs_l), line:39
         |vpiName:dram3_cs_l
         |vpiFullName:work@pad_ddr3.dram3_cs_l
   |vpiPort:
   \_port: (ddr3_lpf_code), line:40
     |vpiName:ddr3_lpf_code
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr3_lpf_code), line:40
         |vpiName:ddr3_lpf_code
         |vpiFullName:work@pad_ddr3.ddr3_lpf_code
   |vpiNet:
   \_logic_net: (vdd), line:116
     |vpiName:vdd
     |vpiFullName:work@pad_ddr3.vdd
     |vpiNetType:10
   |vpiNet:
   \_logic_net: (strobe), line:118
     |vpiName:strobe
     |vpiFullName:work@pad_ddr3.strobe
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rst_l), line:119
     |vpiName:rst_l
     |vpiFullName:work@pad_ddr3.rst_l
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan0), line:120
     |vpiName:scan0
     |vpiFullName:work@pad_ddr3.scan0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan1), line:121
     |vpiName:scan1
     |vpiFullName:work@pad_ddr3.scan1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (net157), line:122
     |vpiName:net157
     |vpiFullName:work@pad_ddr3.net157
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rclk), line:123
     |vpiName:rclk
     |vpiFullName:work@pad_ddr3.rclk
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (arst2_l), line:124
     |vpiName:arst2_l
     |vpiFullName:work@pad_ddr3.arst2_l
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ddr3_lpf_code_pre), line:215
     |vpiName:ddr3_lpf_code_pre
     |vpiFullName:work@pad_ddr3.ddr3_lpf_code_pre
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (scan1_pre), line:216
     |vpiName:scan1_pre
     |vpiFullName:work@pad_ddr3.scan1_pre
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (ps_select), line:21
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_in), line:21
   |vpiNet:
   \_logic_net: (spare_ddr3_pad), line:21
   |vpiNet:
   \_logic_net: (spare_ddr3_paddata), line:22
   |vpiNet:
   \_logic_net: (ddr_testmode_l), line:22
   |vpiNet:
   \_logic_net: (bscan_clock_dr_in), line:22
   |vpiNet:
   \_logic_net: (ddr3_bypass_data), line:23
   |vpiNet:
   \_logic_net: (ddr3_dll_bypass_l), line:23
   |vpiNet:
   \_logic_net: (spare_ddr3_pindata), line:23
   |vpiNet:
   \_logic_net: (spare_ddr3_pin), line:24
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_out), line:24
   |vpiNet:
   \_logic_net: (pad_ddr3_bso), line:24
   |vpiNet:
   \_logic_net: (dram_adbginit_l), line:24
   |vpiNet:
   \_logic_net: (dram_gclk), line:25
   |vpiNet:
   \_logic_net: (ddr2_ddr3_cbd), line:25
   |vpiNet:
   \_logic_net: (dram3_dq), line:25
   |vpiNet:
   \_logic_net: (clk_ddr3_cken), line:25
   |vpiNet:
   \_logic_net: (dram3_cb), line:25
   |vpiNet:
   \_logic_net: (dram3_ck_p), line:26
   |vpiNet:
   \_logic_net: (dram_arst_l), line:26
   |vpiNet:
   \_logic_net: (dram_gdbginit_l), line:26
   |vpiNet:
   \_logic_net: (dram3_ba), line:26
   |vpiNet:
   \_logic_net: (dram3_cas_l), line:26
   |vpiNet:
   \_logic_net: (dram3_ras_l), line:27
   |vpiNet:
   \_logic_net: (dram3_cke), line:27
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr), line:27
   |vpiNet:
   \_logic_net: (bscan_hiz_l_out), line:27
   |vpiNet:
   \_logic_net: (bypass_enable_out), line:28
   |vpiNet:
   \_logic_net: (bscan_shift_dr_out), line:28
   |vpiNet:
   \_logic_net: (dram3_io_bank), line:28
   |vpiNet:
   \_logic_net: (bscan_hiz_l_in), line:29
   |vpiNet:
   \_logic_net: (bscan_clock_dr_out), line:29
   |vpiNet:
   \_logic_net: (bscan_update_dr_out), line:29
   |vpiNet:
   \_logic_net: (serial_out), line:29
   |vpiNet:
   \_logic_net: (ddr_so), line:30
   |vpiNet:
   \_logic_net: (dram3_io_pad_enable), line:30
   |vpiNet:
   \_logic_net: (ps_select_out), line:30
   |vpiNet:
   \_logic_net: (vdd18), line:30
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_l), line:31
   |vpiNet:
   \_logic_net: (dram3_io_ptr_clk_inv), line:31
   |vpiNet:
   \_logic_net: (afi), line:31
   |vpiNet:
   \_logic_net: (bypass_enable), line:31
   |vpiNet:
   \_logic_net: (serial_in), line:32
   |vpiNet:
   \_logic_net: (pad_ddr3_bsi), line:32
   |vpiNet:
   \_logic_net: (test_mode), line:32
   |vpiNet:
   \_logic_net: (ddr3_ctu_dll_lock), line:32
   |vpiNet:
   \_logic_net: (ddr_si), line:32
   |vpiNet:
   \_logic_net: (dram_grst_l), line:33
   |vpiNet:
   \_logic_net: (ddr_se), line:33
   |vpiNet:
   \_logic_net: (dram3_dqs), line:33
   |vpiNet:
   \_logic_net: (dram3_addr), line:33
   |vpiNet:
   \_logic_net: (dram3_we_l), line:33
   |vpiNet:
   \_logic_net: (dram3_ck_n), line:33
   |vpiNet:
   \_logic_net: (dram3_io_cs_l), line:34
   |vpiNet:
   \_logic_net: (afo), line:34
   |vpiNet:
   \_logic_net: (bscan_shift_dr_in), line:34
   |vpiNet:
   \_logic_net: (dram3_io_write_en_l), line:34
   |vpiNet:
   \_logic_net: (bscan_update_dr_in), line:35
   |vpiNet:
   \_logic_net: (dram3_io_drive_enable), line:35
   |vpiNet:
   \_logic_net: (ddr3_ctu_dll_overflow), line:35
   |vpiNet:
   \_logic_net: (dram3_io_cas_l), line:36
   |vpiNet:
   \_logic_net: (dram3_io_ras_l), line:36
   |vpiNet:
   \_logic_net: (dram3_io_clk_enable), line:36
   |vpiNet:
   \_logic_net: (io_dram3_data_valid), line:37
   |vpiNet:
   \_logic_net: (dram3_io_addr), line:37
   |vpiNet:
   \_logic_net: (io_dram3_data_in), line:37
   |vpiNet:
   \_logic_net: (ddr2_ddr3_cbu), line:37
   |vpiNet:
   \_logic_net: (dram3_io_channel_disabled), line:38
   |vpiNet:
   \_logic_net: (io_dram3_ecc_in), line:38
   |vpiNet:
   \_logic_net: (dram3_io_drive_data), line:38
   |vpiNet:
   \_logic_net: (dram3_io_data_out), line:39
   |vpiNet:
   \_logic_net: (dram3_io_cke), line:39
   |vpiNet:
   \_logic_net: (dram3_io_pad_clk_inv), line:39
   |vpiNet:
   \_logic_net: (dram3_cs_l), line:39
   |vpiNet:
   \_logic_net: (ddr3_lpf_code), line:40
 |uhdmtopModules:
 \_module: work@pad_ddr3 (work@pad_ddr3), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>, line:21
   |vpiDefName:work@pad_ddr3
   |vpiName:work@pad_ddr3
   |vpiPort:
   \_port: (ps_select), line:21, parent:work@pad_ddr3
     |vpiName:ps_select
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select), line:21, parent:work@pad_ddr3
         |vpiName:ps_select
         |vpiFullName:work@pad_ddr3.ps_select
   |vpiPort:
   \_port: (bscan_mode_ctl_in), line:21, parent:work@pad_ddr3
     |vpiName:bscan_mode_ctl_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_in), line:21, parent:work@pad_ddr3
         |vpiName:bscan_mode_ctl_in
         |vpiFullName:work@pad_ddr3.bscan_mode_ctl_in
   |vpiPort:
   \_port: (spare_ddr3_pad), line:21, parent:work@pad_ddr3
     |vpiName:spare_ddr3_pad
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr3_pad), line:21, parent:work@pad_ddr3
         |vpiName:spare_ddr3_pad
         |vpiFullName:work@pad_ddr3.spare_ddr3_pad
         |vpiRange:
         \_range: , line:65
           |vpiLeftRange:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spare_ddr3_paddata), line:22, parent:work@pad_ddr3
     |vpiName:spare_ddr3_paddata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr3_paddata), line:22, parent:work@pad_ddr3
         |vpiName:spare_ddr3_paddata
         |vpiFullName:work@pad_ddr3.spare_ddr3_paddata
         |vpiRange:
         \_range: , line:51
           |vpiLeftRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ddr_testmode_l), line:22, parent:work@pad_ddr3
     |vpiName:ddr_testmode_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_testmode_l), line:22, parent:work@pad_ddr3
         |vpiName:ddr_testmode_l
         |vpiFullName:work@pad_ddr3.ddr_testmode_l
   |vpiPort:
   \_port: (bscan_clock_dr_in), line:22, parent:work@pad_ddr3
     |vpiName:bscan_clock_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_in), line:22, parent:work@pad_ddr3
         |vpiName:bscan_clock_dr_in
         |vpiFullName:work@pad_ddr3.bscan_clock_dr_in
   |vpiPort:
   \_port: (ddr3_bypass_data), line:23, parent:work@pad_ddr3
     |vpiName:ddr3_bypass_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr3_bypass_data), line:23, parent:work@pad_ddr3
         |vpiName:ddr3_bypass_data
         |vpiFullName:work@pad_ddr3.ddr3_bypass_data
         |vpiRange:
         \_range: , line:52
           |vpiLeftRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ddr3_dll_bypass_l), line:23, parent:work@pad_ddr3
     |vpiName:ddr3_dll_bypass_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr3_dll_bypass_l), line:23, parent:work@pad_ddr3
         |vpiName:ddr3_dll_bypass_l
         |vpiFullName:work@pad_ddr3.ddr3_dll_bypass_l
   |vpiPort:
   \_port: (spare_ddr3_pindata), line:23, parent:work@pad_ddr3
     |vpiName:spare_ddr3_pindata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr3_pindata), line:23, parent:work@pad_ddr3
         |vpiName:spare_ddr3_pindata
         |vpiFullName:work@pad_ddr3.spare_ddr3_pindata
         |vpiRange:
         \_range: , line:53
           |vpiLeftRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spare_ddr3_pin), line:24, parent:work@pad_ddr3
     |vpiName:spare_ddr3_pin
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spare_ddr3_pin), line:24, parent:work@pad_ddr3
         |vpiName:spare_ddr3_pin
         |vpiFullName:work@pad_ddr3.spare_ddr3_pin
         |vpiRange:
         \_range: , line:66
           |vpiLeftRange:
           \_constant: , line:66
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:66
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bscan_mode_ctl_out), line:24, parent:work@pad_ddr3
     |vpiName:bscan_mode_ctl_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_mode_ctl_out), line:24, parent:work@pad_ddr3
         |vpiName:bscan_mode_ctl_out
         |vpiFullName:work@pad_ddr3.bscan_mode_ctl_out
   |vpiPort:
   \_port: (pad_ddr3_bso), line:24, parent:work@pad_ddr3
     |vpiName:pad_ddr3_bso
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr3_bso), line:24, parent:work@pad_ddr3
         |vpiName:pad_ddr3_bso
         |vpiFullName:work@pad_ddr3.pad_ddr3_bso
   |vpiPort:
   \_port: (dram_adbginit_l), line:24, parent:work@pad_ddr3
     |vpiName:dram_adbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_adbginit_l), line:24, parent:work@pad_ddr3
         |vpiName:dram_adbginit_l
         |vpiFullName:work@pad_ddr3.dram_adbginit_l
   |vpiPort:
   \_port: (dram_gclk), line:25, parent:work@pad_ddr3
     |vpiName:dram_gclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gclk), line:25, parent:work@pad_ddr3
         |vpiName:dram_gclk
         |vpiFullName:work@pad_ddr3.dram_gclk
         |vpiRange:
         \_range: , line:54
           |vpiLeftRange:
           \_constant: , line:54
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:54
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ddr2_ddr3_cbd), line:25, parent:work@pad_ddr3
     |vpiName:ddr2_ddr3_cbd
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ddr3_cbd), line:25, parent:work@pad_ddr3
         |vpiName:ddr2_ddr3_cbd
         |vpiFullName:work@pad_ddr3.ddr2_ddr3_cbd
         |vpiRange:
         \_range: , line:55
           |vpiLeftRange:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiPort:
   \_port: (dram3_dq), line:25, parent:work@pad_ddr3
     |vpiName:dram3_dq
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_dq), line:25, parent:work@pad_ddr3
         |vpiName:dram3_dq
         |vpiFullName:work@pad_ddr3.dram3_dq
         |vpiRange:
         \_range: , line:67
           |vpiLeftRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:127
             |vpiSize:32
             |INT:127
           |vpiRightRange:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (clk_ddr3_cken), line:25, parent:work@pad_ddr3
     |vpiName:clk_ddr3_cken
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_ddr3_cken), line:25, parent:work@pad_ddr3
         |vpiName:clk_ddr3_cken
         |vpiFullName:work@pad_ddr3.clk_ddr3_cken
   |vpiPort:
   \_port: (dram3_cb), line:25, parent:work@pad_ddr3
     |vpiName:dram3_cb
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_cb), line:25, parent:work@pad_ddr3
         |vpiName:dram3_cb
         |vpiFullName:work@pad_ddr3.dram3_cb
         |vpiRange:
         \_range: , line:68
           |vpiLeftRange:
           \_constant: , line:68
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:68
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram3_ck_p), line:26, parent:work@pad_ddr3
     |vpiName:dram3_ck_p
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_ck_p), line:26, parent:work@pad_ddr3
         |vpiName:dram3_ck_p
         |vpiFullName:work@pad_ddr3.dram3_ck_p
         |vpiRange:
         \_range: , line:42
           |vpiLeftRange:
           \_constant: , line:42
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:42
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram_arst_l), line:26, parent:work@pad_ddr3
     |vpiName:dram_arst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_arst_l), line:26, parent:work@pad_ddr3
         |vpiName:dram_arst_l
         |vpiFullName:work@pad_ddr3.dram_arst_l
   |vpiPort:
   \_port: (dram_gdbginit_l), line:26, parent:work@pad_ddr3
     |vpiName:dram_gdbginit_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gdbginit_l), line:26, parent:work@pad_ddr3
         |vpiName:dram_gdbginit_l
         |vpiFullName:work@pad_ddr3.dram_gdbginit_l
   |vpiPort:
   \_port: (dram3_ba), line:26, parent:work@pad_ddr3
     |vpiName:dram3_ba
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_ba), line:26, parent:work@pad_ddr3
         |vpiName:dram3_ba
         |vpiFullName:work@pad_ddr3.dram3_ba
         |vpiRange:
         \_range: , line:43
           |vpiLeftRange:
           \_constant: , line:43
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:43
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram3_cas_l), line:26, parent:work@pad_ddr3
     |vpiName:dram3_cas_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_cas_l), line:26, parent:work@pad_ddr3
         |vpiName:dram3_cas_l
         |vpiFullName:work@pad_ddr3.dram3_cas_l
   |vpiPort:
   \_port: (dram3_ras_l), line:27, parent:work@pad_ddr3
     |vpiName:dram3_ras_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_ras_l), line:27, parent:work@pad_ddr3
         |vpiName:dram3_ras_l
         |vpiFullName:work@pad_ddr3.dram3_ras_l
   |vpiPort:
   \_port: (dram3_cke), line:27, parent:work@pad_ddr3
     |vpiName:dram3_cke
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_cke), line:27, parent:work@pad_ddr3
         |vpiName:dram3_cke
         |vpiFullName:work@pad_ddr3.dram3_cke
   |vpiPort:
   \_port: (ctu_ddr3_dll_delayctr), line:27, parent:work@pad_ddr3
     |vpiName:ctu_ddr3_dll_delayctr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_dll_delayctr), line:27, parent:work@pad_ddr3
         |vpiName:ctu_ddr3_dll_delayctr
         |vpiFullName:work@pad_ddr3.ctu_ddr3_dll_delayctr
         |vpiRange:
         \_range: , line:56
           |vpiLeftRange:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bscan_hiz_l_out), line:27, parent:work@pad_ddr3
     |vpiName:bscan_hiz_l_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_out), line:27, parent:work@pad_ddr3
         |vpiName:bscan_hiz_l_out
         |vpiFullName:work@pad_ddr3.bscan_hiz_l_out
   |vpiPort:
   \_port: (bypass_enable_out), line:28, parent:work@pad_ddr3
     |vpiName:bypass_enable_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable_out), line:28, parent:work@pad_ddr3
         |vpiName:bypass_enable_out
         |vpiFullName:work@pad_ddr3.bypass_enable_out
   |vpiPort:
   \_port: (bscan_shift_dr_out), line:28, parent:work@pad_ddr3
     |vpiName:bscan_shift_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_out), line:28, parent:work@pad_ddr3
         |vpiName:bscan_shift_dr_out
         |vpiFullName:work@pad_ddr3.bscan_shift_dr_out
   |vpiPort:
   \_port: (dram3_io_bank), line:28, parent:work@pad_ddr3
     |vpiName:dram3_io_bank
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_bank), line:28, parent:work@pad_ddr3
         |vpiName:dram3_io_bank
         |vpiFullName:work@pad_ddr3.dram3_io_bank
         |vpiRange:
         \_range: , line:57
           |vpiLeftRange:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bscan_hiz_l_in), line:29, parent:work@pad_ddr3
     |vpiName:bscan_hiz_l_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_hiz_l_in), line:29, parent:work@pad_ddr3
         |vpiName:bscan_hiz_l_in
         |vpiFullName:work@pad_ddr3.bscan_hiz_l_in
   |vpiPort:
   \_port: (bscan_clock_dr_out), line:29, parent:work@pad_ddr3
     |vpiName:bscan_clock_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_clock_dr_out), line:29, parent:work@pad_ddr3
         |vpiName:bscan_clock_dr_out
         |vpiFullName:work@pad_ddr3.bscan_clock_dr_out
   |vpiPort:
   \_port: (bscan_update_dr_out), line:29, parent:work@pad_ddr3
     |vpiName:bscan_update_dr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_out), line:29, parent:work@pad_ddr3
         |vpiName:bscan_update_dr_out
         |vpiFullName:work@pad_ddr3.bscan_update_dr_out
   |vpiPort:
   \_port: (serial_out), line:29, parent:work@pad_ddr3
     |vpiName:serial_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_out), line:29, parent:work@pad_ddr3
         |vpiName:serial_out
         |vpiFullName:work@pad_ddr3.serial_out
         |vpiRange:
         \_range: , line:44
           |vpiLeftRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:143
             |vpiSize:32
             |INT:143
           |vpiRightRange:
           \_constant: , line:44
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ddr_so), line:30, parent:work@pad_ddr3
     |vpiName:ddr_so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_so), line:30, parent:work@pad_ddr3
         |vpiName:ddr_so
         |vpiFullName:work@pad_ddr3.ddr_so
   |vpiPort:
   \_port: (dram3_io_pad_enable), line:30, parent:work@pad_ddr3
     |vpiName:dram3_io_pad_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_pad_enable), line:30, parent:work@pad_ddr3
         |vpiName:dram3_io_pad_enable
         |vpiFullName:work@pad_ddr3.dram3_io_pad_enable
   |vpiPort:
   \_port: (ps_select_out), line:30, parent:work@pad_ddr3
     |vpiName:ps_select_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ps_select_out), line:30, parent:work@pad_ddr3
         |vpiName:ps_select_out
         |vpiFullName:work@pad_ddr3.ps_select_out
   |vpiPort:
   \_port: (vdd18), line:30, parent:work@pad_ddr3
     |vpiName:vdd18
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vdd18), line:30, parent:work@pad_ddr3
         |vpiName:vdd18
         |vpiFullName:work@pad_ddr3.vdd18
   |vpiPort:
   \_port: (ctu_ddr3_iodll_rst_l), line:31, parent:work@pad_ddr3
     |vpiName:ctu_ddr3_iodll_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctu_ddr3_iodll_rst_l), line:31, parent:work@pad_ddr3
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiFullName:work@pad_ddr3.ctu_ddr3_iodll_rst_l
   |vpiPort:
   \_port: (dram3_io_ptr_clk_inv), line:31, parent:work@pad_ddr3
     |vpiName:dram3_io_ptr_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_ptr_clk_inv), line:31, parent:work@pad_ddr3
         |vpiName:dram3_io_ptr_clk_inv
         |vpiFullName:work@pad_ddr3.dram3_io_ptr_clk_inv
         |vpiRange:
         \_range: , line:58
           |vpiLeftRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:58
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (afi), line:31, parent:work@pad_ddr3
     |vpiName:afi
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afi), line:31, parent:work@pad_ddr3
         |vpiName:afi
         |vpiFullName:work@pad_ddr3.afi
         |vpiRange:
         \_range: , line:45
           |vpiLeftRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:143
             |vpiSize:32
             |INT:143
           |vpiRightRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bypass_enable), line:31, parent:work@pad_ddr3
     |vpiName:bypass_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bypass_enable), line:31, parent:work@pad_ddr3
         |vpiName:bypass_enable
         |vpiFullName:work@pad_ddr3.bypass_enable
   |vpiPort:
   \_port: (serial_in), line:32, parent:work@pad_ddr3
     |vpiName:serial_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (serial_in), line:32, parent:work@pad_ddr3
         |vpiName:serial_in
         |vpiFullName:work@pad_ddr3.serial_in
         |vpiRange:
         \_range: , line:59
           |vpiLeftRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:143
             |vpiSize:32
             |INT:143
           |vpiRightRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (pad_ddr3_bsi), line:32, parent:work@pad_ddr3
     |vpiName:pad_ddr3_bsi
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (pad_ddr3_bsi), line:32, parent:work@pad_ddr3
         |vpiName:pad_ddr3_bsi
         |vpiFullName:work@pad_ddr3.pad_ddr3_bsi
   |vpiPort:
   \_port: (test_mode), line:32, parent:work@pad_ddr3
     |vpiName:test_mode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (test_mode), line:32, parent:work@pad_ddr3
         |vpiName:test_mode
         |vpiFullName:work@pad_ddr3.test_mode
   |vpiPort:
   \_port: (ddr3_ctu_dll_lock), line:32, parent:work@pad_ddr3
     |vpiName:ddr3_ctu_dll_lock
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr3_ctu_dll_lock), line:32, parent:work@pad_ddr3
         |vpiName:ddr3_ctu_dll_lock
         |vpiFullName:work@pad_ddr3.ddr3_ctu_dll_lock
   |vpiPort:
   \_port: (ddr_si), line:32, parent:work@pad_ddr3
     |vpiName:ddr_si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_si), line:32, parent:work@pad_ddr3
         |vpiName:ddr_si
         |vpiFullName:work@pad_ddr3.ddr_si
   |vpiPort:
   \_port: (dram_grst_l), line:33, parent:work@pad_ddr3
     |vpiName:dram_grst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_grst_l), line:33, parent:work@pad_ddr3
         |vpiName:dram_grst_l
         |vpiFullName:work@pad_ddr3.dram_grst_l
   |vpiPort:
   \_port: (ddr_se), line:33, parent:work@pad_ddr3
     |vpiName:ddr_se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr_se), line:33, parent:work@pad_ddr3
         |vpiName:ddr_se
         |vpiFullName:work@pad_ddr3.ddr_se
   |vpiPort:
   \_port: (dram3_dqs), line:33, parent:work@pad_ddr3
     |vpiName:dram3_dqs
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_dqs), line:33, parent:work@pad_ddr3
         |vpiName:dram3_dqs
         |vpiFullName:work@pad_ddr3.dram3_dqs
         |vpiRange:
         \_range: , line:69
           |vpiLeftRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:35
             |vpiSize:32
             |INT:35
           |vpiRightRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram3_addr), line:33, parent:work@pad_ddr3
     |vpiName:dram3_addr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_addr), line:33, parent:work@pad_ddr3
         |vpiName:dram3_addr
         |vpiFullName:work@pad_ddr3.dram3_addr
         |vpiRange:
         \_range: , line:46
           |vpiLeftRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:14
             |vpiSize:32
             |INT:14
           |vpiRightRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram3_we_l), line:33, parent:work@pad_ddr3
     |vpiName:dram3_we_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_we_l), line:33, parent:work@pad_ddr3
         |vpiName:dram3_we_l
         |vpiFullName:work@pad_ddr3.dram3_we_l
   |vpiPort:
   \_port: (dram3_ck_n), line:33, parent:work@pad_ddr3
     |vpiName:dram3_ck_n
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_ck_n), line:33, parent:work@pad_ddr3
         |vpiName:dram3_ck_n
         |vpiFullName:work@pad_ddr3.dram3_ck_n
         |vpiRange:
         \_range: , line:47
           |vpiLeftRange:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram3_io_cs_l), line:34, parent:work@pad_ddr3
     |vpiName:dram3_io_cs_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_cs_l), line:34, parent:work@pad_ddr3
         |vpiName:dram3_io_cs_l
         |vpiFullName:work@pad_ddr3.dram3_io_cs_l
         |vpiRange:
         \_range: , line:60
           |vpiLeftRange:
           \_constant: , line:60
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:60
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (afo), line:34, parent:work@pad_ddr3
     |vpiName:afo
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (afo), line:34, parent:work@pad_ddr3
         |vpiName:afo
         |vpiFullName:work@pad_ddr3.afo
         |vpiRange:
         \_range: , line:61
           |vpiLeftRange:
           \_constant: , line:61
             |vpiConstType:7
             |vpiDecompile:143
             |vpiSize:32
             |INT:143
           |vpiRightRange:
           \_constant: , line:61
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bscan_shift_dr_in), line:34, parent:work@pad_ddr3
     |vpiName:bscan_shift_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_shift_dr_in), line:34, parent:work@pad_ddr3
         |vpiName:bscan_shift_dr_in
         |vpiFullName:work@pad_ddr3.bscan_shift_dr_in
   |vpiPort:
   \_port: (dram3_io_write_en_l), line:34, parent:work@pad_ddr3
     |vpiName:dram3_io_write_en_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_write_en_l), line:34, parent:work@pad_ddr3
         |vpiName:dram3_io_write_en_l
         |vpiFullName:work@pad_ddr3.dram3_io_write_en_l
   |vpiPort:
   \_port: (bscan_update_dr_in), line:35, parent:work@pad_ddr3
     |vpiName:bscan_update_dr_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bscan_update_dr_in), line:35, parent:work@pad_ddr3
         |vpiName:bscan_update_dr_in
         |vpiFullName:work@pad_ddr3.bscan_update_dr_in
   |vpiPort:
   \_port: (dram3_io_drive_enable), line:35, parent:work@pad_ddr3
     |vpiName:dram3_io_drive_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_drive_enable), line:35, parent:work@pad_ddr3
         |vpiName:dram3_io_drive_enable
         |vpiFullName:work@pad_ddr3.dram3_io_drive_enable
   |vpiPort:
   \_port: (ddr3_ctu_dll_overflow), line:35, parent:work@pad_ddr3
     |vpiName:ddr3_ctu_dll_overflow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr3_ctu_dll_overflow), line:35, parent:work@pad_ddr3
         |vpiName:ddr3_ctu_dll_overflow
         |vpiFullName:work@pad_ddr3.ddr3_ctu_dll_overflow
   |vpiPort:
   \_port: (dram3_io_cas_l), line:36, parent:work@pad_ddr3
     |vpiName:dram3_io_cas_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_cas_l), line:36, parent:work@pad_ddr3
         |vpiName:dram3_io_cas_l
         |vpiFullName:work@pad_ddr3.dram3_io_cas_l
   |vpiPort:
   \_port: (dram3_io_ras_l), line:36, parent:work@pad_ddr3
     |vpiName:dram3_io_ras_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_ras_l), line:36, parent:work@pad_ddr3
         |vpiName:dram3_io_ras_l
         |vpiFullName:work@pad_ddr3.dram3_io_ras_l
   |vpiPort:
   \_port: (dram3_io_clk_enable), line:36, parent:work@pad_ddr3
     |vpiName:dram3_io_clk_enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_clk_enable), line:36, parent:work@pad_ddr3
         |vpiName:dram3_io_clk_enable
         |vpiFullName:work@pad_ddr3.dram3_io_clk_enable
   |vpiPort:
   \_port: (io_dram3_data_valid), line:37, parent:work@pad_ddr3
     |vpiName:io_dram3_data_valid
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram3_data_valid), line:37, parent:work@pad_ddr3
         |vpiName:io_dram3_data_valid
         |vpiFullName:work@pad_ddr3.io_dram3_data_valid
   |vpiPort:
   \_port: (dram3_io_addr), line:37, parent:work@pad_ddr3
     |vpiName:dram3_io_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_addr), line:37, parent:work@pad_ddr3
         |vpiName:dram3_io_addr
         |vpiFullName:work@pad_ddr3.dram3_io_addr
         |vpiRange:
         \_range: , line:62
           |vpiLeftRange:
           \_constant: , line:62
             |vpiConstType:7
             |vpiDecompile:14
             |vpiSize:32
             |INT:14
           |vpiRightRange:
           \_constant: , line:62
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (io_dram3_data_in), line:37, parent:work@pad_ddr3
     |vpiName:io_dram3_data_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram3_data_in), line:37, parent:work@pad_ddr3
         |vpiName:io_dram3_data_in
         |vpiFullName:work@pad_ddr3.io_dram3_data_in
         |vpiRange:
         \_range: , line:48
           |vpiLeftRange:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:255
             |vpiSize:32
             |INT:255
           |vpiRightRange:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ddr2_ddr3_cbu), line:37, parent:work@pad_ddr3
     |vpiName:ddr2_ddr3_cbu
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr2_ddr3_cbu), line:37, parent:work@pad_ddr3
         |vpiName:ddr2_ddr3_cbu
         |vpiFullName:work@pad_ddr3.ddr2_ddr3_cbu
         |vpiRange:
         \_range: , line:63
           |vpiLeftRange:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiPort:
   \_port: (dram3_io_channel_disabled), line:38, parent:work@pad_ddr3
     |vpiName:dram3_io_channel_disabled
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_channel_disabled), line:38, parent:work@pad_ddr3
         |vpiName:dram3_io_channel_disabled
         |vpiFullName:work@pad_ddr3.dram3_io_channel_disabled
   |vpiPort:
   \_port: (io_dram3_ecc_in), line:38, parent:work@pad_ddr3
     |vpiName:io_dram3_ecc_in
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_dram3_ecc_in), line:38, parent:work@pad_ddr3
         |vpiName:io_dram3_ecc_in
         |vpiFullName:work@pad_ddr3.io_dram3_ecc_in
         |vpiRange:
         \_range: , line:49
           |vpiLeftRange:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
           |vpiRightRange:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram3_io_drive_data), line:38, parent:work@pad_ddr3
     |vpiName:dram3_io_drive_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_drive_data), line:38, parent:work@pad_ddr3
         |vpiName:dram3_io_drive_data
         |vpiFullName:work@pad_ddr3.dram3_io_drive_data
   |vpiPort:
   \_port: (dram3_io_data_out), line:39, parent:work@pad_ddr3
     |vpiName:dram3_io_data_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_data_out), line:39, parent:work@pad_ddr3
         |vpiName:dram3_io_data_out
         |vpiFullName:work@pad_ddr3.dram3_io_data_out
         |vpiRange:
         \_range: , line:64
           |vpiLeftRange:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:287
             |vpiSize:32
             |INT:287
           |vpiRightRange:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dram3_io_cke), line:39, parent:work@pad_ddr3
     |vpiName:dram3_io_cke
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_cke), line:39, parent:work@pad_ddr3
         |vpiName:dram3_io_cke
         |vpiFullName:work@pad_ddr3.dram3_io_cke
   |vpiPort:
   \_port: (dram3_io_pad_clk_inv), line:39, parent:work@pad_ddr3
     |vpiName:dram3_io_pad_clk_inv
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_io_pad_clk_inv), line:39, parent:work@pad_ddr3
         |vpiName:dram3_io_pad_clk_inv
         |vpiFullName:work@pad_ddr3.dram3_io_pad_clk_inv
   |vpiPort:
   \_port: (dram3_cs_l), line:39, parent:work@pad_ddr3
     |vpiName:dram3_cs_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram3_cs_l), line:39, parent:work@pad_ddr3
         |vpiName:dram3_cs_l
         |vpiFullName:work@pad_ddr3.dram3_cs_l
         |vpiRange:
         \_range: , line:50
           |vpiLeftRange:
           \_constant: , line:50
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:50
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ddr3_lpf_code), line:40, parent:work@pad_ddr3
     |vpiName:ddr3_lpf_code
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ddr3_lpf_code), line:40, parent:work@pad_ddr3
         |vpiName:ddr3_lpf_code
         |vpiFullName:work@pad_ddr3.ddr3_lpf_code
         |vpiRange:
         \_range: , line:41
           |vpiLeftRange:
           \_constant: , line:41
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:41
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@pad_ddr3::ddr_ch_b (ddr3_ddr_ch_b), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>, line:127, parent:work@pad_ddr3
     |vpiDefName:work@pad_ddr3::ddr_ch_b
     |vpiName:ddr3_ddr_ch_b
     |vpiFullName:work@pad_ddr3.ddr3_ddr_ch_b
     |vpiPort:
     \_port: (arst_l_out), parent:ddr3_ddr_ch_b
       |vpiName:arst_l_out
       |vpiHighConn:
       \_ref_obj: (arst2_l), line:128
         |vpiName:arst2_l
         |vpiActual:
         \_logic_net: (arst2_l), line:124, parent:work@pad_ddr3
           |vpiName:arst2_l
           |vpiFullName:work@pad_ddr3.arst2_l
           |vpiNetType:1
     |vpiPort:
     \_port: (afo), parent:ddr3_ddr_ch_b
       |vpiName:afo
       |vpiHighConn:
       \_operation: , line:129
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (afo), line:129
           |vpiName:afo
     |vpiPort:
     \_port: (serial_in), parent:ddr3_ddr_ch_b
       |vpiName:serial_in
       |vpiHighConn:
       \_operation: , line:130
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (serial_in), line:130
           |vpiName:serial_in
     |vpiPort:
     \_port: (afi), parent:ddr3_ddr_ch_b
       |vpiName:afi
       |vpiHighConn:
       \_operation: , line:131
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (afi), line:131
           |vpiName:afi
     |vpiPort:
     \_port: (serial_out), parent:ddr3_ddr_ch_b
       |vpiName:serial_out
       |vpiHighConn:
       \_operation: , line:132
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (serial_out), line:132
           |vpiName:serial_out
     |vpiPort:
     \_port: (dram_io_data_out), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_data_out
       |vpiHighConn:
       \_operation: , line:133
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_io_data_out), line:133
           |vpiName:dram3_io_data_out
     |vpiPort:
     \_port: (spare_ddr_pin), parent:ddr3_ddr_ch_b
       |vpiName:spare_ddr_pin
       |vpiHighConn:
       \_operation: , line:134
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (spare_ddr3_pin), line:134
           |vpiName:spare_ddr3_pin
           |vpiIndex:
           \_constant: , line:134
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_part_select: , line:134, parent:spare_ddr3_pad
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr3_pad)
           |vpiLeftRange:
           \_constant: , line:134
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:134
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:135, parent:spare_ddr3_pin
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr3_pin)
           |vpiLeftRange:
           \_constant: , line:135
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:135
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (spare_ddr_data), parent:ddr3_ddr_ch_b
       |vpiName:spare_ddr_data
       |vpiHighConn:
       \_operation: , line:136
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (spare_ddr3_pindata), line:136
           |vpiName:spare_ddr3_pindata
           |vpiIndex:
           \_constant: , line:136
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_part_select: , line:136, parent:spare_ddr3_paddata
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr3_paddata)
           |vpiLeftRange:
           \_constant: , line:136
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
           |vpiRightRange:
           \_constant: , line:136
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_part_select: , line:137, parent:spare_ddr3_pindata
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spare_ddr3_pindata)
           |vpiLeftRange:
           \_constant: , line:137
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:137
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (dram_io_ptr_clk_inv), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_ptr_clk_inv
       |vpiHighConn:
       \_operation: , line:138
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_io_ptr_clk_inv), line:138
           |vpiName:dram3_io_ptr_clk_inv
     |vpiPort:
     \_port: (io_dram_data_in), parent:ddr3_ddr_ch_b
       |vpiName:io_dram_data_in
       |vpiHighConn:
       \_operation: , line:139
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (io_dram3_data_in), line:139
           |vpiName:io_dram3_data_in
     |vpiPort:
     \_port: (io_dram_ecc_in), parent:ddr3_ddr_ch_b
       |vpiName:io_dram_ecc_in
       |vpiHighConn:
       \_operation: , line:140
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (io_dram3_ecc_in), line:140
           |vpiName:io_dram3_ecc_in
     |vpiPort:
     \_port: (dram_io_addr), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_addr
       |vpiHighConn:
       \_operation: , line:141
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_io_addr), line:141
           |vpiName:dram3_io_addr
     |vpiPort:
     \_port: (dram_io_bank), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_bank
       |vpiHighConn:
       \_operation: , line:142
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_io_bank), line:142
           |vpiName:dram3_io_bank
     |vpiPort:
     \_port: (dram_io_cs_l), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_cs_l
       |vpiHighConn:
       \_operation: , line:143
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_io_cs_l), line:143
           |vpiName:dram3_io_cs_l
     |vpiPort:
     \_port: (dram_dq), parent:ddr3_ddr_ch_b
       |vpiName:dram_dq
       |vpiHighConn:
       \_operation: , line:144
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_dq), line:144
           |vpiName:dram3_dq
     |vpiPort:
     \_port: (dram_addr), parent:ddr3_ddr_ch_b
       |vpiName:dram_addr
       |vpiHighConn:
       \_operation: , line:145
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_addr), line:145
           |vpiName:dram3_addr
     |vpiPort:
     \_port: (dram_cb), parent:ddr3_ddr_ch_b
       |vpiName:dram_cb
       |vpiHighConn:
       \_operation: , line:146
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_cb), line:146
           |vpiName:dram3_cb
     |vpiPort:
     \_port: (dram_dqs), parent:ddr3_ddr_ch_b
       |vpiName:dram_dqs
       |vpiHighConn:
       \_operation: , line:147
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_dqs), line:147
           |vpiName:dram3_dqs
     |vpiPort:
     \_port: (dram_ba), parent:ddr3_ddr_ch_b
       |vpiName:dram_ba
       |vpiHighConn:
       \_operation: , line:148
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_ba), line:148
           |vpiName:dram3_ba
     |vpiPort:
     \_port: (dram_ck_n), parent:ddr3_ddr_ch_b
       |vpiName:dram_ck_n
       |vpiHighConn:
       \_operation: , line:149
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_ck_n), line:149
           |vpiName:dram3_ck_n
     |vpiPort:
     \_port: (dram_ck_p), parent:ddr3_ddr_ch_b
       |vpiName:dram_ck_p
       |vpiHighConn:
       \_operation: , line:150
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_ck_p), line:150
           |vpiName:dram3_ck_p
     |vpiPort:
     \_port: (dram_cs_l), parent:ddr3_ddr_ch_b
       |vpiName:dram_cs_l
       |vpiHighConn:
       \_operation: , line:151
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram3_cs_l), line:151
           |vpiName:dram3_cs_l
     |vpiPort:
     \_port: (lpf_code), parent:ddr3_ddr_ch_b
       |vpiName:lpf_code
       |vpiHighConn:
       \_operation: , line:152
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr3_lpf_code), line:152
           |vpiName:ddr3_lpf_code
     |vpiPort:
     \_port: (cbu), parent:ddr3_ddr_ch_b
       |vpiName:cbu
       |vpiHighConn:
       \_operation: , line:153
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr2_ddr3_cbu), line:153
           |vpiName:ddr2_ddr3_cbu
     |vpiPort:
     \_port: (cbd), parent:ddr3_ddr_ch_b
       |vpiName:cbd
       |vpiHighConn:
       \_operation: , line:154
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr2_ddr3_cbd), line:154
           |vpiName:ddr2_ddr3_cbd
     |vpiPort:
     \_port: (pad_clk_si), parent:ddr3_ddr_ch_b
       |vpiName:pad_clk_si
       |vpiHighConn:
       \_ref_obj: (ddr_si), line:155
         |vpiName:ddr_si
         |vpiActual:
         \_logic_net: (ddr_si), line:32, parent:work@pad_ddr3
     |vpiPort:
     \_port: (testmode_l), parent:ddr3_ddr_ch_b
       |vpiName:testmode_l
       |vpiHighConn:
       \_ref_obj: (ddr_testmode_l), line:156
         |vpiName:ddr_testmode_l
         |vpiActual:
         \_logic_net: (ddr_testmode_l), line:22, parent:work@pad_ddr3
     |vpiPort:
     \_port: (test_mode), parent:ddr3_ddr_ch_b
       |vpiName:test_mode
       |vpiHighConn:
       \_ref_obj: (test_mode), line:157
         |vpiName:test_mode
         |vpiActual:
         \_logic_net: (test_mode), line:32, parent:work@pad_ddr3
     |vpiPort:
     \_port: (bypass_enable_out), parent:ddr3_ddr_ch_b
       |vpiName:bypass_enable_out
       |vpiHighConn:
       \_ref_obj: (bypass_enable_out), line:158
         |vpiName:bypass_enable_out
         |vpiActual:
         \_logic_net: (bypass_enable_out), line:28, parent:work@pad_ddr3
     |vpiPort:
     \_port: (ps_select_out), parent:ddr3_ddr_ch_b
       |vpiName:ps_select_out
       |vpiHighConn:
       \_ref_obj: (ps_select_out), line:159
         |vpiName:ps_select_out
         |vpiActual:
         \_logic_net: (ps_select_out), line:30, parent:work@pad_ddr3
     |vpiPort:
     \_port: (rclk), parent:ddr3_ddr_ch_b
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:160
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:123, parent:work@pad_ddr3
           |vpiName:rclk
           |vpiFullName:work@pad_ddr3.rclk
           |vpiNetType:1
     |vpiPort:
     \_port: (se), parent:ddr3_ddr_ch_b
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se), line:161
         |vpiName:ddr_se
         |vpiActual:
         \_logic_net: (ddr_se), line:33, parent:work@pad_ddr3
     |vpiPort:
     \_port: (pad_clk_so), parent:ddr3_ddr_ch_b
       |vpiName:pad_clk_so
       |vpiHighConn:
       \_ref_obj: (scan0), line:162
         |vpiName:scan0
         |vpiActual:
         \_logic_net: (scan0), line:120, parent:work@pad_ddr3
           |vpiName:scan0
           |vpiFullName:work@pad_ddr3.scan0
           |vpiNetType:1
     |vpiPort:
     \_port: (update_dr_in), parent:ddr3_ddr_ch_b
       |vpiName:update_dr_in
       |vpiHighConn:
       \_ref_obj: (bscan_update_dr_in), line:163
         |vpiName:bscan_update_dr_in
         |vpiActual:
         \_logic_net: (bscan_update_dr_in), line:35, parent:work@pad_ddr3
     |vpiPort:
     \_port: (bso), parent:ddr3_ddr_ch_b
       |vpiName:bso
       |vpiHighConn:
       \_ref_obj: (pad_ddr3_bso), line:164
         |vpiName:pad_ddr3_bso
         |vpiActual:
         \_logic_net: (pad_ddr3_bso), line:24, parent:work@pad_ddr3
     |vpiPort:
     \_port: (bsi), parent:ddr3_ddr_ch_b
       |vpiName:bsi
       |vpiHighConn:
       \_ref_obj: (pad_ddr3_bsi), line:165
         |vpiName:pad_ddr3_bsi
         |vpiActual:
         \_logic_net: (pad_ddr3_bsi), line:32, parent:work@pad_ddr3
     |vpiPort:
     \_port: (bypass_enable_in), parent:ddr3_ddr_ch_b
       |vpiName:bypass_enable_in
       |vpiHighConn:
       \_ref_obj: (bypass_enable), line:166
         |vpiName:bypass_enable
         |vpiActual:
         \_logic_net: (bypass_enable), line:31, parent:work@pad_ddr3
     |vpiPort:
     \_port: (mode_ctrl_out), parent:ddr3_ddr_ch_b
       |vpiName:mode_ctrl_out
       |vpiHighConn:
       \_ref_obj: (bscan_mode_ctl_out), line:167
         |vpiName:bscan_mode_ctl_out
         |vpiActual:
         \_logic_net: (bscan_mode_ctl_out), line:24, parent:work@pad_ddr3
     |vpiPort:
     \_port: (update_dr_out), parent:ddr3_ddr_ch_b
       |vpiName:update_dr_out
       |vpiHighConn:
       \_ref_obj: (bscan_update_dr_out), line:168
         |vpiName:bscan_update_dr_out
         |vpiActual:
         \_logic_net: (bscan_update_dr_out), line:29, parent:work@pad_ddr3
     |vpiPort:
     \_port: (shift_dr_out), parent:ddr3_ddr_ch_b
       |vpiName:shift_dr_out
       |vpiHighConn:
       \_ref_obj: (bscan_shift_dr_out), line:169
         |vpiName:bscan_shift_dr_out
         |vpiActual:
         \_logic_net: (bscan_shift_dr_out), line:28, parent:work@pad_ddr3
     |vpiPort:
     \_port: (clock_dr_out), parent:ddr3_ddr_ch_b
       |vpiName:clock_dr_out
       |vpiHighConn:
       \_ref_obj: (bscan_clock_dr_out), line:170
         |vpiName:bscan_clock_dr_out
         |vpiActual:
         \_logic_net: (bscan_clock_dr_out), line:29, parent:work@pad_ddr3
     |vpiPort:
     \_port: (hiz_n_out), parent:ddr3_ddr_ch_b
       |vpiName:hiz_n_out
       |vpiHighConn:
       \_ref_obj: (bscan_hiz_l_out), line:171
         |vpiName:bscan_hiz_l_out
         |vpiActual:
         \_logic_net: (bscan_hiz_l_out), line:27, parent:work@pad_ddr3
     |vpiPort:
     \_port: (ps_select_in), parent:ddr3_ddr_ch_b
       |vpiName:ps_select_in
       |vpiHighConn:
       \_ref_obj: (ps_select), line:172
         |vpiName:ps_select
         |vpiActual:
         \_logic_net: (ps_select), line:21, parent:work@pad_ddr3
     |vpiPort:
     \_port: (mode_ctrl_in), parent:ddr3_ddr_ch_b
       |vpiName:mode_ctrl_in
       |vpiHighConn:
       \_ref_obj: (bscan_mode_ctl_in), line:173
         |vpiName:bscan_mode_ctl_in
         |vpiActual:
         \_logic_net: (bscan_mode_ctl_in), line:21, parent:work@pad_ddr3
     |vpiPort:
     \_port: (shift_dr_in), parent:ddr3_ddr_ch_b
       |vpiName:shift_dr_in
       |vpiHighConn:
       \_ref_obj: (bscan_shift_dr_in), line:174
         |vpiName:bscan_shift_dr_in
         |vpiActual:
         \_logic_net: (bscan_shift_dr_in), line:34, parent:work@pad_ddr3
     |vpiPort:
     \_port: (clock_dr_in), parent:ddr3_ddr_ch_b
       |vpiName:clock_dr_in
       |vpiHighConn:
       \_ref_obj: (bscan_clock_dr_in), line:175
         |vpiName:bscan_clock_dr_in
         |vpiActual:
         \_logic_net: (bscan_clock_dr_in), line:22, parent:work@pad_ddr3
     |vpiPort:
     \_port: (hiz_n_in), parent:ddr3_ddr_ch_b
       |vpiName:hiz_n_in
       |vpiHighConn:
       \_ref_obj: (bscan_hiz_l_in), line:176
         |vpiName:bscan_hiz_l_in
         |vpiActual:
         \_logic_net: (bscan_hiz_l_in), line:29, parent:work@pad_ddr3
     |vpiPort:
     \_port: (strobe), parent:ddr3_ddr_ch_b
       |vpiName:strobe
       |vpiHighConn:
       \_ref_obj: (strobe), line:177
         |vpiName:strobe
         |vpiActual:
         \_logic_net: (strobe), line:118, parent:work@pad_ddr3
           |vpiName:strobe
           |vpiFullName:work@pad_ddr3.strobe
           |vpiNetType:1
     |vpiPort:
     \_port: (dram_io_clk_enable), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_clk_enable
       |vpiHighConn:
       \_ref_obj: (dram3_io_clk_enable), line:178
         |vpiName:dram3_io_clk_enable
         |vpiActual:
         \_logic_net: (dram3_io_clk_enable), line:36, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dram_io_cke), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_cke
       |vpiHighConn:
       \_ref_obj: (dram3_io_cke), line:179
         |vpiName:dram3_io_cke
         |vpiActual:
         \_logic_net: (dram3_io_cke), line:39, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dram_io_ras_l), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_ras_l
       |vpiHighConn:
       \_ref_obj: (dram3_io_ras_l), line:180
         |vpiName:dram3_io_ras_l
         |vpiActual:
         \_logic_net: (dram3_io_ras_l), line:36, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dram_io_write_en_l), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_write_en_l
       |vpiHighConn:
       \_ref_obj: (dram3_io_write_en_l), line:181
         |vpiName:dram3_io_write_en_l
         |vpiActual:
         \_logic_net: (dram3_io_write_en_l), line:34, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dram_io_cas_l), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_cas_l
       |vpiHighConn:
       \_ref_obj: (dram3_io_cas_l), line:182
         |vpiName:dram3_io_cas_l
         |vpiActual:
         \_logic_net: (dram3_io_cas_l), line:36, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dram_cke), parent:ddr3_ddr_ch_b
       |vpiName:dram_cke
       |vpiHighConn:
       \_ref_obj: (dram3_cke), line:183
         |vpiName:dram3_cke
         |vpiActual:
         \_logic_net: (dram3_cke), line:27, parent:work@pad_ddr3
     |vpiPort:
     \_port: (io_dram_data_valid), parent:ddr3_ddr_ch_b
       |vpiName:io_dram_data_valid
       |vpiHighConn:
       \_ref_obj: (io_dram3_data_valid), line:184
         |vpiName:io_dram3_data_valid
         |vpiActual:
         \_logic_net: (io_dram3_data_valid), line:37, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dram_ras_l), parent:ddr3_ddr_ch_b
       |vpiName:dram_ras_l
       |vpiHighConn:
       \_ref_obj: (dram3_ras_l), line:185
         |vpiName:dram3_ras_l
         |vpiActual:
         \_logic_net: (dram3_ras_l), line:27, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dram_we_l), parent:ddr3_ddr_ch_b
       |vpiName:dram_we_l
       |vpiHighConn:
       \_ref_obj: (dram3_we_l), line:186
         |vpiName:dram3_we_l
         |vpiActual:
         \_logic_net: (dram3_we_l), line:33, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dram_cas_l), parent:ddr3_ddr_ch_b
       |vpiName:dram_cas_l
       |vpiHighConn:
       \_ref_obj: (dram3_cas_l), line:187
         |vpiName:dram3_cas_l
         |vpiActual:
         \_logic_net: (dram3_cas_l), line:26, parent:work@pad_ddr3
     |vpiPort:
     \_port: (burst_length_four), parent:ddr3_ddr_ch_b
       |vpiName:burst_length_four
       |vpiHighConn:
       \_ref_obj: (vdd), line:188
         |vpiName:vdd
         |vpiActual:
         \_logic_net: (vdd), line:116, parent:work@pad_ddr3
           |vpiName:vdd
           |vpiFullName:work@pad_ddr3.vdd
           |vpiNetType:10
     |vpiPort:
     \_port: (dram_io_pad_clk_inv), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_pad_clk_inv
       |vpiHighConn:
       \_ref_obj: (dram3_io_pad_clk_inv), line:189
         |vpiName:dram3_io_pad_clk_inv
         |vpiActual:
         \_logic_net: (dram3_io_pad_clk_inv), line:39, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dram_io_pad_enable), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_pad_enable
       |vpiHighConn:
       \_ref_obj: (dram3_io_pad_enable), line:190
         |vpiName:dram3_io_pad_enable
         |vpiActual:
         \_logic_net: (dram3_io_pad_enable), line:30, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dram_io_drive_enable), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_drive_enable
       |vpiHighConn:
       \_ref_obj: (dram3_io_drive_enable), line:191
         |vpiName:dram3_io_drive_enable
         |vpiActual:
         \_logic_net: (dram3_io_drive_enable), line:35, parent:work@pad_ddr3
     |vpiPort:
     \_port: (rst_l), parent:ddr3_ddr_ch_b
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:192
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:119, parent:work@pad_ddr3
           |vpiName:rst_l
           |vpiFullName:work@pad_ddr3.rst_l
           |vpiNetType:1
     |vpiPort:
     \_port: (dram_arst_l), parent:ddr3_ddr_ch_b
       |vpiName:dram_arst_l
       |vpiHighConn:
       \_ref_obj: (dram_arst_l), line:193
         |vpiName:dram_arst_l
         |vpiActual:
         \_logic_net: (dram_arst_l), line:26, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dram_io_channel_disabled), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_channel_disabled
       |vpiHighConn:
       \_ref_obj: (dram3_io_channel_disabled), line:194
         |vpiName:dram3_io_channel_disabled
         |vpiActual:
         \_logic_net: (dram3_io_channel_disabled), line:38, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dram_io_drive_data), parent:ddr3_ddr_ch_b
       |vpiName:dram_io_drive_data
       |vpiHighConn:
       \_ref_obj: (dram3_io_drive_data), line:195
         |vpiName:dram3_io_drive_data
         |vpiActual:
         \_logic_net: (dram3_io_drive_data), line:38, parent:work@pad_ddr3
     |vpiPort:
     \_port: (vdd_h), parent:ddr3_ddr_ch_b
       |vpiName:vdd_h
       |vpiHighConn:
       \_ref_obj: (vdd18), line:196
         |vpiName:vdd18
         |vpiActual:
         \_logic_net: (vdd18), line:30, parent:work@pad_ddr3
     |vpiInstance:
     \_module: work@pad_ddr3 (work@pad_ddr3), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr3::bw_clk_cl_ddr_ddr (pad_ddr3_header), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>, line:197, parent:work@pad_ddr3
     |vpiDefName:work@pad_ddr3::bw_clk_cl_ddr_ddr
     |vpiName:pad_ddr3_header
     |vpiFullName:work@pad_ddr3.pad_ddr3_header
     |vpiPort:
     \_port: (gclk), parent:pad_ddr3_header
       |vpiName:gclk
       |vpiHighConn:
       \_operation: , line:198
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram_gclk), line:198
           |vpiName:dram_gclk
     |vpiPort:
     \_port: (ddr_rclk), parent:pad_ddr3_header
       |vpiName:ddr_rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:199
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:123, parent:work@pad_ddr3
     |vpiPort:
     \_port: (so), parent:pad_ddr3_header
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (ddr_so_pre_latch), line:200
         |vpiName:ddr_so_pre_latch
     |vpiPort:
     \_port: (si), parent:pad_ddr3_header
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan1), line:201
         |vpiName:scan1
         |vpiActual:
         \_logic_net: (scan1), line:121, parent:work@pad_ddr3
           |vpiName:scan1
           |vpiFullName:work@pad_ddr3.scan1
           |vpiNetType:1
     |vpiPort:
     \_port: (gdbginit_l), parent:pad_ddr3_header
       |vpiName:gdbginit_l
       |vpiHighConn:
       \_ref_obj: (dram_gdbginit_l), line:202
         |vpiName:dram_gdbginit_l
         |vpiActual:
         \_logic_net: (dram_gdbginit_l), line:26, parent:work@pad_ddr3
     |vpiPort:
     \_port: (grst_l), parent:pad_ddr3_header
       |vpiName:grst_l
       |vpiHighConn:
       \_ref_obj: (dram_grst_l), line:203
         |vpiName:dram_grst_l
         |vpiActual:
         \_logic_net: (dram_grst_l), line:33, parent:work@pad_ddr3
     |vpiPort:
     \_port: (cluster_grst_l), parent:pad_ddr3_header
       |vpiName:cluster_grst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:204
         |vpiName:rst_l
         |vpiActual:
         \_logic_net: (rst_l), line:119, parent:work@pad_ddr3
     |vpiPort:
     \_port: (dbginit_l), parent:pad_ddr3_header
       |vpiName:dbginit_l
       |vpiHighConn:
       \_ref_obj: (net157), line:205
         |vpiName:net157
         |vpiActual:
         \_logic_net: (net157), line:122, parent:work@pad_ddr3
           |vpiName:net157
           |vpiFullName:work@pad_ddr3.net157
           |vpiNetType:1
     |vpiPort:
     \_port: (rclk), parent:pad_ddr3_header
       |vpiName:rclk
       |vpiHighConn:
       \_ref_obj: (rclk), line:206
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:123, parent:work@pad_ddr3
     |vpiPort:
     \_port: (se), parent:pad_ddr3_header
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se), line:207
         |vpiName:ddr_se
         |vpiActual:
         \_logic_net: (ddr_se), line:33, parent:work@pad_ddr3
     |vpiPort:
     \_port: (adbginit_l), parent:pad_ddr3_header
       |vpiName:adbginit_l
       |vpiHighConn:
       \_ref_obj: (dram_adbginit_l), line:208
         |vpiName:dram_adbginit_l
         |vpiActual:
         \_logic_net: (dram_adbginit_l), line:24, parent:work@pad_ddr3
     |vpiPort:
     \_port: (arst2_l), parent:pad_ddr3_header
       |vpiName:arst2_l
       |vpiHighConn:
       \_ref_obj: (arst2_l), line:209
         |vpiName:arst2_l
         |vpiActual:
         \_logic_net: (arst2_l), line:124, parent:work@pad_ddr3
     |vpiPort:
     \_port: (arst_l), parent:pad_ddr3_header
       |vpiName:arst_l
       |vpiHighConn:
       \_ref_obj: (dram_arst_l), line:210
         |vpiName:dram_arst_l
         |vpiActual:
         \_logic_net: (dram_arst_l), line:26, parent:work@pad_ddr3
     |vpiPort:
     \_port: (cluster_cken), parent:pad_ddr3_header
       |vpiName:cluster_cken
       |vpiHighConn:
       \_ref_obj: (clk_ddr3_cken), line:211
         |vpiName:clk_ddr3_cken
         |vpiActual:
         \_logic_net: (clk_ddr3_cken), line:25, parent:work@pad_ddr3
     |vpiInstance:
     \_module: work@pad_ddr3 (work@pad_ddr3), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr3::bw_iodll_code_adjust (ddr3_iodll_code_adjust), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>, line:218, parent:work@pad_ddr3
     |vpiDefName:work@pad_ddr3::bw_iodll_code_adjust
     |vpiName:ddr3_iodll_code_adjust
     |vpiFullName:work@pad_ddr3.ddr3_iodll_code_adjust
     |vpiPort:
     \_port: (bypass_data), parent:ddr3_iodll_code_adjust
       |vpiName:bypass_data
       |vpiHighConn:
       \_ref_obj: (ddr3_bypass_data), line:219
         |vpiName:ddr3_bypass_data
         |vpiActual:
         \_logic_net: (ddr3_bypass_data), line:23, parent:work@pad_ddr3
     |vpiPort:
     \_port: (ddr_clk_in), parent:ddr3_iodll_code_adjust
       |vpiName:ddr_clk_in
       |vpiHighConn:
       \_ref_obj: (rclk), line:220
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:123, parent:work@pad_ddr3
     |vpiPort:
     \_port: (delay_ctrl), parent:ddr3_iodll_code_adjust
       |vpiName:delay_ctrl
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_dll_delayctr), line:221
         |vpiName:ctu_ddr3_dll_delayctr
         |vpiActual:
         \_logic_net: (ctu_ddr3_dll_delayctr), line:27, parent:work@pad_ddr3
     |vpiPort:
     \_port: (io_dll_bypass_l), parent:ddr3_iodll_code_adjust
       |vpiName:io_dll_bypass_l
       |vpiHighConn:
       \_ref_obj: (ddr3_dll_bypass_l), line:222
         |vpiName:ddr3_dll_bypass_l
         |vpiActual:
         \_logic_net: (ddr3_dll_bypass_l), line:23, parent:work@pad_ddr3
     |vpiPort:
     \_port: (iodll_reset_l), parent:ddr3_iodll_code_adjust
       |vpiName:iodll_reset_l
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_iodll_rst_l), line:223
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr3_iodll_rst_l), line:31, parent:work@pad_ddr3
     |vpiPort:
     \_port: (s_controller_out), parent:ddr3_iodll_code_adjust
       |vpiName:s_controller_out
       |vpiHighConn:
       \_ref_obj: (ddr3_lpf_code_pre), line:224
         |vpiName:ddr3_lpf_code_pre
         |vpiActual:
         \_logic_net: (ddr3_lpf_code_pre), line:215, parent:work@pad_ddr3
           |vpiName:ddr3_lpf_code_pre
           |vpiFullName:work@pad_ddr3.ddr3_lpf_code_pre
           |vpiNetType:1
           |vpiRange:
           \_range: , line:215
             |vpiLeftRange:
             \_constant: , line:215
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiRightRange:
             \_constant: , line:215
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (s_percent_ctrl_out), parent:ddr3_iodll_code_adjust
       |vpiName:s_percent_ctrl_out
       |vpiHighConn:
       \_ref_obj: (ddr3_lpf_code), line:225
         |vpiName:ddr3_lpf_code
         |vpiActual:
         \_logic_net: (ddr3_lpf_code), line:40, parent:work@pad_ddr3
     |vpiPort:
     \_port: (se), parent:ddr3_iodll_code_adjust
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se), line:226
         |vpiName:ddr_se
         |vpiActual:
         \_logic_net: (ddr_se), line:33, parent:work@pad_ddr3
     |vpiPort:
     \_port: (si), parent:ddr3_iodll_code_adjust
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan1_pre), line:227
         |vpiName:scan1_pre
         |vpiActual:
         \_logic_net: (scan1_pre), line:216, parent:work@pad_ddr3
           |vpiName:scan1_pre
           |vpiFullName:work@pad_ddr3.scan1_pre
           |vpiNetType:1
     |vpiPort:
     \_port: (so), parent:ddr3_iodll_code_adjust
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan1), line:228
         |vpiName:scan1
         |vpiActual:
         \_logic_net: (scan1), line:121, parent:work@pad_ddr3
     |vpiInstance:
     \_module: work@pad_ddr3 (work@pad_ddr3), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr3::bw_iodll (ddr3_master_dll), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>, line:230, parent:work@pad_ddr3
     |vpiDefName:work@pad_ddr3::bw_iodll
     |vpiName:ddr3_master_dll
     |vpiFullName:work@pad_ddr3.ddr3_master_dll
     |vpiPort:
     \_port: (ddr_testmode_l), parent:ddr3_master_dll
       |vpiName:ddr_testmode_l
       |vpiHighConn:
       \_ref_obj: (ddr_testmode_l), line:231
         |vpiName:ddr_testmode_l
         |vpiActual:
         \_logic_net: (ddr_testmode_l), line:22, parent:work@pad_ddr3
     |vpiPort:
     \_port: (bypass_data), parent:ddr3_master_dll
       |vpiName:bypass_data
       |vpiHighConn:
       \_operation: , line:232
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr3_bypass_data), line:232
           |vpiName:ddr3_bypass_data
     |vpiPort:
     \_port: (lpf_out), parent:ddr3_master_dll
       |vpiName:lpf_out
       |vpiHighConn:
       \_operation: , line:233
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ddr3_lpf_code_pre), line:233
           |vpiName:ddr3_lpf_code_pre
     |vpiPort:
     \_port: (delay_ctrl), parent:ddr3_master_dll
       |vpiName:delay_ctrl
       |vpiHighConn:
       \_operation: , line:234
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ctu_ddr3_dll_delayctr), line:234
           |vpiName:ctu_ddr3_dll_delayctr
     |vpiPort:
     \_port: (so), parent:ddr3_master_dll
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (scan1_pre), line:235
         |vpiName:scan1_pre
         |vpiActual:
         \_logic_net: (scan1_pre), line:216, parent:work@pad_ddr3
     |vpiPort:
     \_port: (io_dll_bypass_l), parent:ddr3_master_dll
       |vpiName:io_dll_bypass_l
       |vpiHighConn:
       \_ref_obj: (ddr3_dll_bypass_l), line:236
         |vpiName:ddr3_dll_bypass_l
         |vpiActual:
         \_logic_net: (ddr3_dll_bypass_l), line:23, parent:work@pad_ddr3
     |vpiPort:
     \_port: (io_dll_reset_l), parent:ddr3_master_dll
       |vpiName:io_dll_reset_l
       |vpiHighConn:
       \_ref_obj: (ctu_ddr3_iodll_rst_l), line:237
         |vpiName:ctu_ddr3_iodll_rst_l
         |vpiActual:
         \_logic_net: (ctu_ddr3_iodll_rst_l), line:31, parent:work@pad_ddr3
     |vpiPort:
     \_port: (se), parent:ddr3_master_dll
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (ddr_se), line:238
         |vpiName:ddr_se
         |vpiActual:
         \_logic_net: (ddr_se), line:33, parent:work@pad_ddr3
     |vpiPort:
     \_port: (si), parent:ddr3_master_dll
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (scan0), line:239
         |vpiName:scan0
         |vpiActual:
         \_logic_net: (scan0), line:120, parent:work@pad_ddr3
     |vpiPort:
     \_port: (ddr_clk_in), parent:ddr3_master_dll
       |vpiName:ddr_clk_in
       |vpiHighConn:
       \_ref_obj: (rclk), line:240
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:123, parent:work@pad_ddr3
     |vpiPort:
     \_port: (iodll_lock), parent:ddr3_master_dll
       |vpiName:iodll_lock
       |vpiHighConn:
       \_ref_obj: (ddr3_ctu_dll_lock), line:241
         |vpiName:ddr3_ctu_dll_lock
         |vpiActual:
         \_logic_net: (ddr3_ctu_dll_lock), line:32, parent:work@pad_ddr3
     |vpiPort:
     \_port: (overflow), parent:ddr3_master_dll
       |vpiName:overflow
       |vpiHighConn:
       \_ref_obj: (ddr3_ctu_dll_overflow), line:242
         |vpiName:ddr3_ctu_dll_overflow
         |vpiActual:
         \_logic_net: (ddr3_ctu_dll_overflow), line:35, parent:work@pad_ddr3
     |vpiPort:
     \_port: (strobe), parent:ddr3_master_dll
       |vpiName:strobe
       |vpiHighConn:
       \_ref_obj: (strobe), line:243
         |vpiName:strobe
         |vpiActual:
         \_logic_net: (strobe), line:118, parent:work@pad_ddr3
     |vpiInstance:
     \_module: work@pad_ddr3 (work@pad_ddr3), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>, line:21
   |vpiModule:
   \_module: work@pad_ddr3::bw_u1_scanl_2x (lockup_latch), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>, line:246, parent:work@pad_ddr3
     |vpiDefName:work@pad_ddr3::bw_u1_scanl_2x
     |vpiName:lockup_latch
     |vpiFullName:work@pad_ddr3.lockup_latch
     |vpiPort:
     \_port: (so), parent:lockup_latch
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (ddr_so), line:247
         |vpiName:ddr_so
         |vpiActual:
         \_logic_net: (ddr_so), line:30, parent:work@pad_ddr3
     |vpiPort:
     \_port: (sd), parent:lockup_latch
       |vpiName:sd
       |vpiHighConn:
       \_ref_obj: (ddr_so_pre_latch), line:248
         |vpiName:ddr_so_pre_latch
     |vpiPort:
     \_port: (ck), parent:lockup_latch
       |vpiName:ck
       |vpiHighConn:
       \_ref_obj: (rclk), line:249
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:123, parent:work@pad_ddr3
     |vpiInstance:
     \_module: work@pad_ddr3 (work@pad_ddr3), file:<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v</a>, line:21
   |vpiNet:
   \_logic_net: (vdd), line:116, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (strobe), line:118, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (rst_l), line:119, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (scan0), line:120, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (scan1), line:121, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (net157), line:122, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (rclk), line:123, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (arst2_l), line:124, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ddr3_lpf_code_pre), line:215, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (scan1_pre), line:216, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ps_select), line:21, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_in), line:21, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (spare_ddr3_pad), line:21, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (spare_ddr3_paddata), line:22, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ddr_testmode_l), line:22, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (bscan_clock_dr_in), line:22, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ddr3_bypass_data), line:23, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ddr3_dll_bypass_l), line:23, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (spare_ddr3_pindata), line:23, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (spare_ddr3_pin), line:24, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (bscan_mode_ctl_out), line:24, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (pad_ddr3_bso), line:24, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram_adbginit_l), line:24, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram_gclk), line:25, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ddr2_ddr3_cbd), line:25, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_dq), line:25, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (clk_ddr3_cken), line:25, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_cb), line:25, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_ck_p), line:26, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram_arst_l), line:26, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram_gdbginit_l), line:26, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_ba), line:26, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_cas_l), line:26, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_ras_l), line:27, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_cke), line:27, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ctu_ddr3_dll_delayctr), line:27, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (bscan_hiz_l_out), line:27, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (bypass_enable_out), line:28, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (bscan_shift_dr_out), line:28, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_bank), line:28, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (bscan_hiz_l_in), line:29, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (bscan_clock_dr_out), line:29, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (bscan_update_dr_out), line:29, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (serial_out), line:29, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ddr_so), line:30, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_pad_enable), line:30, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ps_select_out), line:30, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (vdd18), line:30, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ctu_ddr3_iodll_rst_l), line:31, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_ptr_clk_inv), line:31, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (afi), line:31, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (bypass_enable), line:31, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (serial_in), line:32, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (pad_ddr3_bsi), line:32, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (test_mode), line:32, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ddr3_ctu_dll_lock), line:32, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ddr_si), line:32, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram_grst_l), line:33, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ddr_se), line:33, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_dqs), line:33, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_addr), line:33, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_we_l), line:33, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_ck_n), line:33, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_cs_l), line:34, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (afo), line:34, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (bscan_shift_dr_in), line:34, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_write_en_l), line:34, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (bscan_update_dr_in), line:35, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_drive_enable), line:35, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ddr3_ctu_dll_overflow), line:35, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_cas_l), line:36, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_ras_l), line:36, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_clk_enable), line:36, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (io_dram3_data_valid), line:37, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_addr), line:37, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (io_dram3_data_in), line:37, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ddr2_ddr3_cbu), line:37, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_channel_disabled), line:38, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (io_dram3_ecc_in), line:38, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_drive_data), line:38, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_data_out), line:39, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_cke), line:39, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_io_pad_clk_inv), line:39, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (dram3_cs_l), line:39, parent:work@pad_ddr3
   |vpiNet:
   \_logic_net: (ddr3_lpf_code), line:40, parent:work@pad_ddr3
Object: \work_pad_ddr3 of type 3000
Object: \work_pad_ddr3 of type 32
Object: \ps_select of type 44
Object: \bscan_mode_ctl_in of type 44
Object: \spare_ddr3_pad of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spare_ddr3_paddata of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr_testmode_l of type 44
Object: \bscan_clock_dr_in of type 44
Object: \ddr3_bypass_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr3_dll_bypass_l of type 44
Object: \spare_ddr3_pindata of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spare_ddr3_pin of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_mode_ctl_out of type 44
Object: \pad_ddr3_bso of type 44
Object: \dram_adbginit_l of type 44
Object: \dram_gclk of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr2_ddr3_cbd of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_dq of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk_ddr3_cken of type 44
Object: \dram3_cb of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_ck_p of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram_arst_l of type 44
Object: \dram_gdbginit_l of type 44
Object: \dram3_ba of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_cas_l of type 44
Object: \dram3_ras_l of type 44
Object: \dram3_cke of type 44
Object: \ctu_ddr3_dll_delayctr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_hiz_l_out of type 44
Object: \bypass_enable_out of type 44
Object: \bscan_shift_dr_out of type 44
Object: \dram3_io_bank of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_hiz_l_in of type 44
Object: \bscan_clock_dr_out of type 44
Object: \bscan_update_dr_out of type 44
Object: \serial_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr_so of type 44
Object: \dram3_io_pad_enable of type 44
Object: \ps_select_out of type 44
Object: \vdd18 of type 44
Object: \ctu_ddr3_iodll_rst_l of type 44
Object: \dram3_io_ptr_clk_inv of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \afi of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bypass_enable of type 44
Object: \serial_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pad_ddr3_bsi of type 44
Object: \test_mode of type 44
Object: \ddr3_ctu_dll_lock of type 44
Object: \ddr_si of type 44
Object: \dram_grst_l of type 44
Object: \ddr_se of type 44
Object: \dram3_dqs of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_addr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_we_l of type 44
Object: \dram3_ck_n of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_io_cs_l of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \afo of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_shift_dr_in of type 44
Object: \dram3_io_write_en_l of type 44
Object: \bscan_update_dr_in of type 44
Object: \dram3_io_drive_enable of type 44
Object: \ddr3_ctu_dll_overflow of type 44
Object: \dram3_io_cas_l of type 44
Object: \dram3_io_ras_l of type 44
Object: \dram3_io_clk_enable of type 44
Object: \io_dram3_data_valid of type 44
Object: \dram3_io_addr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \io_dram3_data_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr2_ddr3_cbu of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_io_channel_disabled of type 44
Object: \io_dram3_ecc_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_io_drive_data of type 44
Object: \dram3_io_data_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_io_cke of type 44
Object: \dram3_io_pad_clk_inv of type 44
Object: \dram3_cs_l of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr3_lpf_code of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr3_ddr_ch_b of type 32
Object: \arst_l_out of type 44
Object: \afo of type 44
Object: \serial_in of type 44
Object: \afi of type 44
Object: \serial_out of type 44
Object: \dram_io_data_out of type 44
Object: \spare_ddr_pin of type 44
Object: \spare_ddr_data of type 44
Object: \dram_io_ptr_clk_inv of type 44
Object: \io_dram_data_in of type 44
Object: \io_dram_ecc_in of type 44
Object: \dram_io_addr of type 44
Object: \dram_io_bank of type 44
Object: \dram_io_cs_l of type 44
Object: \dram_dq of type 44
Object: \dram_addr of type 44
Object: \dram_cb of type 44
Object: \dram_dqs of type 44
Object: \dram_ba of type 44
Object: \dram_ck_n of type 44
Object: \dram_ck_p of type 44
Object: \dram_cs_l of type 44
Object: \lpf_code of type 44
Object: \cbu of type 44
Object: \cbd of type 44
Object: \pad_clk_si of type 44
Object: \testmode_l of type 44
Object: \test_mode of type 44
Object: \bypass_enable_out of type 44
Object: \ps_select_out of type 44
Object: \rclk of type 44
Object: \se of type 44
Object: \pad_clk_so of type 44
Object: \update_dr_in of type 44
Object: \bso of type 44
Object: \bsi of type 44
Object: \bypass_enable_in of type 44
Object: \mode_ctrl_out of type 44
Object: \update_dr_out of type 44
Object: \shift_dr_out of type 44
Object: \clock_dr_out of type 44
Object: \hiz_n_out of type 44
Object: \ps_select_in of type 44
Object: \mode_ctrl_in of type 44
Object: \shift_dr_in of type 44
Object: \clock_dr_in of type 44
Object: \hiz_n_in of type 44
Object: \strobe of type 44
Object: \dram_io_clk_enable of type 44
Object: \dram_io_cke of type 44
Object: \dram_io_ras_l of type 44
Object: \dram_io_write_en_l of type 44
Object: \dram_io_cas_l of type 44
Object: \dram_cke of type 44
Object: \io_dram_data_valid of type 44
Object: \dram_ras_l of type 44
Object: \dram_we_l of type 44
Object: \dram_cas_l of type 44
Object: \burst_length_four of type 44
Object: \dram_io_pad_clk_inv of type 44
Object: \dram_io_pad_enable of type 44
Object: \dram_io_drive_enable of type 44
Object: \rst_l of type 44
Object: \dram_arst_l of type 44
Object: \dram_io_channel_disabled of type 44
Object: \dram_io_drive_data of type 44
Object: \vdd_h of type 44
Object: \pad_ddr3_header of type 32
Object: \gclk of type 44
Object: \ddr_rclk of type 44
Object: \so of type 44
Object: \si of type 44
Object: \gdbginit_l of type 44
Object: \grst_l of type 44
Object: \cluster_grst_l of type 44
Object: \dbginit_l of type 44
Object: \rclk of type 44
Object: \se of type 44
Object: \adbginit_l of type 44
Object: \arst2_l of type 44
Object: \arst_l of type 44
Object: \cluster_cken of type 44
Object: \ddr3_iodll_code_adjust of type 32
Object: \bypass_data of type 44
Object: \ddr_clk_in of type 44
Object: \delay_ctrl of type 44
Object: \io_dll_bypass_l of type 44
Object: \iodll_reset_l of type 44
Object: \s_controller_out of type 44
Object: \s_percent_ctrl_out of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ddr3_master_dll of type 32
Object: \ddr_testmode_l of type 44
Object: \bypass_data of type 44
Object: \lpf_out of type 44
Object: \delay_ctrl of type 44
Object: \so of type 44
Object: \io_dll_bypass_l of type 44
Object: \io_dll_reset_l of type 44
Object: \se of type 44
Object: \si of type 44
Object: \ddr_clk_in of type 44
Object: \iodll_lock of type 44
Object: \overflow of type 44
Object: \strobe of type 44
Object: \lockup_latch of type 32
Object: \so of type 44
Object: \sd of type 44
Object: \ck of type 44
Object: \vdd of type 36
Object: \strobe of type 36
Object: \rst_l of type 36
Object: \scan0 of type 36
Object: \scan1 of type 36
Object: \net157 of type 36
Object: \rclk of type 36
Object: \arst2_l of type 36
Object: \ddr3_lpf_code_pre of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \scan1_pre of type 36
Object: \ps_select of type 36
Object: \bscan_mode_ctl_in of type 36
Object: \spare_ddr3_pad of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spare_ddr3_paddata of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr_testmode_l of type 36
Object: \bscan_clock_dr_in of type 36
Object: \ddr3_bypass_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr3_dll_bypass_l of type 36
Object: \spare_ddr3_pindata of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spare_ddr3_pin of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_mode_ctl_out of type 36
Object: \pad_ddr3_bso of type 36
Object: \dram_adbginit_l of type 36
Object: \dram_gclk of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr2_ddr3_cbd of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_dq of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk_ddr3_cken of type 36
Object: \dram3_cb of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_ck_p of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram_arst_l of type 36
Object: \dram_gdbginit_l of type 36
Object: \dram3_ba of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_cas_l of type 36
Object: \dram3_ras_l of type 36
Object: \dram3_cke of type 36
Object: \ctu_ddr3_dll_delayctr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_hiz_l_out of type 36
Object: \bypass_enable_out of type 36
Object: \bscan_shift_dr_out of type 36
Object: \dram3_io_bank of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_hiz_l_in of type 36
Object: \bscan_clock_dr_out of type 36
Object: \bscan_update_dr_out of type 36
Object: \serial_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr_so of type 36
Object: \dram3_io_pad_enable of type 36
Object: \ps_select_out of type 36
Object: \vdd18 of type 36
Object: \ctu_ddr3_iodll_rst_l of type 36
Object: \dram3_io_ptr_clk_inv of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \afi of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bypass_enable of type 36
Object: \serial_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \pad_ddr3_bsi of type 36
Object: \test_mode of type 36
Object: \ddr3_ctu_dll_lock of type 36
Object: \ddr_si of type 36
Object: \dram_grst_l of type 36
Object: \ddr_se of type 36
Object: \dram3_dqs of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_we_l of type 36
Object: \dram3_ck_n of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_io_cs_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \afo of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bscan_shift_dr_in of type 36
Object: \dram3_io_write_en_l of type 36
Object: \bscan_update_dr_in of type 36
Object: \dram3_io_drive_enable of type 36
Object: \ddr3_ctu_dll_overflow of type 36
Object: \dram3_io_cas_l of type 36
Object: \dram3_io_ras_l of type 36
Object: \dram3_io_clk_enable of type 36
Object: \io_dram3_data_valid of type 36
Object: \dram3_io_addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \io_dram3_data_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr2_ddr3_cbu of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_io_channel_disabled of type 36
Object: \io_dram3_ecc_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_io_drive_data of type 36
Object: \dram3_io_data_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dram3_io_cke of type 36
Object: \dram3_io_pad_clk_inv of type 36
Object: \dram3_cs_l of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ddr3_lpf_code of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_pad_ddr3 of type 32
Object: \ps_select of type 44
Object: \bscan_mode_ctl_in of type 44
Object: \spare_ddr3_pad of type 44
Object: \spare_ddr3_paddata of type 44
Object: \ddr_testmode_l of type 44
Object: \bscan_clock_dr_in of type 44
Object: \ddr3_bypass_data of type 44
Object: \ddr3_dll_bypass_l of type 44
Object: \spare_ddr3_pindata of type 44
Object: \spare_ddr3_pin of type 44
Object: \bscan_mode_ctl_out of type 44
Object: \pad_ddr3_bso of type 44
Object: \dram_adbginit_l of type 44
Object: \dram_gclk of type 44
Object: \ddr2_ddr3_cbd of type 44
Object: \dram3_dq of type 44
Object: \clk_ddr3_cken of type 44
Object: \dram3_cb of type 44
Object: \dram3_ck_p of type 44
Object: \dram_arst_l of type 44
Object: \dram_gdbginit_l of type 44
Object: \dram3_ba of type 44
Object: \dram3_cas_l of type 44
Object: \dram3_ras_l of type 44
Object: \dram3_cke of type 44
Object: \ctu_ddr3_dll_delayctr of type 44
Object: \bscan_hiz_l_out of type 44
Object: \bypass_enable_out of type 44
Object: \bscan_shift_dr_out of type 44
Object: \dram3_io_bank of type 44
Object: \bscan_hiz_l_in of type 44
Object: \bscan_clock_dr_out of type 44
Object: \bscan_update_dr_out of type 44
Object: \serial_out of type 44
Object: \ddr_so of type 44
Object: \dram3_io_pad_enable of type 44
Object: \ps_select_out of type 44
Object: \vdd18 of type 44
Object: \ctu_ddr3_iodll_rst_l of type 44
Object: \dram3_io_ptr_clk_inv of type 44
Object: \afi of type 44
Object: \bypass_enable of type 44
Object: \serial_in of type 44
Object: \pad_ddr3_bsi of type 44
Object: \test_mode of type 44
Object: \ddr3_ctu_dll_lock of type 44
Object: \ddr_si of type 44
Object: \dram_grst_l of type 44
Object: \ddr_se of type 44
Object: \dram3_dqs of type 44
Object: \dram3_addr of type 44
Object: \dram3_we_l of type 44
Object: \dram3_ck_n of type 44
Object: \dram3_io_cs_l of type 44
Object: \afo of type 44
Object: \bscan_shift_dr_in of type 44
Object: \dram3_io_write_en_l of type 44
Object: \bscan_update_dr_in of type 44
Object: \dram3_io_drive_enable of type 44
Object: \ddr3_ctu_dll_overflow of type 44
Object: \dram3_io_cas_l of type 44
Object: \dram3_io_ras_l of type 44
Object: \dram3_io_clk_enable of type 44
Object: \io_dram3_data_valid of type 44
Object: \dram3_io_addr of type 44
Object: \io_dram3_data_in of type 44
Object: \ddr2_ddr3_cbu of type 44
Object: \dram3_io_channel_disabled of type 44
Object: \io_dram3_ecc_in of type 44
Object: \dram3_io_drive_data of type 44
Object: \dram3_io_data_out of type 44
Object: \dram3_io_cke of type 44
Object: \dram3_io_pad_clk_inv of type 44
Object: \dram3_cs_l of type 44
Object: \ddr3_lpf_code of type 44
Object: \vdd of type 36
Object: \strobe of type 36
Object: \rst_l of type 36
Object: \scan0 of type 36
Object: \scan1 of type 36
Object: \net157 of type 36
Object: \rclk of type 36
Object: \arst2_l of type 36
Object: \ddr3_lpf_code_pre of type 36
Object: \scan1_pre of type 36
Object: \ps_select of type 36
Object: \bscan_mode_ctl_in of type 36
Object: \spare_ddr3_pad of type 36
Object: \spare_ddr3_paddata of type 36
Object: \ddr_testmode_l of type 36
Object: \bscan_clock_dr_in of type 36
Object: \ddr3_bypass_data of type 36
Object: \ddr3_dll_bypass_l of type 36
Object: \spare_ddr3_pindata of type 36
Object: \spare_ddr3_pin of type 36
Object: \bscan_mode_ctl_out of type 36
Object: \pad_ddr3_bso of type 36
Object: \dram_adbginit_l of type 36
Object: \dram_gclk of type 36
Object: \ddr2_ddr3_cbd of type 36
Object: \dram3_dq of type 36
Object: \clk_ddr3_cken of type 36
Object: \dram3_cb of type 36
Object: \dram3_ck_p of type 36
Object: \dram_arst_l of type 36
Object: \dram_gdbginit_l of type 36
Object: \dram3_ba of type 36
Object: \dram3_cas_l of type 36
Object: \dram3_ras_l of type 36
Object: \dram3_cke of type 36
Object: \ctu_ddr3_dll_delayctr of type 36
Object: \bscan_hiz_l_out of type 36
Object: \bypass_enable_out of type 36
Object: \bscan_shift_dr_out of type 36
Object: \dram3_io_bank of type 36
Object: \bscan_hiz_l_in of type 36
Object: \bscan_clock_dr_out of type 36
Object: \bscan_update_dr_out of type 36
Object: \serial_out of type 36
Object: \ddr_so of type 36
Object: \dram3_io_pad_enable of type 36
Object: \ps_select_out of type 36
Object: \vdd18 of type 36
Object: \ctu_ddr3_iodll_rst_l of type 36
Object: \dram3_io_ptr_clk_inv of type 36
Object: \afi of type 36
Object: \bypass_enable of type 36
Object: \serial_in of type 36
Object: \pad_ddr3_bsi of type 36
Object: \test_mode of type 36
Object: \ddr3_ctu_dll_lock of type 36
Object: \ddr_si of type 36
Object: \dram_grst_l of type 36
Object: \ddr_se of type 36
Object: \dram3_dqs of type 36
Object: \dram3_addr of type 36
Object: \dram3_we_l of type 36
Object: \dram3_ck_n of type 36
Object: \dram3_io_cs_l of type 36
Object: \afo of type 36
Object: \bscan_shift_dr_in of type 36
Object: \dram3_io_write_en_l of type 36
Object: \bscan_update_dr_in of type 36
Object: \dram3_io_drive_enable of type 36
Object: \ddr3_ctu_dll_overflow of type 36
Object: \dram3_io_cas_l of type 36
Object: \dram3_io_ras_l of type 36
Object: \dram3_io_clk_enable of type 36
Object: \io_dram3_data_valid of type 36
Object: \dram3_io_addr of type 36
Object: \io_dram3_data_in of type 36
Object: \ddr2_ddr3_cbu of type 36
Object: \dram3_io_channel_disabled of type 36
Object: \io_dram3_ecc_in of type 36
Object: \dram3_io_drive_data of type 36
Object: \dram3_io_data_out of type 36
Object: \dram3_io_cke of type 36
Object: \dram3_io_pad_clk_inv of type 36
Object: \dram3_cs_l of type 36
Object: \ddr3_lpf_code of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_pad_ddr3&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2174eb0] str=&#39;\work_pad_ddr3&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:21</a>.0-21.0&gt; [0x21750f0] str=&#39;\ps_select&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:21</a>.0-21.0&gt; [0x2175410] str=&#39;\bscan_mode_ctl_in&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:21</a>.0-21.0&gt; [0x21755e0] str=&#39;\spare_ddr3_pad&#39; input output port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:65</a>.0-65.0&gt; [0x2175780]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:65</a>.0-65.0&gt; [0x2175c70] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:65</a>.0-65.0&gt; [0x2175e50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:22</a>.0-22.0&gt; [0x2175ab0] str=&#39;\spare_ddr3_paddata&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:51</a>.0-51.0&gt; [0x2176000]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:51</a>.0-51.0&gt; [0x2176300] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:51</a>.0-51.0&gt; [0x21764b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:22</a>.0-22.0&gt; [0x2176170] str=&#39;\ddr_testmode_l&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:22</a>.0-22.0&gt; [0x21766b0] str=&#39;\bscan_clock_dr_in&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:23</a>.0-23.0&gt; [0x2176870] str=&#39;\ddr3_bypass_data&#39; input port=7
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:52</a>.0-52.0&gt; [0x21769f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:52</a>.0-52.0&gt; [0x2176d30] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:52</a>.0-52.0&gt; [0x2176ee0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:23</a>.0-23.0&gt; [0x2176ba0] str=&#39;\ddr3_dll_bypass_l&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:23</a>.0-23.0&gt; [0x21770e0] str=&#39;\spare_ddr3_pindata&#39; input port=9
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:53</a>.0-53.0&gt; [0x2177220]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:53</a>.0-53.0&gt; [0x2177560] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:53</a>.0-53.0&gt; [0x2177710] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:24</a>.0-24.0&gt; [0x21778c0] str=&#39;\spare_ddr3_pin&#39; input output port=10
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:66</a>.0-66.0&gt; [0x21779e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:66</a>.0-66.0&gt; [0x2177c20] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:66</a>.0-66.0&gt; [0x2177dd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:24</a>.0-24.0&gt; [0x2177b00] str=&#39;\bscan_mode_ctl_out&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:24</a>.0-24.0&gt; [0x2177fd0] str=&#39;\pad_ddr3_bso&#39; output reg port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:24</a>.0-24.0&gt; [0x2178140] str=&#39;\dram_adbginit_l&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:25</a>.0-25.0&gt; [0x21782d0] str=&#39;\dram_gclk&#39; input port=14
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:54</a>.0-54.0&gt; [0x2178470]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:54</a>.0-54.0&gt; [0x21787b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:54</a>.0-54.0&gt; [0x2178960] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:25</a>.0-25.0&gt; [0x2178620] str=&#39;\ddr2_ddr3_cbd&#39; input port=15
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:55</a>.0-55.0&gt; [0x2178b10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:55</a>.0-55.0&gt; [0x2178e30] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:55</a>.0-55.0&gt; [0x2178fe0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:25</a>.0-25.0&gt; [0x2178ca0] str=&#39;\dram3_dq&#39; input output port=16
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:67</a>.0-67.0&gt; [0x2179190]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:67</a>.0-67.0&gt; [0x21794b0] bits=&#39;00000000000000000000000001111111&#39;(32) range=[31:0] int=127
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:67</a>.0-67.0&gt; [0x2179660] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:25</a>.0-25.0&gt; [0x2179320] str=&#39;\clk_ddr3_cken&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:25</a>.0-25.0&gt; [0x2179970] str=&#39;\dram3_cb&#39; input output port=18
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:68</a>.0-68.0&gt; [0x2179a90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:68</a>.0-68.0&gt; [0x2179d60] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:68</a>.0-68.0&gt; [0x2179f10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:26</a>.0-26.0&gt; [0x2179bd0] str=&#39;\dram3_ck_p&#39; output reg port=19
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:42</a>.0-42.0&gt; [0x217a0c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:42</a>.0-42.0&gt; [0x217a3e0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:42</a>.0-42.0&gt; [0x217a590] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:26</a>.0-26.0&gt; [0x217a250] str=&#39;\dram_arst_l&#39; input port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:26</a>.0-26.0&gt; [0x217a790] str=&#39;\dram_gdbginit_l&#39; input port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:26</a>.0-26.0&gt; [0x217a900] str=&#39;\dram3_ba&#39; output reg port=22
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:43</a>.0-43.0&gt; [0x217aa80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:43</a>.0-43.0&gt; [0x217adc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:43</a>.0-43.0&gt; [0x217af70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:26</a>.0-26.0&gt; [0x217ac30] str=&#39;\dram3_cas_l&#39; output reg port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:27</a>.0-27.0&gt; [0x217b170] str=&#39;\dram3_ras_l&#39; output reg port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:27</a>.0-27.0&gt; [0x217b2e0] str=&#39;\dram3_cke&#39; output reg port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:27</a>.0-27.0&gt; [0x217b470] str=&#39;\ctu_ddr3_dll_delayctr&#39; input port=26
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:56</a>.0-56.0&gt; [0x217b610]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:56</a>.0-56.0&gt; [0x217b950] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:56</a>.0-56.0&gt; [0x217bb00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:27</a>.0-27.0&gt; [0x217b7c0] str=&#39;\bscan_hiz_l_out&#39; output reg port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:28</a>.0-28.0&gt; [0x217bd00] str=&#39;\bypass_enable_out&#39; output reg port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:28</a>.0-28.0&gt; [0x217be70] str=&#39;\bscan_shift_dr_out&#39; output reg port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:28</a>.0-28.0&gt; [0x217c000] str=&#39;\dram3_io_bank&#39; input port=30
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:57</a>.0-57.0&gt; [0x217c1a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:57</a>.0-57.0&gt; [0x217c4e0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:57</a>.0-57.0&gt; [0x217c690] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:29</a>.0-29.0&gt; [0x217c350] str=&#39;\bscan_hiz_l_in&#39; input port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:29</a>.0-29.0&gt; [0x217c890] str=&#39;\bscan_clock_dr_out&#39; output reg port=32
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:29</a>.0-29.0&gt; [0x217ca00] str=&#39;\bscan_update_dr_out&#39; output reg port=33
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:29</a>.0-29.0&gt; [0x217cda0] str=&#39;\serial_out&#39; output reg port=34
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:44</a>.0-44.0&gt; [0x217cec0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:44</a>.0-44.0&gt; [0x216bd80] bits=&#39;00000000000000000000000010001111&#39;(32) range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:44</a>.0-44.0&gt; [0x217cfe0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:30</a>.0-30.0&gt; [0x216c0c0] str=&#39;\ddr_so&#39; output reg port=35
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:30</a>.0-30.0&gt; [0x217d100] str=&#39;\dram3_io_pad_enable&#39; input port=36
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:30</a>.0-30.0&gt; [0x217d220] str=&#39;\ps_select_out&#39; output reg port=37
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:30</a>.0-30.0&gt; [0x217d340] str=&#39;\vdd18&#39; input port=38
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:31</a>.0-31.0&gt; [0x217d460] str=&#39;\ctu_ddr3_iodll_rst_l&#39; input port=39
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:31</a>.0-31.0&gt; [0x217d580] str=&#39;\dram3_io_ptr_clk_inv&#39; input port=40
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:58</a>.0-58.0&gt; [0x217d6a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:58</a>.0-58.0&gt; [0x217d8e0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:58</a>.0-58.0&gt; [0x217da00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:31</a>.0-31.0&gt; [0x217d7c0] str=&#39;\afi&#39; output reg port=41
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:45</a>.0-45.0&gt; [0x217db20]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:45</a>.0-45.0&gt; [0x217dd60] bits=&#39;00000000000000000000000010001111&#39;(32) range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:45</a>.0-45.0&gt; [0x217ded0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:31</a>.0-31.0&gt; [0x217dc40] str=&#39;\bypass_enable&#39; input port=42
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:32</a>.0-32.0&gt; [0x217e090] str=&#39;\serial_in&#39; input port=43
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:59</a>.0-59.0&gt; [0x217e1b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:59</a>.0-59.0&gt; [0x217e4d0] bits=&#39;00000000000000000000000010001111&#39;(32) range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:59</a>.0-59.0&gt; [0x217e680] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:32</a>.0-32.0&gt; [0x217e340] str=&#39;\pad_ddr3_bsi&#39; input port=44
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:32</a>.0-32.0&gt; [0x217e880] str=&#39;\test_mode&#39; input port=45
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:32</a>.0-32.0&gt; [0x217e9f0] str=&#39;\ddr3_ctu_dll_lock&#39; output reg port=46
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:32</a>.0-32.0&gt; [0x217eb80] str=&#39;\ddr_si&#39; input port=47
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:33</a>.0-33.0&gt; [0x217ed30] str=&#39;\dram_grst_l&#39; input port=48
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:33</a>.0-33.0&gt; [0x217eee0] str=&#39;\ddr_se&#39; input port=49
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:33</a>.0-33.0&gt; [0x217f090] str=&#39;\dram3_dqs&#39; input output port=50
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:69</a>.0-69.0&gt; [0x217f230]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:69</a>.0-69.0&gt; [0x217f570] bits=&#39;00000000000000000000000000100011&#39;(32) range=[31:0] int=35
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:69</a>.0-69.0&gt; [0x217f720] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:33</a>.0-33.0&gt; [0x217f3e0] str=&#39;\dram3_addr&#39; output reg port=51
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:46</a>.0-46.0&gt; [0x217f8d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:46</a>.0-46.0&gt; [0x217fbf0] bits=&#39;00000000000000000000000000001110&#39;(32) range=[31:0] int=14
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:46</a>.0-46.0&gt; [0x217fda0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:33</a>.0-33.0&gt; [0x217fa60] str=&#39;\dram3_we_l&#39; output reg port=52
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:33</a>.0-33.0&gt; [0x217ffa0] str=&#39;\dram3_ck_n&#39; output reg port=53
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:47</a>.0-47.0&gt; [0x21800e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:47</a>.0-47.0&gt; [0x2180420] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:47</a>.0-47.0&gt; [0x21805d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:34</a>.0-34.0&gt; [0x2180290] str=&#39;\dram3_io_cs_l&#39; input port=54
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:60</a>.0-60.0&gt; [0x2180780]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:60</a>.0-60.0&gt; [0x2180aa0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:60</a>.0-60.0&gt; [0x2180c50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:34</a>.0-34.0&gt; [0x2180910] str=&#39;\afo&#39; input port=55
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:61</a>.0-61.0&gt; [0x2180e00]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:61</a>.0-61.0&gt; [0x2181120] bits=&#39;00000000000000000000000010001111&#39;(32) range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:61</a>.0-61.0&gt; [0x21812d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:34</a>.0-34.0&gt; [0x2180f90] str=&#39;\bscan_shift_dr_in&#39; input port=56
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:34</a>.0-34.0&gt; [0x21814d0] str=&#39;\dram3_io_write_en_l&#39; input port=57
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:35</a>.0-35.0&gt; [0x2181640] str=&#39;\bscan_update_dr_in&#39; input port=58
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:35</a>.0-35.0&gt; [0x21817d0] str=&#39;\dram3_io_drive_enable&#39; input port=59
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:35</a>.0-35.0&gt; [0x2181980] str=&#39;\ddr3_ctu_dll_overflow&#39; output reg port=60
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:36</a>.0-36.0&gt; [0x2181b30] str=&#39;\dram3_io_cas_l&#39; input port=61
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:36</a>.0-36.0&gt; [0x2181ce0] str=&#39;\dram3_io_ras_l&#39; input port=62
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:36</a>.0-36.0&gt; [0x2181e90] str=&#39;\dram3_io_clk_enable&#39; input port=63
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:37</a>.0-37.0&gt; [0x2182040] str=&#39;\io_dram3_data_valid&#39; output reg port=64
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:37</a>.0-37.0&gt; [0x21821f0] str=&#39;\dram3_io_addr&#39; input port=65
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:62</a>.0-62.0&gt; [0x2182390]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:62</a>.0-62.0&gt; [0x21826d0] bits=&#39;00000000000000000000000000001110&#39;(32) range=[31:0] int=14
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:62</a>.0-62.0&gt; [0x2182880] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:37</a>.0-37.0&gt; [0x216e620] str=&#39;\io_dram3_data_in&#39; output reg port=66
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:48</a>.0-48.0&gt; [0x216e890]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:48</a>.0-48.0&gt; [0x2182520] bits=&#39;00000000000000000000000011111111&#39;(32) range=[31:0] int=255
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:48</a>.0-48.0&gt; [0x217cb90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:37</a>.0-37.0&gt; [0x216e480] str=&#39;\ddr2_ddr3_cbu&#39; input port=67
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:63</a>.0-63.0&gt; [0x2182e40]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:63</a>.0-63.0&gt; [0x2183080] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:63</a>.0-63.0&gt; [0x21831a0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:38</a>.0-38.0&gt; [0x2182f60] str=&#39;\dram3_io_channel_disabled&#39; input port=68
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:38</a>.0-38.0&gt; [0x21832c0] str=&#39;\io_dram3_ecc_in&#39; output reg port=69
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:49</a>.0-49.0&gt; [0x21833e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:49</a>.0-49.0&gt; [0x2183620] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:49</a>.0-49.0&gt; [0x2183740] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:38</a>.0-38.0&gt; [0x2183500] str=&#39;\dram3_io_drive_data&#39; input port=70
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:39</a>.0-39.0&gt; [0x2183860] str=&#39;\dram3_io_data_out&#39; input port=71
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:64</a>.0-64.0&gt; [0x2183980]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:64</a>.0-64.0&gt; [0x2183bc0] bits=&#39;00000000000000000000000100011111&#39;(32) range=[31:0] int=287
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:64</a>.0-64.0&gt; [0x2183ce0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:39</a>.0-39.0&gt; [0x2183aa0] str=&#39;\dram3_io_cke&#39; input port=72
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:39</a>.0-39.0&gt; [0x2183e00] str=&#39;\dram3_io_pad_clk_inv&#39; input port=73
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:39</a>.0-39.0&gt; [0x2183f20] str=&#39;\dram3_cs_l&#39; output reg port=74
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:50</a>.0-50.0&gt; [0x2184040]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:50</a>.0-50.0&gt; [0x2184280] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:50</a>.0-50.0&gt; [0x21843f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:40</a>.0-40.0&gt; [0x2184160] str=&#39;\ddr3_lpf_code&#39; output reg port=75
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:41</a>.0-41.0&gt; [0x2184560]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:41</a>.0-41.0&gt; [0x2184880] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:41</a>.0-41.0&gt; [0x2184a30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21846f0] str=&#39;\ddr3_ddr_ch_b&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189f90] str=&#39;\work_pad_ddr3::ddr_ch_b&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a0b0] str=&#39;\arst_l_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a1d0] str=&#39;\arst2_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a2f0] str=&#39;\afo&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a410]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a530] str=&#39;\serial_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a650]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a770] str=&#39;\afi&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a890]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a9b0] str=&#39;\serial_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218aad0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218abf0] str=&#39;\dram_io_data_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218ad10]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218ae30] str=&#39;\spare_ddr_pin&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218af50]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b070] str=&#39;\spare_ddr_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b190]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b3e0] str=&#39;\dram_io_ptr_clk_inv&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b500]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b6c0] str=&#39;\io_dram_data_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b7e0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b9a0] str=&#39;\io_dram_ecc_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218bac0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218bc80] str=&#39;\dram_io_addr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218bda0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218bf60] str=&#39;\dram_io_bank&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c080]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c240] str=&#39;\dram_io_cs_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c360]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c520] str=&#39;\dram_dq&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c640]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c800] str=&#39;\dram_addr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c920]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218cba0] str=&#39;\dram_cb&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218ccc0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218ce80] str=&#39;\dram_dqs&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218cfa0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218d160] str=&#39;\dram_ba&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218d280]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218d440] str=&#39;\dram_ck_n&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218d560]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218d720] str=&#39;\dram_ck_p&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218d840]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218da00] str=&#39;\dram_cs_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218db20]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218dce0] str=&#39;\lpf_code&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218de00]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218dfc0] str=&#39;\cbu&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e0e0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e2a0] str=&#39;\cbd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e3c0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e580] str=&#39;\pad_clk_si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e6a0] str=&#39;\ddr_si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e880] str=&#39;\testmode_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e9a0] str=&#39;\ddr_testmode_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218eba0] str=&#39;\test_mode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218ecc0] str=&#39;\test_mode&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218eec0] str=&#39;\bypass_enable_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218efe0] str=&#39;\bypass_enable_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218f1e0] str=&#39;\ps_select_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218f300] str=&#39;\ps_select_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218f500] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218f620] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218f820] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218f940] str=&#39;\ddr_se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218fce0] str=&#39;\pad_clk_so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218fe00] str=&#39;\scan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218ff70] str=&#39;\update_dr_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2190090] str=&#39;\bscan_update_dr_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2190290] str=&#39;\bso&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21903b0] str=&#39;\pad_ddr3_bso&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21905b0] str=&#39;\bsi&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21906d0] str=&#39;\pad_ddr3_bsi&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21908d0] str=&#39;\bypass_enable_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21909f0] str=&#39;\bypass_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2190bf0] str=&#39;\mode_ctrl_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2190d10] str=&#39;\bscan_mode_ctl_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2190f10] str=&#39;\update_dr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191030] str=&#39;\bscan_update_dr_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191230] str=&#39;\shift_dr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191350] str=&#39;\bscan_shift_dr_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191550] str=&#39;\clock_dr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191670] str=&#39;\bscan_clock_dr_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191870] str=&#39;\hiz_n_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191990] str=&#39;\bscan_hiz_l_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191b90] str=&#39;\ps_select_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191cb0] str=&#39;\ps_select&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191eb0] str=&#39;\mode_ctrl_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191fd0] str=&#39;\bscan_mode_ctl_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21921d0] str=&#39;\shift_dr_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21922f0] str=&#39;\bscan_shift_dr_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21924f0] str=&#39;\clock_dr_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192610] str=&#39;\bscan_clock_dr_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192810] str=&#39;\hiz_n_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192930] str=&#39;\bscan_hiz_l_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192b30] str=&#39;\strobe&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192c50] str=&#39;\strobe&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192e50] str=&#39;\dram_io_clk_enable&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192f70] str=&#39;\dram3_io_clk_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193170] str=&#39;\dram_io_cke&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193290] str=&#39;\dram3_io_cke&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193490] str=&#39;\dram_io_ras_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21935b0] str=&#39;\dram3_io_ras_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21937b0] str=&#39;\dram_io_write_en_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21938d0] str=&#39;\dram3_io_write_en_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193ad0] str=&#39;\dram_io_cas_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193bf0] str=&#39;\dram3_io_cas_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193df0] str=&#39;\dram_cke&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193f10] str=&#39;\dram3_cke&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194110] str=&#39;\io_dram_data_valid&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194230] str=&#39;\io_dram3_data_valid&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194430] str=&#39;\dram_ras_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194550] str=&#39;\dram3_ras_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194750] str=&#39;\dram_we_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194870] str=&#39;\dram3_we_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194a70] str=&#39;\dram_cas_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194b90] str=&#39;\dram3_cas_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194d90] str=&#39;\burst_length_four&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194eb0] str=&#39;\vdd&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21950b0] str=&#39;\dram_io_pad_clk_inv&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21951d0] str=&#39;\dram3_io_pad_clk_inv&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21953d0] str=&#39;\dram_io_pad_enable&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21954f0] str=&#39;\dram3_io_pad_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21956f0] str=&#39;\dram_io_drive_enable&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2195810] str=&#39;\dram3_io_drive_enable&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2195a10] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2195b30] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2195d30] str=&#39;\dram_arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2195e50] str=&#39;\dram_arst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218fad0] str=&#39;\dram_io_channel_disabled&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21963f0] str=&#39;\dram3_io_channel_disabled&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2196510] str=&#39;\dram_io_drive_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2196630] str=&#39;\dram3_io_drive_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2196750] str=&#39;\vdd_h&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2196870] str=&#39;\vdd18&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21969e0] str=&#39;\pad_ddr3_header&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197d10] str=&#39;\work_pad_ddr3::bw_clk_cl_ddr_ddr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2197e30] str=&#39;\gclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2197f50]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198110] str=&#39;\ddr_rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198230] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21983f0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198510] str=&#39;\ddr_so_pre_latch&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21986d0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21987f0] str=&#39;\scan1&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198a00] str=&#39;\gdbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198b20] str=&#39;\dram_gdbginit_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198ce0] str=&#39;\grst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198e00] str=&#39;\dram_grst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198fc0] str=&#39;\cluster_grst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21990e0] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21992a0] str=&#39;\dbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21993c0] str=&#39;\net157&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21995c0] str=&#39;\rclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21996e0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21998c0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21999e0] str=&#39;\ddr_se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2199be0] str=&#39;\adbginit_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2199d00] str=&#39;\dram_adbginit_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2199f00] str=&#39;\arst2_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x219a020] str=&#39;\arst2_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x219a220] str=&#39;\arst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x219a340] str=&#39;\dram_arst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x219a540] str=&#39;\cluster_cken&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x219a660] str=&#39;\clk_ddr3_cken&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219a840] str=&#39;\ddr3_iodll_code_adjust&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b720] str=&#39;\work_pad_ddr3::bw_iodll_code_adjust&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219b840] str=&#39;\bypass_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219b960] str=&#39;\ddr3_bypass_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219bb40] str=&#39;\ddr_clk_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219bc60] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219be40] str=&#39;\delay_ctrl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219bf60] str=&#39;\ctu_ddr3_dll_delayctr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219c160] str=&#39;\io_dll_bypass_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219c280] str=&#39;\ddr3_dll_bypass_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219c4d0] str=&#39;\iodll_reset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219c5f0] str=&#39;\ctu_ddr3_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219c7f0] str=&#39;\s_controller_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219c910] str=&#39;\ddr3_lpf_code_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219cb10] str=&#39;\s_percent_ctrl_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219cc30] str=&#39;\ddr3_lpf_code&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219ce30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219cf50] str=&#39;\ddr_se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219d190] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219d2b0] str=&#39;\scan1_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219d4b0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219d5d0] str=&#39;\scan1&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219d7b0] str=&#39;\ddr3_master_dll&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e9a0] str=&#39;\work_pad_ddr3::bw_iodll&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219eac0] str=&#39;\ddr_testmode_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219ebe0] str=&#39;\ddr_testmode_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219ed00] str=&#39;\bypass_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219ee70]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219f070] str=&#39;\lpf_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219f190]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219f390] str=&#39;\delay_ctrl&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219f4b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219f700] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219f820] str=&#39;\scan1_pre&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219fa20] str=&#39;\io_dll_bypass_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219fb40] str=&#39;\ddr3_dll_bypass_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219fd40] str=&#39;\io_dll_reset_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219fe60] str=&#39;\ctu_ddr3_iodll_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0060] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0180] str=&#39;\ddr_se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a03c0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a04e0] str=&#39;\scan0&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a06e0] str=&#39;\ddr_clk_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0800] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0a00] str=&#39;\iodll_lock&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0b20] str=&#39;\ddr3_ctu_dll_lock&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0d20] str=&#39;\overflow&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0e40] str=&#39;\ddr3_ctu_dll_overflow&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a1040] str=&#39;\strobe&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a1160] str=&#39;\strobe&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a1340] str=&#39;\lockup_latch&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a19c0] str=&#39;\work_pad_ddr3::bw_u1_scanl_2x&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a1ae0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a1c00] str=&#39;\ddr_so&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a1e00] str=&#39;\sd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a1f20] str=&#39;\ddr_so_pre_latch&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a2100] str=&#39;\ck&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a2220] str=&#39;\rclk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:116</a>.0-116.0&gt; [0x21a2440] str=&#39;\vdd&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-118" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:118</a>.0-118.0&gt; [0x21a2560] str=&#39;\strobe&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-119" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:119</a>.0-119.0&gt; [0x21a26d0] str=&#39;\rst_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-120" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:120</a>.0-120.0&gt; [0x21a2840] str=&#39;\scan0&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-121" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:121</a>.0-121.0&gt; [0x21a29b0] str=&#39;\scan1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-122" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:122</a>.0-122.0&gt; [0x21a2b20] str=&#39;\net157&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-123" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:123</a>.0-123.0&gt; [0x21a2c90] str=&#39;\rclk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-124" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:124</a>.0-124.0&gt; [0x21a2e00] str=&#39;\arst2_l&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-215" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:215</a>.0-215.0&gt; [0x21a2f70] str=&#39;\ddr3_lpf_code_pre&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-215" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:215</a>.0-215.0&gt; [0x21a30d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-215" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:215</a>.0-215.0&gt; [0x21a3410] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-215" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:215</a>.0-215.0&gt; [0x21a35c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-216" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:216</a>.0-216.0&gt; [0x21a3280] str=&#39;\scan1_pre&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2174eb0] str=&#39;\work_pad_ddr3&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:21</a>.0-21.0&gt; [0x21750f0] str=&#39;\ps_select&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:21</a>.0-21.0&gt; [0x2175410] str=&#39;\bscan_mode_ctl_in&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-21" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:21</a>.0-21.0&gt; [0x21755e0] str=&#39;\spare_ddr3_pad&#39; input output basic_prep port=3 range=[6:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:65</a>.0-65.0&gt; [0x2175780] basic_prep range=[6:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:65</a>.0-65.0&gt; [0x2175c70] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-65" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:65</a>.0-65.0&gt; [0x2175e50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:22</a>.0-22.0&gt; [0x2175ab0] str=&#39;\spare_ddr3_paddata&#39; input basic_prep port=4 range=[6:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:51</a>.0-51.0&gt; [0x2176000] basic_prep range=[6:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:51</a>.0-51.0&gt; [0x2176300] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-51" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:51</a>.0-51.0&gt; [0x21764b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:22</a>.0-22.0&gt; [0x2176170] str=&#39;\ddr_testmode_l&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-22" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:22</a>.0-22.0&gt; [0x21766b0] str=&#39;\bscan_clock_dr_in&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:23</a>.0-23.0&gt; [0x2176870] str=&#39;\ddr3_bypass_data&#39; input basic_prep port=7 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:52</a>.0-52.0&gt; [0x21769f0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:52</a>.0-52.0&gt; [0x2176d30] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-52" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:52</a>.0-52.0&gt; [0x2176ee0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:23</a>.0-23.0&gt; [0x2176ba0] str=&#39;\ddr3_dll_bypass_l&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-23" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:23</a>.0-23.0&gt; [0x21770e0] str=&#39;\spare_ddr3_pindata&#39; input basic_prep port=9 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:53</a>.0-53.0&gt; [0x2177220] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:53</a>.0-53.0&gt; [0x2177560] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-53" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:53</a>.0-53.0&gt; [0x2177710] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:24</a>.0-24.0&gt; [0x21778c0] str=&#39;\spare_ddr3_pin&#39; input output basic_prep port=10 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:66</a>.0-66.0&gt; [0x21779e0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:66</a>.0-66.0&gt; [0x2177c20] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-66" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:66</a>.0-66.0&gt; [0x2177dd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:24</a>.0-24.0&gt; [0x2177b00] str=&#39;\bscan_mode_ctl_out&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:24</a>.0-24.0&gt; [0x2177fd0] str=&#39;\pad_ddr3_bso&#39; output reg basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-24" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:24</a>.0-24.0&gt; [0x2178140] str=&#39;\dram_adbginit_l&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:25</a>.0-25.0&gt; [0x21782d0] str=&#39;\dram_gclk&#39; input basic_prep port=14 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:54</a>.0-54.0&gt; [0x2178470] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:54</a>.0-54.0&gt; [0x21787b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-54" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:54</a>.0-54.0&gt; [0x2178960] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:25</a>.0-25.0&gt; [0x2178620] str=&#39;\ddr2_ddr3_cbd&#39; input basic_prep port=15 range=[8:1]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:55</a>.0-55.0&gt; [0x2178b10] basic_prep range=[8:1]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:55</a>.0-55.0&gt; [0x2178e30] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-55" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:55</a>.0-55.0&gt; [0x2178fe0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:25</a>.0-25.0&gt; [0x2178ca0] str=&#39;\dram3_dq&#39; input output basic_prep port=16 range=[127:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:67</a>.0-67.0&gt; [0x2179190] basic_prep range=[127:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:67</a>.0-67.0&gt; [0x21794b0] bits=&#39;00000000000000000000000001111111&#39;(32) basic_prep range=[31:0] int=127
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-67" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:67</a>.0-67.0&gt; [0x2179660] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:25</a>.0-25.0&gt; [0x2179320] str=&#39;\clk_ddr3_cken&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-25" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:25</a>.0-25.0&gt; [0x2179970] str=&#39;\dram3_cb&#39; input output basic_prep port=18 range=[15:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:68</a>.0-68.0&gt; [0x2179a90] basic_prep range=[15:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:68</a>.0-68.0&gt; [0x2179d60] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-68" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:68</a>.0-68.0&gt; [0x2179f10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:26</a>.0-26.0&gt; [0x2179bd0] str=&#39;\dram3_ck_p&#39; output reg basic_prep port=19 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:42</a>.0-42.0&gt; [0x217a0c0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:42</a>.0-42.0&gt; [0x217a3e0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-42" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:42</a>.0-42.0&gt; [0x217a590] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:26</a>.0-26.0&gt; [0x217a250] str=&#39;\dram_arst_l&#39; input basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:26</a>.0-26.0&gt; [0x217a790] str=&#39;\dram_gdbginit_l&#39; input basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:26</a>.0-26.0&gt; [0x217a900] str=&#39;\dram3_ba&#39; output reg basic_prep port=22 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:43</a>.0-43.0&gt; [0x217aa80] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:43</a>.0-43.0&gt; [0x217adc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-43" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:43</a>.0-43.0&gt; [0x217af70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-26" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:26</a>.0-26.0&gt; [0x217ac30] str=&#39;\dram3_cas_l&#39; output reg basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:27</a>.0-27.0&gt; [0x217b170] str=&#39;\dram3_ras_l&#39; output reg basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:27</a>.0-27.0&gt; [0x217b2e0] str=&#39;\dram3_cke&#39; output reg basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:27</a>.0-27.0&gt; [0x217b470] str=&#39;\ctu_ddr3_dll_delayctr&#39; input basic_prep port=26 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:56</a>.0-56.0&gt; [0x217b610] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:56</a>.0-56.0&gt; [0x217b950] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-56" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:56</a>.0-56.0&gt; [0x217bb00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-27" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:27</a>.0-27.0&gt; [0x217b7c0] str=&#39;\bscan_hiz_l_out&#39; output reg basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:28</a>.0-28.0&gt; [0x217bd00] str=&#39;\bypass_enable_out&#39; output reg basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:28</a>.0-28.0&gt; [0x217be70] str=&#39;\bscan_shift_dr_out&#39; output reg basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-28" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:28</a>.0-28.0&gt; [0x217c000] str=&#39;\dram3_io_bank&#39; input basic_prep port=30 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:57</a>.0-57.0&gt; [0x217c1a0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:57</a>.0-57.0&gt; [0x217c4e0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-57" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:57</a>.0-57.0&gt; [0x217c690] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:29</a>.0-29.0&gt; [0x217c350] str=&#39;\bscan_hiz_l_in&#39; input basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:29</a>.0-29.0&gt; [0x217c890] str=&#39;\bscan_clock_dr_out&#39; output reg basic_prep port=32 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:29</a>.0-29.0&gt; [0x217ca00] str=&#39;\bscan_update_dr_out&#39; output reg basic_prep port=33 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-29" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:29</a>.0-29.0&gt; [0x217cda0] str=&#39;\serial_out&#39; output reg basic_prep port=34 range=[143:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:44</a>.0-44.0&gt; [0x217cec0] basic_prep range=[143:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:44</a>.0-44.0&gt; [0x216bd80] bits=&#39;00000000000000000000000010001111&#39;(32) basic_prep range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-44" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:44</a>.0-44.0&gt; [0x217cfe0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:30</a>.0-30.0&gt; [0x216c0c0] str=&#39;\ddr_so&#39; output reg basic_prep port=35 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:30</a>.0-30.0&gt; [0x217d100] str=&#39;\dram3_io_pad_enable&#39; input basic_prep port=36 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:30</a>.0-30.0&gt; [0x217d220] str=&#39;\ps_select_out&#39; output reg basic_prep port=37 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-30" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:30</a>.0-30.0&gt; [0x217d340] str=&#39;\vdd18&#39; input basic_prep port=38 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:31</a>.0-31.0&gt; [0x217d460] str=&#39;\ctu_ddr3_iodll_rst_l&#39; input basic_prep port=39 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:31</a>.0-31.0&gt; [0x217d580] str=&#39;\dram3_io_ptr_clk_inv&#39; input basic_prep port=40 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:58</a>.0-58.0&gt; [0x217d6a0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:58</a>.0-58.0&gt; [0x217d8e0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-58" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:58</a>.0-58.0&gt; [0x217da00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:31</a>.0-31.0&gt; [0x217d7c0] str=&#39;\afi&#39; output reg basic_prep port=41 range=[143:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:45</a>.0-45.0&gt; [0x217db20] basic_prep range=[143:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:45</a>.0-45.0&gt; [0x217dd60] bits=&#39;00000000000000000000000010001111&#39;(32) basic_prep range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-45" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:45</a>.0-45.0&gt; [0x217ded0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-31" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:31</a>.0-31.0&gt; [0x217dc40] str=&#39;\bypass_enable&#39; input basic_prep port=42 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:32</a>.0-32.0&gt; [0x217e090] str=&#39;\serial_in&#39; input basic_prep port=43 range=[143:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:59</a>.0-59.0&gt; [0x217e1b0] basic_prep range=[143:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:59</a>.0-59.0&gt; [0x217e4d0] bits=&#39;00000000000000000000000010001111&#39;(32) basic_prep range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-59" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:59</a>.0-59.0&gt; [0x217e680] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:32</a>.0-32.0&gt; [0x217e340] str=&#39;\pad_ddr3_bsi&#39; input basic_prep port=44 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:32</a>.0-32.0&gt; [0x217e880] str=&#39;\test_mode&#39; input basic_prep port=45 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:32</a>.0-32.0&gt; [0x217e9f0] str=&#39;\ddr3_ctu_dll_lock&#39; output reg basic_prep port=46 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-32" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:32</a>.0-32.0&gt; [0x217eb80] str=&#39;\ddr_si&#39; input basic_prep port=47 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:33</a>.0-33.0&gt; [0x217ed30] str=&#39;\dram_grst_l&#39; input basic_prep port=48 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:33</a>.0-33.0&gt; [0x217eee0] str=&#39;\ddr_se&#39; input basic_prep port=49 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:33</a>.0-33.0&gt; [0x217f090] str=&#39;\dram3_dqs&#39; input output basic_prep port=50 range=[35:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:69</a>.0-69.0&gt; [0x217f230] basic_prep range=[35:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:69</a>.0-69.0&gt; [0x217f570] bits=&#39;00000000000000000000000000100011&#39;(32) basic_prep range=[31:0] int=35
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-69" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:69</a>.0-69.0&gt; [0x217f720] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:33</a>.0-33.0&gt; [0x217f3e0] str=&#39;\dram3_addr&#39; output reg basic_prep port=51 range=[14:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:46</a>.0-46.0&gt; [0x217f8d0] basic_prep range=[14:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:46</a>.0-46.0&gt; [0x217fbf0] bits=&#39;00000000000000000000000000001110&#39;(32) basic_prep range=[31:0] int=14
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-46" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:46</a>.0-46.0&gt; [0x217fda0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:33</a>.0-33.0&gt; [0x217fa60] str=&#39;\dram3_we_l&#39; output reg basic_prep port=52 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-33" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:33</a>.0-33.0&gt; [0x217ffa0] str=&#39;\dram3_ck_n&#39; output reg basic_prep port=53 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:47</a>.0-47.0&gt; [0x21800e0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:47</a>.0-47.0&gt; [0x2180420] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-47" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:47</a>.0-47.0&gt; [0x21805d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:34</a>.0-34.0&gt; [0x2180290] str=&#39;\dram3_io_cs_l&#39; input basic_prep port=54 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:60</a>.0-60.0&gt; [0x2180780] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:60</a>.0-60.0&gt; [0x2180aa0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-60" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:60</a>.0-60.0&gt; [0x2180c50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:34</a>.0-34.0&gt; [0x2180910] str=&#39;\afo&#39; input basic_prep port=55 range=[143:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:61</a>.0-61.0&gt; [0x2180e00] basic_prep range=[143:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:61</a>.0-61.0&gt; [0x2181120] bits=&#39;00000000000000000000000010001111&#39;(32) basic_prep range=[31:0] int=143
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-61" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:61</a>.0-61.0&gt; [0x21812d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:34</a>.0-34.0&gt; [0x2180f90] str=&#39;\bscan_shift_dr_in&#39; input basic_prep port=56 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-34" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:34</a>.0-34.0&gt; [0x21814d0] str=&#39;\dram3_io_write_en_l&#39; input basic_prep port=57 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:35</a>.0-35.0&gt; [0x2181640] str=&#39;\bscan_update_dr_in&#39; input basic_prep port=58 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:35</a>.0-35.0&gt; [0x21817d0] str=&#39;\dram3_io_drive_enable&#39; input basic_prep port=59 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-35" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:35</a>.0-35.0&gt; [0x2181980] str=&#39;\ddr3_ctu_dll_overflow&#39; output reg basic_prep port=60 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:36</a>.0-36.0&gt; [0x2181b30] str=&#39;\dram3_io_cas_l&#39; input basic_prep port=61 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:36</a>.0-36.0&gt; [0x2181ce0] str=&#39;\dram3_io_ras_l&#39; input basic_prep port=62 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-36" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:36</a>.0-36.0&gt; [0x2181e90] str=&#39;\dram3_io_clk_enable&#39; input basic_prep port=63 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:37</a>.0-37.0&gt; [0x2182040] str=&#39;\io_dram3_data_valid&#39; output reg basic_prep port=64 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:37</a>.0-37.0&gt; [0x21821f0] str=&#39;\dram3_io_addr&#39; input basic_prep port=65 range=[14:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:62</a>.0-62.0&gt; [0x2182390] basic_prep range=[14:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:62</a>.0-62.0&gt; [0x21826d0] bits=&#39;00000000000000000000000000001110&#39;(32) basic_prep range=[31:0] int=14
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-62" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:62</a>.0-62.0&gt; [0x2182880] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:37</a>.0-37.0&gt; [0x216e620] str=&#39;\io_dram3_data_in&#39; output reg basic_prep port=66 range=[255:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:48</a>.0-48.0&gt; [0x216e890] basic_prep range=[255:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:48</a>.0-48.0&gt; [0x2182520] bits=&#39;00000000000000000000000011111111&#39;(32) basic_prep range=[31:0] int=255
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-48" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:48</a>.0-48.0&gt; [0x217cb90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-37" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:37</a>.0-37.0&gt; [0x216e480] str=&#39;\ddr2_ddr3_cbu&#39; input basic_prep port=67 range=[8:1]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:63</a>.0-63.0&gt; [0x2182e40] basic_prep range=[8:1]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:63</a>.0-63.0&gt; [0x2183080] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-63" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:63</a>.0-63.0&gt; [0x21831a0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:38</a>.0-38.0&gt; [0x2182f60] str=&#39;\dram3_io_channel_disabled&#39; input basic_prep port=68 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:38</a>.0-38.0&gt; [0x21832c0] str=&#39;\io_dram3_ecc_in&#39; output reg basic_prep port=69 range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:49</a>.0-49.0&gt; [0x21833e0] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:49</a>.0-49.0&gt; [0x2183620] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-49" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:49</a>.0-49.0&gt; [0x2183740] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-38" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:38</a>.0-38.0&gt; [0x2183500] str=&#39;\dram3_io_drive_data&#39; input basic_prep port=70 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:39</a>.0-39.0&gt; [0x2183860] str=&#39;\dram3_io_data_out&#39; input basic_prep port=71 range=[287:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:64</a>.0-64.0&gt; [0x2183980] basic_prep range=[287:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:64</a>.0-64.0&gt; [0x2183bc0] bits=&#39;00000000000000000000000100011111&#39;(32) basic_prep range=[31:0] int=287
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-64" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:64</a>.0-64.0&gt; [0x2183ce0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:39</a>.0-39.0&gt; [0x2183aa0] str=&#39;\dram3_io_cke&#39; input basic_prep port=72 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:39</a>.0-39.0&gt; [0x2183e00] str=&#39;\dram3_io_pad_clk_inv&#39; input basic_prep port=73 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-39" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:39</a>.0-39.0&gt; [0x2183f20] str=&#39;\dram3_cs_l&#39; output reg basic_prep port=74 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:50</a>.0-50.0&gt; [0x2184040] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:50</a>.0-50.0&gt; [0x2184280] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-50" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:50</a>.0-50.0&gt; [0x21843f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-40" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:40</a>.0-40.0&gt; [0x2184160] str=&#39;\ddr3_lpf_code&#39; output reg basic_prep port=75 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:41</a>.0-41.0&gt; [0x2184560] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:41</a>.0-41.0&gt; [0x2184880] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-41" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:41</a>.0-41.0&gt; [0x2184a30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21846f0] str=&#39;\ddr3_ddr_ch_b&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189f90] str=&#39;\work_pad_ddr3::ddr_ch_b&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a0b0] str=&#39;\arst_l_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a1d0 -&gt; 0x21a2e00] str=&#39;\arst2_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a2f0] str=&#39;\afo&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a410 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a530] str=&#39;\serial_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a650 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a770] str=&#39;\afi&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a890 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218a9b0] str=&#39;\serial_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218aad0 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218abf0] str=&#39;\dram_io_data_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218ad10 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218ae30] str=&#39;\spare_ddr_pin&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218af50 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b070] str=&#39;\spare_ddr_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b190 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b3e0] str=&#39;\dram_io_ptr_clk_inv&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b500 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b6c0] str=&#39;\io_dram_data_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b7e0 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218b9a0] str=&#39;\io_dram_ecc_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218bac0 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218bc80] str=&#39;\dram_io_addr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218bda0 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218bf60] str=&#39;\dram_io_bank&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c080 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c240] str=&#39;\dram_io_cs_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c360 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c520] str=&#39;\dram_dq&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c640 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c800] str=&#39;\dram_addr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218c920 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218cba0] str=&#39;\dram_cb&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218ccc0 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218ce80] str=&#39;\dram_dqs&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218cfa0 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218d160] str=&#39;\dram_ba&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218d280 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218d440] str=&#39;\dram_ck_n&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218d560 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218d720] str=&#39;\dram_ck_p&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218d840 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218da00] str=&#39;\dram_cs_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218db20 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218dce0] str=&#39;\lpf_code&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218de00 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218dfc0] str=&#39;\cbu&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e0e0 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e2a0] str=&#39;\cbd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e3c0 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e580] str=&#39;\pad_clk_si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e6a0 -&gt; 0x217eb80] str=&#39;\ddr_si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e880] str=&#39;\testmode_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218e9a0 -&gt; 0x2176170] str=&#39;\ddr_testmode_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218eba0] str=&#39;\test_mode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218ecc0 -&gt; 0x217e880] str=&#39;\test_mode&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218eec0] str=&#39;\bypass_enable_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218efe0 -&gt; 0x217bd00] str=&#39;\bypass_enable_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218f1e0] str=&#39;\ps_select_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218f300 -&gt; 0x217d220] str=&#39;\ps_select_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218f500] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218f620 -&gt; 0x21a2c90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218f820] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218f940 -&gt; 0x217eee0] str=&#39;\ddr_se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218fce0] str=&#39;\pad_clk_so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218fe00 -&gt; 0x21a2840] str=&#39;\scan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218ff70] str=&#39;\update_dr_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2190090 -&gt; 0x2181640] str=&#39;\bscan_update_dr_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2190290] str=&#39;\bso&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21903b0 -&gt; 0x2177fd0] str=&#39;\pad_ddr3_bso&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21905b0] str=&#39;\bsi&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21906d0 -&gt; 0x217e340] str=&#39;\pad_ddr3_bsi&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21908d0] str=&#39;\bypass_enable_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21909f0 -&gt; 0x217dc40] str=&#39;\bypass_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2190bf0] str=&#39;\mode_ctrl_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2190d10 -&gt; 0x2177b00] str=&#39;\bscan_mode_ctl_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2190f10] str=&#39;\update_dr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191030 -&gt; 0x217ca00] str=&#39;\bscan_update_dr_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191230] str=&#39;\shift_dr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191350 -&gt; 0x217be70] str=&#39;\bscan_shift_dr_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191550] str=&#39;\clock_dr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191670 -&gt; 0x217c890] str=&#39;\bscan_clock_dr_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191870] str=&#39;\hiz_n_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191990 -&gt; 0x217b7c0] str=&#39;\bscan_hiz_l_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191b90] str=&#39;\ps_select_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191cb0 -&gt; 0x21750f0] str=&#39;\ps_select&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191eb0] str=&#39;\mode_ctrl_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2191fd0 -&gt; 0x2175410] str=&#39;\bscan_mode_ctl_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21921d0] str=&#39;\shift_dr_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21922f0 -&gt; 0x2180f90] str=&#39;\bscan_shift_dr_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21924f0] str=&#39;\clock_dr_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192610 -&gt; 0x21766b0] str=&#39;\bscan_clock_dr_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192810] str=&#39;\hiz_n_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192930 -&gt; 0x217c350] str=&#39;\bscan_hiz_l_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192b30] str=&#39;\strobe&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192c50 -&gt; 0x21a2560] str=&#39;\strobe&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192e50] str=&#39;\dram_io_clk_enable&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2192f70 -&gt; 0x2181e90] str=&#39;\dram3_io_clk_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193170] str=&#39;\dram_io_cke&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193290 -&gt; 0x2183aa0] str=&#39;\dram3_io_cke&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193490] str=&#39;\dram_io_ras_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21935b0 -&gt; 0x2181ce0] str=&#39;\dram3_io_ras_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21937b0] str=&#39;\dram_io_write_en_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21938d0 -&gt; 0x21814d0] str=&#39;\dram3_io_write_en_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193ad0] str=&#39;\dram_io_cas_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193bf0 -&gt; 0x2181b30] str=&#39;\dram3_io_cas_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193df0] str=&#39;\dram_cke&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2193f10 -&gt; 0x217b2e0] str=&#39;\dram3_cke&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194110] str=&#39;\io_dram_data_valid&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194230 -&gt; 0x2182040] str=&#39;\io_dram3_data_valid&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194430] str=&#39;\dram_ras_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194550 -&gt; 0x217b170] str=&#39;\dram3_ras_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194750] str=&#39;\dram_we_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194870 -&gt; 0x217fa60] str=&#39;\dram3_we_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194a70] str=&#39;\dram_cas_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194b90 -&gt; 0x217ac30] str=&#39;\dram3_cas_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194d90] str=&#39;\burst_length_four&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2194eb0 -&gt; 0x21a2440] str=&#39;\vdd&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21950b0] str=&#39;\dram_io_pad_clk_inv&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21951d0 -&gt; 0x2183e00] str=&#39;\dram3_io_pad_clk_inv&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21953d0] str=&#39;\dram_io_pad_enable&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21954f0 -&gt; 0x217d100] str=&#39;\dram3_io_pad_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21956f0] str=&#39;\dram_io_drive_enable&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2195810 -&gt; 0x21817d0] str=&#39;\dram3_io_drive_enable&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2195a10] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2195b30 -&gt; 0x21a26d0] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2195d30] str=&#39;\dram_arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2195e50 -&gt; 0x217a250] str=&#39;\dram_arst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x218fad0] str=&#39;\dram_io_channel_disabled&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x21963f0 -&gt; 0x2182f60] str=&#39;\dram3_io_channel_disabled&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2196510] str=&#39;\dram_io_drive_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2196630 -&gt; 0x2183500] str=&#39;\dram3_io_drive_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2196750] str=&#39;\vdd_h&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>.0-127.0&gt; [0x2196870 -&gt; 0x217d340] str=&#39;\vdd18&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21969e0] str=&#39;\pad_ddr3_header&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197d10] str=&#39;\work_pad_ddr3::bw_clk_cl_ddr_ddr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2197e30] str=&#39;\gclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2197f50 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198110] str=&#39;\ddr_rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198230 -&gt; 0x21a2c90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21983f0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198510 -&gt; 0x21f14a0] str=&#39;\ddr_so_pre_latch&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21986d0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21987f0 -&gt; 0x21a29b0] str=&#39;\scan1&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198a00] str=&#39;\gdbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198b20 -&gt; 0x217a790] str=&#39;\dram_gdbginit_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198ce0] str=&#39;\grst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198e00 -&gt; 0x217ed30] str=&#39;\dram_grst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2198fc0] str=&#39;\cluster_grst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21990e0 -&gt; 0x21a26d0] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21992a0] str=&#39;\dbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21993c0 -&gt; 0x21a2b20] str=&#39;\net157&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21995c0] str=&#39;\rclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21996e0 -&gt; 0x21a2c90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21998c0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x21999e0 -&gt; 0x217eee0] str=&#39;\ddr_se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2199be0] str=&#39;\adbginit_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2199d00 -&gt; 0x2178140] str=&#39;\dram_adbginit_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x2199f00] str=&#39;\arst2_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x219a020 -&gt; 0x21a2e00] str=&#39;\arst2_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x219a220] str=&#39;\arst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x219a340 -&gt; 0x217a250] str=&#39;\dram_arst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x219a540] str=&#39;\cluster_cken&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>.0-197.0&gt; [0x219a660 -&gt; 0x2179320] str=&#39;\clk_ddr3_cken&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219a840] str=&#39;\ddr3_iodll_code_adjust&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b720] str=&#39;\work_pad_ddr3::bw_iodll_code_adjust&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219b840] str=&#39;\bypass_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219b960 -&gt; 0x2176870] str=&#39;\ddr3_bypass_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219bb40] str=&#39;\ddr_clk_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219bc60 -&gt; 0x21a2c90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219be40] str=&#39;\delay_ctrl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219bf60 -&gt; 0x217b470] str=&#39;\ctu_ddr3_dll_delayctr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219c160] str=&#39;\io_dll_bypass_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219c280 -&gt; 0x2176ba0] str=&#39;\ddr3_dll_bypass_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219c4d0] str=&#39;\iodll_reset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219c5f0 -&gt; 0x217d460] str=&#39;\ctu_ddr3_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219c7f0] str=&#39;\s_controller_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219c910 -&gt; 0x21a2f70] str=&#39;\ddr3_lpf_code_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219cb10] str=&#39;\s_percent_ctrl_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219cc30 -&gt; 0x2184160] str=&#39;\ddr3_lpf_code&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219ce30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219cf50 -&gt; 0x217eee0] str=&#39;\ddr_se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219d190] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219d2b0 -&gt; 0x21a3280] str=&#39;\scan1_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219d4b0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-218" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:218</a>.0-218.0&gt; [0x219d5d0 -&gt; 0x21a29b0] str=&#39;\scan1&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219d7b0] str=&#39;\ddr3_master_dll&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e9a0] str=&#39;\work_pad_ddr3::bw_iodll&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219eac0] str=&#39;\ddr_testmode_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219ebe0 -&gt; 0x2176170] str=&#39;\ddr_testmode_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219ed00] str=&#39;\bypass_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219ee70 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219f070] str=&#39;\lpf_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219f190 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219f390] str=&#39;\delay_ctrl&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219f4b0 -&gt; 0x21f1380] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219f700] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219f820 -&gt; 0x21a3280] str=&#39;\scan1_pre&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219fa20] str=&#39;\io_dll_bypass_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219fb40 -&gt; 0x2176ba0] str=&#39;\ddr3_dll_bypass_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219fd40] str=&#39;\io_dll_reset_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x219fe60 -&gt; 0x217d460] str=&#39;\ctu_ddr3_iodll_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0060] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0180 -&gt; 0x217eee0] str=&#39;\ddr_se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a03c0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a04e0 -&gt; 0x21a2840] str=&#39;\scan0&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a06e0] str=&#39;\ddr_clk_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0800 -&gt; 0x21a2c90] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0a00] str=&#39;\iodll_lock&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0b20 -&gt; 0x217e9f0] str=&#39;\ddr3_ctu_dll_lock&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0d20] str=&#39;\overflow&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a0e40 -&gt; 0x2181980] str=&#39;\ddr3_ctu_dll_overflow&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a1040] str=&#39;\strobe&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-230" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:230</a>.0-230.0&gt; [0x21a1160 -&gt; 0x21a2560] str=&#39;\strobe&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a1340] str=&#39;\lockup_latch&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a19c0] str=&#39;\work_pad_ddr3::bw_u1_scanl_2x&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a1ae0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a1c00 -&gt; 0x216c0c0] str=&#39;\ddr_so&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a1e00] str=&#39;\sd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a1f20 -&gt; 0x21f14a0] str=&#39;\ddr_so_pre_latch&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a2100] str=&#39;\ck&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-246" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:246</a>.0-246.0&gt; [0x21a2220 -&gt; 0x21a2c90] str=&#39;\rclk&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-116" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:116</a>.0-116.0&gt; [0x21a2440] str=&#39;\vdd&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-118" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:118</a>.0-118.0&gt; [0x21a2560] str=&#39;\strobe&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-119" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:119</a>.0-119.0&gt; [0x21a26d0] str=&#39;\rst_l&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-120" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:120</a>.0-120.0&gt; [0x21a2840] str=&#39;\scan0&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-121" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:121</a>.0-121.0&gt; [0x21a29b0] str=&#39;\scan1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-122" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:122</a>.0-122.0&gt; [0x21a2b20] str=&#39;\net157&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-123" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:123</a>.0-123.0&gt; [0x21a2c90] str=&#39;\rclk&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-124" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:124</a>.0-124.0&gt; [0x21a2e00] str=&#39;\arst2_l&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-215" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:215</a>.0-215.0&gt; [0x21a2f70] str=&#39;\ddr3_lpf_code_pre&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-215" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:215</a>.0-215.0&gt; [0x21a30d0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-215" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:215</a>.0-215.0&gt; [0x21a3410] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-215" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:215</a>.0-215.0&gt; [0x21a35c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-216" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:216</a>.0-216.0&gt; [0x21a3280] str=&#39;\scan1_pre&#39; basic_prep range=[0:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:0</a>.0-0.0&gt; [0x21f1380] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-0" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:0</a>.0-0.0&gt; [0x21f14a0] str=&#39;\ddr_so_pre_latch&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-127" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:127</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/pad_ddr3.v.html#l-197" target="file-frame">third_party/tests/utd-sv/pad_ddr3.v:197</a>: Warning: Identifier `\ddr_so_pre_latch&#39; is implicitly declared.
Generating RTLIL representation for module `\work_pad_ddr3::ddr_ch_b&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2184be0] str=&#39;\work_pad_ddr3::ddr_ch_b&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2184d00] str=&#39;\arst_l_out&#39; port=76
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2184e60] str=&#39;\afo&#39; port=77
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2184f80] str=&#39;\serial_in&#39; port=78
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21850a0] str=&#39;\afi&#39; port=79
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21851c0] str=&#39;\serial_out&#39; port=80
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185330] str=&#39;\dram_io_data_out&#39; port=81
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185450] str=&#39;\spare_ddr_pin&#39; port=82
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185570] str=&#39;\spare_ddr_data&#39; port=83
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185690] str=&#39;\dram_io_ptr_clk_inv&#39; port=84
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185840] str=&#39;\io_dram_data_in&#39; port=85
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185960] str=&#39;\io_dram_ecc_in&#39; port=86
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185a80] str=&#39;\dram_io_addr&#39; port=87
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185ba0] str=&#39;\dram_io_bank&#39; port=88
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185cc0] str=&#39;\dram_io_cs_l&#39; port=89
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185de0] str=&#39;\dram_dq&#39; port=90
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185f00] str=&#39;\dram_addr&#39; port=91
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186020] str=&#39;\dram_cb&#39; port=92
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186250] str=&#39;\dram_dqs&#39; port=93
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186370] str=&#39;\dram_ba&#39; port=94
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186490] str=&#39;\dram_ck_n&#39; port=95
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21865b0] str=&#39;\dram_ck_p&#39; port=96
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21866d0] str=&#39;\dram_cs_l&#39; port=97
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21867f0] str=&#39;\lpf_code&#39; port=98
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186910] str=&#39;\cbu&#39; port=99
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186a30] str=&#39;\cbd&#39; port=100
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186b50] str=&#39;\pad_clk_si&#39; port=101
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186c70] str=&#39;\testmode_l&#39; port=102
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186d90] str=&#39;\test_mode&#39; port=103
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186eb0] str=&#39;\bypass_enable_out&#39; port=104
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186fd0] str=&#39;\ps_select_out&#39; port=105
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21870f0] str=&#39;\rclk&#39; port=106
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187210] str=&#39;\se&#39; port=107
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187330] str=&#39;\pad_clk_so&#39; port=108
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187660] str=&#39;\update_dr_in&#39; port=109
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187780] str=&#39;\bso&#39; port=110
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21878a0] str=&#39;\bsi&#39; port=111
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21879c0] str=&#39;\bypass_enable_in&#39; port=112
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187ae0] str=&#39;\mode_ctrl_out&#39; port=113
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187c00] str=&#39;\update_dr_out&#39; port=114
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187d20] str=&#39;\shift_dr_out&#39; port=115
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187e40] str=&#39;\clock_dr_out&#39; port=116
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187f60] str=&#39;\hiz_n_out&#39; port=117
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188080] str=&#39;\ps_select_in&#39; port=118
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21881a0] str=&#39;\mode_ctrl_in&#39; port=119
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21882c0] str=&#39;\shift_dr_in&#39; port=120
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21883e0] str=&#39;\clock_dr_in&#39; port=121
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188500] str=&#39;\hiz_n_in&#39; port=122
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188620] str=&#39;\strobe&#39; port=123
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188740] str=&#39;\dram_io_clk_enable&#39; port=124
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188860] str=&#39;\dram_io_cke&#39; port=125
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188980] str=&#39;\dram_io_ras_l&#39; port=126
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188aa0] str=&#39;\dram_io_write_en_l&#39; port=127
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188bc0] str=&#39;\dram_io_cas_l&#39; port=128
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188ce0] str=&#39;\dram_cke&#39; port=129
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188e00] str=&#39;\io_dram_data_valid&#39; port=130
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188f20] str=&#39;\dram_ras_l&#39; port=131
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189040] str=&#39;\dram_we_l&#39; port=132
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189160] str=&#39;\dram_cas_l&#39; port=133
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189280] str=&#39;\burst_length_four&#39; port=134
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21893a0] str=&#39;\dram_io_pad_clk_inv&#39; port=135
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21894c0] str=&#39;\dram_io_pad_enable&#39; port=136
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21895e0] str=&#39;\dram_io_drive_enable&#39; port=137
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189700] str=&#39;\rst_l&#39; port=138
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189820] str=&#39;\dram_arst_l&#39; port=139
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189940] str=&#39;\dram_io_channel_disabled&#39; port=140
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187450] str=&#39;\dram_io_drive_data&#39; port=141
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189e70] str=&#39;\vdd_h&#39; port=142
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2184be0] str=&#39;\work_pad_ddr3::ddr_ch_b&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2184d00] str=&#39;\arst_l_out&#39; basic_prep port=76 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2184e60] str=&#39;\afo&#39; basic_prep port=77 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2184f80] str=&#39;\serial_in&#39; basic_prep port=78 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21850a0] str=&#39;\afi&#39; basic_prep port=79 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21851c0] str=&#39;\serial_out&#39; basic_prep port=80 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185330] str=&#39;\dram_io_data_out&#39; basic_prep port=81 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185450] str=&#39;\spare_ddr_pin&#39; basic_prep port=82 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185570] str=&#39;\spare_ddr_data&#39; basic_prep port=83 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185690] str=&#39;\dram_io_ptr_clk_inv&#39; basic_prep port=84 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185840] str=&#39;\io_dram_data_in&#39; basic_prep port=85 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185960] str=&#39;\io_dram_ecc_in&#39; basic_prep port=86 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185a80] str=&#39;\dram_io_addr&#39; basic_prep port=87 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185ba0] str=&#39;\dram_io_bank&#39; basic_prep port=88 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185cc0] str=&#39;\dram_io_cs_l&#39; basic_prep port=89 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185de0] str=&#39;\dram_dq&#39; basic_prep port=90 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2185f00] str=&#39;\dram_addr&#39; basic_prep port=91 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186020] str=&#39;\dram_cb&#39; basic_prep port=92 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186250] str=&#39;\dram_dqs&#39; basic_prep port=93 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186370] str=&#39;\dram_ba&#39; basic_prep port=94 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186490] str=&#39;\dram_ck_n&#39; basic_prep port=95 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21865b0] str=&#39;\dram_ck_p&#39; basic_prep port=96 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21866d0] str=&#39;\dram_cs_l&#39; basic_prep port=97 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21867f0] str=&#39;\lpf_code&#39; basic_prep port=98 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186910] str=&#39;\cbu&#39; basic_prep port=99 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186a30] str=&#39;\cbd&#39; basic_prep port=100 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186b50] str=&#39;\pad_clk_si&#39; basic_prep port=101 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186c70] str=&#39;\testmode_l&#39; basic_prep port=102 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186d90] str=&#39;\test_mode&#39; basic_prep port=103 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186eb0] str=&#39;\bypass_enable_out&#39; basic_prep port=104 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2186fd0] str=&#39;\ps_select_out&#39; basic_prep port=105 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21870f0] str=&#39;\rclk&#39; basic_prep port=106 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187210] str=&#39;\se&#39; basic_prep port=107 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187330] str=&#39;\pad_clk_so&#39; basic_prep port=108 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187660] str=&#39;\update_dr_in&#39; basic_prep port=109 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187780] str=&#39;\bso&#39; basic_prep port=110 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21878a0] str=&#39;\bsi&#39; basic_prep port=111 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21879c0] str=&#39;\bypass_enable_in&#39; basic_prep port=112 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187ae0] str=&#39;\mode_ctrl_out&#39; basic_prep port=113 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187c00] str=&#39;\update_dr_out&#39; basic_prep port=114 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187d20] str=&#39;\shift_dr_out&#39; basic_prep port=115 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187e40] str=&#39;\clock_dr_out&#39; basic_prep port=116 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187f60] str=&#39;\hiz_n_out&#39; basic_prep port=117 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188080] str=&#39;\ps_select_in&#39; basic_prep port=118 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21881a0] str=&#39;\mode_ctrl_in&#39; basic_prep port=119 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21882c0] str=&#39;\shift_dr_in&#39; basic_prep port=120 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21883e0] str=&#39;\clock_dr_in&#39; basic_prep port=121 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188500] str=&#39;\hiz_n_in&#39; basic_prep port=122 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188620] str=&#39;\strobe&#39; basic_prep port=123 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188740] str=&#39;\dram_io_clk_enable&#39; basic_prep port=124 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188860] str=&#39;\dram_io_cke&#39; basic_prep port=125 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188980] str=&#39;\dram_io_ras_l&#39; basic_prep port=126 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188aa0] str=&#39;\dram_io_write_en_l&#39; basic_prep port=127 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188bc0] str=&#39;\dram_io_cas_l&#39; basic_prep port=128 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188ce0] str=&#39;\dram_cke&#39; basic_prep port=129 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188e00] str=&#39;\io_dram_data_valid&#39; basic_prep port=130 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2188f20] str=&#39;\dram_ras_l&#39; basic_prep port=131 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189040] str=&#39;\dram_we_l&#39; basic_prep port=132 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189160] str=&#39;\dram_cas_l&#39; basic_prep port=133 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189280] str=&#39;\burst_length_four&#39; basic_prep port=134 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21893a0] str=&#39;\dram_io_pad_clk_inv&#39; basic_prep port=135 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21894c0] str=&#39;\dram_io_pad_enable&#39; basic_prep port=136 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21895e0] str=&#39;\dram_io_drive_enable&#39; basic_prep port=137 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189700] str=&#39;\rst_l&#39; basic_prep port=138 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189820] str=&#39;\dram_arst_l&#39; basic_prep port=139 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189940] str=&#39;\dram_io_channel_disabled&#39; basic_prep port=140 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2187450] str=&#39;\dram_io_drive_data&#39; basic_prep port=141 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2189e70] str=&#39;\vdd_h&#39; basic_prep port=142 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr3::bw_iodll_code_adjust&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219a960] str=&#39;\work_pad_ddr3::bw_iodll_code_adjust&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219aa80] str=&#39;\bypass_data&#39; port=157
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219abc0] str=&#39;\ddr_clk_in&#39; port=158
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219ad00] str=&#39;\delay_ctrl&#39; port=159
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219ae20] str=&#39;\io_dll_bypass_l&#39; port=160
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219af40] str=&#39;\iodll_reset_l&#39; port=161
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b0b0] str=&#39;\s_controller_out&#39; port=162
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b1d0] str=&#39;\s_percent_ctrl_out&#39; port=163
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b2f0] str=&#39;\se&#39; port=164
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b410] str=&#39;\si&#39; port=165
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b5c0] str=&#39;\so&#39; port=166
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219a960] str=&#39;\work_pad_ddr3::bw_iodll_code_adjust&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219aa80] str=&#39;\bypass_data&#39; basic_prep port=157 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219abc0] str=&#39;\ddr_clk_in&#39; basic_prep port=158 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219ad00] str=&#39;\delay_ctrl&#39; basic_prep port=159 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219ae20] str=&#39;\io_dll_bypass_l&#39; basic_prep port=160 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219af40] str=&#39;\iodll_reset_l&#39; basic_prep port=161 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b0b0] str=&#39;\s_controller_out&#39; basic_prep port=162 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b1d0] str=&#39;\s_percent_ctrl_out&#39; basic_prep port=163 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b2f0] str=&#39;\se&#39; basic_prep port=164 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b410] str=&#39;\si&#39; basic_prep port=165 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219b5c0] str=&#39;\so&#39; basic_prep port=166 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr3::bw_clk_cl_ddr_ddr&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2196b50] str=&#39;\work_pad_ddr3::bw_clk_cl_ddr_ddr&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2196c70] str=&#39;\gclk&#39; port=143
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2196d90] str=&#39;\ddr_rclk&#39; port=144
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2196eb0] str=&#39;\so&#39; port=145
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2196fd0] str=&#39;\si&#39; port=146
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21970f0] str=&#39;\gdbginit_l&#39; port=147
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197260] str=&#39;\grst_l&#39; port=148
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197380] str=&#39;\cluster_grst_l&#39; port=149
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21974a0] str=&#39;\dbginit_l&#39; port=150
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21975c0] str=&#39;\rclk&#39; port=151
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197770] str=&#39;\se&#39; port=152
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197890] str=&#39;\adbginit_l&#39; port=153
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21979b0] str=&#39;\arst2_l&#39; port=154
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197ad0] str=&#39;\arst_l&#39; port=155
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197bf0] str=&#39;\cluster_cken&#39; port=156
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2196b50] str=&#39;\work_pad_ddr3::bw_clk_cl_ddr_ddr&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2196c70] str=&#39;\gclk&#39; basic_prep port=143 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2196d90] str=&#39;\ddr_rclk&#39; basic_prep port=144 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2196eb0] str=&#39;\so&#39; basic_prep port=145 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2196fd0] str=&#39;\si&#39; basic_prep port=146 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21970f0] str=&#39;\gdbginit_l&#39; basic_prep port=147 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197260] str=&#39;\grst_l&#39; basic_prep port=148 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197380] str=&#39;\cluster_grst_l&#39; basic_prep port=149 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21974a0] str=&#39;\dbginit_l&#39; basic_prep port=150 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21975c0] str=&#39;\rclk&#39; basic_prep port=151 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197770] str=&#39;\se&#39; basic_prep port=152 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197890] str=&#39;\adbginit_l&#39; basic_prep port=153 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21979b0] str=&#39;\arst2_l&#39; basic_prep port=154 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197ad0] str=&#39;\arst_l&#39; basic_prep port=155 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2197bf0] str=&#39;\cluster_cken&#39; basic_prep port=156 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr3::bw_u1_scanl_2x&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a14b0] str=&#39;\work_pad_ddr3::bw_u1_scanl_2x&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a15d0] str=&#39;\so&#39; port=180
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a1710] str=&#39;\sd&#39; port=181
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a1850] str=&#39;\ck&#39; port=182
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a14b0] str=&#39;\work_pad_ddr3::bw_u1_scanl_2x&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a15d0] str=&#39;\so&#39; basic_prep port=180 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a1710] str=&#39;\sd&#39; basic_prep port=181 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x21a1850] str=&#39;\ck&#39; basic_prep port=182 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_pad_ddr3::bw_iodll&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219d8d0] str=&#39;\work_pad_ddr3::bw_iodll&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219d9f0] str=&#39;\ddr_testmode_l&#39; port=167
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219db70] str=&#39;\bypass_data&#39; port=168
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219dcb0] str=&#39;\lpf_out&#39; port=169
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219ddd0] str=&#39;\delay_ctrl&#39; port=170
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219def0] str=&#39;\so&#39; port=171
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e010] str=&#39;\io_dll_bypass_l&#39; port=172
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e130] str=&#39;\io_dll_reset_l&#39; port=173
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e250] str=&#39;\se&#39; port=174
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e370] str=&#39;\si&#39; port=175
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e520] str=&#39;\ddr_clk_in&#39; port=176
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e640] str=&#39;\iodll_lock&#39; port=177
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e760] str=&#39;\overflow&#39; port=178
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e880] str=&#39;\strobe&#39; port=179
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219d8d0] str=&#39;\work_pad_ddr3::bw_iodll&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219d9f0] str=&#39;\ddr_testmode_l&#39; basic_prep port=167 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219db70] str=&#39;\bypass_data&#39; basic_prep port=168 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219dcb0] str=&#39;\lpf_out&#39; basic_prep port=169 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219ddd0] str=&#39;\delay_ctrl&#39; basic_prep port=170 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219def0] str=&#39;\so&#39; basic_prep port=171 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e010] str=&#39;\io_dll_bypass_l&#39; basic_prep port=172 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e130] str=&#39;\io_dll_reset_l&#39; basic_prep port=173 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e250] str=&#39;\se&#39; basic_prep port=174 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e370] str=&#39;\si&#39; basic_prep port=175 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e520] str=&#39;\ddr_clk_in&#39; basic_prep port=176 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e640] str=&#39;\iodll_lock&#39; basic_prep port=177 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e760] str=&#39;\overflow&#39; basic_prep port=178 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x219e880] str=&#39;\strobe&#39; basic_prep port=179 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_pad_ddr3::bw_u1_scanl_2x&#39; referenced in module `work_pad_ddr3&#39; in cell `lockup_latch&#39; does not have a port named &#39;ck&#39;.

</pre>
</body>