Saved contents of this file to system_log.14.6 during revup to EDK 14.7.

Writing filter settings....
Done writing filter settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.filters
Done writing Tab View settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.filters
Done writing Tab View settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.gui
Assigned Driver tmrctr 2.05.a for instance axi_timer_0
axi_timer_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_timer, INSTANCE: axi_timer_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_timer, INSTANCE: axi_timer_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_timer_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0x75e00000-0x75e0ffff) test_system_v1_0	axi4lite_0
  (0x7d000000-0x7d00ffff) Digilent_AC97_Cntlr	axi4lite_0
  (0x7de00000-0x7de0ffff) Digilent_AC97_Cntlr_1	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - Use Push_Buttons_5Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_timer_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75e00000-0x75e0ffff) test_system_v1_0	axi4lite_0
  (0x7d000000-0x7d00ffff) Digilent_AC97_Cntlr	axi4lite_0
  (0x7de00000-0x7de0ffff) Digilent_AC97_Cntlr_1	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Wed Jul  1 12:36:14 2015
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG
INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 81 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_04_a;d=ds747_axi_int
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_5Bits.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing Digilent_AC97_Cntlr.jpg.....
Rasterizing Digilent_AC97_Cntlr_1.jpg.....
Rasterizing test_system_v1_0.jpg.....
Rasterizing chipscope_ila_0.jpg.....
Rasterizing chipscope_icon_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75e00000-0x75e0ffff) test_system_v1_0	axi4lite_0
  (0x7d000000-0x7d00ffff) Digilent_AC97_Cntlr	axi4lite_0
  (0x7de00000-0x7de0ffff) Digilent_AC97_Cntlr_1	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 81 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:test_system_v1 INSTANCE:test_system_v1_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 342 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 359 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 391 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 107 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 168 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 359 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
Generating ChipScope core: chipscope_ila_0 ...
ChipScope Core Generator command: coregen -b
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/chipscope_ila_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/chipscope_ila_0_wrapper/coregen.log
Updating project device from '6slx45' to 'xc6slx45'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_ila_0 root...
Gathering HDL files for chipscope_ila_0 root...
Creating XST project for chipscope_ila_0...
Creating XST script file for chipscope_ila_0...
Creating XST instantiation file for chipscope_ila_0...
Running XST for chipscope_ila_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_ila_0...
Skipping Verilog instantiation template for chipscope_ila_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_ila_0.xco
XMDF file found: chipscope_ila_0_xmdf.tcl
WARNING:EDK - : chipscope_ila_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_ila_0.vho does not exist, will not be added to ISE
   project.

Adding
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.asy -view all -origin_type
imported
Adding
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc -view all -origin_type
created
Checking file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" for project device match
...
File
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/chipscope_ila_0_wrapper/tmp/_cg/chipscope_ila_0.ngc" device information
matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_ila_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 391 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
Generating ChipScope core: chipscope_icon_0 ...
ChipScope Core Generator command: coregen -b
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/chipscope_icon_0.xco
Release 14.7 - Xilinx CORE Generator P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/chipscope_icon_0_wrapper/coregen.log
Updating project device from '6slx45' to 'xc6slx45'.
Wrote CGP file for project 'coregen'.
Resolving generic values...
Finished resolving generic values.
Generating IP...
Configuring files for chipscope_icon_0 root...
Gathering HDL files for chipscope_icon_0 root...
Creating XST project for chipscope_icon_0...
Creating XST script file for chipscope_icon_0...
Creating XST instantiation file for chipscope_icon_0...
Running XST for chipscope_icon_0...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for chipscope_icon_0...
Skipping Verilog instantiation template for chipscope_icon_0...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon_0.xco
XMDF file found: chipscope_icon_0_xmdf.tcl
WARNING:EDK - : chipscope_icon_0.vhd does not exist, will not be added to ISE
   project.

WARNING:EDK - : chipscope_icon_0.vho does not exist, will not be added to ISE
   project.

Adding
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.asy -view all -origin_type
imported
Adding
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc -view all -origin_type
created
Checking file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" for project device
match ...
File
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/chipscope_icon_0_wrapper/tmp/_cg/chipscope_icon_0.ngc" device information
matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon_0"
Generating README file...
Generating FLIST file...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
*************************************************************

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 51 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_intc -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 75 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 98 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 107 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 154 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 168 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 190 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 198 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 205 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_5bits -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr2 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 237 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_8bits -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 299 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:digilent_ac97_cntlr -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 313 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:digilent_ac97_cntlr_1 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:test_system_v1_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 342 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:chipscope_ila_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 359 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:chipscope_icon_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 391 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 398 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 75 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 114 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 168 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 190 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/axi4lite_0_wrapper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 198 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_axi4_0_wrapper.ngc
../system_axi4_0_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/axi4_0_wrapper/system_axi4_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 237 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_mcb_ddr2_wrapper.ngc
../system_mcb_ddr2_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/mcb_ddr2_wrapper/system_mcb_ddr2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mcb_ddr2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_mcb_ddr2_wrapper.blc"...

NGCBUILD done.
IPNAME:system_test_system_v1_0_wrapper INSTANCE:test_system_v1_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 342 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_test_system_v1_0_wrapper.ngc
../system_test_system_v1_0_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/test_system_v1_0_wrapper/system_test_system_v1_0_wrapper.ngc" ...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/test_system_v1_0_wrapper/FFT.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_test_system_v1_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_test_system_v1_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_chipscope_ila_0_wrapper INSTANCE:chipscope_ila_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 359 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_chipscope_ila_0_wrapper.ngc
../system_chipscope_ila_0_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/chipscope_ila_0_wrapper/system_chipscope_ila_0_wrapper.ngc" ...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/chipscope_ila_0_wrapper/chipscope_ila_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_chipscope_ila_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_chipscope_ila_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_chipscope_icon_0_wrapper INSTANCE:chipscope_icon_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 391 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_chipscope_icon_0_wrapper.ngc
../system_chipscope_icon_0_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/chipscope_icon_0_wrapper/system_chipscope_icon_0_wrapper.ngc" ...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/chipscope_icon_0_wrapper/chipscope_icon_0.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_chipscope_icon_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_chipscope_icon_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 544.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/fpga.flw 
Using Option File(s): 
 /home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system.ngc" ...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_push_buttons_5bits_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_dip_switches_8bits_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_digilent_ac97_cntlr_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_digilent_ac97_cntlr_1_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_mcb_ddr2_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi4_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_intc_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_debug_module_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_leds_8bits_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_test_system_v1_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_chipscope_ila_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi_timer_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_chipscope_icon_0_wrapper.ngc"...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_chipscope_ila_0_wrapper.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(5)]'
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_chipscope_icon_0_wrapper.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(5)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 %;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(44)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(43)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   02a' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   02b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   2c4' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   2c5' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   2c6' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   2c7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   2c8' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   2c9' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   56b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   56c' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   56d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   56e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   56f' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   570' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   571' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   762' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   763' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   764' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   765' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   766' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   f38' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   f70' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   c96' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   cd2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   d8d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   d90' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   d91' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   d92' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00002
   9ee' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00002
   a2e' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/sig00000
   27a" is on the wrong type of object.  Please see the Constraints Guide for
   more information on this attribute.
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   538/sig00003815' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   538/sig00003816' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   538/sig00003818' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   538/sig00003819' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   538/sig0000381a' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   538/sig0000381b' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   317/sig0000438e' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   317/sig0000438f' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   317/sig00004391' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   317/sig00004392' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   332/sig000043c7' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   332/sig000043c8' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   332/sig000043c9' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00002
   0c7/sig00004d01' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00002
   0c7/sig00004d02' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 101

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  20 sec
Total CPU time to NGDBUILD completion:  1 min  20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 3 secs 
Total CPU  time at the beginning of Placer: 1 mins 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8ceb4a84) REAL time: 1 mins 8 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: DIP_Switches_8Bits_TRI_I<0>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<1>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<2>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<3>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<4>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<5>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<6>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<7>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:8ceb4a84) REAL time: 1 mins 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f3a6f33e) REAL time: 1 mins 10 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

.........
WARNING:Place:1109 - A clock IOB / BUFGMUX clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock
   IOB component <Digilent_AC97_Cntlr_1_BITCLK_pin> is placed at site <T3>. The
   corresponding BUFG component <Digilent_AC97_Cntlr_1_BITCLK_pin_BUFGP/BUFG> is
   placed at site <BUFGMUX_X3Y13>. There is only a select set of IOBs that can
   use the fast path to the Clocker buffer, and they are not being used. You may
   want to analyze why this problem exists and correct it. This is normally an
   ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <Digilent_AC97_Cntlr_1_BITCLK_pin.PAD> allowing your design to continue. This
   constraint disables all clock placer rules related to the specified COMP.PIN.
   The use of this override is highly discouraged as it may lead to very poor
   timing results. It is recommended that this error condition be corrected in
   the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:6f802002) REAL time: 1 mins 48 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:6f802002) REAL time: 1 mins 48 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:6f802002) REAL time: 1 mins 48 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:6f802002) REAL time: 1 mins 49 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:6f802002) REAL time: 1 mins 49 secs 

Phase 9.8  Global Placement
.........................
..........................................................................................
..............................................................................................................................
...........................................................................................................................................................................................................
..........................................................................................
Phase 9.8  Global Placement (Checksum:ff2b4cac) REAL time: 8 mins 13 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ff2b4cac) REAL time: 8 mins 14 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:4ae20a86) REAL time: 9 mins 35 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:4ae20a86) REAL time: 9 mins 35 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c5604462) REAL time: 9 mins 37 secs 

Total REAL time to Placer completion: 9 mins 39 secs 
Total CPU  time to Placer completion: 9 mins 33 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   59
Slice Logic Utilization:
  Number of Slice Registers:                14,768 out of  54,576   27%
    Number used as Flip Flops:              14,748
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               19
  Number of Slice LUTs:                     14,551 out of  27,288   53%
    Number used as logic:                   10,448 out of  27,288   38%
      Number using O6 output only:           8,006
      Number using O5 output only:             274
      Number using O5 and O6:                2,168
      Number used as ROM:                        0
    Number used as Memory:                   3,288 out of   6,408   51%
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,200
        Number using O6 output only:         1,880
        Number using O5 output only:             4
        Number using O5 and O6:              1,316
    Number used exclusively as route-thrus:    815
      Number with same-slice register load:    588
      Number with same-slice carry load:       204
      Number with other load:                   23

Slice Logic Distribution:
  Number of occupied Slices:                 5,483 out of   6,822   80%
  Number of MUXCYs used:                     3,260 out of  13,644   23%
  Number of LUT Flip Flop pairs used:       17,093
    Number with an unused Flip Flop:         4,992 out of  17,093   29%
    Number with an unused LUT:               2,542 out of  17,093   14%
    Number of fully used LUT-FF pairs:       9,559 out of  17,093   55%
    Number of unique control sets:             430
    Number of slice register sites lost
      to control set restrictions:           1,627 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     218   37%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        47 out of     116   40%
  Number of RAMB8BWERs:                          2 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   3 out of     376    1%
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     376   12%
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                   45
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           44 out of      58   75%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           16
Average Fanout of Non-Clock Nets:                3.09

Peak Memory Usage:  1323 MB
Total REAL time to MAP completion:  10 mins 3 secs 
Total CPU time to MAP completion:   9 mins 57 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                14,768 out of  54,576   27%
    Number used as Flip Flops:              14,748
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               19
  Number of Slice LUTs:                     14,551 out of  27,288   53%
    Number used as logic:                   10,448 out of  27,288   38%
      Number using O6 output only:           8,006
      Number using O5 output only:             274
      Number using O5 and O6:                2,168
      Number used as ROM:                        0
    Number used as Memory:                   3,288 out of   6,408   51%
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,200
        Number using O6 output only:         1,880
        Number using O5 output only:             4
        Number using O5 and O6:              1,316
    Number used exclusively as route-thrus:    815
      Number with same-slice register load:    588
      Number with same-slice carry load:       204
      Number with other load:                   23

Slice Logic Distribution:
  Number of occupied Slices:                 5,483 out of   6,822   80%
  Number of MUXCYs used:                     3,260 out of  13,644   23%
  Number of LUT Flip Flop pairs used:       17,093
    Number with an unused Flip Flop:         4,992 out of  17,093   29%
    Number with an unused LUT:               2,542 out of  17,093   14%
    Number of fully used LUT-FF pairs:       9,559 out of  17,093   55%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     218   37%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        47 out of     116   40%
  Number of RAMB8BWERs:                          2 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   3 out of     376    1%
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     376   12%
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                   45
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           44 out of      58   75%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 39 secs 
Finished initial Timing Analysis.  REAL time: 40 secs 

WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.hh<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.hh<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/sig000030a3 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 99637 unrouted;      REAL time: 43 secs 

Phase  2  : 68720 unrouted;      REAL time: 49 secs 

Phase  3  : 30071 unrouted;      REAL time: 2 mins 36 secs 

Phase  4  : 30104 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 43 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 22 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 22 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 22 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 22 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 22 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 34 secs 
Total REAL time to Router completion: 7 mins 34 secs 
Total CPU time to Router completion: 7 mins 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 4549 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X3Y7| No   |  143 |  0.041     |  1.254      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> | BUFGMUX_X3Y15| No   |   95 |  0.059     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|Digilent_AC97_Cntlr_ |              |      |      |            |             |
|  1_BITCLK_pin_BUFGP | BUFGMUX_X3Y13| No   |   93 |  0.522     |  1.745      |
+---------------------+--------------+------+------+------------+-------------+
|Digilent_AC97_Cntlr_ |              |      |      |            |             |
|    BITCLK_pin_BUFGP |  BUFGMUX_X2Y2| No   |   95 |  0.479     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|Digilent_AC97_Cntlr_ |              |      |      |            |             |
|                 IRQ |         Local|      |    3 |  0.000     |  3.763      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    5 |  0.000     |  0.952      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  7.221     |  9.363      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.181      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.054ns|     9.946ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.254ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     5.179ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|     0.912ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.004ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.083ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.976ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.972ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.275ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.206ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.143ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.946ns|            0|            0|            0|       867364|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.946ns|          N/A|            0|            0|       867364|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 26 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 7 mins 43 secs 
Total CPU time to PAR completion: 7 mins 45 secs 

Peak Memory Usage:  1071 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 29
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 867391 paths, 0 nets, and 66760 connections

Design statistics:
   Minimum period:   9.946ns (Maximum frequency: 100.543MHz)


Analysis completed Wed Jul  1 13:07:05 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 1 mins 6 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Wed Jul  1 13:07:23 2015

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.

INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6' at 'RAMB16_X2Y30' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7' at 'RAMB16_X3Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4' at 'RAMB16_X3Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5' at 'RAMB16_X3Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2' at 'RAMB16_X2Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3' at 'RAMB16_X3Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0' at 'RAMB16_X2Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1' at 'RAMB16_X2Y14' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.hh<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.hh<0>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/sig00003
   0a3> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 56 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.filters
Done writing Tab View settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.gui

********************************************************************************
At Local date and time: Fri Jul 10 20:44:50 2015
 make -f system.make download started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75e00000-0x75e0ffff) test_system_v1_0	axi4lite_0
  (0x7d000000-0x7d00ffff) Digilent_AC97_Cntlr	axi4lite_0
  (0x7de00000-0x7de0ffff) Digilent_AC97_Cntlr_1	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4180 - PORT: tdi_in, CONNECTOR: bscan_tdi - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 101 
WARNING:EDK:4180 - PORT: reset_in, CONNECTOR: bscan_reset - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 102 
WARNING:EDK:4180 - PORT: shift_in, CONNECTOR: bscan_shift - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 103 
WARNING:EDK:4180 - PORT: update_in, CONNECTOR: bscan_update - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 104 
WARNING:EDK:4180 - PORT: sel_in, CONNECTOR: bscan_sel1 - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 105 
WARNING:EDK:4180 - PORT: drck_in, CONNECTOR: bscan_drck1 - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 106 
WARNING:EDK:4180 - PORT: capture_in, CONNECTOR: bscan_capture - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 107 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: tdo_out, CONNECTOR: bscan_tdo1 - floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 108 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: chipscope_icon, INSTANCE:chipscope_icon_0 - tcl is
   overriding PARAMETER C_SYSTEM_CONTAINS_MDM value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_
   06_a/data/chipscope_icon_v2_1_0.mpd line 81 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
Chipscope Integrate Controller, instance 'chipscope_icon', exists in System 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:test_system_v1 INSTANCE:test_system_v1_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 342 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 359 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 391 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 51 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 64 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 75 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 82 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 91 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 98 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 107 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 114 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 154 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 190 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 198 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 205 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 220 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 237 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 285 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 299 - Copying cache implementation netlist
IPNAME:d_ac97_axi INSTANCE:digilent_ac97_cntlr -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 313 - Copying cache implementation netlist
IPNAME:d_ac97_axi INSTANCE:digilent_ac97_cntlr_1 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 328 - Copying cache implementation netlist
IPNAME:test_system_v1 INSTANCE:test_system_v1_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 342 - Copying cache implementation netlist
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 359 - Copying cache implementation netlist
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 391 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 398 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 107 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 168 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 359 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_ila_0_v1_05_a/synhdl/vhdl/
INFO: Chipscope core parameters not changed. Not regenerating core
IPNAME:chipscope_icon INSTANCE:chipscope_icon_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 391 - elaborating IP
Created elaborate directory hdl/elaborate/chipscope_icon_0_v1_06_a/synhdl/vhdl/
INFO: ChipScope core parameters not changed. Not regenerating core

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 168 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:test_system_v1_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 342 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 168 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_test_system_v1_0_wrapper INSTANCE:test_system_v1_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 342 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_test_system_v1_0_wrapper.ngc
../system_test_system_v1_0_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/test_system_v1_0_wrapper/system_test_system_v1_0_wrapper.ngc" ...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/test_system_v1_0_wrapper/FFT.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_test_system_v1_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_test_system_v1_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 112.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/fpga.flw 
Using Option File(s): 
 /home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system.ngc" ...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_push_buttons_5bits_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_dip_switches_8bits_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_digilent_ac97_cntlr_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_digilent_ac97_cntlr_1_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_mcb_ddr2_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi4_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_intc_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_debug_module_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_leds_8bits_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_test_system_v1_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_chipscope_ila_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi_timer_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_chipscope_icon_0_wrapper.ngc"...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_chipscope_ila_0_wrapper.ncf" to module "chipscope_ila_0"...
WARNING:ConstraintSystem:192 - The TNM 'D2_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing TIg constraint ''. If clock manager blocks are directly or
   indirectly driven, a new TNM constraint will not be derived since the none of
   the referencing constraints are a PERIOD constraint. This TNM is used in the
   following user groups and/or specifications:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(6)]
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(7)]
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(8)]
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(9)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_ila_0_wrapper.ncf(5)]'
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_chipscope_icon_0_wrapper.ncf" to module "chipscope_icon_0"...
WARNING:ConstraintSystem:190 - The TNM 'J_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing Period constraint 'TS_J_CLK'. If clock manager blocks are
   directly or indirectly driven, a new TNM and PERIOD are derived only if the
   PERIOD constraint is the only referencing constraint and if an output of the
   clock manager block drives flip-flops, latches or RAMs.  
   This TNM is used in the following user groups and/or specifications:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(2)]
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(8)]
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_CLK = PERIOD J_CLK 30 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(2)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_J_TO_D = FROM J_CLK TO D_CLK TIG ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(8)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_D_TO_J = FROM D_CLK TO J_CLK TIG ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(9)]

WARNING:ConstraintSystem:192 - The TNM 'U_CLK', does not directly or indirectly
   drive any flip-flops, latches and/or RAMS and cannot be actively used by the
   referencing MaxDelay constraint 'TS_U_TO_J'. If clock manager blocks are
   directly or indirectly driven, a new TNM constraint will not be derived since
   the none of the referencing constraints are a PERIOD constraint. This TNM is
   used in the following user groups and/or specifications:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(6)]
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(7)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_J = FROM U_CLK TO J_CLK 15 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(6)]

WARNING:ConstraintSystem:197 - The following specification is invalid because
   the referenced TNM constraint was removed:
   <TIMESPEC TS_U_TO_U = FROM U_CLK TO U_CLK 15 ns ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(7)]

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/U_ICON/*/iDRCK_LOCAL" TNM_NET = J_CLK ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(1)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iUPDATE_OUT" TNM_NET = U_CLK ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(4)]'
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<NET "U0/iSHIFT_OUT" TIG ;>
   [/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implement
   ation/system_chipscope_icon_0_wrapper.ncf(5)]'
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_CLK = PERIOD "J_CLK"
   30000.000000000 pS HIGH 50.000000000 %;>: Unable to find an active 'TNM' or
   'TimeGrp' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_J = FROM "U_CLK" TO
   "J_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_U_TO_U = FROM "U_CLK" TO
   "U_CLK" 15000.000000000 pS;>: Unable to find an active 'TimeGrp' or 'TNM' or
   'TPSync' constraint named 'U_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J_TO_D = FROM "J_CLK" TO
   "D_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D_TO_J = FROM "D_CLK" TO
   "J_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'J_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_D2_TO_T2 = FROM "D2_CLK"
   TO FFS TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J2_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J3_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_J4_TO_D2 = FROM FFS TO
   "D2_CLK" TIG;>: Unable to find an active 'TimeGrp' or 'TNM' or 'TPSync'
   constraint named 'D2_CLK'.

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(44)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(43)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   02a' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   02b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   2c4' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   2c5' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   2c6' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   2c7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   2c8' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   2c9' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   56b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   56c' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   56d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   56e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   56f' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   570' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   571' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   762' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   763' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   764' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   765' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   766' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   f38' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   f70' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   c96' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   cd2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   d8d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   d90' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   d91' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   d92' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00002
   9ee' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00002
   a2e' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/sig00000
   27a" is on the wrong type of object.  Please see the Constraints Guide for
   more information on this attribute.
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   538/sig00003815' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   538/sig00003816' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   538/sig00003818' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   538/sig00003819' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   538/sig0000381a' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00000
   538/sig0000381b' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   317/sig0000438e' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   317/sig0000438f' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   317/sig00004391' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   317/sig00004392' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   332/sig000043c7' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   332/sig000043c8' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00001
   332/sig000043c9' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00002
   0c7/sig00004d01' has no driver
WARNING:NgdBuild:452 - logical net
   'test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/blk00002
   0c7/sig00004d02' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 101

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  15 sec
Total CPU time to NGDBUILD completion:  1 min  14 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 54 secs 
Total CPU  time at the beginning of Placer: 54 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8ceb4a84) REAL time: 58 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: DIP_Switches_8Bits_TRI_I<0>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<1>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<2>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<3>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<4>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<5>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<6>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<7>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:8ceb4a84) REAL time: 1 mins 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f3a6f33e) REAL time: 1 mins 

Phase 4.2  Initial Placement for Architecture Specific Features

.........
WARNING:Place:1109 - A clock IOB / BUFGMUX clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock
   IOB component <Digilent_AC97_Cntlr_1_BITCLK_pin> is placed at site <T3>. The
   corresponding BUFG component <Digilent_AC97_Cntlr_1_BITCLK_pin_BUFGP/BUFG> is
   placed at site <BUFGMUX_X3Y13>. There is only a select set of IOBs that can
   use the fast path to the Clocker buffer, and they are not being used. You may
   want to analyze why this problem exists and correct it. This is normally an
   ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <Digilent_AC97_Cntlr_1_BITCLK_pin.PAD> allowing your design to continue. This
   constraint disables all clock placer rules related to the specified COMP.PIN.
   The use of this override is highly discouraged as it may lead to very poor
   timing results. It is recommended that this error condition be corrected in
   the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:6f802002) REAL time: 1 mins 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:6f802002) REAL time: 1 mins 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:6f802002) REAL time: 1 mins 34 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:6f802002) REAL time: 1 mins 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:6f802002) REAL time: 1 mins 34 secs 

Phase 9.8  Global Placement
.........................
..........................................................................................
..............................................................................................................................
...........................................................................................................................................................................................................
..........................................................................................
Phase 9.8  Global Placement (Checksum:ff2b4cac) REAL time: 7 mins 1 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:ff2b4cac) REAL time: 7 mins 1 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:4ae20a86) REAL time: 7 mins 51 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:4ae20a86) REAL time: 7 mins 52 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c5604462) REAL time: 7 mins 53 secs 

Total REAL time to Placer completion: 7 mins 54 secs 
Total CPU  time to Placer completion: 7 mins 54 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   59
Slice Logic Utilization:
  Number of Slice Registers:                14,768 out of  54,576   27%
    Number used as Flip Flops:              14,748
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               19
  Number of Slice LUTs:                     14,551 out of  27,288   53%
    Number used as logic:                   10,448 out of  27,288   38%
      Number using O6 output only:           8,006
      Number using O5 output only:             274
      Number using O5 and O6:                2,168
      Number used as ROM:                        0
    Number used as Memory:                   3,288 out of   6,408   51%
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,200
        Number using O6 output only:         1,880
        Number using O5 output only:             4
        Number using O5 and O6:              1,316
    Number used exclusively as route-thrus:    815
      Number with same-slice register load:    588
      Number with same-slice carry load:       204
      Number with other load:                   23

Slice Logic Distribution:
  Number of occupied Slices:                 5,483 out of   6,822   80%
  Number of MUXCYs used:                     3,260 out of  13,644   23%
  Number of LUT Flip Flop pairs used:       17,093
    Number with an unused Flip Flop:         4,992 out of  17,093   29%
    Number with an unused LUT:               2,542 out of  17,093   14%
    Number of fully used LUT-FF pairs:       9,559 out of  17,093   55%
    Number of unique control sets:             430
    Number of slice register sites lost
      to control set restrictions:           1,627 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     218   37%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        47 out of     116   40%
  Number of RAMB8BWERs:                          2 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   3 out of     376    1%
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     376   12%
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                   45
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           44 out of      58   75%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           16
Average Fanout of Non-Clock Nets:                3.09

Peak Memory Usage:  1331 MB
Total REAL time to MAP completion:  8 mins 9 secs 
Total CPU time to MAP completion:   8 mins 9 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                14,768 out of  54,576   27%
    Number used as Flip Flops:              14,748
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               19
  Number of Slice LUTs:                     14,551 out of  27,288   53%
    Number used as logic:                   10,448 out of  27,288   38%
      Number using O6 output only:           8,006
      Number using O5 output only:             274
      Number using O5 and O6:                2,168
      Number used as ROM:                        0
    Number used as Memory:                   3,288 out of   6,408   51%
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:         3,200
        Number using O6 output only:         1,880
        Number using O5 output only:             4
        Number using O5 and O6:              1,316
    Number used exclusively as route-thrus:    815
      Number with same-slice register load:    588
      Number with same-slice carry load:       204
      Number with other load:                   23

Slice Logic Distribution:
  Number of occupied Slices:                 5,483 out of   6,822   80%
  Number of MUXCYs used:                     3,260 out of  13,644   23%
  Number of LUT Flip Flop pairs used:       17,093
    Number with an unused Flip Flop:         4,992 out of  17,093   29%
    Number with an unused LUT:               2,542 out of  17,093   14%
    Number of fully used LUT-FF pairs:       9,559 out of  17,093   55%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     218   37%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        47 out of     116   40%
  Number of RAMB8BWERs:                          2 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   3 out of     376    1%
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     376   12%
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                   45
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           44 out of      58   75%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 26 secs 
Finished initial Timing Analysis.  REAL time: 27 secs 

WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/gen_fpga.hh<1> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst/gen_fpga.hh<0> has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/sig000030a3 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 99637 unrouted;      REAL time: 28 secs 

Phase  2  : 68720 unrouted;      REAL time: 33 secs 

Phase  3  : 30071 unrouted;      REAL time: 1 mins 39 secs 

Phase  4  : 30104 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 44 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 8 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 8 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 8 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 8 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 8 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 14 secs 
Total REAL time to Router completion: 4 mins 14 secs 
Total CPU time to Router completion: 4 mins 20 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y3| No   | 4549 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X3Y7| No   |  143 |  0.041     |  1.254      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|         _control<0> | BUFGMUX_X3Y15| No   |   95 |  0.059     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|Digilent_AC97_Cntlr_ |              |      |      |            |             |
|  1_BITCLK_pin_BUFGP | BUFGMUX_X3Y13| No   |   93 |  0.522     |  1.745      |
+---------------------+--------------+------+------+------------+-------------+
|Digilent_AC97_Cntlr_ |              |      |      |            |             |
|    BITCLK_pin_BUFGP |  BUFGMUX_X2Y2| No   |   95 |  0.479     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|Digilent_AC97_Cntlr_ |              |      |      |            |             |
|                 IRQ |         Local|      |    3 |  0.000     |  3.763      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_ila_0_icon |              |      |      |            |             |
|        _control<13> |         Local|      |    5 |  0.000     |  0.952      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  7.221     |  9.363      |
+---------------------+--------------+------+------+------------+-------------+
|chipscope_icon_0/chi |              |      |      |            |             |
|pscope_icon_0/i_chip |              |      |      |            |             |
|scope_icon_0/U0/iUPD |              |      |      |            |             |
|             ATE_OUT |         Local|      |    1 |  0.000     |  1.181      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.054ns|     9.946ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.254ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     5.179ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|     0.912ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.004ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     2.083ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     4.976ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.972ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.275ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.206ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.143ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.946ns|            0|            0|            0|       867364|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.946ns|          N/A|            0|            0|       867364|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 26 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 19 secs 
Total CPU time to PAR completion: 4 mins 25 secs 

Peak Memory Usage:  1071 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 29
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 867391 paths, 0 nets, and 66760 connections

Design statistics:
   Minimum period:   9.946ns (Maximum frequency: 100.543MHz)


Analysis completed Fri Jul 10 21:02:08 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 35 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Fri Jul 10 21:02:19 2015

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.

INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6' at 'RAMB16_X2Y30' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7' at 'RAMB16_X3Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4' at 'RAMB16_X3Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5' at 'RAMB16_X3Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2' at 'RAMB16_X2Y16' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3' at 'RAMB16_X3Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0' at 'RAMB16_X2Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1' at 'RAMB16_X2Y14' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   chipscope_ila_0_icon_control<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _rmesg_mux_inst/gen_fpga.hh<1>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi
   _bmesg_mux_inst/gen_fpga.hh<0>> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <test_system_v1_0/test_system_v1_0/USER_LOGIC_I/fft_inst/blk00000001/sig00003
   0a3> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[17].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[20].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[15].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[23].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[26].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[21].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[16].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[24].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[19].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[27].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[22].u_ramb18/U_RAMB18>:<RAMB16BWER_RAM
   B16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_NO_D.U_ILA/U_CA
   PSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH
   _LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB
   16BWER>.  The block is configured to use input parity pin DIBP0. There is
   dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 56 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx45csg324-3 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x75e00000-0x75e0ffff) test_system_v1_0	axi4lite_0
  (0x7d000000-0x7d00ffff) Digilent_AC97_Cntlr	axi4lite_0
  (0x7de00000-0x7de0ffff) Digilent_AC97_Cntlr_1	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc6slx45csg324-3 -bt
implementation/system.bit  -bd bootloops/microblaze_0.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1028.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 000010F039C001.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx45, Version : 3
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx45.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      3 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Fri Jul 10 21:03:54 2015
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Fri Jul 10 21:06:53 2015
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 000010F039C001.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx45, Version : 3
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx45.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      3 sec.
Done!

********************************************************************************
At Local date and time: Fri Jul 10 21:12:55 2015
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 000010F039C001.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx45, Version : 3
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx45.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      3 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Fri Jul 10 21:14:06 2015
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 000010F039C001.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx45, Version : 3
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx45.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      3 sec.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Jul 12 20:26:30 2015
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1028.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 000010F039C001.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx45, Version : 3
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx45.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Elapsed time =      3 sec.
Done!

********************************************************************************
At Local date and time: Sun Jul 12 20:33:24 2015
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection failed.
Connecting to cable (Parallel Port - parport0).
 Linux release = 3.10.0-229.1.2.el7.x86_64.
ERROR:Cse - A reference voltage has not been detected on the ribbon cable
   interface to the target system ( pin 2 ).  Check that power is applied to the
   target system and that the ribbon cable is properly seated at both ends.  The
   status LED on Platform Cable USB will be GREEN if target voltage is in the
   proper range and applied to the correct pin.
 Linux release = 3.10.0-229.1.2.el7.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport1).
 Linux release = 3.10.0-229.1.2.el7.x86_64.
 Linux release = 3.10.0-229.1.2.el7.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport2).
 Linux release = 3.10.0-229.1.2.el7.x86_64.
 Linux release = 3.10.0-229.1.2.el7.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport3).
 Linux release = 3.10.0-229.1.2.el7.x86_64.
 Linux release = 3.10.0-229.1.2.el7.x86_64.
Cable connection failed.
Cable autodetection failed.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module parport_pc is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module parport_pc is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module parport_pc is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module parport_pc is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
make: *** [download] Error 1
Done!

********************************************************************************
At Local date and time: Sun Jul 12 20:33:31 2015
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 000010F039C001.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx45, Version : 3
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx45.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      3 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Sun Jul 12 20:44:45 2015
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 000010F039C001.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx45, Version : 3
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx45.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      3 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!
Deleting Internal port chipscope_ila_0:chipscope_ila_control 
Deleting Internal port chipscope_icon_0:control0 
Deleting Internal port test_system_v1_0:A_PORT 
Deleting Internal port chipscope_ila_0:TRIG0 
Deleting Internal port test_system_v1_0:B_PORT 
Deleting Internal port chipscope_ila_0:TRIG1 
Deleting Internal port test_system_v1_0:C_PORT 
Deleting Internal port chipscope_ila_0:TRIG2 
Deleting Internal port test_system_v1_0:D_PORT 
Deleting Internal port chipscope_ila_0:TRIG3 
Deleting Internal port test_system_v1_0:E_PORT 
Deleting Internal port chipscope_ila_0:TRIG4 
Deleting Internal port test_system_v1_0:F_PORT 
Deleting Internal port chipscope_ila_0:TRIG5 
Deleting Internal port test_system_v1_0:G_PORT 
Deleting Internal port chipscope_ila_0:TRIG6 
Deleting Internal port test_system_v1_0:H_PORT 
Deleting Internal port chipscope_ila_0:TRIG7 
test_system_v1_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.filters
Done writing Tab View settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.gui
Writing filter settings....
Done writing filter settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.filters
Done writing Tab View settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.gui
Assigned Driver nc_test 1.00.a for instance nc_test_0
nc_test_0 has been added to the project
WARNING:EDK:2137 - Peripheral nc_test_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7a800000-0x7a80ffff) nc_test_0	axi4lite_0
  (0x7d000000-0x7d00ffff) Digilent_AC97_Cntlr	axi4lite_0
  (0x7de00000-0x7de0ffff) Digilent_AC97_Cntlr_1	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - Use Push_Buttons_5Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: nc_test_0

********************************************************************************
At Local date and time: Sun Jul 12 21:16:52 2015
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7a800000-0x7a80ffff) nc_test_0	axi4lite_0
  (0x7d000000-0x7d00ffff) Digilent_AC97_Cntlr	axi4lite_0
  (0x7de00000-0x7de0ffff) Digilent_AC97_Cntlr_1	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nc_test INSTANCE:nc_test_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 351 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 51 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 64 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 75 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 82 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 91 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 98 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 107 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 114 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 154 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 198 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 205 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_5bits -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 220 - Copying cache implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 237 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 285 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 299 - Copying cache implementation netlist
IPNAME:d_ac97_axi INSTANCE:digilent_ac97_cntlr -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 313 - Copying cache implementation netlist
IPNAME:d_ac97_axi INSTANCE:digilent_ac97_cntlr_1 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 328 - Copying cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 342 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 107 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 168 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 168 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 190 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:nc_test_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 351 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 168 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 190 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/axi4lite_0_wrapper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_nc_test_0_wrapper INSTANCE:nc_test_0 -
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/system.mhs
line 351 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx45csg324-3 -intstyle silent -i -sd .. system_nc_test_0_wrapper.ngc
../system_nc_test_0_wrapper

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/nc_test_0_wrapper/system_nc_test_0_wrapper.ngc" ...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/nc_test_0_wrapper/FFT.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_nc_test_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_nc_test_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 276.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6slx45csg324-3 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/fpga.flw 
Using Option File(s): 
 /home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx45csg324-3 -nt timestamp -bm system.bmm
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system.ngc" ...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_push_buttons_5bits_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_dip_switches_8bits_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_digilent_ac97_cntlr_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_digilent_ac97_cntlr_1_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_mcb_ddr2_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi4_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_intc_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_debug_module_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_leds_8bits_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi_timer_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_nc_test_0_wrapper.ngc"...
Loading design module
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_mcb_ddr2_wrapper.ncf" to module "MCB_DDR2"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/implementati
on/system_microblaze_0_intc_wrapper.ncf" to module "microblaze_0_intc"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH
   50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object zio by the constraint <NET zio IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(44)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL18_II"> is
   overridden on the design object rzq by the constraint <NET rzq IOSTANDARD =
   "LVCMOS18_JEDEC";> [system.ucf(43)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk0000002a' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk0000002b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk000002c4' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk000002c5' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk000002c6' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk000002c7' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk000002c8' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk000002c9' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk0000056b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk0000056c' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk0000056d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk0000056e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk0000056f' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000570' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000571' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000762' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000763' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000764' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000765' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000766' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000f38' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000f70' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001c96' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001cd2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001d8d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001d90' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001d91' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001d92' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk000029ee' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00002a2e' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N24' has no driver
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   sig0000027a" is on the wrong type of object.  Please see the Constraints
   Guide for more information on this attribute.
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000538/sig00003815' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000538/sig00003816' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000538/sig00003818' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000538/sig00003819' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000538/sig0000381a' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00000538/sig0000381b' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001317/sig0000438e' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001317/sig0000438f' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001317/sig00004391' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001317/sig00004392' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001332/sig000043c7' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001332/sig000043c8' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk00001332/sig000043c9' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk000020c7/sig00004d01' has no driver
WARNING:NgdBuild:452 - logical net
   'nc_test_0/nc_test_0/USER_LOGIC_I/i_top_noiseCancelling/fft_inst/blk00000001/
   blk000020c7/sig00004d02' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  76

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  12 sec
Total CPU time to NGDBUILD completion:  1 min  12 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx45csg324-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 3 secs 
Total CPU  time at the beginning of Placer: 1 mins 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:248594ce) REAL time: 1 mins 8 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: DIP_Switches_8Bits_TRI_I<0>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<1>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<2>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<3>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<4>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<5>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<6>   IOSTANDARD = LVCMOS33
   	 Comp: DIP_Switches_8Bits_TRI_I<7>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:248594ce) REAL time: 1 mins 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:31e8cbe) REAL time: 1 mins 10 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

............
WARNING:Place:1109 - A clock IOB / BUFGMUX clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock
   IOB component <Digilent_AC97_Cntlr_1_BITCLK_pin> is placed at site <T3>. The
   corresponding BUFG component <Digilent_AC97_Cntlr_1_BITCLK_pin_BUFGP/BUFG> is
   placed at site <BUFGMUX_X2Y4>. There is only a select set of IOBs that can
   use the fast path to the Clocker buffer, and they are not being used. You may
   want to analyze why this problem exists and correct it. This is normally an
   ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <Digilent_AC97_Cntlr_1_BITCLK_pin.PAD> allowing your design to continue. This
   constraint disables all clock placer rules related to the specified COMP.PIN.
   The use of this override is highly discouraged as it may lead to very poor
   timing results. It is recommended that this error condition be corrected in
   the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:56c6065b) REAL time: 1 mins 49 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:56c6065b) REAL time: 1 mins 49 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:56c6065b) REAL time: 1 mins 49 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:56c6065b) REAL time: 1 mins 49 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:56c6065b) REAL time: 1 mins 49 secs 

Phase 9.8  Global Placement
...........................
........................................................................
.....................................................................................................................................................
.................................................................................................................
.................................................................
Phase 9.8  Global Placement (Checksum:5a02b978) REAL time: 6 mins 49 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5a02b978) REAL time: 6 mins 49 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:abdd3a1b) REAL time: 7 mins 43 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:abdd3a1b) REAL time: 7 mins 43 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:c6d87d07) REAL time: 7 mins 45 secs 

Total REAL time to Placer completion: 7 mins 46 secs 
Total CPU  time to Placer completion: 7 mins 42 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   27
Slice Logic Utilization:
  Number of Slice Registers:                14,227 out of  54,576   26%
    Number used as Flip Flops:              14,208
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               19
  Number of Slice LUTs:                     14,484 out of  27,288   53%
    Number used as logic:                   10,686 out of  27,288   39%
      Number using O6 output only:           7,783
      Number using O5 output only:             230
      Number using O5 and O6:                2,673
      Number used as ROM:                        0
    Number used as Memory:                   3,041 out of   6,408   47%
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:         2,953
        Number using O6 output only:         1,747
        Number using O5 output only:             3
        Number using O5 and O6:              1,203
    Number used exclusively as route-thrus:    757
      Number with same-slice register load:    523
      Number with same-slice carry load:       209
      Number with other load:                   25

Slice Logic Distribution:
  Number of occupied Slices:                 5,499 out of   6,822   80%
  Number of MUXCYs used:                     3,240 out of  13,644   23%
  Number of LUT Flip Flop pairs used:       16,722
    Number with an unused Flip Flop:         5,024 out of  16,722   30%
    Number with an unused LUT:               2,238 out of  16,722   13%
    Number of fully used LUT-FF pairs:       9,460 out of  16,722   56%
    Number of unique control sets:             382
    Number of slice register sites lost
      to control set restrictions:           1,336 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     218   37%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        18 out of     116   15%
  Number of RAMB8BWERs:                          2 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       4 out of      16   25%
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   3 out of     376    1%
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     376   12%
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                   45
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           44 out of      58   75%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.11

Peak Memory Usage:  1321 MB
Total REAL time to MAP completion:  8 mins 3 secs 
Total CPU time to MAP completion:   7 mins 58 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                14,227 out of  54,576   26%
    Number used as Flip Flops:              14,208
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               19
  Number of Slice LUTs:                     14,484 out of  27,288   53%
    Number used as logic:                   10,686 out of  27,288   39%
      Number using O6 output only:           7,783
      Number using O5 output only:             230
      Number using O5 and O6:                2,673
      Number used as ROM:                        0
    Number used as Memory:                   3,041 out of   6,408   47%
      Number used as Dual Port RAM:             88
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                 84
      Number used as Single Port RAM:            0
      Number used as Shift Register:         2,953
        Number using O6 output only:         1,747
        Number using O5 output only:             3
        Number using O5 and O6:              1,203
    Number used exclusively as route-thrus:    757
      Number with same-slice register load:    523
      Number with same-slice carry load:       209
      Number with other load:                   25

Slice Logic Distribution:
  Number of occupied Slices:                 5,499 out of   6,822   80%
  Number of MUXCYs used:                     3,240 out of  13,644   23%
  Number of LUT Flip Flop pairs used:       16,722
    Number with an unused Flip Flop:         5,024 out of  16,722   30%
    Number with an unused LUT:               2,238 out of  16,722   13%
    Number of fully used LUT-FF pairs:       9,460 out of  16,722   56%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     218   37%
    Number of LOCed IOBs:                       82 out of      82  100%
    IOB Flip Flops:                              6

Specific Feature Utilization:
  Number of RAMB16BWERs:                        18 out of     116   15%
  Number of RAMB8BWERs:                          2 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       4 out of      16   25%
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                   3 out of     376    1%
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  48 out of     376   12%
    Number used as OLOGIC2s:                     3
    Number used as OSERDES2s:                   45
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           44 out of      58   75%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 28 secs 
Finished initial Timing Analysis.  REAL time: 28 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 95835 unrouted;      REAL time: 31 secs 

Phase  2  : 67140 unrouted;      REAL time: 36 secs 

Phase  3  : 29382 unrouted;      REAL time: 1 mins 48 secs 

Phase  4  : 29401 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 54 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 36 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 36 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 36 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 36 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 36 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 42 secs 
Total REAL time to Router completion: 3 mins 42 secs 
Total CPU time to Router completion: 3 mins 47 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 | BUFGMUX_X3Y14| No   | 4584 |  0.567     |  1.778      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGMUX_X2Y11| No   |  142 |  0.061     |  1.273      |
+---------------------+--------------+------+------+------------+-------------+
|Digilent_AC97_Cntlr_ |              |      |      |            |             |
|  1_BITCLK_pin_BUFGP |  BUFGMUX_X2Y4| No   |   95 |  0.536     |  1.749      |
+---------------------+--------------+------+------+------------+-------------+
|Digilent_AC97_Cntlr_ |              |      |      |            |             |
|    BITCLK_pin_BUFGP |  BUFGMUX_X2Y2| No   |   96 |  0.481     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  6.390     |  8.268      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   34 |  0.571     |  1.543      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.590     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR2/MCB_DDR2/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|Digilent_AC97_Cntlr_ |              |      |      |            |             |
|                 IRQ |         Local|      |    3 |  0.000     |  3.580      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.037ns|     9.963ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.229ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 0.83333333 |             |            |            |        |            
  3 ns         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.167ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_microblaze_0_intc_path" TIG | SETUP       |         N/A|     4.793ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_microblaze_0_intc_p | SETUP       |         N/A|     0.666ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.867ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     1.607ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     5.252ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     5.310ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_pa | N/A         |         N/A|         N/A|     N/A|         N/A
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" | SETUP       |         N/A|     2.214ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.648ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.834ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.963ns|            0|            0|            0|       889529|
| TS_clk_600_0000MHz180PLL0_nobu|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.963ns|          N/A|            0|            0|       889529|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 47 secs 
Total CPU time to PAR completion: 3 mins 52 secs 

Peak Memory Usage:  1048 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 26
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
WARNING:Timing:3223 - Timing constraint PATH
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx45,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 889556 paths, 0 nets, and 67889 connections

Design statistics:
   Minimum period:   9.963ns (Maximum frequency: 100.371MHz)


Analysis completed Sun Jul 12 21:36:17 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 33 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file system.pcf.

Sun Jul 12 21:36:27 2015

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.

INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6' at 'RAMB16_X2Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7' at 'RAMB16_X3Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4' at 'RAMB16_X3Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5' at 'RAMB16_X3Y24' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2' at 'RAMB16_X3Y34' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3' at 'RAMB16_X3Y26' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0' at 'RAMB16_X3Y36' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1' at 'RAMB16_X3Y38' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 24 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sun Jul 12 21:46:03 2015
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 232 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_04_a;d=ds747_axi_int
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_s6_ddrx;v=v1_06_a;d=ug416_axi_
   s6_ddrx.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_intc.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi4_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_5Bits.jpg.....
Rasterizing MCB_DDR2.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing Digilent_AC97_Cntlr.jpg.....
Rasterizing Digilent_AC97_Cntlr_1.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing nc_test_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Sun Jul 12 22:08:32 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sun Jul 12 22:19:05 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sun Jul 12 23:23:08 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.filters
Done writing Tab View settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Jul 13 06:36:34 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Jul 13 06:57:23 2015
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx45csg324-3 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_s6_ddrx_v1_06_
   a/data/axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_5Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_8Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7a800000-0x7a80ffff) nc_test_0	axi4lite_0
  (0x7d000000-0x7d00ffff) Digilent_AC97_Cntlr	axi4lite_0
  (0x7de00000-0x7de0ffff) Digilent_AC97_Cntlr_1	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc6slx45csg324-3 -bt
implementation/system.bit  -bd bootloops/microblaze_0.elf tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 000010F039C001.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx45, Version : 3
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx45.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Mon Jul 13 07:53:27 2015
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 000010F039C001.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx45, Version : 3
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx45.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
Done!

********************************************************************************
At Local date and time: Mon Jul 13 08:48:56 2015
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1028.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 000010F039C001.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx45, Version : 3
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/14.7/ISE_DS/ISE/spartan6/data/xc6slx45.bsd...
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
Data width read from the bitstream file = 1.
INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 25000000.
Validating chain...
Boundary-scan chain validated successfully.
'1': Programming device...
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
'1': Reading status register contents...
[0] CRC ERROR                                                              :    
    0
[1] IDCODE ERROR                                                           :    
    0
[2] DCM LOCK STATUS                                                        :    
    1
[3] GTS_CFG_B STATUS                                                       :    
    1
[4] GWE STATUS                                                             :    
    1
[5] GHIGH STATUS                                                           :    
    1
[6] DECRYPTION ERROR                                                       :    
    0
[7] DECRYPTOR ENABLE                                                       :    
    0
[8] HSWAPEN PIN                                                            :    
    1
[9] MODE PIN M[0]                                                          :    
    1
[10] MODE PIN M[1]                                                         :    
    1
[11] RESERVED                                                              :    
    0
[12] INIT_B PIN                                                            :    
    1
[13] DONE PIN                                                              :    
    1
[14] SUSPEND STATUS                                                        :    
    0
[15] FALLBACK STATUS                                                       :    
    0
 LCK_cycle = NoWait.
LCK cycle: NoWait
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1100 1110 1100 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
'1': Programmed successfully.
Elapsed time =      3 sec.
Done!

********************************************************************************
At Local date and time: Mon Jul 13 08:58:51 2015
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport0).
 Linux release = 3.10.0-229.1.2.el7.x86_64.
 Linux release = 3.10.0-229.1.2.el7.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport1).
 Linux release = 3.10.0-229.1.2.el7.x86_64.
 Linux release = 3.10.0-229.1.2.el7.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport2).
 Linux release = 3.10.0-229.1.2.el7.x86_64.
 Linux release = 3.10.0-229.1.2.el7.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport3).
 Linux release = 3.10.0-229.1.2.el7.x86_64.
 Linux release = 3.10.0-229.1.2.el7.x86_64.
Cable connection failed.
Cable autodetection failed.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module parport_pc is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module parport_pc is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module parport_pc is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module parport_pc is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
make: *** [download] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jul 13 08:58:59 2015
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.10.0-229.1.2.el7.x86_64.
 Max current requested during enumeration is 60 mA.
Type = 0x0004.
Cable connection failed.
Connecting to cable (Parallel Port - parport0).
 Linux release = 3.10.0-229.1.2.el7.x86_64.
 Linux release = 3.10.0-229.1.2.el7.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport1).
 Linux release = 3.10.0-229.1.2.el7.x86_64.
 Linux release = 3.10.0-229.1.2.el7.x86_64.
Cable connection failed.
Connecting to cable (Parallel Port - parport2).
 Linux release = 3.10.0-229.1.2.el7.x86_64.
 Linux release = 3.10.0-229.1.2.el7.x86_64.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module parport_pc is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module parport_pc is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module parport_pc is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
Cable connection failed.
Connecting to cable (Parallel Port - parport3).
 Linux release = 3.10.0-229.1.2.el7.x86_64.
 Linux release = 3.10.0-229.1.2.el7.x86_64.
Cable connection failed.
Cable autodetection failed.
WARNING:iMPACT -  Module windrvr6 is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
WARNING:iMPACT -  Module parport_pc is not loaded. Please reinstall the cable
   drivers. See Answer Record 22648.
make: *** [download] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.filters
Done writing Tab View settings to:
	/home/phuhv/Workspace/NoiseCancelling/1403110617_final_R2L/project/etc/system.gui
