m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dd:/study/FPGA/tequ study/AT7/AT7_Xilinx/project/at7_ex04/at7_ex04
vAND2
Z1 !s110 1545551615
!i10b 1
!s100 9:]KH3Zao@MC:l@CC^^9>2
I9E[_8MKVGML>NcdlJ@iU[0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1513215259
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND2.v
Z4 L0 23
Z5 OL;L;10.4;61
r1
!s85 0
31
Z6 !s108 1545551607.741000
Z7 !s107 D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\XORCY_L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\XORCY_D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\XOR5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\XOR4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\XOR3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\XOR2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\XNOR5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\XNOR4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\XNOR3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\XNOR2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\USR_ACCESS_VIRTEX6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\USR_ACCESS_VIRTEX5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\USR_ACCESS_VIRTEX4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\TEMAC_SINGLE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SYSMON.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_VIRTEX6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_VIRTEX5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_VIRTEX4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_SPARTAN6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_SPARTAN3A.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_SPARTAN3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRLC16_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRLC16E_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRLC16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRL32E.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRL16_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRL16E_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRL16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM64X1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM32X1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM256X1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM16X1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM128X1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB8BWER.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB36SDP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB36.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB18SDP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S9_S9.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S9_S36.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S9_S18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S9.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4_S9.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4_S4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4_S36.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4_S18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S36_S36.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S36.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S9.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S36.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S9.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S36.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S18_S36.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S18_S18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S36_S9.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S36_S36.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S36_S18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S36.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S18_S9.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S18_S18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWER.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM64X2S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM64X1S_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM64X1D_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X8S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X4S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X2S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X1S_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X1D_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X8S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X4S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X2S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X1S_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X1S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X1D_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X1D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM128X1S_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\PLL_BASE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\PLL_ADV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4B4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4B3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR3B3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR3B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR3B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR2B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR2B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ODDR2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL3_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL3_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL3_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL3_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL2_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL2_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL2_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL2_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL18_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL18_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL18_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL18_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCIX66_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCIX.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCI66_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCI33_5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCI33_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVPECL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_DV2_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_DV2_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_DV2_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_DV2_15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_I_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_I_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_IV_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_IV_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_IV_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_IV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_II_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_II_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_III_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_III_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_III_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_III.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_GTL_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_GTLP_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_GTLP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_GTL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_CTT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_AGP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL3_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL3_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL3_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL3_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL2_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL2_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL2_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL2_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL18_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL18_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL18_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL18_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCIX66_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCIX.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCI66_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCI33_5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCI33_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVPECL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_DV2_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_DV2_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_DV2_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_DV2_15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_I_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_I_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_IV_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_IV_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_IV_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_IV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_II_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_II_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_III_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_III_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_III_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_III.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_GTL_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_GTLP_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_GTLP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_GTL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_CTT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_AGP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_ULVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVPECL_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVPECL_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVDS_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVDSEXT_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVDSEXT_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LDT_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_BLVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_ULVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVPECL_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVPECL_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVDS_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVDSEXT_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVDSEXT_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LDT_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_BLVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4B4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4B3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR3B3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR3B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR3B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR2B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR2B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4B4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4B3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND3B3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND3B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND3B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND2B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND2B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF8_L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF8_D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF7_L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF7_D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF6_L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF6_D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF5_L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF5_D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXCY_L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXCY_D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MULT_AND.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MULT18X18SIO.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MULT18X18S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MULT18X18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MMCM_BASE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MMCM_ADV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT6_L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT6_D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT5_L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT5_D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT4_L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT4_D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT3_L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT3_D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT2_L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT2_D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT1_L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT1_D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LD_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDP_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDPE_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDE_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDC_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCP_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCPE_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCPE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCE_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDC.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LD.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\KEY_CLEAR.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IODELAYE1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IODELAY2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IODELAY.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL3_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL3_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL3_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL2_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL2_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL2_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL18_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL18_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL18_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCIX66_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCIX.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCI66_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCI33_5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCI33_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVPECL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_DV2_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_DV2_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_DV2_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_DV2_15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_S_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_S_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_S_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_S_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_I_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_IV_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_IV_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_IV_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_IV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_II_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_II_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_III_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_III.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_GTL_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_GTLP_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_GTLP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_GTL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_24.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_CTT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_AGP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUFDS_BLVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IDELAY.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IDDR2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_VIRTEX6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_VIRTEX5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_VIRTEX4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_SPARTAN6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_SPARTAN3A.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL3_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL3_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL3_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL3_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL2_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL2_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL2_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL2_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL18_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL18_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL18_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL18_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCIX66_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCIX.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCI66_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCI33_5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCI33_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVTTL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVPECL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_DV2_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_DV2_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_DV2_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_DV2_15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_I_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_I_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_IV_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_IV_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_IV_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_IV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_II_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_II_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_III_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_III_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_III_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_III.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_GTL_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_GTLP_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_GTLP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_GTL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_CTT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_AGP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL3_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL3_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL3_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL3_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL2_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL2_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL2_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL2_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL18_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL18_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL18_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL18_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCIX66_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCIX.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCI66_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCI33_5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCI33_3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVTTL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVPECL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_DV2_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_DV2_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_DV2_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_DV2_15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS15.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS12.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_I_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_I_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_I_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_IV_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_IV_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_IV_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_IV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_II_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_II_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_II_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_III_DCI_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_III_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_III_18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_III.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_II.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_I.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_GTL_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_GTLP_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_GTLP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_GTL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_CTT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_AGP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_ULVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVPECL_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVPECL_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDS_33_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDS_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDS_25_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDSEXT_33_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDSEXT_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDSEXT_25_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDSEXT_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LDT_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_DIFF_OUT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_BLVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_ULVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVPECL_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVPECL_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDS_33_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDS_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDS_25_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDSEXT_33_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDSEXT_33.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDSEXT_25_DCI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDSEXT_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LDT_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_GTXE1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_BLVDS_25.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\GTXE1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\GTPA1_DUAL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FRAME_ECC_VIRTEX6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO36_72.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO36.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO18_36.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO18.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FD_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDS_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDSE_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDR_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRS_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRSE_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRSE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRE_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDR.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDP_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDPE_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDE_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDC_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCP_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCPE_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCPE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCE_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDC.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FD.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DSP48E.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DSP48A1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DSP48A.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DSP48.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DCM_PS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DCM_BASE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DCM.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_VIRTEX6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_VIRTEX5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_VIRTEX4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_SPARTAN3A.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_SPARTAN3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFIO2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGMUX_VIRTEX4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGMUX_CTRL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGMUX_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGMUX.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGCE_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_VIRTEX6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_VIRTEX5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_VIRTEX4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_SPARTAN6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_SPARTAN3A.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_SPARTAN3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4B4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4B3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND3B3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND3B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND3B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND2B2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND2B1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ZHOLD_DELAY.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\XORCY.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\XADC.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\VCU.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\VCC.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\USR_ACCESSE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\URAM288_BASE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\URAM288.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\TX_BITSLICE_TRI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\TX_BITSLICE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SYSMONE4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SYSMONE1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\STARTUPE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\STARTUPE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SRLC32E.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SRLC16E.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SRL16E.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SIM_CONFIGE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SIM_CONFIGE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RX_BITSLICE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RXTX_BITSLICE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RIU_OR.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMS64E1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMS64E.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMS32.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMD64E.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMD32.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMB36E2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMB36E1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMB18E2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMB18E1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64X8SW.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64X1S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64X1D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64M8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64M.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM512X1S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM32X1S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM32X1D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM32M16.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM32M.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM256X1S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM256X1D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM128X1S.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM128X1D.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PULLUP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PULLDOWN.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PS8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PS7.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE4_BASE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE4_ADV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE3_BASE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE3_ADV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE2_BASE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE2_ADV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHY_CONTROL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_REF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_OUT_PHY.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_OUT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_IN_PHY.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_IN.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE_3_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE_3_0.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE_2_1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE4CE4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE40E4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OUT_FIFO.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OSERDESE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OSERDESE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OSERDESE1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OSERDES.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OR2L.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODELAYE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODELAYE2_FINEDELAY.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODELAYE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODDRE1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODDR.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFT_DCIEN.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFTDS_DCIEN.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFTDS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_GTE4_ADV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_GTE4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_GTE3_ADV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_GTE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_DPHY.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MUXF9.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MUXF8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MUXF7.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MUXCY.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME4_BASE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME4_ADV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME3_BASE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME3_ADV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME2_BASE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME2_ADV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MASTER_JTAG.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT6_2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT6.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LDPE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LDCE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\KEEPER.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\JTAG_SIME2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDES_NODELAY.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDESE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDESE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDESE1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDES.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUF_INTERMDISABLE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUF_DCIEN.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUF_ANALOG.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_DIFF_OUT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_DCIEN.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDSE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IN_FIFO.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\INV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\INBUF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ILKNE4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ILKN.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDELAYE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDELAYE2_FINEDELAY.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDELAYE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDELAYCTRL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDDR_2CLK.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDDRE1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDDR.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ICAPE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ICAPE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUF_INTERMDISABLE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUF_IBUFDISABLE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUF_ANALOG.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_INTERMDISABLE_INT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_INTERMDISABLE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_IBUFDISABLE_INT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_IBUFDISABLE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_GTE4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_GTE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_GTE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_DPHY.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_DIFF_OUT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDSE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFCTRL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HPIO_VREF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_TWO_STACK_INTF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_SNGLBLI_INTF_AXI.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_SNGLBLI_INTF_APB.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_REF_CLK.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_ONE_STACK_INTF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HARD_SYNC.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTYE4_COMMON.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTYE4_CHANNEL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTYE3_COMMON.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTYE3_CHANNEL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTXE2_COMMON.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTXE2_CHANNEL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTPE2_COMMON.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTPE2_CHANNEL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE4_COMMON.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE4_CHANNEL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE3_COMMON.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE3_CHANNEL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE2_COMMON.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE2_CHANNEL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GND.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FRAME_ECCE4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FRAME_ECCE3.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FRAME_ECCE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FIFO36E2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FIFO36E1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FIFO18E2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FIFO18E1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FDSE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FDRE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FDPE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FDCE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\EFUSE_USR.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_PREADD_DATA.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_PREADD.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_OUTPUT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_M_DATA.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_MULTIPLIER.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_C_DATA.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_A_B_DATA.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_ALU.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP48E2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP48E1.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DPHY_DIFFINBUF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DNA_PORTE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DNA_PORT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DIFFINBUF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DCM_SP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DCM_ADV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DCIRESET.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CMACE4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CMAC.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CFGLUT5.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CARRY8.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CARRY4.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CAPTUREE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFR.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFMRCE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFMR.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFIO.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFHCE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFH.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFG_PS.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFG_GT_SYNC.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFG_GT.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFGP.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFGCTRL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFGCE_DIV.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFGCE.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFG.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFCE_ROW.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFCE_LEAF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BSCANE2.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BITSLICE_CONTROL.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BIBUF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\AUTOBUF.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\AND2B1L.v|
Z8 !s90 -source|-novopt|-64|-work|unisims_ver|-f|D:\bao\FPGA\modelsim\xin\Vivado_lib/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.cmf|
!i113 1
Z9 o-source -work unisims_ver -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@a@n@d2
vAND2B1
R1
!i10b 1
!s100 @gENhYLRSb<ZURPOHg6Qd0
I3=V7Rioe3i<=?h^m1na?N3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND2B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND2B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d2@b1
vAND2B1L
Z10 !s110 1545551607
!i10b 1
!s100 zk7c@hn]1MD=8<?g80jD@3
IOWk9>B:0cB?ZcnXTRnX9g2
R2
R0
Z11 w1513215261
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\AND2B1L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\AND2B1L.v
Z12 L0 28
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d2@b1@l
vAND2B2
R1
!i10b 1
!s100 m[m:^fPOO[lT:[z<D5XCJ1
I1U=H653Ic6<DELJe1]AT]2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND2B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND2B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d2@b2
vAND3
R1
!i10b 1
!s100 VJO[=3WP]4jJ`am[6fF^c1
I[O8]0cITZc]9FM@Lh2=8L3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d3
vAND3B1
R1
!i10b 1
!s100 =]jzThj3Ed^W8Q1[e@7cg2
ITS5G<nV7^f1IFDN61c=U[3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND3B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND3B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d3@b1
vAND3B2
R1
!i10b 1
!s100 1Y4`VD1j@dTL8leT`d6dE2
IEBRQkY3Rz=VIiLAIYgDP03
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND3B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND3B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d3@b2
vAND3B3
R1
!i10b 1
!s100 f50::8>`kd^[lN;dbLLHL3
I0]6Pak_dJDH4hfISb[_jT1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND3B3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND3B3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d3@b3
vAND4
R1
!i10b 1
!s100 =QL8<0iGTU=D7`n[Tm9eP2
IC>;2^S;nSS5eGnh^a;fNh0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d4
vAND4B1
R1
!i10b 1
!s100 ]L:ceYN1:d:RJkP_V9K0B2
IF4l?3^iHV>[61^?3BEe8l1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d4@b1
vAND4B2
R1
!i10b 1
!s100 AZR_YLfhBgecNP_8`Zlz[2
ISf48D1K7cnUcaHlA`2BC10
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d4@b2
vAND4B3
R1
!i10b 1
!s100 lD_QM=?8B_jIZS@i3mPP42
Ia6Q;44O<HKh0Iah8n0B^O3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4B3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4B3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d4@b3
vAND4B4
R1
!i10b 1
!s100 LSj;@8?K2dCzdWFj:ab_03
IA_n>TQ2[h9DZSLC[@c6cK1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4B4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND4B4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d4@b4
vAND5
R1
!i10b 1
!s100 55QFB_F2M6Ce]odoA99da2
I?<l>TzKFX6@mna2aIV<m81
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d5
vAND5B1
R1
!i10b 1
!s100 gQ4BXQ5MJc]zF2KVJVBEB2
I9;UET@4=lG88Q[EB39nXm3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d5@b1
vAND5B2
R1
!i10b 1
!s100 i57J>1BjkcnU<O=fKZDak3
I]`^WI0SDKQ_5fY:So7HCU1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d5@b2
vAND5B3
R1
!i10b 1
!s100 0WzE>]ZOA2XeOlSK@ShNM3
IYWkFH=;Gm28VSz;:IN_d_1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d5@b3
vAND5B4
R1
!i10b 1
!s100 9Sc73[Jf_El8C<^2^_ga61
IcWlg820QihF7bngC0dHHg0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d5@b4
vAND5B5
R1
!i10b 1
!s100 iPD_T:Szze@H[iPN3NHKk1
I_>UAADGN;FPQ?ok=PkcI:2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\AND5B5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@n@d5@b5
vAUTOBUF
R10
!i10b 1
!s100 MAb4Uz1<hO7<iUc=_a@cR0
I@lHL6nilT_JiM6K2VnIc40
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\AUTOBUF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\AUTOBUF.v
Z13 L0 25
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@a@u@t@o@b@u@f
vBIBUF
R10
!i10b 1
!s100 =BNa=TXGWakP68URzG`SH2
IHenFK@FUIgJMZga^8;mR`2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BIBUF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BIBUF.v
Z14 L0 22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@i@b@u@f
vBITSLICE_CONTROL
R10
!i10b 1
!s100 :m6FhlNR;HCK?HYm<_>gX3
IP@5RhRn5f:57cET3G__6U0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BITSLICE_CONTROL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BITSLICE_CONTROL.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@i@t@s@l@i@c@e_@c@o@n@t@r@o@l
vBSCAN_SPARTAN3
R1
!i10b 1
!s100 Z2Un_mQh6MXlmbB7J?OFB3
IdO_zQYameGADAGJbTXSl90
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_SPARTAN3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_SPARTAN3.v
Z15 L0 21
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@s@c@a@n_@s@p@a@r@t@a@n3
vBSCAN_SPARTAN3A
Z16 !s110 1545551616
!i10b 1
!s100 A[ZKlXM6YAojH[AEh4z`[2
I_S=Kz?=^A:6jbbmd^A:=P1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_SPARTAN3A.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_SPARTAN3A.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@s@c@a@n_@s@p@a@r@t@a@n3@a
vBSCAN_SPARTAN6
R16
!i10b 1
!s100 Xh^g1[IH0h?`0^mg`LhaX0
Ih1FF=Q358<bP3Ae;<QJdY2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_SPARTAN6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_SPARTAN6.v
Z17 L0 20
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@s@c@a@n_@s@p@a@r@t@a@n6
vBSCAN_VIRTEX4
R16
!i10b 1
!s100 a^114j?[AK[R_G;eP1R@L2
I?2:CYj76B?6GUgb;R]X0S2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_VIRTEX4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_VIRTEX4.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@s@c@a@n_@v@i@r@t@e@x4
vBSCAN_VIRTEX5
R16
!i10b 1
!s100 <KMFblECQ<]h[8>7EfkJi1
Ie=UTO:eI5JWdocg1VN`1O0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_VIRTEX5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_VIRTEX5.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@s@c@a@n_@v@i@r@t@e@x5
vBSCAN_VIRTEX6
R16
!i10b 1
!s100 ZV4LSSUe3>^[;3C3heD@e3
I3P>nf@GUoVV1?1]a7mzmP3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_VIRTEX6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BSCAN_VIRTEX6.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@s@c@a@n_@v@i@r@t@e@x6
vBSCANE2
R10
!i10b 1
!s100 OUd7JnMCKBT<098m:Eb=X3
I2=H07I20Ii]D=5`iAKjLZ2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BSCANE2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BSCANE2.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@s@c@a@n@e2
vbscntrl_iserdese1_vlog
Z18 !s110 1545551610
!i10b 1
!s100 GZH6ai5K]X?1b^oIg9MUO2
IEEC^I=cn<1[9LWUiT]Xkz0
R2
R0
Z19 w1513215262
Z20 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDESE1.v
Z21 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDESE1.v
L0 1246
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vBUF
R10
!i10b 1
!s100 S6MlnGZ9i>`871e4INm7a3
IfjI1E`XfJHWAAMjC]f?dH0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUF.v
Z22 L0 26
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f
vBUFCE_LEAF
R10
!i10b 1
!s100 4d[RWA2zi2>7`WbhMVP1@0
InNQcS0G;bXK_j1=V1;^H23
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFCE_LEAF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFCE_LEAF.v
Z23 L0 27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@c@e_@l@e@a@f
vBUFCE_ROW
R10
!i10b 1
!s100 h@Qd<Q;FL>aMLz>nIRck_1
I>FS=YD8c1M:i0M[^ic[=S3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFCE_ROW.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFCE_ROW.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@c@e_@r@o@w
vBUFG
R10
!i10b 1
!s100 A7naB7D0W86T61[H2_AU63
Ij5Wkh?2RGO3S0QK_>I@WL3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFG.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFG.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g
vBUFG_GT
R10
!i10b 1
!s100 4`_XAYaBjj?f867X7l8dM2
I6o@4QeQ=bO@VZ^5AIUQ3a2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFG_GT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFG_GT.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g_@g@t
vBUFG_GT_SYNC
R10
!i10b 1
!s100 KBAgg2ShUfOc9Ta9Q12`Y1
I;62;dNIKA4AN<HO_f>@mI1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFG_GT_SYNC.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFG_GT_SYNC.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g_@g@t_@s@y@n@c
vBUFG_PS
R10
!i10b 1
!s100 :8g57GX`LLIMdTH_a93Gf2
IdPKMccFW<^Ig=d:oX64@P0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFG_PS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFG_PS.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g_@p@s
vBUFGCE
R10
!i10b 1
!s100 Wai^hDoR]]>[Ugfi^VWFd3
IoA4?T15EJ90EVdSD]n2h10
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFGCE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFGCE.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g@c@e
vBUFGCE_1
R16
!i10b 1
!s100 V^D`S_;PUcbZQH>VjAa>Y2
Ib_iQP>aSbiK70F83`lPMG3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGCE_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGCE_1.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g@c@e_1
vBUFGCE_DIV
R10
!i10b 1
!s100 cZYDY`L36MzSga>h400MI1
IeSiDV@zL0K@6QPIF9?O2[0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFGCE_DIV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFGCE_DIV.v
Z24 L0 29
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g@c@e_@d@i@v
vBUFGCTRL
R10
!i10b 1
!s100 N?zl>NJP9N5I09TG?`BGN3
IK[EG]L=AKbK2CA4zETORL3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFGCTRL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFGCTRL.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g@c@t@r@l
vBUFGMUX
R16
!i10b 1
!s100 0U^lQVj;Aa=[K>k88^0J@3
I1D7h5j^k`XaXBBCzoXf1o0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGMUX.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGMUX.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g@m@u@x
vBUFGMUX_1
R16
!i10b 1
!s100 4QjFPMLVDWfceV4NWU3VT3
Ig8`:[m?X:`NV__RJJLljJ0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGMUX_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGMUX_1.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g@m@u@x_1
vBUFGMUX_CTRL
R16
!i10b 1
!s100 0G??;2Oih9H>Ob2LzecSO1
ILhAN3o?Agk2>GMCoeI[hk3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGMUX_CTRL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGMUX_CTRL.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g@m@u@x_@c@t@r@l
vBUFGMUX_VIRTEX4
R16
!i10b 1
!s100 zUR5k]ZY@McDY]adi;CiC2
IQRCG_5ajfLXMFA8mOH8cV1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGMUX_VIRTEX4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFGMUX_VIRTEX4.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g@m@u@x_@v@i@r@t@e@x4
vBUFGP
R10
!i10b 1
!s100 M]6;FM21F_OgOelTG65VB2
I5?`[4h^eDWWXR>PYPBEXB3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFGP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFGP.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@g@p
vBUFH
R10
!i10b 1
!s100 Rdf`Te;WHB3=Pm7IX4>MJ3
Ieg5M578M>7oZBVXW]aZ]72
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFH.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFH.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@h
vBUFHCE
R10
!i10b 1
!s100 QOEGfPh5hkHE?7K0kf_bC0
I9930O13:Me:85YEIT:>ce3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFHCE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFHCE.v
Z25 L0 31
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@h@c@e
vBUFIO
Z26 !s110 1545551608
!i10b 1
!s100 6FoBic_6SN8>]^RAOIo;Z3
I@zMU:Em:SRiC:b_?[oBU`1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFIO.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFIO.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@i@o
vBUFIO2
R16
!i10b 1
!s100 OTi_L8JQm0UOV9clTAgE13
IzjiY^4KLIL^U8BBSD=HSR1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFIO2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\BUFIO2.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@i@o2
vBUFMR
R26
!i10b 1
!s100 20;6C4V>ZRMd@FY@[;7NC2
ITAA^bD_i9j?CWm^LRY?CI1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFMR.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFMR.v
Z27 L0 24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@m@r
vBUFMRCE
R26
!i10b 1
!s100 Y;PQJd]_aEeFPm8b3[nB>2
If]_GcZYOdEgibk01kdzjM3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFMRCE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFMRCE.v
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@m@r@c@e
vBUFR
R26
!i10b 1
!s100 z9bVTjQ:dbUPa0?EAHEIN3
I2Di>7nGZeC3MH]Z=BV1k51
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFR.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\BUFR.v
L0 40
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@b@u@f@r
vCAPTURE_SPARTAN3
R16
!i10b 1
!s100 @m7nSU]mAn89b:2Ek3kS]3
Ib:F]lAe0?4n_fQc6ahRXi0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_SPARTAN3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_SPARTAN3.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3
vCAPTURE_SPARTAN3A
R16
!i10b 1
!s100 l_Vfo4__91KDOKEOSa7F83
IPI`PWG>2447PcDZZH<:CK3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_SPARTAN3A.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_SPARTAN3A.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3@a
vCAPTURE_VIRTEX4
R16
!i10b 1
!s100 NG`=6fC]:l`4N@VY5?d`h1
IA]I6g5zgM825Rj]4Cd77P2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_VIRTEX4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_VIRTEX4.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@c@a@p@t@u@r@e_@v@i@r@t@e@x4
vCAPTURE_VIRTEX5
R16
!i10b 1
!s100 E<2fYL_`GDbo]30ZF:AQ?2
IXBN3eO98_LiblkOS_`O9N3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_VIRTEX5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_VIRTEX5.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@c@a@p@t@u@r@e_@v@i@r@t@e@x5
vCAPTURE_VIRTEX6
R16
!i10b 1
!s100 @MU0=;6FE`nEn8<go@eE82
Ih@ELnaGh[;@;28C1VNJc03
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_VIRTEX6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\CAPTURE_VIRTEX6.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@c@a@p@t@u@r@e_@v@i@r@t@e@x6
vCAPTUREE2
R26
!i10b 1
!s100 aiaz;hZMG18GS42ieaFCg2
IzRJH7Z^<]ESM@C[MjSej>0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CAPTUREE2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CAPTUREE2.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@c@a@p@t@u@r@e@e2
vCARRY4
R26
!i10b 1
!s100 fdFfCj]?MaFLeSUb6YdY^3
I50`J[fI`F12DA^P2EVAm71
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CARRY4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CARRY4.v
Z28 L0 32
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@c@a@r@r@y4
vCARRY8
R26
!i10b 1
!s100 :b@MY4c4_ooP5NiWlWKKS3
IlVifZ0FK7m5?2k<0jQjMm3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CARRY8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CARRY8.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@c@a@r@r@y8
vCFGLUT5
R26
!i10b 1
!s100 ;18_S=7JYDadcTfGVh4;X1
INeR]Th2[8mEj`H0<H@SCl3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CFGLUT5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CFGLUT5.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@c@f@g@l@u@t5
vCMAC
R26
!i10b 1
!s100 ULVS3_Sb5>gJ[>I:10>>K1
IjWmC[:]Nc[YTX>;FY2fP`3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CMAC.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CMAC.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@c@m@a@c
vCMACE4
R26
!i10b 1
!s100 M03>;e>=9RW<ee4DGIWzY2
I;Hh1JRl18R5cOI<=L:9iH2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CMACE4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\CMACE4.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@c@m@a@c@e4
vDCIRESET
R26
!i10b 1
!s100 jaW9hQ9CbM9@;UVEMU[3J1
IaI70oY[e<Qf4Ha?58eDiD1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DCIRESET.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DCIRESET.v
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@c@i@r@e@s@e@t
vDCM
R16
!i10b 1
!s100 RLj3JhzP`gB7UIN`L:n[l0
IEb>@^S=iQ0;kbD6Z]Pdf00
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DCM.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DCM.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@c@m
vDCM_ADV
R26
!i10b 1
!s100 GhfJhG0I@lEEzE@HVab0d2
IQZT^BJ9z7keaDJNh3k=mO1
R2
R0
R11
Z29 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DCM_ADV.v
Z30 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DCM_ADV.v
L0 75
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@c@m_@a@d@v
vdcm_adv_clock_divide_by_2
R26
!i10b 1
!s100 A@412Am>kYDRVcHGRc:1h2
In@6mYAeJ7D:6_EEjFka@P3
R2
R0
R11
R29
R30
L0 1690
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vdcm_adv_clock_lost
R26
!i10b 1
!s100 m_bYa0[DS>n;8MefOIWg@2
IRQ?o7ZBPe3cG@L`_<^@?k1
R2
R0
R11
R29
R30
L0 1754
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vdcm_adv_maximum_period_check
R26
!i10b 1
!s100 :Z^E]Jz<ba5U5KST:2NDH0
IKT5P6O7kYSJb]=OTi8WYJ2
R2
R0
R11
R29
R30
L0 1730
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vDCM_BASE
R16
!i10b 1
!s100 69mahE5Tnk>IIfkzE6mii0
IX:3E4;IoX@OUS1`ZbKX5=0
R2
R0
Z31 w1513215260
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DCM_BASE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DCM_BASE.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@c@m_@b@a@s@e
vDCM_PS
R16
!i10b 1
!s100 JiDkYi_^dnjaCezFSLkdB0
ISE;5HZ_2GYVk[^WY0R8:Q1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DCM_PS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DCM_PS.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@c@m_@p@s
vDCM_SP
R26
!i10b 1
!s100 >N@i5]WkM7B8b?aODNYoi2
I@c=Y9Z15<TEQOI5gPEUz>2
R2
R0
R11
Z32 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DCM_SP.v
Z33 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DCM_SP.v
L0 47
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@c@m_@s@p
vdcm_sp_clock_divide_by_2
R26
!i10b 1
!s100 b>a8;3>PY92DR453?Pd0f2
I;7;Smehbfjn22m1N2eMf[0
R2
R0
R11
R32
R33
L0 1149
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vdcm_sp_clock_lost
R26
!i10b 1
!s100 PYBa:M]@n`DD01Rg?mMk22
IFZCU3CZ8kYFEk4E1ULA=G1
R2
R0
R11
R32
R33
L0 1214
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vdcm_sp_maximum_period_check
R26
!i10b 1
!s100 ehS<zIcjc9z5E2MiQTFAc3
ImFX4mo[GIM2`eb]aEl8;22
R2
R0
R11
R32
R33
L0 1189
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vDIFFINBUF
R26
!i10b 1
!s100 TmJ>@ZAiJb<i?C<Ee13eh1
I=j>ah3Ocl:dHmU[W<gAfX3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DIFFINBUF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DIFFINBUF.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@i@f@f@i@n@b@u@f
vDNA_PORT
R26
!i10b 1
!s100 @?OK6E3TT6`T@WIGU@6aD1
IC_dTYH5R]hRdcKZOlNEGK1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DNA_PORT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DNA_PORT.v
R25
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@n@a_@p@o@r@t
vDNA_PORTE2
R26
!i10b 1
!s100 jLE9DFWjIF_a3Q8DR[`gK3
IfbUESNWdbRC9E4^E>UceY3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DNA_PORTE2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DNA_PORTE2.v
Z34 L0 30
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@n@a_@p@o@r@t@e2
vdout_oserdese1_vlog
Z35 !s110 1545551612
!i10b 1
!s100 M<L5L8Y?iBcfIh_GVDbRb2
I@<`d`niR79m=7L@=YET>z1
R2
R0
R19
Z36 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OSERDESE1.v
Z37 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OSERDESE1.v
L0 2628
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vDPHY_DIFFINBUF
R26
!i10b 1
!s100 cPQac>c?YinRU;ECgN6OP2
IUPYF4_^59C`=UB`X7`7Jg1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DPHY_DIFFINBUF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DPHY_DIFFINBUF.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@p@h@y_@d@i@f@f@i@n@b@u@f
vDSP48
R16
!i10b 1
!s100 4>9U87Z6P`0e3k3@nGHC=3
IoLL?o28FooX6MD_aaf1451
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DSP48.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DSP48.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p48
vDSP48A
R16
!i10b 1
!s100 9002E97OOikZC805Wdlok0
IX@VQbWccgiZ96b34d[j=61
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DSP48A.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DSP48A.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p48@a
vDSP48A1
R16
!i10b 1
!s100 5jhhh9`f6j7b1F74KTzD[3
IQT@7lmnJPzFK;gD=`X2^b0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DSP48A1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DSP48A1.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p48@a1
vDSP48E
R16
!i10b 1
!s100 ie[fa=<B4h7GYF?4P;A^00
IoT1MX2Wnb8fJlUX_4egiX1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DSP48E.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\DSP48E.v
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p48@e
vDSP48E1
R26
!i10b 1
!s100 ilX@10JVaYUI3YGo5DzDH3
IMXhE?@9[<oV3n7@N@8J091
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP48E1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP48E1.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p48@e1
vDSP48E2
R26
!i10b 1
!s100 g<0MaDFNPb[NE^KjPF9cL3
I5=@:EnXf5ioL1kGHNnRL91
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP48E2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP48E2.v
L0 42
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p48@e2
vDSP_A_B_DATA
R26
!i10b 1
!s100 KZz8IBbPYaV3gYR5=7GhJ3
IWag09YUA^joic;G3K^Nil0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_A_B_DATA.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_A_B_DATA.v
R28
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p_@a_@b_@d@a@t@a
vDSP_ALU
R26
!i10b 1
!s100 <zA^hkf1XlfNg9aMjhT6^3
IoP=VnZgXzlh=n@42MAzI`2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_ALU.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_ALU.v
R28
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p_@a@l@u
vDSP_C_DATA
R26
!i10b 1
!s100 0b>S@1Fj^E=nj[5j@PfY>3
I0akOXIVXG6:N3LLH=L;Hk0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_C_DATA.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_C_DATA.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p_@c_@d@a@t@a
vDSP_M_DATA
R26
!i10b 1
!s100 eHERj[f4aLJ5>Abga0CWj1
IOi9GGb=dh4^Nb_;z::_[z2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_M_DATA.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_M_DATA.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p_@m_@d@a@t@a
vDSP_MULTIPLIER
R26
!i10b 1
!s100 f>V_ZF^AjhfMF22bVT3mX1
IKBeL>_?35N92ZVF?JBHC41
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_MULTIPLIER.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_MULTIPLIER.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p_@m@u@l@t@i@p@l@i@e@r
vDSP_OUTPUT
R26
!i10b 1
!s100 X2CHd=cC09ocLVdP@R4jK1
IMWJ?[AnKb;=if3FcC;GEQ1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_OUTPUT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_OUTPUT.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p_@o@u@t@p@u@t
vDSP_PREADD
R26
!i10b 1
!s100 lljNm>b^a40eRNE2a>R=G1
ImcJ3hi0]aFbc@JjkF<6ID0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_PREADD.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_PREADD.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p_@p@r@e@a@d@d
vDSP_PREADD_DATA
R26
!i10b 1
!s100 SX4mO0`i:X;zDTzEUdaF20
IFPMU5Q5A>RHAhBQK:ienX3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_PREADD_DATA.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\DSP_PREADD_DATA.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@d@s@p_@p@r@e@a@d@d_@d@a@t@a
vEFUSE_USR
R26
!i10b 1
!s100 ]3IEnJDNmme3h1Y1;_:1m2
IEbO1<N33FAHdieP`mzjF00
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\EFUSE_USR.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\EFUSE_USR.v
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@e@f@u@s@e_@u@s@r
vFD
R16
!i10b 1
!s100 9N?mP=KfM`Y;_j7Pc3VaP1
IE[m^BL9P0`6j<DI1[@Ih73
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FD.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FD.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d
vFD_1
R16
!i10b 1
!s100 QbXZ7B=k@AhMI7P:a3kea0
IDQ`No<IY0zQ=C7^Y5W<V=1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FD_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FD_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d_1
vFDC
R16
!i10b 1
!s100 72[[<0Lo57nAT<PQha_U>1
IOQDjhnQ^YhQ;KBUEL1_6X1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDC.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDC.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@c
vFDC_1
R16
!i10b 1
!s100 f;b:lk@mk>KXCFTbVg4Of1
IM<C]H`1:S9m0G_[D0bN==1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDC_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDC_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@c_1
vFDCE
R26
!i10b 1
!s100 `Em[SBdc3O=DMN@LXa<V[2
Iga71:UE=3UOb]^1_AC<m03
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FDCE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FDCE.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@c@e
vFDCE_1
R16
!i10b 1
!s100 :Pl4GVK2SW4jCCIZ_9WV61
IGDX@0lkUo3^k:z;>j0_LA2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCE_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCE_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@c@e_1
vFDCP
R16
!i10b 1
!s100 SFOZHOZghO`F_lVINEaUW1
I5GkQ^05FjKEjQBP_PYm830
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCP.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@c@p
vFDCP_1
R16
!i10b 1
!s100 Y871^cg=JGNWEA;X36_kE2
Ig8=g5z^1=:88>DB0H6I8g3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCP_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCP_1.v
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@c@p_1
vFDCPE
R16
!i10b 1
!s100 CRSOSJA?0C5XS:AmJZkNA2
Il?HBYdTgekfcKD9M^R]Fm1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCPE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCPE.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@c@p@e
vFDCPE_1
R16
!i10b 1
!s100 ioAO@oNODdXQ^14bUUeZY1
IMhm]P7I^FJR[S_2?5X=Y:3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCPE_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDCPE_1.v
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@c@p@e_1
vFDE
R16
!i10b 1
!s100 W6:4ZS799VL6kDjB<PZBi3
IVhXOfHF_V2ED>Hg>`0C^92
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDE.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@e
vFDE_1
R16
!i10b 1
!s100 m<FIKW]aaCfz;jXh<zYb32
IE2`f3BeKHd]<DJlJWD8Mk0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDE_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDE_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@e_1
vFDP
R16
!i10b 1
!s100 fP<o^gT8?PCGG4BZi9U@<0
IRgXE7?`A2D75WWjS[XTGI3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDP.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@p
vFDP_1
R16
!i10b 1
!s100 7X@VbhQUc@XZ[OiHU;aD91
IDAXCE]6?M:0W]Cb^HUWL80
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDP_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDP_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@p_1
vFDPE
R26
!i10b 1
!s100 _gj4YMiKPV2MY0@<3zQVQ3
Ig=>3c1zgNJnW6DEGBa59_0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FDPE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FDPE.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@p@e
vFDPE_1
R16
!i10b 1
!s100 gU_Nj7E1U?`Cf0I634EfX0
Idk>5<T:5TT[4:9iH_WRMT2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDPE_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDPE_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@p@e_1
vFDR
R16
!i10b 1
!s100 6GN>KG^49K0AYTOF35hhh0
Ijd;5>LJA^izTjPNI^d;Kg0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDR.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDR.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@r
vFDR_1
R16
!i10b 1
!s100 hV<8V6LcC>`g@?BQ;e>Rd2
IaWJXX[LjdeNbf0H=NkzW23
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDR_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDR_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@r_1
vFDRE
R26
!i10b 1
!s100 kF[23AZSBjZ@ICf;7E]>J2
I4G4XjozGW;92JS03DV[LQ1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FDRE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FDRE.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@r@e
vFDRE_1
R16
!i10b 1
!s100 B1T6m1@Id=OYP3R`^]mn^0
I6869:_;jCJdUdg>ch:45K0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRE_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRE_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@r@e_1
vFDRS
R16
!i10b 1
!s100 zzm<H=g3N?^[j;]H?<h3j1
IQI0;GXD=>@;5]0e4JYT1D3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRS.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@r@s
vFDRS_1
R16
!i10b 1
!s100 RWjRQ2[BfLn2@oB1oAEc^2
I81b_Fc2fQMc;>[?Pkk=oa3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRS_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRS_1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@r@s_1
vFDRSE
R16
!i10b 1
!s100 A]YSNd3X9LQAgZ4Zod`f33
InnIjWQMDBeYB1XEM8<ghe3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRSE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRSE.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@r@s@e
vFDRSE_1
R16
!i10b 1
!s100 QZllAB_2?DGSYcAY`6k@P2
IWR1a3o83GcziOD^h2iOjm2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRSE_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDRSE_1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@r@s@e_1
vFDS
R16
!i10b 1
!s100 PToE:KDHdDMA@<k6W6TfC3
IC6l5k[AJ5^`gfV=^8>J=<1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDS.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@s
vFDS_1
R16
!i10b 1
!s100 8z@Ee_97Xj5@ehD5WOlcO3
IP9Ef^_HHC:Wge[@g4?Ql?3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDS_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDS_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@s_1
vFDSE
R26
!i10b 1
!s100 >00R;W9_G>olkfdDlEoDo0
ISYcOZdJ0TAYgjDkoRAI4n3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FDSE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FDSE.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@s@e
vFDSE_1
R16
!i10b 1
!s100 NJh_a=D=3SY>Xk:KZ9>?52
I@[@C:AH03]0c>8QegQAOT1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDSE_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FDSE_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@d@s@e_1
vFE
R26
!i10b 1
!s100 Q8]>LRCPA[Xd:mcIkVDWh1
I1CCKWYABJ8<:;S5QQ6^OF0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FE.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@e
vFF18_INTERNAL_VLOG
R26
!i10b 1
!s100 Gen:Naca3W7Rod_l`;^]33
IU5^PO@_Vc:=9GmB_YkZVN1
R2
R0
R11
Z38 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FIFO18E1.v
Z39 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FIFO18E1.v
L0 440
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@f18_@i@n@t@e@r@n@a@l_@v@l@o@g
vFF36_INTERNAL_VLOG
R26
!i10b 1
!s100 >T:<80H6EdlTkSCMo[MgT1
I^OlLjK;k@UX?iWX41_B`b3
R2
R0
R11
Z40 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FIFO36E1.v
Z41 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FIFO36E1.v
L0 470
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@f36_@i@n@t@e@r@n@a@l_@v@l@o@g
vFIFO16
R16
!i10b 1
!s100 L5>9_2D9bTUKT6G5XX2ec3
IVhN_RR52_K>zbD8>DBZOO3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO16.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@i@f@o16
vFIFO18
R16
!i10b 1
!s100 4<Pm9aI]8jaAo8a@XBo]=0
I<;z=jc2?e<bbfV@c;`Rfl0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO18.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@i@f@o18
vFIFO18_36
R16
!i10b 1
!s100 Z8Pk5Gnc2l2;^:0mY?[IR0
IFMY>[oUZP3g5Ea]I3N2cM1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO18_36.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO18_36.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@i@f@o18_36
vFIFO18E1
R26
!i10b 1
!s100 5I:o;O76Jg6FQcBTQ@m]<2
I@T:g2_OhUz_A>YK]g_R0@2
R2
R0
R11
R38
R39
L0 61
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@i@f@o18@e1
vFIFO18E2
R26
!i10b 1
!s100 YXP;42b]iOO5Dm^;aUmVd1
Il^cMU06W5E>>OnlgmWXh=3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FIFO18E2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FIFO18E2.v
Z42 L0 34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@i@f@o18@e2
vFIFO36
R16
!i10b 1
!s100 gSP<OAbTmLRSG;cV:PV`;0
IF_2W3;=O>]<ea@K_C;:OD1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO36.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO36.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@i@f@o36
vFIFO36_72
R16
!i10b 1
!s100 `N6m;5H`Vb4eOA``GXKFS0
IJejH@flhE5RYl9CdGELoB2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO36_72.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FIFO36_72.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@i@f@o36_72
vFIFO36E1
R26
!i10b 1
!s100 ToUgIR8CMgVnTKA_5LVkE1
IRM6df9nT]9RUnz:W8mFcX0
R2
R0
R11
R40
R41
Z43 L0 68
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@i@f@o36@e1
vFIFO36E2
R26
!i10b 1
!s100 jO@Wz@e6nj^4ARCHf0F>63
I4j[ln]Z3CTN6kI[na=]4F3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FIFO36E2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FIFO36E2.v
R42
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@i@f@o36@e2
vfifo_addr_oserdese1_vlog
R35
!i10b 1
!s100 466Ambc5k7cL`X13V05zb1
IX>nC[6TPXZWLb]W2T]@Wn1
R2
R0
R19
R36
R37
L0 2053
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vfifo_reset_oserdese1_vlog
R35
!i10b 1
!s100 ]gW]Ah;b>56oTQ[<C7C]T3
IFkadVV2gjKMkA^V2A]4hH2
R2
R0
R19
R36
R37
L0 1848
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vfifo_tdpipe_oserdese1_vlog
R35
!i10b 1
!s100 iC16HnHaT9Z^8:^aNo?`Y0
IHOzGSJe6?JQJa:EV>ngG=2
R2
R0
R19
R36
R37
L0 1647
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vFRAME_ECC_VIRTEX6
R16
!i10b 1
!s100 XYm9<=Zi]oP@5Pj?_A7Cj0
IZo_`@QhOB[fFQdg0[;afn1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FRAME_ECC_VIRTEX6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\FRAME_ECC_VIRTEX6.v
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x6
vFRAME_ECCE2
R26
!i10b 1
!s100 JoC0UJUSUkWef1L<fiQJ03
Io<6n]j1RJ?>S7H27gB2Uh0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FRAME_ECCE2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FRAME_ECCE2.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@r@a@m@e_@e@c@c@e2
vFRAME_ECCE3
R26
!i10b 1
!s100 Dig5FbXGIgCbeY7a?UWiU3
IO45dmMPKDcMN7bNe72EL[0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FRAME_ECCE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FRAME_ECCE3.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@r@a@m@e_@e@c@c@e3
vFRAME_ECCE4
R26
!i10b 1
!s100 PAIL1omQ?LZWz3N9@]OdW2
Ion54Pde6Vja=d>5YOX=RO1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FRAME_ECCE4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\FRAME_ECCE4.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@f@r@a@m@e_@e@c@c@e4
vGND
R26
!i10b 1
!s100 GjlY2l]bDfBoI=H?]4a9>1
IVjWPoR<oBl6o=UZ@Yfimn1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GND.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GND.v
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@n@d
vGTHE2_CHANNEL
R26
!i10b 1
!s100 TA_:k[Ak@Xo>_3mZPBbnz0
I[mehH;d]V6oQn0:<GZFB83
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE2_CHANNEL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE2_CHANNEL.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@h@e2_@c@h@a@n@n@e@l
vGTHE2_COMMON
Z44 !s110 1545551609
!i10b 1
!s100 2<O`g1l1Rgf3UN8V7ZoH:1
Ilgo>c`A>dg;0G4]=8>Y[C1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE2_COMMON.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE2_COMMON.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@h@e2_@c@o@m@m@o@n
vGTHE3_CHANNEL
R44
!i10b 1
!s100 VX<oJU^j^::f;c]IJ3^DL1
I0KJk0lGFC;K33fEi4<oe`3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE3_CHANNEL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE3_CHANNEL.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@h@e3_@c@h@a@n@n@e@l
vGTHE3_COMMON
R44
!i10b 1
!s100 8?0GE<]E2:117XklN<mB_2
IZ8gP>WVP9fK_F7Ic[D]Mn1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE3_COMMON.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE3_COMMON.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@h@e3_@c@o@m@m@o@n
vGTHE4_CHANNEL
R44
!i10b 1
!s100 1IN[>9b2l85iJ`N6ML<_B0
IIa>06Vzn6T_gjQBbVWS=G3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE4_CHANNEL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE4_CHANNEL.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@h@e4_@c@h@a@n@n@e@l
vGTHE4_COMMON
R44
!i10b 1
!s100 QK^TbU_l;_i2S;Vc7dEZS2
IcYIhS;8lZ?8chZGIH_i?C3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE4_COMMON.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTHE4_COMMON.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@h@e4_@c@o@m@m@o@n
vGTPA1_DUAL
R16
!i10b 1
!s100 3WcUnXbbT>Q`ee1X5XlM21
IoYa^m<YYSGTeSc:X_WU4[3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\GTPA1_DUAL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\GTPA1_DUAL.v
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@p@a1_@d@u@a@l
vGTPE2_CHANNEL
R44
!i10b 1
!s100 >1fST:[PTU0GmYmFK2U6D2
IWKCN2GAY5oLBP_MNL<5Yg3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTPE2_CHANNEL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTPE2_CHANNEL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@p@e2_@c@h@a@n@n@e@l
vGTPE2_COMMON
R44
!i10b 1
!s100 dl[59>323TVeY>:[bYGeh0
ISPHd6f]gMM1[3dc^`;[hD0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTPE2_COMMON.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTPE2_COMMON.v
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@p@e2_@c@o@m@m@o@n
vGTXE1
R16
!i10b 1
!s100 oTkb`A3ODQ04^dKATX2M02
IIL=JhkelVPPW2S1K:^94X0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\GTXE1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\GTXE1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@x@e1
vGTXE2_CHANNEL
R44
!i10b 1
!s100 @B^VK5_^A`_9OPlSDCBYf1
IgVlTTSJBi0K_DAChZTQAo3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTXE2_CHANNEL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTXE2_CHANNEL.v
Z45 L0 33
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@x@e2_@c@h@a@n@n@e@l
vGTXE2_COMMON
R44
!i10b 1
!s100 Jh<LX_5hbM?OLomHAUUTk0
Ik9EO`>n[6kc:a=a>KL:Y30
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTXE2_COMMON.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTXE2_COMMON.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@x@e2_@c@o@m@m@o@n
vGTYE3_CHANNEL
R44
!i10b 1
!s100 NoBIYlk_Z<bgb3MmofSeX3
IJWiRCaRg>3MMB?B[F=3@41
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTYE3_CHANNEL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTYE3_CHANNEL.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@y@e3_@c@h@a@n@n@e@l
vGTYE3_COMMON
R44
!i10b 1
!s100 Im1Ia2hc6cb;HTjZEXdU53
IX1XT@h9ZJ[JSZ?7Ll:bKd0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTYE3_COMMON.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTYE3_COMMON.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@y@e3_@c@o@m@m@o@n
vGTYE4_CHANNEL
R44
!i10b 1
!s100 klI?3D[Lc@Yjjn8^YLj;`3
IK;SM`A00eL163n?Z<IP5_1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTYE4_CHANNEL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTYE4_CHANNEL.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@y@e4_@c@h@a@n@n@e@l
vGTYE4_COMMON
R44
!i10b 1
!s100 83l@^V]Ve@NX031an7b]:3
I6LU3bZ<>2o^K74SKo^@^P3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTYE4_COMMON.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\GTYE4_COMMON.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@g@t@y@e4_@c@o@m@m@o@n
vHARD_SYNC
R44
!i10b 1
!s100 >_R]P5dLKZR[Ehf2D;`SI0
IH^HB;9enzLPXLHCf2JoOS1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HARD_SYNC.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HARD_SYNC.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@h@a@r@d_@s@y@n@c
vHBM_ONE_STACK_INTF
R44
!i10b 1
!s100 NGHR3YMBU_MRR5:iSRnS>0
IlWC[o=z@ON@eMfE7;B4FU3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_ONE_STACK_INTF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_ONE_STACK_INTF.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@h@b@m_@o@n@e_@s@t@a@c@k_@i@n@t@f
vHBM_REF_CLK
R44
!i10b 1
!s100 <[ZU52dWL9CmK10DaVGgX0
IbU2zzc0U28`cGz:5UAT`40
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_REF_CLK.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_REF_CLK.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@h@b@m_@r@e@f_@c@l@k
vHBM_SNGLBLI_INTF_APB
R44
!i10b 1
!s100 Fiz::Fcf7]HCn8KnP3H:X0
I8`RNERh>cWez_96LZRe;G1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_SNGLBLI_INTF_APB.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_SNGLBLI_INTF_APB.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@h@b@m_@s@n@g@l@b@l@i_@i@n@t@f_@a@p@b
vHBM_SNGLBLI_INTF_AXI
R44
!i10b 1
!s100 k<Yi1O5O3c]KR`7=6`ohV0
IfYDRVEGL>GB1W_Hi81Wli0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_SNGLBLI_INTF_AXI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_SNGLBLI_INTF_AXI.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@h@b@m_@s@n@g@l@b@l@i_@i@n@t@f_@a@x@i
vHBM_TWO_STACK_INTF
R44
!i10b 1
!s100 Ol@SQ07lT04FZZ7>;cfDf1
IUZ4gXmkdO90Of0G<m[e_?3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_TWO_STACK_INTF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HBM_TWO_STACK_INTF.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@h@b@m_@t@w@o_@s@t@a@c@k_@i@n@t@f
vHPIO_VREF
R44
!i10b 1
!s100 AbOK_m^H<>DjD0e<UdKVb1
InaELYU:MoNde7g?hJYEKk1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HPIO_VREF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HPIO_VREF.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@h@p@i@o_@v@r@e@f
vHSADC
Z46 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z47 !s110 1545551624
!i10b 1
!s100 >j^MeZU0iH9k1SX0>5kl81
I90QWJ@6aBMH[AljiMQ4k21
R2
!s105 HSADC_v_unit
S1
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HSADC.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HSADC.v
R13
R5
r1
!s85 0
31
Z48 !s108 1545551624.156000
Z49 !s107 D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HSDAC.v|D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HSADC.v|
Z50 !s90 -source|-novopt|-64|-sv|-work|unisims_ver|-f|D:\bao\FPGA\modelsim\xin\Vivado_lib/unisims_ver/.cxl.systemverilog.unisim.unisims_ver.nt64.cmf|
!i113 1
Z51 o-source -sv -work unisims_ver -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@h@s@a@d@c
vHSDAC
R46
R47
!i10b 1
!s100 1X4032F^Zi;[N5QH@O44X2
ID1`gCDVTLzefzOiI0]aBd3
R2
!s105 HSDAC_v_unit
S1
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HSDAC.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\HSDAC.v
R13
R5
r1
!s85 0
31
R48
R49
R50
!i113 1
R51
n@h@s@d@a@c
vIBUF
R44
!i10b 1
!s100 ?i6HHTMm2K;Xh^gUI7=Pz3
IN^2ahcjYLF>`_OPRWm[M>1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUF.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f
vIBUF_AGP
Z52 !s110 1545551617
!i10b 1
!s100 30OLT<RDRMS;@d;?iRooW3
IVhbRU7VWf?5V2?ia8RLGN1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_AGP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_AGP.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@a@g@p
vIBUF_ANALOG
R18
!i10b 1
!s100 Pl4lmnzNUjL?D@I7D54I62
I5S6Bf1KW]M0:i_RMaEEQX3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUF_ANALOG.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUF_ANALOG.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@a@n@a@l@o@g
vIBUF_CTT
R52
!i10b 1
!s100 mQOk7Y7Q_@LlP]4ngjN?I2
IlEddAl7jP<BVSF1A_0LUT3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_CTT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_CTT.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@c@t@t
vIBUF_GTL
R52
!i10b 1
!s100 ^^ckFngYn^B^G2YBamnH<0
I0]h]U[a`MgC?m=NId_o4H1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_GTL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_GTL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@g@t@l
vIBUF_GTL_DCI
R52
!i10b 1
!s100 lBQn9INS?hXVOj0@7R4Bf1
I6m<c<_D3FIWY@296k`g7_1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_GTL_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_GTL_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@g@t@l_@d@c@i
vIBUF_GTLP
R52
!i10b 1
!s100 ]N<eCM@39KCkEP_F4==Km2
I=SZ7c>NU>De7fZzBIHog;2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_GTLP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_GTLP.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@g@t@l@p
vIBUF_GTLP_DCI
R52
!i10b 1
!s100 VDP9dLzDF9fC@F0L2@?kQ2
I?A3R1k`QManMD6?9KZL[X3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_GTLP_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_GTLP_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@g@t@l@p_@d@c@i
vIBUF_HSTL_I
R52
!i10b 1
!s100 1JNSiSoU5V;m8TJB^1aAZ3
Ihh6HhbN[7jTblGZgjU]IA0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i
vIBUF_HSTL_I_18
R52
!i10b 1
!s100 l6^L3REKE?d2YCz>I3;YA2
Ia2E>@QiZ3MG5H?i;aPJL43
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_I_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_I_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i_18
vIBUF_HSTL_I_DCI
R52
!i10b 1
!s100 zI6_cmW4l89H[8VJf:bPF2
IhhlWjmOOezcjD4756I=@b2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i_@d@c@i
vIBUF_HSTL_I_DCI_18
R52
!i10b 1
!s100 e@E@TkghQVBL64RJJnKBZ1
IZ2b5QN06`;cl4iEl@K@kk3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_I_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_I_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i_@d@c@i_18
vIBUF_HSTL_II
R52
!i10b 1
!s100 e8idZS_TmG<AK@?ofoSB00
IzfJJCId@=3_F22mdR:^iE0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i@i
vIBUF_HSTL_II_18
R52
!i10b 1
!s100 iaIYTK?2IBJ9Si]<h2Gz22
IbBAV;Jm3b[;Gj;=nQ4M9d0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_II_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_II_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i@i_18
vIBUF_HSTL_II_DCI
R52
!i10b 1
!s100 f9:I>MLV98oQB;QfTZ9Pf2
I^0;J4E=6g`=?e<2iBD=Tm1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i
vIBUF_HSTL_II_DCI_18
R52
!i10b 1
!s100 <P@33KNlg4JC>B9XldZeM2
I2A6_eAX1GMk5QM`KKMWXE3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_II_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_II_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
vIBUF_HSTL_III
R52
!i10b 1
!s100 6;:bO^BCP=n@id5[cOA=l1
IVF6UCST08Gg5112KfHXG_2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_III.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_III.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i@i@i
vIBUF_HSTL_III_18
R52
!i10b 1
!s100 lQQoz^HJLz;R=f=`a]3VK2
IHT@em0<>X2bIGk^fc1?OD2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_III_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_III_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i@i@i_18
vIBUF_HSTL_III_DCI
R52
!i10b 1
!s100 aAX4idAJoYDaz45<cn3g;2
ISJ47GI9fde3=I@b_e<E6A3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_III_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_III_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
vIBUF_HSTL_III_DCI_18
R52
!i10b 1
!s100 9CM=J6JUbU_Pm`@h<;Ezg2
IWcjlSlL?XIDchBSIec5PM2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_III_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_III_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
vIBUF_HSTL_IV
R52
!i10b 1
!s100 l2AeM`zg:GeR7Od?k=MZD2
I1F_N1<I@kIV7]cY=^j_`R3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_IV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_IV.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i@v
vIBUF_HSTL_IV_18
R52
!i10b 1
!s100 1b^:1Yf5NCKo69]5<XBgH0
I>YfIBHVYcVzgnaPZo_EB<1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_IV_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_IV_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i@v_18
vIBUF_HSTL_IV_DCI
R52
!i10b 1
!s100 FR40T2K2Hk95oamSl0mY=2
I<docoHH1E=:CLOe]gLVOC3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_IV_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_IV_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i
vIBUF_HSTL_IV_DCI_18
R52
!i10b 1
!s100 XKMjA3dJli`1JU:;D0nVR0
Ig]l5=3:VWCjkcg]Zz1`Q^0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_IV_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_HSTL_IV_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
vIBUF_IBUFDISABLE
R18
!i10b 1
!s100 4ko^9?MhMLHC;jlljcgGE1
ILf:E6fC]5Y?mfIdoTX4mB3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUF_IBUFDISABLE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUF_IBUFDISABLE.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@i@b@u@f@d@i@s@a@b@l@e
vIBUF_INTERMDISABLE
R18
!i10b 1
!s100 jm3mDC;>ocKmVed`73L]Q2
I:dKjaF5fQf=[PE5F^0gN03
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUF_INTERMDISABLE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUF_INTERMDISABLE.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
vIBUF_LVCMOS12
R52
!i10b 1
!s100 mk_Zz`JGYa[h18[3P6j6G2
I7m4nbm3zAV4M:?;=0Ba832
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@c@m@o@s12
vIBUF_LVCMOS15
R52
!i10b 1
!s100 mIOi4U17m?>`NX4diFY?C1
ImY6kY5;fLkYAXFK]mGbW41
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@c@m@o@s15
vIBUF_LVCMOS18
R52
!i10b 1
!s100 h@Q]lXz<P[IY:V[ZnNVcm2
Ij_M;7W4FId9?K=?c26P<n1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@c@m@o@s18
vIBUF_LVCMOS2
R52
!i10b 1
!s100 ;adZMhc39dA3AFbGX4XB[2
IHaADaM=d_le8E<iV?gkR91
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@c@m@o@s2
vIBUF_LVCMOS25
R52
!i10b 1
!s100 :<0NN>c9@PUDVmd^i5JX?2
IJQ=GA=FTZNW]NCQW@?HOO3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@c@m@o@s25
vIBUF_LVCMOS33
R52
!i10b 1
!s100 8>6Mc[_LWYUX@UM75z0Lf3
Ic`gTQbYX=jaSAC2RYXU`Z0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVCMOS33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@c@m@o@s33
vIBUF_LVDCI_15
R52
!i10b 1
!s100 CB9kbjVZMh7][>?ebVYUh3
I><c8GC9R06mBhD4PJLX:P2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@d@c@i_15
vIBUF_LVDCI_18
R52
!i10b 1
!s100 nFSGj2<f?[7P4@Yl;Fj:`0
ILLc17DYL=GKg0hz0aHkRm2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@d@c@i_18
vIBUF_LVDCI_25
R52
!i10b 1
!s100 9@FjCbd4`>PhoKkd;]7i80
I4PG>@^LS1LCPNi]=_0CC]2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@d@c@i_25
vIBUF_LVDCI_33
R52
!i10b 1
!s100 aG:0?2dX4naDzOiBL`T?f2
Iz:lUk4o]6HR>zXA?J0;k`2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@d@c@i_33
vIBUF_LVDCI_DV2_15
R52
!i10b 1
!s100 OmD6[gA5?5ke;kP1JD1Hl2
I8FehN7CbddA3A>[6H<54Z2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_DV2_15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_DV2_15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@d@c@i_@d@v2_15
vIBUF_LVDCI_DV2_18
R52
!i10b 1
!s100 YBLPe5>@PTG>H_g9LRJ<M2
IQ<KeUj>YJ9Lag><O<2k2e2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_DV2_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_DV2_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@d@c@i_@d@v2_18
vIBUF_LVDCI_DV2_25
R52
!i10b 1
!s100 PhooEEHM[iNOh;eLKYE4J0
IeRZZLMB5R4HAn[CTkP46A3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_DV2_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_DV2_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@d@c@i_@d@v2_25
vIBUF_LVDCI_DV2_33
R52
!i10b 1
!s100 YIWR:M:[6VdZMd2]MWdXR2
IYkO9^8EKSXgYAF49WW:RD2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_DV2_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDCI_DV2_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@d@c@i_@d@v2_33
vIBUF_LVDS
R52
!i10b 1
!s100 HLZlmO7UYQN98X_?an4`33
IPP@K:gS[3eTP<J5imma:i2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVDS.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@d@s
vIBUF_LVPECL
R52
!i10b 1
!s100 ?5nnn:On@z]h@LJl<<H=G3
I_6ajS>c:gVok5Hdi:VzHL2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVPECL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVPECL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@p@e@c@l
vIBUF_LVTTL
R52
!i10b 1
!s100 A06K_Fm=6]n95ZDEGX>ic3
IHd[R0j]U]k6agjDZ[@E:T2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVTTL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_LVTTL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@l@v@t@t@l
vIBUF_PCI33_3
R52
!i10b 1
!s100 JbLZ3oTV[CkbAKAB09e?h0
I6gPeOhWLQ:A4U?TIf519f0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCI33_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCI33_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@p@c@i33_3
vIBUF_PCI33_5
R52
!i10b 1
!s100 1@8>@WJ?8>V2SQo[o6U_W3
IQYAgZ3BYgchlhe`=6W_Qk2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCI33_5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCI33_5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@p@c@i33_5
vIBUF_PCI66_3
R52
!i10b 1
!s100 EV^0AJm44a_>`T0DC;9NX3
IiWRd;:d5i;OOZ>ODX?aL`2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCI66_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCI66_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@p@c@i66_3
vIBUF_PCIX
R52
!i10b 1
!s100 <=oOUR]?8>zc>kzaNM:7l3
IZa_eNG3?ejE>SZL>egD6@2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCIX.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCIX.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@p@c@i@x
vIBUF_PCIX66_3
R52
!i10b 1
!s100 T8K23XDe^S9O`fW>QS]D<3
Ik>_nKzIB9nBWh5a_9Ie<^2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCIX66_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_PCIX66_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@p@c@i@x66_3
vIBUF_SSTL18_I
R52
!i10b 1
!s100 O8dZ2;HY?c<ZJPXF@XPe03
Ik`ZH`A^gInZK5lUk?3HC^1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL18_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL18_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@s@s@t@l18_@i
vIBUF_SSTL18_I_DCI
R52
!i10b 1
!s100 1oo6KlRko7T^mng^Gj>[I3
IU2c?d]M<^X5KogOe0QLjX1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL18_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL18_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@s@s@t@l18_@i_@d@c@i
vIBUF_SSTL18_II
R52
!i10b 1
!s100 cBKcLLNomHGjilmAH;LYY2
IC[GR4aQVDO^?<@Ufe7hSY2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL18_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL18_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@s@s@t@l18_@i@i
vIBUF_SSTL18_II_DCI
R52
!i10b 1
!s100 mfA]z?MRkMnPO][BK9V1]3
IA<1a:cM1XzB83U=OE<A^k3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL18_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL18_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@s@s@t@l18_@i@i_@d@c@i
vIBUF_SSTL2_I
R52
!i10b 1
!s100 aoDP:D_B7QKS7Z=46jf2B1
IHZ_P022V@z@Znj?<6TmIZ3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL2_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL2_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@s@s@t@l2_@i
vIBUF_SSTL2_I_DCI
R52
!i10b 1
!s100 MS^BFRR@iET]^;FRShR[52
I``N<THJ]V6zY9Vo>1feP=1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL2_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL2_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@s@s@t@l2_@i_@d@c@i
vIBUF_SSTL2_II
R52
!i10b 1
!s100 ?j@aHl<7OS@eD6Gj5=bL53
I;>nQ1oRN;HZ30jF^iYSG12
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL2_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL2_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@s@s@t@l2_@i@i
vIBUF_SSTL2_II_DCI
R52
!i10b 1
!s100 kj8md41?Bl8P[cSE8Djk;2
I9bjjckJhjSjlLIRZ;[6eL3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL2_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL2_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@s@s@t@l2_@i@i_@d@c@i
vIBUF_SSTL3_I
R52
!i10b 1
!s100 Q?Q8Q<XGcIShQ1MdbUSCd2
In^YJHYGd8=j6V=Sd[UcXh2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL3_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL3_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@s@s@t@l3_@i
vIBUF_SSTL3_I_DCI
R52
!i10b 1
!s100 ^8deOB<59RQPOCjkca>P:1
IQ4TOEh6omG<hkf;iPTFi72
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL3_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL3_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@s@s@t@l3_@i_@d@c@i
vIBUF_SSTL3_II
R52
!i10b 1
!s100 @iYY>b<W`AME<me4[L2Cg0
Ia12KI?8kPmBe3a69O;3Y^1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL3_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL3_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@s@s@t@l3_@i@i
vIBUF_SSTL3_II_DCI
R52
!i10b 1
!s100 ?BjzRo2T=KC@988jjBJMT1
I4i;@RXo_j=C=CC85T58XL0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL3_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUF_SSTL3_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f_@s@s@t@l3_@i@i_@d@c@i
vIBUFCTRL
R44
!i10b 1
!s100 >Ykm7=kAg=HoZj;fUbjTC2
Iez1kDV0;YGc<`X9C>0JOV3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFCTRL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFCTRL.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@c@t@r@l
vIBUFDS
R44
!i10b 1
!s100 gm>Zh:l;zf7KLBYV8GD;;1
I]9<a`<;[[_kH9]YQL<6b73
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS.v
R28
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s
vIBUFDS_BLVDS_25
R16
!i10b 1
!s100 Q?K@El=M<4fgSiAi38LG:3
IdRN`<9kPTi]Egcz^Q>1o_0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_BLVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_BLVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@b@l@v@d@s_25
vIBUFDS_DIFF_OUT
R44
!i10b 1
!s100 zzJEiQif4]>=ldhV?]Rcg1
I8VRokF`g=neYk5fjlg@gM2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_DIFF_OUT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_DIFF_OUT.v
R28
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t
vIBUFDS_DIFF_OUT_IBUFDISABLE
R44
!i10b 1
!s100 @bH;[kJ61RKAOO>JNi[Q<0
IS6ChR?n=N=m=o`@PIMe8h3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@b@u@f@d@i@s@a@b@l@e
vIBUFDS_DIFF_OUT_INTERMDISABLE
R44
!i10b 1
!s100 NDX8IlIkNI>BQmZ9ISd7?1
IYbkSEZ__M3gh89X=oSd2P2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
vIBUFDS_DPHY
R18
!i10b 1
!s100 0=fhH5gSRP_Vj;STa;HR@0
I<MUhWITTh==9<[5C_=Gem1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_DPHY.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_DPHY.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@d@p@h@y
vIBUFDS_GTE2
R18
!i10b 1
!s100 h5IH1[>NeVM:H6Vobn4iF1
IKJ6R:]@@U?IV2Bzkn5Zjj0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_GTE2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_GTE2.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@g@t@e2
vIBUFDS_GTE3
R18
!i10b 1
!s100 ]R:Y`b=GlK3TYZLMB[f8R0
I1K70@L4@moLjV9dYXL@]11
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_GTE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_GTE3.v
R28
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@g@t@e3
vIBUFDS_GTE4
R18
!i10b 1
!s100 z2T2zUWH[6eNdX122mgGF3
IK@jPO:EDUYPk<4>CZ?H_o0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_GTE4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_GTE4.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@g@t@e4
vIBUFDS_GTXE1
R16
!i10b 1
!s100 7G`DQieJLRRKz>AkPV`Hc1
Io?n6zUf9aaMJhIB3P;aWg2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_GTXE1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_GTXE1.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@g@t@x@e1
vIBUFDS_IBUFDISABLE
R18
!i10b 1
!s100 IG;gITnL5oOO7A9S>D0[91
IZQiK=>[;a=X6bHio8Kdz@3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
R28
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e
vIBUFDS_IBUFDISABLE_INT
R18
!i10b 1
!s100 5MHkW:33b7h_9^CEC1:lA0
ITnO[d<LGzkhK5Xlz7TJ383
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_IBUFDISABLE_INT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_IBUFDISABLE_INT.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e_@i@n@t
vIBUFDS_INTERMDISABLE
R18
!i10b 1
!s100 Jg<5^f_SJKZndMmEM_TN82
I7FMPWBzLP@5GkJIgGaUB20
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
R25
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
vIBUFDS_INTERMDISABLE_INT
R18
!i10b 1
!s100 ?a34;H@AJHjW1FWi<IG]X3
IeHmjbIG?^l<kRV32e>IEL3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_INTERMDISABLE_INT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDS_INTERMDISABLE_INT.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e_@i@n@t
vIBUFDS_LDT_25
R16
!i10b 1
!s100 V0HMFKWbfeVlBAT`?:QJ<0
I4Ff>3aA5fmV6aN[7j1U5b3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LDT_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LDT_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@l@d@t_25
vIBUFDS_LVDS_25
R16
!i10b 1
!s100 XjVaQGUDhGO@i?RR7IJZ82
IDn_QlbbO73c0An7h=^=<Z2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@l@v@d@s_25
vIBUFDS_LVDS_25_DCI
R16
!i10b 1
!s100 TN505PBICUE5TCkngKY>k3
I=U[BMEID`NmDa3H=1lf^M3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDS_25_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDS_25_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@l@v@d@s_25_@d@c@i
vIBUFDS_LVDS_33
R16
!i10b 1
!s100 4IIiohS^imD:6ni[ij9Mc2
IHAIUBYaLa1C[mz=Fbd?IO2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDS_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDS_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@l@v@d@s_33
vIBUFDS_LVDS_33_DCI
R16
!i10b 1
!s100 g3<@AB]mzlN@m;GJ0acYL2
IXJ0ck9B5G2N^IX5caN[j^1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDS_33_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDS_33_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@l@v@d@s_33_@d@c@i
vIBUFDS_LVDSEXT_25
R16
!i10b 1
!s100 N^>lTAZLWf_n5Mha:Bi;h2
IRCa<EZ?j6f]QmQ2Ln[RIK1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDSEXT_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDSEXT_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25
vIBUFDS_LVDSEXT_25_DCI
R16
!i10b 1
!s100 g1HMfO1b;X2e7Y>_1`j[S2
Ijdm@;nANVi:BE0c7h`4V10
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDSEXT_25_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDSEXT_25_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25_@d@c@i
vIBUFDS_LVDSEXT_33
R16
!i10b 1
!s100 V1lc^Pb8T55NPR0Y5A6[f2
I0gAojh<;XKCS>E@G_kXKl3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDSEXT_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDSEXT_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33
vIBUFDS_LVDSEXT_33_DCI
R16
!i10b 1
!s100 JaCQVYaz6dz2`K0>1M4mk2
IimNm3N[diMiK0IKa^g9iL1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDSEXT_33_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVDSEXT_33_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33_@d@c@i
vIBUFDS_LVPECL_25
R16
!i10b 1
!s100 PN7zTD:aOLdSdI1[XT5j]1
I5>Ci3?GJf[?JEO:j897F>1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVPECL_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVPECL_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@l@v@p@e@c@l_25
vIBUFDS_LVPECL_33
R16
!i10b 1
!s100 YZ[TWjN0<7[7E[[dV1;d>0
I>^aW>Rcd[doW`W;WD9Uab3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVPECL_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_LVPECL_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@l@v@p@e@c@l_33
vIBUFDS_ULVDS_25
R16
!i10b 1
!s100 54zRzgcc<F[W@]?Yn48T61
IWTgG2EcR?190W2[?TJTGk3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_ULVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFDS_ULVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s_@u@l@v@d@s_25
vIBUFDSE3
R44
!i10b 1
!s100 _54?8QZYJ[05n8]ZfIk=n0
ITGIL]2H3];gmo[QWL>J8<0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDSE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFDSE3.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@d@s@e3
vIBUFE3
R18
!i10b 1
!s100 U=0k?ISdE@7X4g7P`IYZ51
I`L0?VKg5IUAI]B]H43bef2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IBUFE3.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@e3
vIBUFG
R16
!i10b 1
!s100 6moEZ<]F]7OK3m[4TT0;g1
IVX@8U17IdG:XKj7L8TTWA2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g
vIBUFG_AGP
R16
!i10b 1
!s100 8XHHf1eZ1OK>X?Ih;;mL:1
In@:cAnj5fQW@mo>e4iFIS0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_AGP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_AGP.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@a@g@p
vIBUFG_CTT
R16
!i10b 1
!s100 9eLPP9zA<Oi_fePQKljWU1
I2dMc;c^ESo@2^]J<Bd=Uc3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_CTT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_CTT.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@c@t@t
vIBUFG_GTL
R16
!i10b 1
!s100 ;nR:6fUU?5BBDMK>niR=l3
I2Kg=[e:nS[gD9nYE><3][1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_GTL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_GTL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@g@t@l
vIBUFG_GTL_DCI
R52
!i10b 1
!s100 4@UBlW=dB?_7lXN]H>^Nl3
IhLNO[RSN`@WCzQMj`:W`30
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_GTL_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_GTL_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@g@t@l_@d@c@i
vIBUFG_GTLP
R16
!i10b 1
!s100 <5aEiTdF<Ri[];KgeZf:^3
I^kRbjJLmTgT@Cemb4PJ5R3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_GTLP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_GTLP.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@g@t@l@p
vIBUFG_GTLP_DCI
R52
!i10b 1
!s100 nBVbNl2_Ehd@QoK:O]bYa0
I;ORCo@bobFhY>lgOe>d[]3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_GTLP_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_GTLP_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@g@t@l@p_@d@c@i
vIBUFG_HSTL_I
R52
!i10b 1
!s100 e[JmoR1_YZ7GCmV<kbzNM3
I<Ie8?_`@WC_kJgk:9?n9n2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i
vIBUFG_HSTL_I_18
R52
!i10b 1
!s100 2VIk<OKLdG7gh_YHc@AAV0
ITcn`QQ?7imO@TPln8VX3K2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_I_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_I_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i_18
vIBUFG_HSTL_I_DCI
R52
!i10b 1
!s100 H2<J9??Jnf4oz`m?[MVSb1
I<bck8@Io4RRJcn8`hAPF?1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i
vIBUFG_HSTL_I_DCI_18
R52
!i10b 1
!s100 hjM2TzPlhRk3SFhf]e0aK0
IYa0ccESJ:7Om=EfBYJL8_0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_I_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_I_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i_18
vIBUFG_HSTL_II
R52
!i10b 1
!s100 gaMQmU6k43m_?T_LK2jLH0
Ia9hL6eE=0DG;EQ_=h4@^a3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i@i
vIBUFG_HSTL_II_18
R52
!i10b 1
!s100 oSeOdRT1_H;Gi8I1;mJSK0
IgP0kM<X:lRG:F?4?=NgUz2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_II_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_II_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i@i_18
vIBUFG_HSTL_II_DCI
R52
!i10b 1
!s100 RKLDE[jifNWQcc5Pk0X=T3
Ield8`4eAO9`4ad_8l3RGb3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i
vIBUFG_HSTL_II_DCI_18
R52
!i10b 1
!s100 =bLi6:25zVh6EOl^<F7`P1
I5RYTOI260_7f7Wnzz:Tl71
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_II_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_II_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i_18
vIBUFG_HSTL_III
R52
!i10b 1
!s100 CFNNFGSTO;?=PfGRc_52B3
IYCIzD:0?;CXAECo6IkYl?3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_III.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_III.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i@i@i
vIBUFG_HSTL_III_18
R52
!i10b 1
!s100 4FLzVc^DlNPI>ONT@4II^2
I4R;;NT6AWIkK0:E@_>=Zj1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_III_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_III_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i@i@i_18
vIBUFG_HSTL_III_DCI
R52
!i10b 1
!s100 IjH`e0H=n`oEEOGF<oo140
I>6^cY0jWK=k@Yo`@AQi>R2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_III_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_III_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i
vIBUFG_HSTL_III_DCI_18
R52
!i10b 1
!s100 ^KRznda4AZ<;z0LBWbCRJ2
IIe_`A=:1m?X_GCC2l[F9e2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_III_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_III_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i_18
vIBUFG_HSTL_IV
R52
!i10b 1
!s100 KCEK2zEVCMQ9z5Wial>PB1
IC;OFIdbn_lJ0P[^5M27`K0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_IV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_IV.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i@v
vIBUFG_HSTL_IV_18
R52
!i10b 1
!s100 jlmT7F_[Pn@oFNBZYIYkB0
IS=WRK90J]FYImaPAYLnUo2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_IV_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_IV_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i@v_18
vIBUFG_HSTL_IV_DCI
R52
!i10b 1
!s100 1mY`]G4[ibSa7A<C:5J0n0
I<7[a_UJ8EQ7_MNe67]EJC3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_IV_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_IV_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i
vIBUFG_HSTL_IV_DCI_18
R52
!i10b 1
!s100 KUHU:fPXFNRF3`^G;hD6L3
I]GOCW2Zbf:5[o^n?E^2iI0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_IV_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_HSTL_IV_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i_18
vIBUFG_LVCMOS12
R52
!i10b 1
!s100 RNB`RBoTG44YUgdAP:LRG1
I>2eL]d66lFURM7>SgQjYP3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@c@m@o@s12
vIBUFG_LVCMOS15
R52
!i10b 1
!s100 bkfl:UMK;D2:fYVG5B91I0
IN_RUMb]@=3h;P_fGnCa590
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@c@m@o@s15
vIBUFG_LVCMOS18
R52
!i10b 1
!s100 DBN3?3i<Bo_GLIAJ?bjcI0
IH[<dhb=WH=98kd[K?bMN^0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@c@m@o@s18
vIBUFG_LVCMOS2
R52
!i10b 1
!s100 Ua078:cUeNeUb9maBfNzz3
IQmCmjH`A3i1zQ@Ac:R;g=2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@c@m@o@s2
vIBUFG_LVCMOS25
R52
!i10b 1
!s100 FdhI5Cm0EWAQIQ2:BdK>73
I5LY83U<G40^K2jE_76A392
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@c@m@o@s25
vIBUFG_LVCMOS33
R52
!i10b 1
!s100 9VzoI?:6i^?Z^Bmadnmk=2
Inzm@n?_g=]H^kaUA_>?_`2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVCMOS33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@c@m@o@s33
vIBUFG_LVDCI_15
R52
!i10b 1
!s100 QMNlzHEVazW=YeaAS]b^]0
I`WGFNi^h9eCJD@<M1e]nN0
R2
R0
Z53 w1513215258
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@d@c@i_15
vIBUFG_LVDCI_18
R52
!i10b 1
!s100 2gcV1iaoIzRA9;zNLf@g^0
IOemjC2LILKzYnPh=F0l=f2
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@d@c@i_18
vIBUFG_LVDCI_25
R52
!i10b 1
!s100 ZK0iMSTgVbK]QJgNR@Jh93
ID:OF1J:7zIMEPNl<^zX^W0
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@d@c@i_25
vIBUFG_LVDCI_33
R52
!i10b 1
!s100 6zYkJihXfhh@im]bND`7N2
IHnD?e8PhU5fA317DU8FJ52
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@d@c@i_33
vIBUFG_LVDCI_DV2_15
R52
!i10b 1
!s100 Ill3U9?5j[0KJc]Wl`AP_1
If2N[CnZF<Ez6@fGia4IIH2
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_DV2_15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_DV2_15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_15
vIBUFG_LVDCI_DV2_18
R52
!i10b 1
!s100 2UDf>m`Om76FmVPdFZcW52
I:QLI:_:@=UM=c6^BVPnRi3
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_DV2_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_DV2_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_18
vIBUFG_LVDCI_DV2_25
R52
!i10b 1
!s100 69B<OmXTc03hNTXSWH`<g1
I=hLk3`]l]SjKhQ?E<`>N?2
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_DV2_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_DV2_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_25
vIBUFG_LVDCI_DV2_33
R52
!i10b 1
!s100 Bc?A3hYLbb16L:TIl;Gm21
IEQ^z6[RETWBSlj2Pj``H10
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_DV2_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDCI_DV2_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_33
vIBUFG_LVDS
R52
!i10b 1
!s100 QSPS6h=W7j2^Ke_Ti^0Qk2
Iio9d^6W3PC8Q0ZSjG^0JD3
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVDS.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@d@s
vIBUFG_LVPECL
R52
!i10b 1
!s100 KS9<5RU2mD4oi?8Dej;P00
IdcTIJ3[5IQi`1Zbi[U11T1
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVPECL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVPECL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@p@e@c@l
vIBUFG_LVTTL
R52
!i10b 1
!s100 DBo9NfDd5ei57mWm60i3Z3
IYa=3m:W_2DW0eK>U<bl;B2
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVTTL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_LVTTL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@l@v@t@t@l
vIBUFG_PCI33_3
R52
!i10b 1
!s100 A1FTgkE5BLoAnEdlf=[d:3
IFmUhPbHcPG>UW89_C6?d83
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCI33_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCI33_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@p@c@i33_3
vIBUFG_PCI33_5
R52
!i10b 1
!s100 GI[X2^2jTNB4j2fXL7X^G1
I3XOWP4Ln4XR:gJg<CzH0X3
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCI33_5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCI33_5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@p@c@i33_5
vIBUFG_PCI66_3
R52
!i10b 1
!s100 ;n`2Q^Y4Cge>8Rbg<Rlbf3
ILW3iMVKWMTIjMjA83zkdD1
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCI66_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCI66_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@p@c@i66_3
vIBUFG_PCIX
R52
!i10b 1
!s100 1>bPW<HR:_fn2MOEdOBBN3
IT;kBVm62VOzeB[d511dk43
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCIX.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCIX.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@p@c@i@x
vIBUFG_PCIX66_3
R52
!i10b 1
!s100 NhFj@bl?Ao]2LYz^dW4Ba2
ICV^oRzHBIUj?HVo=4bFmE2
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCIX66_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_PCIX66_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@p@c@i@x66_3
vIBUFG_SSTL18_I
R52
!i10b 1
!s100 Q6zLoc8;EUNHYdOb5mRWb2
IQOZK@Z[M]9eF@E;fG^KQc3
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL18_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL18_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@s@s@t@l18_@i
vIBUFG_SSTL18_I_DCI
R52
!i10b 1
!s100 64iP=BleA2G^D0Ebog?7f2
I6iFN3Ed9<XK2JUzj1UQL]2
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL18_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL18_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@s@s@t@l18_@i_@d@c@i
vIBUFG_SSTL18_II
R52
!i10b 1
!s100 ekT>F0k<^UFTJ@i`Vo6@52
Ib3KK9ZZYM;lX=1W:A>D_Y2
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL18_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL18_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@s@s@t@l18_@i@i
vIBUFG_SSTL18_II_DCI
R52
!i10b 1
!s100 ZWi@A[d[9O@b4@Nc3bS5@0
I_^:3RaZE`;lL=7T>MA9m10
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL18_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL18_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@s@s@t@l18_@i@i_@d@c@i
vIBUFG_SSTL2_I
R52
!i10b 1
!s100 _0_jQZ@K^FW>@0JIO5GLR3
INCh537;FaK9DTBB<AMg@<1
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL2_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL2_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@s@s@t@l2_@i
vIBUFG_SSTL2_I_DCI
R52
!i10b 1
!s100 ?g30a8A1TEk4;JG3F?]Pb2
IV<0oNMoC8YDUAXDDQKg_Z2
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL2_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL2_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@s@s@t@l2_@i_@d@c@i
vIBUFG_SSTL2_II
R52
!i10b 1
!s100 onF_[gZjH3on1INT`[@9V2
I3lz?NenSDe0nNGhgOnTFH0
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL2_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL2_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@s@s@t@l2_@i@i
vIBUFG_SSTL2_II_DCI
R52
!i10b 1
!s100 [oO_:SIljn2:K@[hm20jo0
I5:A_D9^hJH3VDJ9W<3WdI2
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL2_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL2_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@s@s@t@l2_@i@i_@d@c@i
vIBUFG_SSTL3_I
R52
!i10b 1
!s100 o0^8@;<;I9X:Voe^kYn<V1
IBhTH7[2>?SN:RUO2RnMC]0
R2
R0
R53
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL3_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL3_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@s@s@t@l3_@i
vIBUFG_SSTL3_I_DCI
R52
!i10b 1
!s100 P=^=9@[>Q`lCj<Oc>ARI?1
IT4z1UdbUSC_Z_HeWomI1o1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL3_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL3_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@s@s@t@l3_@i_@d@c@i
vIBUFG_SSTL3_II
R52
!i10b 1
!s100 UT<[3=1Z<T;=mDIUSo;:[2
I@D6`4NMceRm^YKgzCl;`31
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL3_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL3_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@s@s@t@l3_@i@i
vIBUFG_SSTL3_II_DCI
R52
!i10b 1
!s100 _97<_<SdHB>c]QU;TKla?3
If:@ooCP?1Rk@QOHDRaMWd3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL3_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFG_SSTL3_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g_@s@s@t@l3_@i@i_@d@c@i
vIBUFGDS
R16
!i10b 1
!s100 z8:iGB2^;^<SVb4^B48LN0
I>N78HN4S>1f[@=LL;4TI=3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS.v
R25
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s
vIBUFGDS_BLVDS_25
R16
!i10b 1
!s100 3PTa]Ne9>fRR<jBkaGETW3
Imb;Y;8>n9cWz0Dza2FNz32
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_BLVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_BLVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@b@l@v@d@s_25
vIBUFGDS_DIFF_OUT
R16
!i10b 1
!s100 C6;1_=7ZJX7DG7_f8YT;N2
ILV]U8ZFWildFfP;K0J_801
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_DIFF_OUT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_DIFF_OUT.v
R25
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@d@i@f@f_@o@u@t
vIBUFGDS_LDT_25
R16
!i10b 1
!s100 cBHQG3YB9IIB?_jMFbjhA1
I9g^WKS4Z`:HKA2g]OiE7M2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LDT_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LDT_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@l@d@t_25
vIBUFGDS_LVDS_25
R16
!i10b 1
!s100 lzB1<iD6QlgG?I=>D@07d1
IYZlM;>ETBahXdJ[z@PoS62
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@l@v@d@s_25
vIBUFGDS_LVDS_25_DCI
R16
!i10b 1
!s100 H0RZPU;fd20S=dd@l>mnl2
IEho4<8DP[H^m;8TTGMHOI3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDS_25_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDS_25_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@l@v@d@s_25_@d@c@i
vIBUFGDS_LVDS_33
R16
!i10b 1
!s100 fPg]ZMO3feJUfc1C@oQ090
IIR@nzHRV3a8MmmdQ^HY3S0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDS_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDS_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@l@v@d@s_33
vIBUFGDS_LVDS_33_DCI
R16
!i10b 1
!s100 3YEB2O1lmBoa=d1cnfKaf3
IikAaHIYgkmOm;TFKToiXH1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDS_33_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDS_33_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@l@v@d@s_33_@d@c@i
vIBUFGDS_LVDSEXT_25
R16
!i10b 1
!s100 :IO;12jKh54eUZaOAzD3T2
I[5<>nB@dBVh52I4gY=H0D3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDSEXT_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDSEXT_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25
vIBUFGDS_LVDSEXT_25_DCI
R16
!i10b 1
!s100 A@dA?99lN`Ta4L2f=W9JB0
If3zCFR`ga[H2QEKB0oTAk3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDSEXT_25_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDSEXT_25_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25_@d@c@i
vIBUFGDS_LVDSEXT_33
R16
!i10b 1
!s100 cYOXV;l0d5z1L6gQOZnDD0
I;Sjnf@RP7_8OIak?^ec[U0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDSEXT_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDSEXT_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33
vIBUFGDS_LVDSEXT_33_DCI
R16
!i10b 1
!s100 ofHLjIP_@<@DfifzNeF;R1
I``^NF=gg3X1lEEOf?^nAO2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDSEXT_33_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVDSEXT_33_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33_@d@c@i
vIBUFGDS_LVPECL_25
R16
!i10b 1
!s100 4kNlN1iFE3zGZcGYHa5202
I;ZQKUjFkzahn:mPU:Q]5n1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVPECL_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVPECL_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_25
vIBUFGDS_LVPECL_33
R16
!i10b 1
!s100 RF[zYP3To[T^MN[eBIWzD0
I2Fl46<4M^1;fDzL9fSWdJ2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVPECL_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_LVPECL_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_33
vIBUFGDS_ULVDS_25
R16
!i10b 1
!s100 ]SBYL^UM]5=IRRCP3ZVec3
I43WLk9hFkk;am>3ALY>aG1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_ULVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IBUFGDS_ULVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@b@u@f@g@d@s_@u@l@v@d@s_25
vICAP_SPARTAN3A
R52
!i10b 1
!s100 1B5gc<<I8]YK6^^:F0[e52
If4`TQ7``LCUDhlO0Zn]@f1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_SPARTAN3A.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_SPARTAN3A.v
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@c@a@p_@s@p@a@r@t@a@n3@a
vICAP_SPARTAN6
R52
!i10b 1
!s100 RY5:B]3WdmzRRNNM6L0GG1
Ikd@n_4k:i;EQ=D@119zVT1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_SPARTAN6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_SPARTAN6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@c@a@p_@s@p@a@r@t@a@n6
vICAP_VIRTEX4
R52
!i10b 1
!s100 :Eie^j>a:?JLf9z18D:Yg3
ImbhW0Y];kf^zPQa^B=3DQ1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_VIRTEX4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_VIRTEX4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@c@a@p_@v@i@r@t@e@x4
vICAP_VIRTEX5
R52
!i10b 1
!s100 Jm4NSMN0BYa7ZKGFD7>=o3
I0P5BT=dYDClL=mgJ_MH9B2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_VIRTEX5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_VIRTEX5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@c@a@p_@v@i@r@t@e@x5
vICAP_VIRTEX6
R52
!i10b 1
!s100 _[G6dVVmXF8oTe6k^;`IH2
Ii9dBG;3mc98BF?_@jNOk<0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_VIRTEX6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ICAP_VIRTEX6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@c@a@p_@v@i@r@t@e@x6
vICAPE2
R18
!i10b 1
!s100 QW559IJJ>T=_j7D]]62^03
ITgKI^HA8AkPmFeF?bBdRB3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ICAPE2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ICAPE2.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@c@a@p@e2
vICAPE3
R18
!i10b 1
!s100 n`Li8_JYjRl;0SM66=_km0
IBFkhjN>]>C:ZbZk4[aEKk2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ICAPE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ICAPE3.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@c@a@p@e3
vice_iserdese1_vlog
R18
!i10b 1
!s100 j2]QznR28g@4?2[3E1YCL3
IlD0bdTnEKMXJ^B_P@lNg=3
R2
R0
R19
R20
R21
L0 1617
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vIDDR
R18
!i10b 1
!s100 ;I[]<m>?DaXWNG^[hJm871
Il`hd_m<2RGP<HU0MKMb<A2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDDR.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDDR.v
R45
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@d@d@r
vIDDR2
R52
!i10b 1
!s100 J1GYDZP>3LVEz<O]AVaO_3
Ib1lQn`ZFQ_Q:72R>m13cN3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IDDR2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IDDR2.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@d@d@r2
vIDDR_2CLK
R18
!i10b 1
!s100 K]A^lJoMi14ACmzFA2TAQ3
IGKGP>35n>W^nf1]]o]1`I0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDDR_2CLK.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDDR_2CLK.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@d@d@r_2@c@l@k
vIDDRE1
R18
!i10b 1
!s100 bTOYNg5H<Nm782eg_zYUd1
IWK1CAFHS_DFK1UHUb^ODf3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDDRE1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDDRE1.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@d@d@r@e1
vIDELAY
R52
!i10b 1
!s100 FbZ?Nd]XE^f7Aaz2[6I7a0
I>h:hlk<RM=_@onn;oMeXM1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IDELAY.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IDELAY.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@d@e@l@a@y
vIDELAYCTRL
R18
!i10b 1
!s100 leW;PTY3n5:9YGf4Hmb>R0
I2Zn7NOMLmHeJYYF[gDR@z3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDELAYCTRL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDELAYCTRL.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@d@e@l@a@y@c@t@r@l
vIDELAYE2
R18
!i10b 1
!s100 >M`3UDklg?kM6e[CXB^8J2
I5cNMQg^V8OMG[F=U5KkZ>1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDELAYE2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDELAYE2.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@d@e@l@a@y@e2
vIDELAYE2_FINEDELAY
R18
!i10b 1
!s100 86dUe8o8UaKa=7iV1?:Ao0
I>?>h@Eeh?jU3GNDA[dm]b0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDELAYE2_FINEDELAY.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDELAYE2_FINEDELAY.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
vIDELAYE3
R18
!i10b 1
!s100 <?9cD8PEWT;UNNTIHZY8P1
IBY0kCU]^RTdeh`=^ni:?l1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDELAYE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IDELAYE3.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@d@e@l@a@y@e3
vILKN
R18
!i10b 1
!s100 8K1TQdiPQP0nV0ozmkE>f2
I_k0:F[bKG?gh=<?1F]LOW2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ILKN.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ILKN.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@l@k@n
vILKNE4
R18
!i10b 1
!s100 2e?O3WEzm=23P0ajmliAT3
I?UUiGhZEUSG<42gS82eWU1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ILKNE4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ILKNE4.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@l@k@n@e4
vIN_FIFO
R18
!i10b 1
!s100 1Ka>i?fLbQm`FQYJl4QmQ0
Ii56FLz7l?8LX76_`JFGl92
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IN_FIFO.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IN_FIFO.v
R42
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@n_@f@i@f@o
vINBUF
R18
!i10b 1
!s100 gdgFWhlXQU`0T8V;QOXgX0
IB3=I7O@Kz^LWi^2B`NH9E2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\INBUF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\INBUF.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@n@b@u@f
vINV
R18
!i10b 1
!s100 VU]8U1Mi:4aB^;j6SkjaL0
IPZ_3YIMNgc@VP4ao^GbmD3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\INV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\INV.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@n@v
vIOBUF
R18
!i10b 1
!s100 X8j`YL^:i=k2j[15o1c@=2
IR_U^@044PIW:>c^>kEP?n2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUF.v
R25
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f
vIOBUF_AGP
R52
!i10b 1
!s100 gb<f2?TJE[<eK^bd1T8[P3
IEoNfdYf<:DgmlfG7zIB@70
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_AGP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_AGP.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@a@g@p
vIOBUF_ANALOG
R18
!i10b 1
!s100 66e8<bA5nc6<HN5Libjn=0
IeeTgh7LGQ=TQY1za5O@_00
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUF_ANALOG.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUF_ANALOG.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@a@n@a@l@o@g
vIOBUF_CTT
R52
!i10b 1
!s100 o^O1m3D=19YFSHk`XYA6?0
I5UD9EHHef0AL[fYe05Q>Y0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_CTT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_CTT.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@c@t@t
vIOBUF_DCIEN
R18
!i10b 1
!s100 9Lh1NPkA`_3K>10nZ8ZFd0
IgM^jCNbS4lz8K3VMmd0ki2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUF_DCIEN.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUF_DCIEN.v
R25
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@d@c@i@e@n
vIOBUF_F_12
R52
!i10b 1
!s100 ;FE@G8Via?L`FDEk>COgJ1
ImS4KalT^oZUROOZ^cJOcf2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@f_12
vIOBUF_F_16
Z54 !s110 1545551618
!i10b 1
!s100 PmI5b7WCiU2V051;`jF6V1
IFEj:?A<zS4;k<?>KUH=_b0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@f_16
vIOBUF_F_2
R54
!i10b 1
!s100 jc?GPEPUieiV6H_``=OH93
IR3?D9U:[32@eji7V;O^PK3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@f_2
vIOBUF_F_24
R54
!i10b 1
!s100 ?1TFc5PQHF96:[69k<ngD3
I8L=iz25oJGi[@W`L?A06C3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@f_24
vIOBUF_F_4
R54
!i10b 1
!s100 Wn`adEoFoU[_aWBi=SiZa1
Il;V_3gDFODldW=OCW3j5e3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@f_4
vIOBUF_F_6
R54
!i10b 1
!s100 ]oXi]zKznYfm=N=Rgo]=P0
IYL[OD:gf[8UY3QULf^4NG2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@f_6
vIOBUF_F_8
R54
!i10b 1
!s100 Cbj>J5T;?4?fz7:1[n7iZ0
IV5h9N@8LHmGNZLYhzD@Di2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@f_8
vIOBUF_GTL
R54
!i10b 1
!s100 n=JXTS`JcdZCLkMIF<_[>0
IIoRoB6nGa:ff960KLa4lW1
R2
R0
Z55 w1513215268
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_GTL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_GTL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@g@t@l
vIOBUF_GTL_DCI
R54
!i10b 1
!s100 kbW<[nc`dJb0[Yn^IJN3K2
IE7F[J`kT2GB_?5b1:?g2]3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_GTL_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_GTL_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@g@t@l_@d@c@i
vIOBUF_GTLP
R54
!i10b 1
!s100 UAbLj6aB5i0ma=J8[1KA61
IfbW[=d83X]?UEB_iWR?_A3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_GTLP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_GTLP.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@g@t@l@p
vIOBUF_GTLP_DCI
R54
!i10b 1
!s100 gzAEAOBoZo2:CYI8BW40`2
IaHTY6FY08O5gEil0D6GKF3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_GTLP_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_GTLP_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@g@t@l@p_@d@c@i
vIOBUF_HSTL_I
R54
!i10b 1
!s100 9I>eEmFdc4=^OY>]KH9Bj1
IfMZ0_bY>;M`4SKeWbQIeA0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@h@s@t@l_@i
vIOBUF_HSTL_I_18
R54
!i10b 1
!s100 ?;KjWPBY8d:oClBb=;5?R1
IZjzEDRPGEfaIEO53?YXYd3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_I_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_I_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@h@s@t@l_@i_18
vIOBUF_HSTL_II
R54
!i10b 1
!s100 c<[]856ce78^B7MG>dBnc1
ILlSQO0nkZ1UM7MF3D9G0L3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@h@s@t@l_@i@i
vIOBUF_HSTL_II_18
R54
!i10b 1
!s100 =LEoN;czfAbZVXkY_;n?X0
InUI]X4;2i<8YnNTm_Z4V30
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_II_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_II_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@h@s@t@l_@i@i_18
vIOBUF_HSTL_II_DCI
R54
!i10b 1
!s100 fBhOMWmEAYCa]Ko18zbzB2
IU40`kdPD;USa0jCeUiBfz2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
vIOBUF_HSTL_II_DCI_18
R54
!i10b 1
!s100 4]9bSU^e3j8V9;j[Sdi6<2
IIM0?a`=V6k^>J];KPlngz1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_II_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_II_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
vIOBUF_HSTL_III
R54
!i10b 1
!s100 gm4WbMC0n:INUj8:m5aG:3
I9BSGNaH>`8SoL<Qnh`nQY3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_III.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_III.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@h@s@t@l_@i@i@i
vIOBUF_HSTL_III_18
R54
!i10b 1
!s100 TemITW_4WPY[=>R72Mhh[0
IlTfHd]iU`8A1PEQd=ZAFM0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_III_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_III_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@h@s@t@l_@i@i@i_18
vIOBUF_HSTL_IV
R54
!i10b 1
!s100 OC>n>>B;eF8hCQnM<S:]>1
I;US5a@6<c8`=P^?NTinPd2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_IV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_IV.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@h@s@t@l_@i@v
vIOBUF_HSTL_IV_18
R54
!i10b 1
!s100 Sa;j>G>:eT7Fij_;@WbcW0
I`PbLCkK=ZQOW85cjNkgZE1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_IV_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_IV_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@h@s@t@l_@i@v_18
vIOBUF_HSTL_IV_DCI
R54
!i10b 1
!s100 >n=ofzz[1[SB4zKGOfDXN3
IbJjnW0<VKg0Zf3@i7eKUd0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_IV_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_IV_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
vIOBUF_HSTL_IV_DCI_18
R54
!i10b 1
!s100 kW?aS5fJ0bDbf;do;J9AW0
I0_R0oM0i@OJ540z9DLjb72
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_IV_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_HSTL_IV_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
vIOBUF_INTERMDISABLE
R18
!i10b 1
!s100 [f]Fe<V>B]EdERzdVeC;E3
I1:DH0I4C4VSGLK:ZcSg4I2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUF_INTERMDISABLE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUF_INTERMDISABLE.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
vIOBUF_LVCMOS12
R54
!i10b 1
!s100 l[<chPi2l?[ZUUTDbfcj>3
INoD]h518U?dgOa@h`clE30
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s12
vIOBUF_LVCMOS12_F_2
R54
!i10b 1
!s100 `:XzagZoHGV;Z@QIQiMFE2
I4L3U4<Al>dg98YE<kiAJL3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_2
vIOBUF_LVCMOS12_F_4
R54
!i10b 1
!s100 f:f722GNY8WX10`aDVAg51
Inz:o`R2Y6Yec3]e@T=ggg3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_4
vIOBUF_LVCMOS12_F_6
R54
!i10b 1
!s100 EQ=mG4Q0CQiJVOe?zX9^i0
IDS_5BAGIm1No]fG7:_ES]0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_6
vIOBUF_LVCMOS12_F_8
R54
!i10b 1
!s100 QSbQ@E5ze?La8a3>b6f]81
IRHllKklkY@9IhRCFNVF`]3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_8
vIOBUF_LVCMOS12_S_2
R54
!i10b 1
!s100 2C[gol`HHjQP>ZMPUV^[A1
I8mIE^OaI?^3nAjPTz2h4<2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_2
vIOBUF_LVCMOS12_S_4
R54
!i10b 1
!s100 F^G0VfFchkeIkV7B]]P3T1
I95GP7l5Tj`U2oBLnji5m00
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_4
vIOBUF_LVCMOS12_S_6
R54
!i10b 1
!s100 0@S8ZaCG5`WXmQNQITg>l2
ISc8``7<?j^l]e86MCCOd>1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_6
vIOBUF_LVCMOS12_S_8
R54
!i10b 1
!s100 4^o?@Rb=M>fg>^KE1?IYh1
IQCU]H]_iDaZ>hRzMX9X;N2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS12_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_8
vIOBUF_LVCMOS15
R54
!i10b 1
!s100 ;i8I:RTbKA>OBTgBoRf@Z0
I[]zK?m4_m?5YibLhZz::a3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15
vIOBUF_LVCMOS15_F_12
R54
!i10b 1
!s100 NdhUH1b;gbZ8gfS3o;QeJ3
I^X5P=;52nm=F@XzTcW7dY1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_12
vIOBUF_LVCMOS15_F_16
R54
!i10b 1
!s100 <BdGYX41dL7WWl<V?K;Xh2
IH:NLUEX3GY;FF?Co[@4PD0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_16
vIOBUF_LVCMOS15_F_2
R54
!i10b 1
!s100 kLl`_0VCJgcO:KA8Y;BzC3
I2]3]3^7iZ>Y;51LVboU7=3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_2
vIOBUF_LVCMOS15_F_4
R54
!i10b 1
!s100 kD1oJ_[cl[EF<oDIiLQS12
I5C[f4Qmifk5]2`I3T=l691
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_4
vIOBUF_LVCMOS15_F_6
R54
!i10b 1
!s100 S1FEAFDim[zn2e7ffdgOj1
IHI]nkcS=_?zO;jzlFc`BF2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_6
vIOBUF_LVCMOS15_F_8
R54
!i10b 1
!s100 L_0C7_H^`g6ZY?81cc_`k1
IkB^M]lncjDcd`;VG;7jdY1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_8
vIOBUF_LVCMOS15_S_12
R54
!i10b 1
!s100 >?7;h<o4de=2e8o@>U<Oc1
IoC_jdZM@lzHzEcoof8eA11
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_12
vIOBUF_LVCMOS15_S_16
R54
!i10b 1
!s100 O0[3WMMhYc:JnlA6]1cA>0
IaMND]2<TQO[ZzJ1TZBl[O1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_16
vIOBUF_LVCMOS15_S_2
R54
!i10b 1
!s100 QW]KjbfkOMzYSm8d6^gC[3
IUGQ7Rc07oNgf=OnjEI1]P0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_2
vIOBUF_LVCMOS15_S_4
R54
!i10b 1
!s100 V^TCP6mKAU:9W<bQzCHL`2
I;CfiMD1Im90AOY_PhJ=eg3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_4
vIOBUF_LVCMOS15_S_6
R54
!i10b 1
!s100 c]7=fjPKiDnH[0Z9=zUd13
IGD^BX5b2ojD[Vj7GTjLM;2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_6
vIOBUF_LVCMOS15_S_8
R54
!i10b 1
!s100 IlOb``cmXj8E5Olz>o`9N0
IYo0h><PgFFWkV]of8U;bf0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS15_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_8
vIOBUF_LVCMOS18
R54
!i10b 1
!s100 cd;zUPQS@9:OzI>NbfFRJ0
I2XT[N9Hch<28AN:Z2^V6k3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18
vIOBUF_LVCMOS18_F_12
R54
!i10b 1
!s100 00CG7agVY9O2oZhg<7jXj3
I0fml:CXLljE>J0L?UR[?N1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_12
vIOBUF_LVCMOS18_F_16
R54
!i10b 1
!s100 J1Gc[lgG`XfaSlm?@Qo:W2
IkIF>z<i4F_`bRTD2DCdQ?0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_16
vIOBUF_LVCMOS18_F_2
R54
!i10b 1
!s100 CF8cY@CaAAWWc@j1EIZBM0
I7_FJTN85lFX>H4[e15:RP3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_2
vIOBUF_LVCMOS18_F_4
R54
!i10b 1
!s100 T4P6BTRcl5>jVCc^kCjTo2
IoMU8f68Hi93Ajh^AN[fj72
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_4
vIOBUF_LVCMOS18_F_6
R54
!i10b 1
!s100 Z;EL;jh?`kRkkUB1:36T@1
IEc4=hF<TjS>R>WM]WhW1l2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_6
vIOBUF_LVCMOS18_F_8
R54
!i10b 1
!s100 64om8A=3X1>gPBCNER94@1
ILZYf@UMTRRzJzf`fPOdHD1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_8
vIOBUF_LVCMOS18_S_12
R54
!i10b 1
!s100 :EVZR7KlN^OBebM4[:kXH2
IUCo`0?4GOJnhnMn0<bmh>3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_12
vIOBUF_LVCMOS18_S_16
R54
!i10b 1
!s100 L:oZQbHiKgkC>LBPUG_LR2
IT0fbXY7J`bBWaGn2Jj<4d1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_16
vIOBUF_LVCMOS18_S_2
R54
!i10b 1
!s100 ?VVlA2FTRQhQDFT4nIClm1
IG0m0L=[kIcXM1ee?R906I0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_2
vIOBUF_LVCMOS18_S_4
R54
!i10b 1
!s100 SkW_jGmfPUnRhWiU2:eRZ1
IZjN<>EJN=RD8oEZ`X3]9=2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_4
vIOBUF_LVCMOS18_S_6
R54
!i10b 1
!s100 JCz1GJ>dQnVHV?f>lkaN?2
I7njS;IfVHOl^n7:G4EeW93
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_6
vIOBUF_LVCMOS18_S_8
R54
!i10b 1
!s100 V5aRZj@KgiBA26W][k4=21
IS`@5g56AT?T^Xm8nFC:d@2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS18_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_8
vIOBUF_LVCMOS2
R54
!i10b 1
!s100 3<5OZ4aNaF^;GJ<66XD9T2
IV2a^4JGPfjP`E6=A=aQGE1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s2
vIOBUF_LVCMOS25
R54
!i10b 1
!s100 5jJ<nP1OVOJ:i@ZHYJjGU3
I7mP`i9?Cem[h4zk5?;QeS2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25
vIOBUF_LVCMOS25_F_12
R54
!i10b 1
!s100 iD_]lA=ebAJ]o2AfLlJC=2
I1hoCA_RRo:V=710X]fRzi1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_12
vIOBUF_LVCMOS25_F_16
R54
!i10b 1
!s100 W_dRWKV^[e0G^i2b78Y`10
ILFlLKobH3@Iike3gLlnF<2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_16
vIOBUF_LVCMOS25_F_2
R54
!i10b 1
!s100 3HS3CAaEzo0gSLm;X`YO<0
I6kUhN>6iD<Ilz]XZzl_TL3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_2
vIOBUF_LVCMOS25_F_24
R54
!i10b 1
!s100 I1gehm>jRC3SObkAU4_[J1
IDL3PF7NAS8S7l?:SLKbXh1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_24
vIOBUF_LVCMOS25_F_4
R54
!i10b 1
!s100 ko3ia_IYM6K=W452eYIWa1
IWXa[g6cL@5L9l=Gd:=__K1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_4
vIOBUF_LVCMOS25_F_6
R54
!i10b 1
!s100 AZN>6JfhZoQG5bIWAMFCP3
IlTggU0jiF]>CDjn[oWW@I0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_6
vIOBUF_LVCMOS25_F_8
R54
!i10b 1
!s100 nT=fI[O1mJZa`NBbmGk`m2
IBXKSSRUHRGNYHV7icCg<X2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_8
vIOBUF_LVCMOS25_S_12
R54
!i10b 1
!s100 kU>CR60kSzgkGek6e=km01
ImC<0dhM9b7zX7WK;8GA5K0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_12
vIOBUF_LVCMOS25_S_16
R54
!i10b 1
!s100 g1`On_ogeWai:AJ4CVTKb2
IcD@7<YM2GGA=;e3aY0U722
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_16
vIOBUF_LVCMOS25_S_2
R54
!i10b 1
!s100 XGYn2?HKkMUz>DD@hLGJF2
I[6[efZE:_k3I[MDVGh=Ji0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_2
vIOBUF_LVCMOS25_S_24
R54
!i10b 1
!s100 7?[i[RI^hl>n7dO8IXR7z0
I[jZ>a:5:T[?P^AD9HJHM42
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_24
vIOBUF_LVCMOS25_S_4
R54
!i10b 1
!s100 05V9G:mFMJ5F`1g1]HN9H3
IXKZa487P^7E?9ic>@f^2H2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_4
vIOBUF_LVCMOS25_S_6
R54
!i10b 1
!s100 `5Z:JnBZzbz]N:el<NA1=3
IGnkOSMJ[^?FVN9aASTia^0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_6
vIOBUF_LVCMOS25_S_8
R54
!i10b 1
!s100 PJL9hZhG5_f4meUYn1ZZa3
IzM9K@[kkBmjNU@S2J2bzo2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS25_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_8
vIOBUF_LVCMOS33
R54
!i10b 1
!s100 P@E[1f@<OH_TQTk01Am_b3
I`3b@mo[4WOlmmmAn><R>C3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33
vIOBUF_LVCMOS33_F_12
R54
!i10b 1
!s100 G3`:G2zAieA7WPTQmhze41
I35=?^LBl4c`HF<;Hno]<B0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_12
vIOBUF_LVCMOS33_F_16
R54
!i10b 1
!s100 1SM;DCmP89l6c:nOTa?1a0
IUiWh:0l5?<cXnG`C7gcT91
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_16
vIOBUF_LVCMOS33_F_2
R54
!i10b 1
!s100 omH=]DGC9S:n;ZeW7aBEa1
Io]oN]H5D^eb;dCDG`U?0S2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_2
vIOBUF_LVCMOS33_F_24
R54
!i10b 1
!s100 D9j0lY5]^ZM2C@=KYhB4F0
IOg;C^`Q@>X_iW]<?zH0H@2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_24
vIOBUF_LVCMOS33_F_4
R54
!i10b 1
!s100 DYFInMaIiI7aJGOh<MOIL2
IL33:Mjh7CLLg=6fn^iklM0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_4
vIOBUF_LVCMOS33_F_6
R54
!i10b 1
!s100 5[0F4@h]BNOjO`nzlkKZ:3
I2dmzNfmg]JGOVUVW]a5VX1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_6
vIOBUF_LVCMOS33_F_8
R54
!i10b 1
!s100 :K[nUHI=9^3VIAMBbja]a1
IUVQVQR2X0AgOBCo7MiISB2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_8
vIOBUF_LVCMOS33_S_12
R54
!i10b 1
!s100 8nd_OEU8hF4i6M^gBA]HE2
IJb;n[[TQJYO=e:kS3U:[92
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_12
vIOBUF_LVCMOS33_S_16
R54
!i10b 1
!s100 c=04`KS1^0>2c]72h7eod2
IKfo9b=4aXIoWT5>J4]YjT0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_16
vIOBUF_LVCMOS33_S_2
R54
!i10b 1
!s100 0CCLgL9G]@QiY5WiVGkM33
I7b@3`i?B4n8hA9iIWFS@X1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_2
vIOBUF_LVCMOS33_S_24
R54
!i10b 1
!s100 ]OfJ5ag8gK6QH3E2E]i633
IBU0j37cgI^W88^V_T8dKM3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_24
vIOBUF_LVCMOS33_S_4
R54
!i10b 1
!s100 M?^YgO0>GkdTd?GYHK]1f1
I2CdLfQ6MNaJn@]UXCG_m90
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_4
vIOBUF_LVCMOS33_S_6
R54
!i10b 1
!s100 EnNUTGzLLLRICPao3>2^;3
IgkoFJHn^>3`U_Wi]jWTQ]0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_6
vIOBUF_LVCMOS33_S_8
R54
!i10b 1
!s100 7Q0Z1bWcU_2NCROfk`LT<3
I9lKWFjk^neSV1ZJZOn5eo3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVCMOS33_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_8
vIOBUF_LVDCI_15
R54
!i10b 1
!s100 g>Yb3aZN?;CS_@KiX`m:N3
IN]4Ol8TbTWe;KhJH2]>@O3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@d@c@i_15
vIOBUF_LVDCI_18
R54
!i10b 1
!s100 N5?]Ek4>XzC6FadPIP1UM2
IzXUdN=98?]eT@8Wf?nXC<3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@d@c@i_18
vIOBUF_LVDCI_25
R54
!i10b 1
!s100 N[Ao07fal5f=B[^oczi312
IVgb5=k^d@56dJYcO:NkEM0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@d@c@i_25
vIOBUF_LVDCI_33
R54
!i10b 1
!s100 ;IJ6TQoa>AoG>V]D=M35O0
IZocHADD]HZVzmJV?b5<M:1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@d@c@i_33
vIOBUF_LVDCI_DV2_15
R54
!i10b 1
!s100 >RlKn4UHbc5CBVM8:[n2c3
ILjYJXmCZ8]X2z=4^Pk6M:0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_DV2_15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_DV2_15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_15
vIOBUF_LVDCI_DV2_18
R54
!i10b 1
!s100 @8<^D25Fz;`zfSR8^L<VL2
Ii5VK1_R26:Kbch3LFX[FI3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_DV2_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_DV2_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_18
vIOBUF_LVDCI_DV2_25
R54
!i10b 1
!s100 eX@jV0enjSUWEMHMFaVn02
IlTBd?`Ten9:3:<z2V[F^:0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_DV2_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_DV2_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_25
vIOBUF_LVDCI_DV2_33
R54
!i10b 1
!s100 A0De?<nG=25PIHk^SYWZ:0
IN;cCO6Hm3L]P[=Tb6i=@L3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_DV2_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDCI_DV2_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_33
vIOBUF_LVDS
R54
!i10b 1
!s100 Df>CK;_T=_0D17F[FmJzA1
I`6Ym;n`282^?4Xf[Eh60[1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVDS.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@d@s
vIOBUF_LVPECL
R54
!i10b 1
!s100 ;HLoLA6f?R_3SjXSPR2cf1
IL8`0JRf>PQaz=BSkI1FkW2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVPECL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVPECL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@p@e@c@l
vIOBUF_LVTTL
R54
!i10b 1
!s100 Gg<OeL[II?7oKWZ[zJIK<0
I2nmc81LAn;5kIK]CCV>f<3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l
vIOBUF_LVTTL_F_12
R54
!i10b 1
!s100 mU3=h4V?iOB2VA]G<LgW>2
IOb<8Ck69lF]zjK;NF?:Hd3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@f_12
vIOBUF_LVTTL_F_16
R54
!i10b 1
!s100 zY1aFZ3;68B7TcE;`T<gE3
IR2c><6MD4UC9;^zcQ6:041
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@f_16
vIOBUF_LVTTL_F_2
R54
!i10b 1
!s100 8;03dW6kCRZ`Qe^WB<S?02
IYk_2Q]IBO@znS7>R6fO800
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@f_2
vIOBUF_LVTTL_F_24
R54
!i10b 1
!s100 cV^V1>334dN4SPdHGFD]@0
I;z=zKN<NkK48]o6?[o0JN2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@f_24
vIOBUF_LVTTL_F_4
R54
!i10b 1
!s100 a6:jTFI`oK0_YNzPJW>?=3
Ifo_FMGi58X9;8E^iK7H`P2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@f_4
vIOBUF_LVTTL_F_6
R54
!i10b 1
!s100 U<1H[ILEB_9Uc3O6JQITL2
IAdAA4EQWHzo;mUhhjRzPD0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@f_6
vIOBUF_LVTTL_F_8
R54
!i10b 1
!s100 JK9PW3BfV=VBA8Z:R]2k10
I17DZ46gj<<Rb[KWGmbem23
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@f_8
vIOBUF_LVTTL_S_12
R54
!i10b 1
!s100 Yc>D>O6z:O6:z1R1`PmVa1
Ibhn_:ji`VdhY4?Z^RTfGC1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@s_12
vIOBUF_LVTTL_S_16
R54
!i10b 1
!s100 Z>?dFaVUSoo>Lhc=7jdgW0
IB8;;b[5H3Fa11P@BdOXRQ0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@s_16
vIOBUF_LVTTL_S_2
R54
!i10b 1
!s100 oj2>;78F`C<nCRfLncN]H0
IIaIBR7``Ua_:TdgkBPTZM1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@s_2
vIOBUF_LVTTL_S_24
R54
!i10b 1
!s100 EV446iEDF9]Zk2YU@i1A@3
I=UK`=e[;5YD<jzHB;2X5e3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@s_24
vIOBUF_LVTTL_S_4
R54
!i10b 1
!s100 _de:@=L07:VAkFdCmCEH?3
IoOczh69Z`YnG^1XaaM6772
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@s_4
vIOBUF_LVTTL_S_6
R54
!i10b 1
!s100 8oN]h[Z_6D?D?44YeTl920
I3oHHb<TTc>k`E[X9MM`SU3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@s_6
vIOBUF_LVTTL_S_8
R54
!i10b 1
!s100 XZ=_4UN=SVEN<F7I^NagL0
IWV1G>bU?ch]G0TQ`2B<=E0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_LVTTL_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@l@v@t@t@l_@s_8
vIOBUF_PCI33_3
R54
!i10b 1
!s100 T2bHk0d;F@B=XRbNE5?HA2
I][lPM255g4YgN`cdQ0fj<3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCI33_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCI33_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@p@c@i33_3
vIOBUF_PCI33_5
R54
!i10b 1
!s100 86Jn]VCUhjGI3kUPAdj1l2
Ib:bH3e=?g8Fz?MZhd_9Ca3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCI33_5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCI33_5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@p@c@i33_5
vIOBUF_PCI66_3
R54
!i10b 1
!s100 zd`TlMloPQ^Qjn[`gARS<0
ICocT<OP0BWGiFV@[z]EeS0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCI66_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCI66_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@p@c@i66_3
vIOBUF_PCIX
R54
!i10b 1
!s100 O3<Gze`MQ6G<j;SFNlN:73
IG2<eY8V1jXb2`BMofnnb80
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCIX.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCIX.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@p@c@i@x
vIOBUF_PCIX66_3
R54
!i10b 1
!s100 c4jRKnMWZ8DkKcMdZogE=1
IHil6P5GVid]adElcmOKj70
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCIX66_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_PCIX66_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@p@c@i@x66_3
vIOBUF_S_12
Z56 !s110 1545551619
!i10b 1
!s100 IDOZZGRWe`?9ilUZ<jGLh3
IBK_3J<AXRXZIZ4hd:3DX=3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s_12
vIOBUF_S_16
R56
!i10b 1
!s100 IVEhF_:[2Sk6A=[XX^C5=2
ICiEaV1^6X<ea1o8O`j<912
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s_16
vIOBUF_S_2
R56
!i10b 1
!s100 DlT[YR=if^QziQo6J@io=0
IhBS]XE[^I>O@B3OYPaeKJ0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s_2
vIOBUF_S_24
R56
!i10b 1
!s100 MNCMcK_D[_=hOYA7A9:ZP2
I<kBTXQaQDP1l3?iaQm[J=3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s_24
vIOBUF_S_4
R56
!i10b 1
!s100 [^H[7MBb9OELDROSDkOHV2
IceKIO?@=;<;`VYI3TTZmF0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s_4
vIOBUF_S_6
R56
!i10b 1
!s100 Gce_1B<8P?fnC?IYjIGbU0
IfBOjGc2^kTlH4@O8AILL00
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s_6
vIOBUF_S_8
R56
!i10b 1
!s100 RbfziT8:<51ZijS;Z5A8Z2
I<B5HE4]coKZFP_DQRnm>Y3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s_8
vIOBUF_SSTL18_I
R56
!i10b 1
!s100 BPXMN]gO<4hhNXVimKQZf0
IM]o[:81@6mWXXZOb=H`<o2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL18_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL18_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s@s@t@l18_@i
vIOBUF_SSTL18_II
R56
!i10b 1
!s100 RD@jcCHC`e@VTDnP[@=YZ0
IcDA6PTW[=Yk<jJO<9g;aY1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL18_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL18_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s@s@t@l18_@i@i
vIOBUF_SSTL18_II_DCI
R56
!i10b 1
!s100 d5fl9bM7hE_2?ES4<V>XV0
IIBlQ[3e2Vc@H4;4EBU`mc0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL18_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL18_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
vIOBUF_SSTL2_I
R56
!i10b 1
!s100 mSiUC7571i]`NhC^4T[SS3
IPWYRTba6;h;hn=`B4X[5W0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL2_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL2_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s@s@t@l2_@i
vIOBUF_SSTL2_II
R56
!i10b 1
!s100 ea1n<Q;6Kl]h7jc8e<3Va2
IdiDAgoA7YPS=c=`CnD3ET2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL2_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL2_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s@s@t@l2_@i@i
vIOBUF_SSTL2_II_DCI
R56
!i10b 1
!s100 lNYadLQ;YiJMleb0ZOgZ^0
IiCL5[1Bc@OD?GAAJkdnP[1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL2_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL2_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
vIOBUF_SSTL3_I
R56
!i10b 1
!s100 ^<6IVbSP0R_>BBAWZ;dH?1
IPQhQZZh9z@1J[O:li7Jn13
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL3_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL3_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s@s@t@l3_@i
vIOBUF_SSTL3_II
R56
!i10b 1
!s100 >aVzHz<SSiR`S0GBA5j>90
IN<]VgYT`k[VnL=WC1`DV01
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL3_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL3_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s@s@t@l3_@i@i
vIOBUF_SSTL3_II_DCI
R56
!i10b 1
!s100 2JU1go^M@WnG]b@@91dSA3
ITMe`C^TcZ@aG=GC@jK``_2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL3_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUF_SSTL3_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
vIOBUFDS
R18
!i10b 1
!s100 =e3<P868OIHO0d<nU=`2<2
I;^dmT0bVO=TeoImLPYzGf2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS.v
L0 38
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f@d@s
vIOBUFDS_BLVDS_25
R52
!i10b 1
!s100 Ynm:@1omNnPL][bHWXSY22
I0mTMd?79T9OI;ISQkhzj_1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUFDS_BLVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IOBUFDS_BLVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f@d@s_@b@l@v@d@s_25
vIOBUFDS_DCIEN
R18
!i10b 1
!s100 8LJ>V:eSOGJO]aEQIhAgc0
ITm5TbP<<[:?l]PQLOQe9C2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_DCIEN.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_DCIEN.v
R45
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f@d@s_@d@c@i@e@n
vIOBUFDS_DIFF_OUT
R18
!i10b 1
!s100 d=Cj[Xj<EnhS3^]3R[1=62
Iz:Y>36KbEFL9b4lo3nffa2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t
vIOBUFDS_DIFF_OUT_DCIEN
R18
!i10b 1
!s100 0bkjCg7AZAB:chahKR]b61
Imj4REibCYl9UT83nEn`940
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@d@c@i@e@n
vIOBUFDS_DIFF_OUT_INTERMDISABLE
R18
!i10b 1
!s100 Z38f3=^UbCKzYz8U2mYM[1
I0@4?d1;z6>E6?EOZ5HDjM2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
vIOBUFDS_INTERMDISABLE
R18
!i10b 1
!s100 2aQlYDFfkm^W@;i<6z@jk0
IEO[o8[WCdOOm_`hL=8R2k3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
R28
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
vIOBUFDSE3
R18
!i10b 1
!s100 bz`<8]hUPI]O^6LUjI33?1
IckFeb]IkJEb?_06RjalHh1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDSE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFDSE3.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f@d@s@e3
vIOBUFE3
R18
!i10b 1
!s100 B;^;64^63YcHlfLAH]37X3
IU>;X[Y?JAHOF`5I5EAWKD0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\IOBUFE3.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@b@u@f@e3
vIODELAY
R56
!i10b 1
!s100 h>P2XZ:M:VHl521Ffh4<<0
IVOznTFjVRLFonJV;b@eN63
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IODELAY.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IODELAY.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@d@e@l@a@y
vIODELAY2
R56
!i10b 1
!s100 bDNOdR9e]mKSZic[Q;z131
ID@kJG>aHClVUi?Rim;PKG2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IODELAY2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IODELAY2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@d@e@l@a@y2
vIODELAYE1
R56
!i10b 1
!s100 ^Y=iK^`Rb5JFNC4L6J<z60
IEGLJoRE_;egdFa5JCD:Nm1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IODELAYE1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\IODELAYE1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@o@d@e@l@a@y@e1
viodlyctrl_npre_oserdese1_vlog
R35
!i10b 1
!s100 3Q0EaoG<Ha7HfnSj@9h652
I?@8N=3HQ`9@KEZGH8BVk71
R2
R0
R19
R36
R37
L0 2326
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vISERDES
R18
!i10b 1
!s100 >6jX<c9_LkS>_81iWBn:L1
I5DGcFWNA8W_12;6XbII4W0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDES.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDES.v
R42
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@s@e@r@d@e@s
vISERDES_NODELAY
R18
!i10b 1
!s100 VjF^XdQoH_c8kYSXlK0em0
Ikf9]7ADHldggb1?dfjNbN2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDES_NODELAY.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDES_NODELAY.v
R28
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@s@e@r@d@e@s_@n@o@d@e@l@a@y
vISERDESE1
R18
!i10b 1
!s100 P`UBXImd5_CS<Z2dK72eo3
I2Z<UAfEgUaO3zUc6G28fR1
R2
R0
R19
R20
R21
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@s@e@r@d@e@s@e1
vISERDESE2
R18
!i10b 1
!s100 gfak9?Od^nBc9:8zUhMD91
IfhWUJ?:kLLz4cZ?6i2>3Y1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDESE2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDESE2.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@s@e@r@d@e@s@e2
vISERDESE3
R18
!i10b 1
!s100 GJRJ:RA?58WM]Eg=[:KW:0
IlIeT^JDl_Y5E[f]nYfEWN1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDESE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ISERDESE3.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@i@s@e@r@d@e@s@e3
vJTAG_SIME2
R18
!i10b 1
!s100 UeX0hB=:3jDelBC13V8;[3
IicC]l`chM>1GN^Bf]ChIK3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\JTAG_SIME2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\JTAG_SIME2.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@j@t@a@g_@s@i@m@e2
vKEEPER
R18
!i10b 1
!s100 JW:MnBMiCJN0e=<RGWVXd0
I_[4UUP;?l2]NJS^E0QMaZ3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\KEEPER.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\KEEPER.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@k@e@e@p@e@r
vKEY_CLEAR
R56
!i10b 1
!s100 hmeaPVXfcJmDJi>SU:oMW3
IhXGYh5c@h3@mKITO6`?F=2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\KEY_CLEAR.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\KEY_CLEAR.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@k@e@y_@c@l@e@a@r
Ulatchsre_ldce
R18
!i10b 1
!s100 <GV59V>Y5@YC8;kCaAE>K0
I:=oKH=e_1m8ZL7LO?N2fV1
R2
R0
R19
Z57 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LDCE.v
Z58 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LDCE.v
L0 183
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
Ulatchsre_ldpe
R18
!i10b 1
!s100 oAPh7PW0hk:472M[M1[6_1
IG=EFGg;2i;^z16F;hF@6f1
R2
R0
R19
Z59 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LDPE.v
Z60 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LDPE.v
L0 179
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vLD
R56
!i10b 1
!s100 EKSjc9jaHn21<1E8@;JdT0
IBHeR7Cl@PQcQ[S9cBgXGQ3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LD.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LD.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d
vLD_1
R56
!i10b 1
!s100 OIFl0f7^>GPe=zgZKIKOA3
IGPDhfd[CeO;RmdTTEZhPD2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LD_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LD_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d_1
vLDC
R56
!i10b 1
!s100 KNecCNnR;DgEe;7DP>c_c1
I9BK^V7N1=_bUGTjDdlj=G0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDC.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDC.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@c
vLDC_1
R56
!i10b 1
!s100 0n@e3m5:WP<l=jGz7]fX?3
I>aL[_9l71CFf?VffUV8In0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDC_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDC_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@c_1
vLDCE
R18
!i10b 1
!s100 cR1ePX:_4[K3N43ZT>h@O1
Ibee6Fizjf@Z[8SSFSFN^m2
R2
R0
R19
R57
R58
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@c@e
vLDCE_1
R56
!i10b 1
!s100 McRT`4`3=<AD>74H4oOET2
I1k;2`:HE4REjOcOUkRf_70
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCE_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCE_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@c@e_1
vLDCP
R56
!i10b 1
!s100 b>ZVm2BeKdCl2:0RW`LKG1
I0VXOHRKFbLZP:E;J_]XS_3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCP.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@c@p
vLDCP_1
R56
!i10b 1
!s100 Jcka`b?_1V`JeV8kd_EA:2
IeoMK50KlObZY[2]K1?NdG3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCP_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCP_1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@c@p_1
vLDCPE
R56
!i10b 1
!s100 D@>G[DKX?TdWjgOGTco>]1
IJ@5?65k?GXVNFNmR@lYNN0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCPE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCPE.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@c@p@e
vLDCPE_1
R56
!i10b 1
!s100 ]3hiiFW]_C=O?>LOoz3jm0
I_YS_=iB1JNolGjIN0>^0O2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCPE_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDCPE_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@c@p@e_1
vLDE
R56
!i10b 1
!s100 0XnbNQXmhlXRQdHF>kJR^3
IHOl9WTW^8e_X3<^^ldWfA3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDE.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@e
vLDE_1
R56
!i10b 1
!s100 DgTb_YjWGeX;LmMMQi]WN1
IY?WD;7Tk7`P4<_o_foVX]0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDE_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDE_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@e_1
vLDP
R56
!i10b 1
!s100 :lGo>T^OoM7NXifBChD:01
IY1XfVI_oOR7FEQ7PMeaYz2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDP.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@p
vLDP_1
R56
!i10b 1
!s100 K_biF@fi?DV1]bD>4][Nj3
IV55g`5h:[Ymhm:aQm5hj?1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDP_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDP_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@p_1
vLDPE
R18
!i10b 1
!s100 e_fUS?C:?bekTClU_`i8C2
I9ICQViJ_g`I2V2oGKgilY0
R2
R0
R19
R59
R60
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@p@e
vLDPE_1
R56
!i10b 1
!s100 cDBJC`YbdT@`Z@hWR^6kE1
IOH?QnG6G2C3mA_`4DN_Lg3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDPE_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LDPE_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@d@p@e_1
vLUT1
R18
!i10b 1
!s100 oYl2]8Z?M4jTL9Hg_3@b80
I9ll_?d;J12zi9lCO=GYWl2
R2
R0
R19
Z61 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT1.v
Z62 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT1.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t1
vLUT1_D
R56
!i10b 1
!s100 `ZQQ3WdQ[226cX::_TOn@3
IdTLhEg9N4MlXTKZOC[6Z31
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT1_D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT1_D.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t1_@d
vLUT1_L
R56
!i10b 1
!s100 7cjP7QH9N@[U`^5cF0U6Z2
Ii?djCfa_0:Ig:z[TZ=BlH2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT1_L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT1_L.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t1_@l
vLUT2
R18
!i10b 1
!s100 n4cLBa5:NmjTc[2dzzh]F1
Ih5OH]HPI@JR7gAH2FzD:Z2
R2
R0
R19
Z63 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT2.v
Z64 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT2.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t2
vLUT2_D
R56
!i10b 1
!s100 5d8o1T91b<P=ZZ4?Z9Jlf3
IhZ]?T_3fRY;MhMlY[GPOP2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT2_D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT2_D.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t2_@d
vLUT2_L
R56
!i10b 1
!s100 l4FPMhP=68k4F8ElS7fon2
I[Ac0S8jLhHTmj7k3ja<h81
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT2_L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT2_L.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t2_@l
vLUT3
R18
!i10b 1
!s100 ?zi[_TW@LHDdYjhAM_5R]1
IPTTB:?j>K8F28U6EQM@di0
R2
R0
R19
Z65 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT3.v
Z66 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT3.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t3
vLUT3_D
R56
!i10b 1
!s100 bHJa7QH5zdiRiCiHkJ_Z=1
Ie5:cgY2CNl^BXnU_CAo;63
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT3_D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT3_D.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t3_@d
vLUT3_L
R56
!i10b 1
!s100 HkF:cOn>EajnUKc2Y5nBH0
I4>9SV@]nmekE3oSo<WJG83
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT3_L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT3_L.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t3_@l
vLUT4
R35
!i10b 1
!s100 Yb5EHY3OUoP7]B;A>XP?l1
IEVobD02SSdGO87HOk4@_M2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT4.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t4
vLUT4_D
R56
!i10b 1
!s100 zWDCbLDU7<gEYcz;dFP?92
I0VCm4Q?CFU?B9<ndOB2W93
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT4_D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT4_D.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t4_@d
vLUT4_L
R56
!i10b 1
!s100 :ZKU0ikY`29iR^PjGDY`A2
IABiT6eo4nCL0IUz=NZnQe1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT4_L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT4_L.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t4_@l
vLUT5
R35
!i10b 1
!s100 HB5n>DBcS`Oeaba>_=gN=0
I5f;CmX[EaU:a0F]3U:[En1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT5.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t5
vLUT5_D
R56
!i10b 1
!s100 3n?REG]nE[7M4bX0?:dQl0
IUWX05abI>JJS0@znWNz`I1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT5_D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT5_D.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t5_@d
vLUT5_L
R56
!i10b 1
!s100 4PFXKW5ljk_4KU2=f9IB<0
IFQ87^F^KJDd@BM2H`bMNo0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT5_L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT5_L.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t5_@l
vLUT6
R35
!i10b 1
!s100 nnn98hV5oK1?mKo>E6GRX2
I^QlVHPcZAV13056Wj=f>l3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT6.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t6
vLUT6_2
R35
!i10b 1
!s100 8ee^kmW3en;o^QW^f7<]C2
IjH=>LWTf<@^=0k@P:M_jM2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT6_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\LUT6_2.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t6_2
vLUT6_D
R56
!i10b 1
!s100 lV<8f9iekfFa0d2l^nf^d2
I^e;:fUSlJ@[JVmGC=2XFT0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT6_D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT6_D.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t6_@d
vLUT6_L
R56
!i10b 1
!s100 OY>J?]A=zL9Y9D01^hAf90
IFCg4[7?ZFRY60gAg_GLU93
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT6_L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\LUT6_L.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@l@u@t6_@l
vMASTER_JTAG
R35
!i10b 1
!s100 Rk6dTRjLK6zG52A<^3k0a2
IO<aZ<b_>8a<QO8HOgJ:RK2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MASTER_JTAG.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MASTER_JTAG.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@a@s@t@e@r_@j@t@a@g
vMMCM_ADV
R56
!i10b 1
!s100 XoC4=<HWg_oB]=Y`Q>SI;2
I=L6f_MfBEbmEV=Rf38>LD2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MMCM_ADV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MMCM_ADV.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@m@c@m_@a@d@v
vMMCM_BASE
R56
!i10b 1
!s100 Vc1;Tmo<eoO_K<NAkZf`P1
I[oONIU<P4j>HzdL2AS3412
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MMCM_BASE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MMCM_BASE.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@m@c@m_@b@a@s@e
vMMCME2_ADV
R35
!i10b 1
!s100 WlA4gZRk;^n::WED:4CD<1
I5jWKO1ZhZj30<I9;WGjhE0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME2_ADV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME2_ADV.v
L0 123
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@m@c@m@e2_@a@d@v
vMMCME2_BASE
R35
!i10b 1
!s100 ^LR4UcZ_@W<2OOmBnFJj20
I:HQ8O<ml`:7zXZo6OXzYJ2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME2_BASE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME2_BASE.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@m@c@m@e2_@b@a@s@e
vMMCME3_ADV
R35
!i10b 1
!s100 lge=`O3gJife8BgNkbQ4<0
IASPX^ECYP0G?>]Q7WFmE60
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME3_ADV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME3_ADV.v
R42
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@m@c@m@e3_@a@d@v
vMMCME3_BASE
R35
!i10b 1
!s100 8SCaY8jA6RT?WRdX0fogE3
I<=VF6OW<@Z=6[XL?]JbmC1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME3_BASE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME3_BASE.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@m@c@m@e3_@b@a@s@e
vMMCME4_ADV
R35
!i10b 1
!s100 ZO7=eMeUH[fOf6eRW`XY=2
I[j^h_HQQOW7fP?Ja;@4hk2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME4_ADV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME4_ADV.v
R42
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@m@c@m@e4_@a@d@v
vMMCME4_BASE
R35
!i10b 1
!s100 C9fO9DgQ12HFU7^kQI<Bb1
ISAZWGP:]5ecgFmkZVIo[W3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME4_BASE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MMCME4_BASE.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@m@c@m@e4_@b@a@s@e
vMULT18X18
R56
!i10b 1
!s100 a@NnW^Y=T_Rm_z?^_GPke0
I^=HJbUa^R8`mja23lo8S80
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MULT18X18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MULT18X18.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@l@t18@x18
vMULT18X18S
R56
!i10b 1
!s100 de_QA_`KO;bV85SC`M2Ia0
IeAS[?LbZUUfCIz3aI3nmP0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MULT18X18S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MULT18X18S.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@l@t18@x18@s
vMULT18X18SIO
R56
!i10b 1
!s100 @iCnEoV80?^e6AO90WGcR1
IfdeWHUb]_j2i>GPN?Q@?J2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MULT18X18SIO.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MULT18X18SIO.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@l@t18@x18@s@i@o
vMULT_AND
R56
!i10b 1
!s100 =:6W98dFj7CmM<:<H2PIJ0
IS`;^N[1BVR?NPKzWQj^Tg3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MULT_AND.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MULT_AND.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@l@t_@a@n@d
vMUXCY
R35
!i10b 1
!s100 J_4eW@YWmo8Df[z4SMg;[1
IU@FDXVAKUa^;PB1[C2R^e0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MUXCY.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MUXCY.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@c@y
vMUXCY_D
R56
!i10b 1
!s100 OOm^[E<ecOGac1[3AWFOV3
I7Pc;P<JeG>B0LU^Ylh]Nb2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXCY_D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXCY_D.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@c@y_@d
vMUXCY_L
R56
!i10b 1
!s100 eQ0aIY:K6RN`eKCE<FimB0
IEQT8[R72MGeb]^HNR[YJ51
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXCY_L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXCY_L.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@c@y_@l
vMUXF5
R56
!i10b 1
!s100 =?1U:00U86:1:I_^Y5KBz2
IK7^zUTH4:l<@b^XVGU`GL3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF5.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f5
vMUXF5_D
R56
!i10b 1
!s100 9?SaA]9?dkOlARgM4A<JQ0
IjOEJf;eBYWD_i<0QEdYEd3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF5_D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF5_D.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f5_@d
vMUXF5_L
R56
!i10b 1
!s100 l:8hP?Y2P6QZ`=gQ^@EkL1
IcRjdzfPRLzI3nmbDP7KSc2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF5_L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF5_L.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f5_@l
vMUXF6
R56
!i10b 1
!s100 _e79fn@i3=B4]DdT[A<Q72
IJ8gT5[[0T>dX_Y9d0XXA_1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF6.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f6
vMUXF6_D
R56
!i10b 1
!s100 j_An]kG:^6Y4m8:9TW>il1
Ih5dOY65@X9j@Y1?=RSB]00
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF6_D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF6_D.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f6_@d
vMUXF6_L
R56
!i10b 1
!s100 WL`X;4Dci^3>MWZ=NOgK61
IB=nH78LH_Ezd:TTfOEH^S2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF6_L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF6_L.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f6_@l
vMUXF7
R35
!i10b 1
!s100 >=<6?APf4cE^c?Zfgd;4a1
IL?:NY11DO3zOW0M[F49Z71
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MUXF7.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MUXF7.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f7
vMUXF7_D
R56
!i10b 1
!s100 =LEk4:Ih8n?YS;eiN930O3
IEdX6H:z:[_2TJj7:[[[271
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF7_D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF7_D.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f7_@d
vMUXF7_L
R56
!i10b 1
!s100 ki0CfWBnOPFOb]JCoQ]3]0
I>c2zfiS^1R@U4;@k6INL`0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF7_L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF7_L.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f7_@l
vMUXF8
R35
!i10b 1
!s100 kOdl?hJLA=6eAFAASK4gX1
IVW<VFYKhGF=`Y?4Y0^jFJ2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MUXF8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MUXF8.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f8
vMUXF8_D
R56
!i10b 1
!s100 X:X_<njeKY1Ji6Vkcg7?;3
ISP2HoScfZJ91zQfDK`bGb0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF8_D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF8_D.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f8_@d
vMUXF8_L
R56
!i10b 1
!s100 jz;HVO8XRPD]bJ2@F`bLc2
IBQcDP6ZkKXZ;hRl1GYEjP1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF8_L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\MUXF8_L.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f8_@l
vMUXF9
R35
!i10b 1
!s100 oho:l=ozn[T6H4F1o5cTb1
IWUOWh3ikk4hEd6bQWZ`Md0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MUXF9.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\MUXF9.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@m@u@x@f9
vNAND2
R56
!i10b 1
!s100 Pn[iD>i9jAIED3Y6j01740
IVcVLRZ<VEkGUVXa8NbIF:1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d2
vNAND2B1
R56
!i10b 1
!s100 EFdD0`5Y:R@oeM`=n[5810
I2FccJYmf]3C[gMGGiJLRg0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND2B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND2B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d2@b1
vNAND2B2
R56
!i10b 1
!s100 FH:lEXDmYJDf1:@@AaPHS1
IYQh`_ZbzB[;bP4D4mcYb91
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND2B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND2B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d2@b2
vNAND3
R56
!i10b 1
!s100 ld@8Ra7ZJ16_>hK[cCCbZ0
In5U5gkc3BKhc1J2RB2Snc0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d3
vNAND3B1
R56
!i10b 1
!s100 U1?]HU``PjlSH0ldhRlVP0
I`hL9KWo]Y3KPnMBj@MPE11
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND3B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND3B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d3@b1
vNAND3B2
R56
!i10b 1
!s100 Jh?ZQKDnD7Ad1`@39C<Hh2
I[W;f_oHdK33bzhUREU1?f2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND3B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND3B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d3@b2
vNAND3B3
R56
!i10b 1
!s100 ]hTXelQzI<<[R>o`jbKD=1
IW1YC?9=?Vo78>R[=0lY:32
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND3B3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND3B3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d3@b3
vNAND4
R56
!i10b 1
!s100 BU3DeQ^S4G6n1aX4Q5S5K2
I^:2cdEiLoWZ?Ek=_NY7`m1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d4
vNAND4B1
R56
!i10b 1
!s100 hKag9We<STX:IDiVZF0Pn0
IW2kZ`E2KJGiOVcHPM=M<A2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d4@b1
vNAND4B2
R56
!i10b 1
!s100 6IS5;V;h;ML@K`LUD2b7a0
IP]Ia^DDJcI3H;Ekm<cRIo0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d4@b2
vNAND4B3
R56
!i10b 1
!s100 G`XnDPI1]CU>6RGH[<KmF0
IgnB@oBKj5GN6[eb:3gmEC2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4B3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4B3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d4@b3
vNAND4B4
R56
!i10b 1
!s100 _Do>b<2dg4JM@zAH6c<W80
IDHIFZIk6UALc?`[QJNQQ62
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4B4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND4B4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d4@b4
vNAND5
R56
!i10b 1
!s100 Ae7`BzIQYFmWHLe0j7D:S0
Ib4<^E;0`]h[SPX7UfC@QO0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d5
vNAND5B1
R56
!i10b 1
!s100 7EgiUbh<:0]gJRz`LnDH81
IfUK<bfoTMiF?BJ?JcK><?2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d5@b1
vNAND5B2
R56
!i10b 1
!s100 :eVbo>NKA^HQg8dSdIMm@3
INDz3^B^8hk97WW3YzCi`Q2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d5@b2
vNAND5B3
R56
!i10b 1
!s100 ehgWL_e=OdO0LakjUl6gZ1
Iz5@h[:D<KD`zgcYKYKWD^3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d5@b3
vNAND5B4
R56
!i10b 1
!s100 _;TQW2J9D`Q1lAl?<e0Z=1
I55fHP3?RAn3=BaV?hD1fY0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d5@b4
vNAND5B5
R56
!i10b 1
!s100 bmLJb?KA^J42;>;h_d8i40
ITVSz6R44b]SNFDGWJYI>S3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NAND5B5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@a@n@d5@b5
vNOR2
R56
!i10b 1
!s100 6GDGz]T8WnDXb8P^8cSeQ3
IHRbZZFB9@YGD7UZ@URIog0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r2
vNOR2B1
R56
!i10b 1
!s100 ?=BVZ6mE9[2f`2Q[DWN@J1
IXVFz;=D;VEcNbj9HcnQAm0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR2B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR2B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r2@b1
vNOR2B2
R56
!i10b 1
!s100 6C`41OaKjEXZz?QkQhZg>1
Ia_4I;ldaRHWT0X3U9e26Q0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR2B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR2B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r2@b2
vNOR3
R56
!i10b 1
!s100 Nm^3fV`i<Y>FDToC>95Sb0
I@L34`HTl?43_:4K_oSR?C0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r3
vNOR3B1
R56
!i10b 1
!s100 bGWVgKICWVDakd]TTIM5d1
IlZ[o72lH5M]J14N3_Za6d3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR3B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR3B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r3@b1
vNOR3B2
R56
!i10b 1
!s100 N[BdjTdmlflkWlFjoiDRF1
ImUL9P<?dQm=JbRH2n6HB]1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR3B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR3B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r3@b2
vNOR3B3
R56
!i10b 1
!s100 ^d1ii?T`ol2j@ej0Q183V1
Ii]e=Z3hadTT>iC5@hPbVF0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR3B3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR3B3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r3@b3
vNOR4
R56
!i10b 1
!s100 2We<kR_l<8`ocg?4TY@CV1
I6NXUWVEG4Ql2c5l2o<2I@0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r4
vNOR4B1
R56
!i10b 1
!s100 :DTgG8GA8LOaPN>71j=ao3
I9j@EoTnUMclG42A73CCf60
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r4@b1
vNOR4B2
R56
!i10b 1
!s100 N4czZ?F>n1Lho<K5oT9361
I_;AeTHEj]e^n>YSz0HzE72
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r4@b2
vNOR4B3
R56
!i10b 1
!s100 UfDBG?m_C1iLM];=JRL;d0
IEMS@kdUEcCHaY?X1@>CaA3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4B3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4B3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r4@b3
vNOR4B4
Z67 !s110 1545551620
!i10b 1
!s100 GKYXk930jg>BoCiHI7Y[32
IhY<jNcl6@H@GKQNi[6YWk1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4B4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR4B4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r4@b4
vNOR5
R67
!i10b 1
!s100 JT<d1GbmSi;k<I9RC]ZYT1
ITYk^n<]VT3oZfeQbXE2;^0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r5
vNOR5B1
R67
!i10b 1
!s100 CL_gQ=NA[1l4eED5K19oM0
I5@UY:jCE7zXE9OHj6Ibfz3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r5@b1
vNOR5B2
R67
!i10b 1
!s100 Yg@4eGXKX@I_ACFi4cVNS3
IjNeWFUabQ`bH]JD^KVPIk3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r5@b2
vNOR5B3
R67
!i10b 1
!s100 I3Ek9SE^X8?c3LTZ?`eic0
IA[[hC87^JWd[kZ[<mR3:;3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r5@b3
vNOR5B4
R67
!i10b 1
!s100 7QJE29=Z?8fA=EKznDafH2
IaCe71EGeAKBYJli2U?=U33
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r5@b4
vNOR5B5
R67
!i10b 1
!s100 f3iIAUP=kn?Xm]hnGk[?n1
I8UPU=EQ7^z9DYRI3l9W6P0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\NOR5B5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@n@o@r5@b5
vOBUF
R35
!i10b 1
!s100 WPUm>;>Y[4iCN[0_c:`Y20
IWd;Yoog2azFG7BZB@O8iO0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUF.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f
vOBUF_AGP
Z68 !s110 1545551621
!i10b 1
!s100 ScCgedeT7TS91YoW>CidT0
ILOTOJKHLHO11:Lgz<lzH00
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_AGP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_AGP.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@a@g@p
vOBUF_CTT
R68
!i10b 1
!s100 AS>2]MaiCHCic1[9hL51R3
I:JO1aL4o:10D5RAX^0bFF1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_CTT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_CTT.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@c@t@t
vOBUF_F_12
R68
!i10b 1
!s100 8X<^8@O0V[_7FzI<aoB1C3
I?<[46=e0dN]j2bh?HdZ1c1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@f_12
vOBUF_F_16
R68
!i10b 1
!s100 >ifQZ`;BzD3X90e_VL>Pg3
IgJh8CW9L[OM2JKVFj8CXC0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@f_16
vOBUF_F_2
R68
!i10b 1
!s100 RbOF5C<23bVVIV;97THLY1
IjYUYI0bU7_b8;ZNEfKL:O1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@f_2
vOBUF_F_24
R68
!i10b 1
!s100 _b`18BkQoImP;^T[Oz2CY3
IGPY6F?ND^fP7XzBX]cM=U0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@f_24
vOBUF_F_4
R68
!i10b 1
!s100 GE:BMa<?@S>=YR101AjY?3
IIXUe8`=T5UhiOBgQT:8=M0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@f_4
vOBUF_F_6
R68
!i10b 1
!s100 ;:[alW[;ikiWUl4k]3LoO1
Ie3lU9QjzM[GJ1a3GCQ3BY0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@f_6
vOBUF_F_8
R68
!i10b 1
!s100 P^f;l55jboRQLSZVX0BOV1
IMaFe@SeHRTaPMS20Uk<8Y0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@f_8
vOBUF_GTL
R68
!i10b 1
!s100 a6:`DHMS8Ya=TUfHJG8:Z0
I<`EkOSZ0RcPN4:zJY^g[[2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_GTL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_GTL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@g@t@l
vOBUF_GTL_DCI
R68
!i10b 1
!s100 KeHOAJWLVWk]5126Dce@I3
Id24Vl:UTXSUWYU><00GMo2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_GTL_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_GTL_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@g@t@l_@d@c@i
vOBUF_GTLP
R68
!i10b 1
!s100 FjQ`IL0oPncFTO;oSk@K@1
IQSn[d[O`hYIC@RoTzOoM93
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_GTLP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_GTLP.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@g@t@l@p
vOBUF_GTLP_DCI
R68
!i10b 1
!s100 ]EO=ZE5o]j`8>dIQ@C[>B1
IRAhR;OJO<oUN53cemI2l43
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_GTLP_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_GTLP_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@g@t@l@p_@d@c@i
vOBUF_HSTL_I
R68
!i10b 1
!s100 adMmaaJhcf5oTjW[3^Jco2
IeVJc^OFe5?VoneK8ZdiQU2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i
vOBUF_HSTL_I_18
R68
!i10b 1
!s100 RQoccbHff8L:IU3Q[l]9I1
IM@MZNeH56RgE;8_3IJf=H3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_I_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_I_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i_18
vOBUF_HSTL_I_DCI
R68
!i10b 1
!s100 FIbeCL48l:c2i1kmM=;eG3
IbVV;cS=E88>B27dMKOn>N0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i_@d@c@i
vOBUF_HSTL_I_DCI_18
R68
!i10b 1
!s100 C:07fVUYII_G167^J9VCW1
IO[Nd?N>WhB_3oTQ]OZ3iC1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_I_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_I_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i_@d@c@i_18
vOBUF_HSTL_II
R68
!i10b 1
!s100 e?VTV<6;3O4=cBK;6zmCn2
I`gc@@D38]NN4F;_U^D]hQ2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i@i
vOBUF_HSTL_II_18
R68
!i10b 1
!s100 Nao3JT3j]jbeiEhVLJ?`42
IWXLBaLY8Ln_2YmaNFoaoH0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_II_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_II_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i@i_18
vOBUF_HSTL_II_DCI
R68
!i10b 1
!s100 >QMV2cf<28F?HFblzEZ243
IKgJe07jZ_jl1]R^m>`9og2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
vOBUF_HSTL_II_DCI_18
R68
!i10b 1
!s100 W5>6J7`nEhO;IncXfYZ3c3
I;8Fa6Zc2HImcoGYY40hL]1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_II_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_II_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
vOBUF_HSTL_III
R68
!i10b 1
!s100 ZE3dg7a[Pe@]>A43<KfMF1
Ia[<m4mj0`R<kgNYiUX8YK3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_III.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_III.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i@i@i
vOBUF_HSTL_III_18
R68
!i10b 1
!s100 OMTm^R>Od50ABLD2zVGN51
I;_9=n_b]oOEUBTLYc081e2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_III_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_III_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i@i@i_18
vOBUF_HSTL_III_DCI
R68
!i10b 1
!s100 Cc^FAhOGm7SSnzQ]PV^Tn3
I1ha>]X@6Qc>I[=LKl[M4U1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_III_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_III_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
vOBUF_HSTL_III_DCI_18
R68
!i10b 1
!s100 z[N:D2M_BjNO4Ri=V]lBd2
IX^1OGReX1PVhdX48FX@PE2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_III_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_III_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
vOBUF_HSTL_IV
R68
!i10b 1
!s100 B<CNlLGE0Ub=F^75;LFCF2
IDW75OL0f7nN]HF0K]f<:j3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_IV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_IV.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i@v
vOBUF_HSTL_IV_18
R68
!i10b 1
!s100 B4<HNV;0a>F:i7n>l]cUG2
IlAnRl_SO5:enmj`d<RK[[3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_IV_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_IV_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i@v_18
vOBUF_HSTL_IV_DCI
R68
!i10b 1
!s100 hgiSm4]UQ:UMnJKDkBG=E0
I0GzcSbhzU^jMdZ:zCQ;:d3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_IV_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_IV_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
vOBUF_HSTL_IV_DCI_18
R68
!i10b 1
!s100 2[9K;1O[hiohHO]`gle0W0
I3Z7TnaFY6A4^X8<;fQz6H3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_IV_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_HSTL_IV_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
vOBUF_LVCMOS12
R68
!i10b 1
!s100 KQfEdkW]VR1eVK>_gWOZD3
IOkcC_eYoYj0a1?4Ck2mg]1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s12
vOBUF_LVCMOS12_F_2
R68
!i10b 1
!s100 ?6O]mKTAYZ2>2MEA02<Qi3
I4l5LcQO9Wa:mTb:n[:6Z]2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s12_@f_2
vOBUF_LVCMOS12_F_4
R68
!i10b 1
!s100 jk:I7<fX3dzH:TmmbHn7X2
I[PMcFib^_48PdJ:oDD;Nz0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s12_@f_4
vOBUF_LVCMOS12_F_6
R68
!i10b 1
!s100 kFcV1VQY<YVWhc8989fAb0
IM;Fo^WDW<^?>B>8o[?zdR0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s12_@f_6
vOBUF_LVCMOS12_F_8
R68
!i10b 1
!s100 bc<`eGIL1<cj@>;dQZ2oP1
I`dnSIfFXc]i4UEG:M@bU=3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s12_@f_8
vOBUF_LVCMOS12_S_2
R68
!i10b 1
!s100 f41zh`0g:D@9cjOKhjL<E0
IhW^:i3:;>=z8]@kki@4fY3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s12_@s_2
vOBUF_LVCMOS12_S_4
R68
!i10b 1
!s100 Bc[Q6S_34AiX5`:k8LM?m0
IAfAL49b^4_zkci4IC[?UL1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s12_@s_4
vOBUF_LVCMOS12_S_6
R68
!i10b 1
!s100 haRO[kelEccam_GUg;?T]0
I36K3J=DJFMi:bdJ8one[]3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s12_@s_6
vOBUF_LVCMOS12_S_8
R68
!i10b 1
!s100 XXe3:6HZb];]?bnmQk:1e0
I8[n[MHiGV]mmN`^m3RT8e1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS12_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s12_@s_8
vOBUF_LVCMOS15
R68
!i10b 1
!s100 7_GGaW_ROOO=XoNcYHa821
I[>kEGNEEO9z4W<dVI]aoW1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15
vOBUF_LVCMOS15_F_12
R68
!i10b 1
!s100 CbPh3SW6=A63W>W=VcoI=0
I8E]L_7odWUn4nS<L6oVN>3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15_@f_12
vOBUF_LVCMOS15_F_16
R68
!i10b 1
!s100 nMkKOF_KTd`9[K>I4iK8B1
I3lAONJ`l7bnTj]cie3am^3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15_@f_16
vOBUF_LVCMOS15_F_2
R68
!i10b 1
!s100 g2PIe5TXzP3]>Qkd:`@6W1
I38E>@Z<88B93XBX]DkWFI3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15_@f_2
vOBUF_LVCMOS15_F_4
R68
!i10b 1
!s100 cP]joAg[Pdak_2g8FVJlV0
I3dB;<03T2jlWON;^ae3;92
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15_@f_4
vOBUF_LVCMOS15_F_6
R68
!i10b 1
!s100 lLgoK@Q=<70O5<1G=U@EF3
IZ3^njomf:^E0GC`Z>9bTX3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15_@f_6
vOBUF_LVCMOS15_F_8
R68
!i10b 1
!s100 38i_SzmmQGEkTIVL61oc01
IIcN9Q[alC;=1hfO1=[=GG0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15_@f_8
vOBUF_LVCMOS15_S_12
R68
!i10b 1
!s100 TaEdb8LQ:TKbCk@UmmM::1
I4RHh4UEHeG3HeI[5eeiJ63
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15_@s_12
vOBUF_LVCMOS15_S_16
R68
!i10b 1
!s100 g5QI5V]RXGfhiPaF;>g`]2
IDO^HE_DT<[T?<aMjV?aD93
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15_@s_16
vOBUF_LVCMOS15_S_2
R68
!i10b 1
!s100 V33WZBfTnohSX`KKEd3P43
IB:l7i5gB8z`m?zGmY83]M1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15_@s_2
vOBUF_LVCMOS15_S_4
R68
!i10b 1
!s100 UX7zK^z1MY`82EV0UN9XT3
IgdW5^1cW2j^kGTUcCoYoG3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15_@s_4
vOBUF_LVCMOS15_S_6
R68
!i10b 1
!s100 ^^XDjjWe@C3V6=Ln=75YQ0
IcW;6`M97SOVC7G]BOoVg93
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15_@s_6
vOBUF_LVCMOS15_S_8
R68
!i10b 1
!s100 UBA:z[R83F_^nYYm70e`P0
IeWf@7`LENSAKN`VKDW6:U1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS15_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s15_@s_8
vOBUF_LVCMOS18
R68
!i10b 1
!s100 0:AXlK2M07UFLVD=_]T5k3
I4885Zf^O89=]Lnm0zlDIS2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18
vOBUF_LVCMOS18_F_12
Z69 !s110 1545551622
!i10b 1
!s100 n`Nah>QZRPicQdT:lg`KH0
IV:1JS?@cG90PBPGf;JlUc1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18_@f_12
vOBUF_LVCMOS18_F_16
R69
!i10b 1
!s100 SKn<gAIKQNaziET7eQB2K0
I6iFA4H?9k4Cm;bdO5N;Z11
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18_@f_16
vOBUF_LVCMOS18_F_2
R69
!i10b 1
!s100 L8FdV28i@Ma1Oe@1hNRVC1
I:T8`I^^8fY:nDY8S7^hZi2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18_@f_2
vOBUF_LVCMOS18_F_4
R69
!i10b 1
!s100 [:WcWi8Iz6Cn07OAnjkff1
InPOn4?mgSBgjBjda]JORX1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18_@f_4
vOBUF_LVCMOS18_F_6
R69
!i10b 1
!s100 >^1`6E4<d1DZ3jU9:__]n0
Ioh]=:0g>3mUo]IV<?9g5T2
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18_@f_6
vOBUF_LVCMOS18_F_8
R69
!i10b 1
!s100 PIzjb_K4Q?[QkHHk5R5k02
I^k`j=Nil8cV86KKA?<B`h3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18_@f_8
vOBUF_LVCMOS18_S_12
R69
!i10b 1
!s100 LL;VVBXAX^oeUGWnQ2OX=1
Ih90k8]FWAAR@`Lo<8M18K1
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18_@s_12
vOBUF_LVCMOS18_S_16
R69
!i10b 1
!s100 Z?k;CVD<K5`M^_EQEZ2[V1
I[:moCoiC@HBYZK51`QJ@I0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18_@s_16
vOBUF_LVCMOS18_S_2
R69
!i10b 1
!s100 V843SRaBJ2NoZ@_E3OO:e0
IhICa3E7<l[NGJM^J0_jJH3
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18_@s_2
vOBUF_LVCMOS18_S_4
R69
!i10b 1
!s100 Jh@OgJg5f4Xc04Pl;G6>D1
IPmQ:`:<HVUdIY@FI;Ug_Q0
R2
R0
R55
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18_@s_4
vOBUF_LVCMOS18_S_6
R69
!i10b 1
!s100 G;7_U^D?D9;?WDQ9Yldg<0
IQ;<i3zF3;l3g>a0B02UMT1
R2
R0
Z70 w1513215269
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18_@s_6
vOBUF_LVCMOS18_S_8
R69
!i10b 1
!s100 e0?co17F:7PJCLWc<k<P=0
I_YbW;KbfRG?agDnf]NYg60
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS18_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s18_@s_8
vOBUF_LVCMOS2
R69
!i10b 1
!s100 WRAA=IHaAOW22Y;bdmjmj3
I9^B^<[?DzChlYdn0J`foc1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s2
vOBUF_LVCMOS25
R69
!i10b 1
!s100 Z^T>PVIi8ocY?1FThS3BR0
IL>867OMTHPLX^;E6i;j`I0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25
vOBUF_LVCMOS25_F_12
R69
!i10b 1
!s100 _=zcjMD7^TdYjl;UZON2j1
I8BH3k3bh316YfP^MJebIh2
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@f_12
vOBUF_LVCMOS25_F_16
R69
!i10b 1
!s100 l7PU^VnM0PWOl6:QUQJef0
IPUcIgBYLf<zP0:CYAF<o62
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@f_16
vOBUF_LVCMOS25_F_2
R69
!i10b 1
!s100 K50>ahM4]9aP;dW``lGA63
IzQ@dehJ7zaYaGA9RzcY6^2
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@f_2
vOBUF_LVCMOS25_F_24
R69
!i10b 1
!s100 o9zCXX`>?Cba?2oXD6DI22
IT9A3CBUc?@H>X<GUZbKYB0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@f_24
vOBUF_LVCMOS25_F_4
R69
!i10b 1
!s100 Y358`I0R<U>=Zfe8zFZ2e1
IObX8`kW1jh<8WO]oM=0UO1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@f_4
vOBUF_LVCMOS25_F_6
R69
!i10b 1
!s100 N<1>=Q`>PAIS0XFkBfNFI2
I9Tgd@kk5jKzGDc1cIS0BP3
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@f_6
vOBUF_LVCMOS25_F_8
R69
!i10b 1
!s100 ?OiFd6blgS:hjjYf8llT?1
IQ4G=8NJPId`l1AEZVVOTT1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@f_8
vOBUF_LVCMOS25_S_12
R69
!i10b 1
!s100 `L_>n_zHb<Y2TOXhi;B^`2
IO^zZ^^Hk8:S[=I:X>>:4f0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@s_12
vOBUF_LVCMOS25_S_16
R69
!i10b 1
!s100 ^Wi3L2mgLCHDSL38CKbhP0
IK4@4iWXXRh<eTYDH]8dSK3
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@s_16
vOBUF_LVCMOS25_S_2
R69
!i10b 1
!s100 M6MYU3XdXl:03?<0_bE_F2
Ii8]TW^@hg7>eXS7_W1oNT1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@s_2
vOBUF_LVCMOS25_S_24
R69
!i10b 1
!s100 `lZGzWfdf<S;;Y[m;UQnh0
I?ZfnmVVY`6^CQf26<AMW72
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@s_24
vOBUF_LVCMOS25_S_4
R69
!i10b 1
!s100 zS:zG?QkilbJe:oISgOgH1
IL8[[99D_1lGZIL_]Z=<gl2
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@s_4
vOBUF_LVCMOS25_S_6
R69
!i10b 1
!s100 M[bBYII^allP8Q7XlCPX;1
Ik0GIHC:Bj3aE<zCOY71:m0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@s_6
vOBUF_LVCMOS25_S_8
R69
!i10b 1
!s100 bX;5N3=YPf=QPU8zGnm[H0
I;h8@`[Aa1gl`zOYQDeL4C1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS25_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s25_@s_8
vOBUF_LVCMOS33
R69
!i10b 1
!s100 ikm5df?e;BQXf0E:50Vna1
IRz]h2jBR<oQ?6eNegX88m0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33
vOBUF_LVCMOS33_F_12
R69
!i10b 1
!s100 PLiCUM66kdmY:Hd^e0LW53
IO0ld0Y>JAezG<5OG]mS?X0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@f_12
vOBUF_LVCMOS33_F_16
R69
!i10b 1
!s100 Y_>dnTCHkCMfnGgkZ[<eK1
III@:KOK77l^lhc^@hMd9g2
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@f_16
vOBUF_LVCMOS33_F_2
R69
!i10b 1
!s100 VMGnk59bChG=hWLGg0YUa2
IaJebzJ66Vm3hhRW?Q1QYa1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@f_2
vOBUF_LVCMOS33_F_24
R69
!i10b 1
!s100 9PhIP[Tn7T2:N2<PnTINS0
IFF@5fm^_a1W@4CMS<QK760
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@f_24
vOBUF_LVCMOS33_F_4
R69
!i10b 1
!s100 :1G4PnG3]140Y8dUH9VB^3
IUNkRGLY9H4Tz3B_@NEOlW2
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@f_4
vOBUF_LVCMOS33_F_6
R69
!i10b 1
!s100 [Wc?=YHDFA8H^XkhdaE6X0
IgVNEFAZl3ICFzN4FkK_mf2
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@f_6
vOBUF_LVCMOS33_F_8
R69
!i10b 1
!s100 kc:[il8OOo>d0X_PVAk<92
IQOicDP:H:nUzKlo;G4Q[P0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@f_8
vOBUF_LVCMOS33_S_12
R69
!i10b 1
!s100 EOdbfd;0T1H^[Ggi_C0An2
IQF_2`mUkDCPiYWV4zCVZU1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@s_12
vOBUF_LVCMOS33_S_16
R69
!i10b 1
!s100 RZI:gNa0_jDgP]D9J=YCZ2
I;a`c3XZP0FjQL?2WMHlck1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@s_16
vOBUF_LVCMOS33_S_2
R69
!i10b 1
!s100 Tde8;1L5N>ke3d[BFzh332
I^26]IiDon]BHF4obG_2V53
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@s_2
vOBUF_LVCMOS33_S_24
R69
!i10b 1
!s100 HGBU06P_EUf1`Q::`M<2V3
I_7N56@_M<zK>lG;HA3BNV0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@s_24
vOBUF_LVCMOS33_S_4
R69
!i10b 1
!s100 :L4m1`l?JXCIQRo>738=Z1
I:5iVn35^g?ViOmJGK33`R3
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@s_4
vOBUF_LVCMOS33_S_6
R69
!i10b 1
!s100 ^5AaZ_3^4dVLR73OhK23P0
IPXNA;VYT=0<_MLiERQBQS1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@s_6
vOBUF_LVCMOS33_S_8
R69
!i10b 1
!s100 Aea8d=<`3EMhhzO9?i`od1
IGg24i22H86QnIYZiaU3b=0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVCMOS33_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@c@m@o@s33_@s_8
vOBUF_LVDCI_15
R69
!i10b 1
!s100 U4VR`7Tf[;MVXzhQ`da3[3
IWXCBPdA2<gLVDQ194<4TH0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@d@c@i_15
vOBUF_LVDCI_18
R69
!i10b 1
!s100 Io8lk:U`hjJ7VYS9d_[jL1
I83:fezFe]4=R_4MJRmIYN3
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@d@c@i_18
vOBUF_LVDCI_25
R69
!i10b 1
!s100 [6zH4MgK3;4WMTcRN9PFh0
IFblVjM^<6Wme8:N_G;K^n0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@d@c@i_25
vOBUF_LVDCI_33
R69
!i10b 1
!s100 4Y7^?IG95NLPoSlPXkcWf3
IL:An@NVK<SCc37JQzf7cf3
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@d@c@i_33
vOBUF_LVDCI_DV2_15
R69
!i10b 1
!s100 EgEI5ig`NTMf_eK9ej58X2
IMSJIW_DzVJN;E;;=ACCIk1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_DV2_15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_DV2_15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@d@c@i_@d@v2_15
vOBUF_LVDCI_DV2_18
R69
!i10b 1
!s100 bQoF5fCE:m`BiWf?JH:oz3
I_?d`L<anjic3[W:Uz=hC02
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_DV2_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_DV2_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@d@c@i_@d@v2_18
vOBUF_LVDCI_DV2_25
R69
!i10b 1
!s100 DMnc0QSS4Q[_jC`zh_=NL1
Ih=V@OQ_DJM`<^ITPMS4Rb0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_DV2_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_DV2_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@d@c@i_@d@v2_25
vOBUF_LVDCI_DV2_33
R69
!i10b 1
!s100 Bo>_E>Z>7X>k0DR:=Sg=g3
I_HKAGKhASAELBBiQze4NI2
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_DV2_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDCI_DV2_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@d@c@i_@d@v2_33
vOBUF_LVDS
R69
!i10b 1
!s100 EVoeiU0V?]BzV1[3SA5lD2
ImCVjao1SYhlRWGNzYoK=B0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVDS.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@d@s
vOBUF_LVPECL
R69
!i10b 1
!s100 l1:jG9m[ECh]fa0S_5zeP1
I=7IOCPQlfP<[dJLY;fXhW3
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVPECL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVPECL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@p@e@c@l
vOBUF_LVTTL
R69
!i10b 1
!s100 7?nf5[AN=^8WKa7==Y6Hm0
IQ6I?9HjBgkUY8lo4Xl;QM1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l
vOBUF_LVTTL_F_12
R69
!i10b 1
!s100 lCk92E4g7ZnY<kfC=W`Pf1
IXz_In`?BjNeI27SS>^mYV1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@f_12
vOBUF_LVTTL_F_16
R69
!i10b 1
!s100 6ohfkz>EGR:nRLjY;mm<k2
IEc;AzG>bFgU=L8e35Bbj;3
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@f_16
vOBUF_LVTTL_F_2
R69
!i10b 1
!s100 S3Pa4KJX5VFK2QFH1>DV52
Ibn3dZJ_cn<D0;j176kU]z1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@f_2
vOBUF_LVTTL_F_24
R69
!i10b 1
!s100 iejehFJzj__;Y>iJK4]071
I[^;S>lzcY_;d<OMnV0Q7X1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@f_24
vOBUF_LVTTL_F_4
R69
!i10b 1
!s100 UFG[HaQUE=9UllK?RPaP02
IS7D7e=k>K^2J?A2IFLN?U0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@f_4
vOBUF_LVTTL_F_6
R69
!i10b 1
!s100 BE@fm7`hL8IbKfP]HiVcG0
IOei]Dh:gLJC8O_Xfa6m=z3
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@f_6
vOBUF_LVTTL_F_8
R69
!i10b 1
!s100 WXWA76dIJYiLVlFGz6SmX1
I=26MRUg[g4Hjd]@i71ccJ2
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@f_8
vOBUF_LVTTL_S_12
R69
!i10b 1
!s100 YAjLNoOT6PohYVH9B9gTE2
IWIz?f9VaLY?LS6Om?bIK70
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@s_12
vOBUF_LVTTL_S_16
R69
!i10b 1
!s100 E`Lf@TRTZ?8?H:CT@C>ER1
IVSG]NNnjA^EkQ9ljd`Lb]0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@s_16
vOBUF_LVTTL_S_2
R69
!i10b 1
!s100 N4S:FK=l?iWW4hfo2SZ2z0
I3heGdccoe<MD=94:RY7Aa0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@s_2
vOBUF_LVTTL_S_24
R69
!i10b 1
!s100 ^2a3aHaX649H[zn98`[VE1
INNcd;Zoe@g:CT]YD_5I?A1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@s_24
vOBUF_LVTTL_S_4
R69
!i10b 1
!s100 <^]L1zDkGj3fgF=>mLkBg3
IOmEOzT=gM:SY]5QHCAc?B0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@s_4
vOBUF_LVTTL_S_6
R69
!i10b 1
!s100 7BMhPzf`[YlYaT04[n`De0
I9o]1zm]1NAoJCAnbhIOPa2
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@s_6
vOBUF_LVTTL_S_8
R69
!i10b 1
!s100 =mRY6T;UVTdH^nXWWHP@B0
IXzZQ^i>:fbW_>4D9]<5YX1
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_LVTTL_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@l@v@t@t@l_@s_8
vOBUF_PCI33_3
R69
!i10b 1
!s100 CEKL9j`hO5^@2E:VRP2=a1
I;C`=X9=oZN0V:?<UNzloZ3
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCI33_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCI33_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@p@c@i33_3
vOBUF_PCI33_5
R69
!i10b 1
!s100 __3C8ZUkUF=jLG186NSi73
IO3kMJ;7G^VJae<CIXS5LA3
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCI33_5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCI33_5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@p@c@i33_5
vOBUF_PCI66_3
R69
!i10b 1
!s100 O[j4hT=zFeP]30_;Yo6ll2
IV;o40Kc9QP]GE_6_SdQhX2
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCI66_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCI66_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@p@c@i66_3
vOBUF_PCIX
R69
!i10b 1
!s100 LClG=o:03kWfWYZoU9PNM1
IP2N^B0K<TZe9H2dUPN7>12
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCIX.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCIX.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@p@c@i@x
vOBUF_PCIX66_3
R69
!i10b 1
!s100 S?8i=<3B]XU[NHOTXL]`E3
I?B24S0TTV2d;lQ58lCIP03
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCIX66_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_PCIX66_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@p@c@i@x66_3
vOBUF_S_12
R69
!i10b 1
!s100 Lo2RiiU;gTSMb5T@]48So2
I85O434R74<R5X5BjfZlQd2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s_12
vOBUF_S_16
R69
!i10b 1
!s100 iZG?kT^zHzRQ>=oiVl0b`2
I@_U02@;MeXhlRH>Gezl^O1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s_16
vOBUF_S_2
R69
!i10b 1
!s100 SiCk:aRXozTL?b`_lSJP_1
I2>SW0Adc=K=5zniE34IkW1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s_2
vOBUF_S_24
R69
!i10b 1
!s100 XRiAE;g>kCf@d;:odNIX:3
IkhU]fGlhK2VkV8mIa9@[o2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s_24
vOBUF_S_4
R69
!i10b 1
!s100 S9n4Pi9>aTen63MA:;a_Q1
I:E[6Zi2nI]IRFZeeSZ9GS2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s_4
vOBUF_S_6
R69
!i10b 1
!s100 J8M69`zXWK`YiE7;VQmeG3
Il]<ahOGKPeb1CPVa6B`a]0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s_6
vOBUF_S_8
R69
!i10b 1
!s100 Yjc4z:DG?NKMK33]^0jCW2
Ib6zF>LKDgKIS?`FaInecb0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s_8
vOBUF_SSTL18_I
R69
!i10b 1
!s100 ;BW10`6T`MeLc4T3eGG@i3
IAe?Z=eajXhbGUY7JZGMSi2
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL18_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL18_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s@s@t@l18_@i
vOBUF_SSTL18_I_DCI
R69
!i10b 1
!s100 iaNR@UMBhJhm7aCT98kH@3
IeWYBjd_oJhocYeDoI>oM`3
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL18_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL18_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s@s@t@l18_@i_@d@c@i
vOBUF_SSTL18_II
R69
!i10b 1
!s100 M6iFVZH1Z5HbDniN@EQif2
ILe?_f0D8LkV07BfQ04KUE0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL18_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL18_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s@s@t@l18_@i@i
vOBUF_SSTL18_II_DCI
R69
!i10b 1
!s100 oi]]V_K2OV1lboEaBAe]E3
Ih1zCDA1`NKd8ad0mZ=:9U0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL18_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL18_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
vOBUF_SSTL2_I
R69
!i10b 1
!s100 XoL38zW4Tad^@F=hX8S1i0
Iion1abaoMnWV7Z4k8Mo0a2
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL2_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL2_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s@s@t@l2_@i
vOBUF_SSTL2_I_DCI
R69
!i10b 1
!s100 1z6hFPS9SikEDl0WKUPn30
IZHjnE6`Y8VInK<k3i4O2g0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL2_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL2_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s@s@t@l2_@i_@d@c@i
vOBUF_SSTL2_II
R69
!i10b 1
!s100 e6GC;4JmYHRfXN@5V4]KB1
I2LbT9I70z[1_A9TY6dd2G0
R2
R0
R70
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL2_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL2_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s@s@t@l2_@i@i
vOBUF_SSTL2_II_DCI
R69
!i10b 1
!s100 42aTE7DbV4io6hNhH:YZ:1
ITVf6V3FzkLCj;DLgXML:L2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL2_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL2_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
vOBUF_SSTL3_I
R69
!i10b 1
!s100 =`CgfnLiiHbU;hdRZjfCa3
I[<C<3bWEFP9@Iak3nJ;F<2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL3_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL3_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s@s@t@l3_@i
vOBUF_SSTL3_I_DCI
R69
!i10b 1
!s100 L;4Cef41==B^1gWkH;D^j3
IAXWP^gMKT5<?]PfKlhROj0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL3_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL3_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s@s@t@l3_@i_@d@c@i
vOBUF_SSTL3_II
R69
!i10b 1
!s100 WFo5KA3AeYM<oeKk7L^bE2
Ino`X@k4EbNJRPMFB9PnY52
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL3_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL3_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s@s@t@l3_@i@i
vOBUF_SSTL3_II_DCI
R69
!i10b 1
!s100 F=[g;X7>Qh`5[M=13nefE3
I^]Lnl?6bT5mWNN7R2oYfn2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL3_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUF_SSTL3_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
vOBUFDS
R35
!i10b 1
!s100 =5mO8:G6^_^mTaVNE@AzY2
ICD1hkI:4^Sg0>eO>M:F6<3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s
vOBUFDS_BLVDS_25
R67
!i10b 1
!s100 ?InFGzZlj<M=hba;b[Z_43
ILUfk7RiJ>?Qo`AFc5A;S`1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_BLVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_BLVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@b@l@v@d@s_25
vOBUFDS_DPHY
R35
!i10b 1
!s100 E??o5aUU=zLoSjAWzel2N0
IVTT5cCFZ5KO8]@gdQP[VD1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_DPHY.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_DPHY.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@d@p@h@y
vOBUFDS_GTE3
R35
!i10b 1
!s100 W^fWFbeK49[mJJG1^;KYK2
IL@Z^A>Gh;8ROWSZW<Qn0;2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_GTE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_GTE3.v
R28
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@g@t@e3
vOBUFDS_GTE3_ADV
R35
!i10b 1
!s100 RbTblA<4blgJVTC[F<aTA0
IbTfPH`1CIPj2b6R447;zz3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_GTE3_ADV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_GTE3_ADV.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@g@t@e3_@a@d@v
vOBUFDS_GTE4
R35
!i10b 1
!s100 nFET344fhR;ahOo[:dCZT2
IL>NZbPCzk^f8FHCzD;Cn[0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_GTE4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_GTE4.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@g@t@e4
vOBUFDS_GTE4_ADV
R35
!i10b 1
!s100 ?>0^C^BZZ_NB:Zm=2lBcj0
I;2J1M[=bmIiXbl>jNYLP?0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_GTE4_ADV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFDS_GTE4_ADV.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@g@t@e4_@a@d@v
vOBUFDS_LDT_25
R67
!i10b 1
!s100 k:fb6aj<lXlo5Tj>lkenW2
IWaWN?@hlOzh4Q>YWXOB5M0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LDT_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LDT_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@l@d@t_25
vOBUFDS_LVDS_25
R67
!i10b 1
!s100 bMADm:eFF=YJ>>KjB^QOX3
I;WzD_dRIN<DJ=6JnfF<PL2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@l@v@d@s_25
vOBUFDS_LVDS_33
R67
!i10b 1
!s100 FP3<U0a6?VaHO??Jh8GE]0
I9e7<[o<UD?6TgTkL^>HmH0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVDS_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVDS_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@l@v@d@s_33
vOBUFDS_LVDSEXT_25
R67
!i10b 1
!s100 Sz`VK=iTM>CLPBA1^zbR:3
I=LXKhV=gzNK;h8HJQOho;0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVDSEXT_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVDSEXT_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_25
vOBUFDS_LVDSEXT_33
R67
!i10b 1
!s100 7O]4UjZ4SfH2POVel6<0:1
If8;<3T<]k[zSU==7MCgC10
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVDSEXT_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVDSEXT_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_33
vOBUFDS_LVPECL_25
R67
!i10b 1
!s100 NLj7IC_NeZ_m^NeHAgOV<2
IMl=dHMJcN<24k0<AKjEno2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVPECL_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVPECL_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@l@v@p@e@c@l_25
vOBUFDS_LVPECL_33
R67
!i10b 1
!s100 LbBU949:fNaZ?RKhkJEG;0
IS`1G<8W0ZL5K`:zoQWMIb0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVPECL_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_LVPECL_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@l@v@p@e@c@l_33
vOBUFDS_ULVDS_25
R67
!i10b 1
!s100 E<jfSkcGdGdL=_WEfaKP`3
I:2g4jCPZ;NPN2W1V=Z=JD0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_ULVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFDS_ULVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@d@s_@u@l@v@d@s_25
vOBUFT
R35
!i10b 1
!s100 DfPQ7z]a1VZmA:i4^`DFU1
I8_dIihYQkDkcUcWT53XbH1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFT.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t
vOBUFT_AGP
R67
!i10b 1
!s100 T;;:PKU9Wi0fO1zJcLHeB1
IO29ZF7]HN<g[TX`RFzT^L1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_AGP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_AGP.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@a@g@p
vOBUFT_CTT
R67
!i10b 1
!s100 :TU>N3M^>hCNGzYlmS9^f1
I8bR7zkdHf6BgDK9X>Yg>Q1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_CTT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_CTT.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@c@t@t
vOBUFT_DCIEN
R35
!i10b 1
!s100 mRYmK^=G]JCV2oI_^nQ;:2
ILN]T3VOnU[onhHVRN16Q33
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFT_DCIEN.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFT_DCIEN.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@d@c@i@e@n
vOBUFT_F_12
R67
!i10b 1
!s100 bI;9Tb^=0F_<0liW6B?Wl2
IP3Nc8MNVC]RZ?Qf?8Ymbo3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@f_12
vOBUFT_F_16
R67
!i10b 1
!s100 gU=J]N6MgmD1jBdP>Z3__1
IzPK[i8Ah3n[o[bIBjfcBW3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@f_16
vOBUFT_F_2
R67
!i10b 1
!s100 o9>XO;5SMF[C_>7nGR>U21
I6hGRCZ3YBZ26G8NAb>foX0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@f_2
vOBUFT_F_24
R67
!i10b 1
!s100 zP_1m5aIgbWnU<ZhnlE4I1
I1^5HJiWaCo1NG?zi5JhC30
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@f_24
vOBUFT_F_4
R67
!i10b 1
!s100 AoS^]SPaBj0W3ldU_eej60
I]5]=WF<0ISU2_kK]VSFkR3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@f_4
vOBUFT_F_6
R67
!i10b 1
!s100 _eUX5`;60V>nZhn0DlRAQ3
I:fP0[=b7:^YMBFW5JDMao1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@f_6
vOBUFT_F_8
R67
!i10b 1
!s100 iUjb4eQHYo9o>S`UY4F^?1
INcFo1zBOJ:YLTM[0^MROM0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@f_8
vOBUFT_GTL
R67
!i10b 1
!s100 6Gfd8QLIYikYH^16b@Aem3
I<o6Fhkl@bH^P22W9jVj0Z3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_GTL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_GTL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@g@t@l
vOBUFT_GTL_DCI
R67
!i10b 1
!s100 lMfOhOE>LkU2W72b9<37l3
IK_TH^akiHG]elZ>ZY0@6M1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_GTL_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_GTL_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@g@t@l_@d@c@i
vOBUFT_GTLP
R67
!i10b 1
!s100 H@8BJfQi5j62ZeiQ>VXU70
IE<JoRBTco4?2QEQ>SfdP03
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_GTLP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_GTLP.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@g@t@l@p
vOBUFT_GTLP_DCI
R67
!i10b 1
!s100 :U_B<SVL3HAl5hOo_CPf^0
IRAUJ?fbglXYO8CmCBlzPk2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_GTLP_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_GTLP_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@g@t@l@p_@d@c@i
vOBUFT_HSTL_I
R67
!i10b 1
!s100 a[jdDEM4RzlM4=5VDVSGf2
IG1=edM`2]CD[VcBLP306S3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i
vOBUFT_HSTL_I_18
R67
!i10b 1
!s100 TH4?K3Y2nLXb6XNMkoY]c3
IAW@P5<?:5BzIQRz10d9b:0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_I_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_I_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i_18
vOBUFT_HSTL_I_DCI
R67
!i10b 1
!s100 aYn3<6^7IZdfY4T?:L1AX3
I]GXAB>D40WGD^XS@Z?dFT2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i
vOBUFT_HSTL_I_DCI_18
R67
!i10b 1
!s100 anVon?YgQZg]4[:H[:oii1
Icf9E?_OYL^FTO1E<P0o;F2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_I_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_I_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i_18
vOBUFT_HSTL_II
R67
!i10b 1
!s100 ID8YLoPS9o=UCldSCef0f2
In0Ge13MJRo?ZQngYW3LCH1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i@i
vOBUFT_HSTL_II_18
R67
!i10b 1
!s100 @?HfVcC9U[?_a0o9[JQ3W0
Il4DPOHS:DUKfX=QGeo60;3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_II_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_II_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i@i_18
vOBUFT_HSTL_II_DCI
R67
!i10b 1
!s100 lTBjK?0[zRZfj5T=`;_dZ1
ITB04d6>UPm1HiL9Ik3lRH0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i
vOBUFT_HSTL_II_DCI_18
R67
!i10b 1
!s100 GM8n]E?d8?MUFb97d<SYQ3
I:kKcDGS]?a@9>k2kN77bI3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_II_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_II_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i_18
vOBUFT_HSTL_III
R67
!i10b 1
!s100 h@HIceYl@F_j9lmc>Wzn20
IDDoCdF>C6LE0KQomccR8J1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_III.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_III.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i@i@i
vOBUFT_HSTL_III_18
R67
!i10b 1
!s100 K5=dNnfk2iEkOfkYzB3RC1
IO=iBEAK5chL68PgH6>9h;0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_III_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_III_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i@i@i_18
vOBUFT_HSTL_III_DCI
R67
!i10b 1
!s100 1NTQ5@P?m0XS8D:20:K[M2
IZgb3H@Xf<LD6cbJc5GYim0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_III_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_III_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i
vOBUFT_HSTL_III_DCI_18
R67
!i10b 1
!s100 UYRlAhZ@A<S=U`i7UP<6b1
In]d>Pcz>mfOgTmAa1YARE2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_III_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_III_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i_18
vOBUFT_HSTL_IV
R67
!i10b 1
!s100 hJA:UVLZ@cbF;k:>NGY=70
IFH>ZMb^X^oaHZi`T09@V40
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_IV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_IV.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i@v
vOBUFT_HSTL_IV_18
R67
!i10b 1
!s100 a`Ml;PP35ECYPc`W`>C=51
I:9A;6l=^II1izDSm5jKjZ2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_IV_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_IV_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i@v_18
vOBUFT_HSTL_IV_DCI
R67
!i10b 1
!s100 5@2AX26=8WOJ[jkl92_0B0
IFMfNJGL>8_`]5BZY4TINL2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_IV_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_IV_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i
vOBUFT_HSTL_IV_DCI_18
R67
!i10b 1
!s100 Q8UJf7E=:5<Xg4Ca7KA?c1
IEUYOMS@bhScj=fB5C7m2S3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_IV_DCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_HSTL_IV_DCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i_18
vOBUFT_LVCMOS12
R67
!i10b 1
!s100 M3DIiF2R53U:l7P3QB^M[3
IA<M?Qn=GOL4@<c:Z8cV8C3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s12
vOBUFT_LVCMOS12_F_2
R67
!i10b 1
!s100 IW1:Nd]>mik5eSEc?H3GO1
IL^P2K>5aEV5H9Ld`_eZ:I0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_2
vOBUFT_LVCMOS12_F_4
R67
!i10b 1
!s100 PoV=^RAR=<5PXG[VbQ2Y;1
ILY9DB2YBdVdB`h]2HKGdX3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_4
vOBUFT_LVCMOS12_F_6
R67
!i10b 1
!s100 9MLRZOY3hPgSH4X@A3Tjo3
ImGc8S2biD=f<EdJ=R8g7c3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_6
vOBUFT_LVCMOS12_F_8
R67
!i10b 1
!s100 7hY4Bj3AT5J8BFU2habh51
IVO`M_b@A0RM??3kdUbXI[3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_8
vOBUFT_LVCMOS12_S_2
R67
!i10b 1
!s100 @^<0gNYQQcYcWQZj>o:4T3
IBNI2a=l_Ho1gJBj9iRZ@<2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_2
vOBUFT_LVCMOS12_S_4
R67
!i10b 1
!s100 jaJQNXikdh]N`Cn8K^7:o2
ITTDYV@:lR6IGCX<80LOWe3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_4
vOBUFT_LVCMOS12_S_6
R67
!i10b 1
!s100 :5PC1>I]AU9zE6;oDfHXQ0
Id3>cb5<GDm_DMb@eQDYD;3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_6
vOBUFT_LVCMOS12_S_8
R67
!i10b 1
!s100 U32EoQZ:I2LhF;O<RZU^a1
ISPWcKf3LU:HZNkYiUeEm?3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS12_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_8
vOBUFT_LVCMOS15
R67
!i10b 1
!s100 _c8<KeVU8H9o0T]2ROVz=1
IfB2[f1SN8F1MO5[Rz?B3N2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15
vOBUFT_LVCMOS15_F_12
R67
!i10b 1
!s100 5jBZADijO6lN13YgRI[4Q2
I3`>KUPFiaTXmRWXMJ:R2X1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_12
vOBUFT_LVCMOS15_F_16
R67
!i10b 1
!s100 M^8Z_hU<J7Qo;CdXg?<Vh0
I1ghdRJV2W4]6n:ball;a:0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_16
vOBUFT_LVCMOS15_F_2
R67
!i10b 1
!s100 Z;eK0lT4Nl2IJlhPXO]=H2
IhfOL0=57a[30PGEmJmiVT1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_2
vOBUFT_LVCMOS15_F_4
R67
!i10b 1
!s100 c[G0>e0g@NQ_l]ailFOD;3
Ica^9`KlYBC84iTB_0@FZ:3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_4
vOBUFT_LVCMOS15_F_6
R67
!i10b 1
!s100 V0]5kkBdk5DT3bUY@JT7Q1
IWAaZUkF@k>@gBHP93BCEh1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_6
vOBUFT_LVCMOS15_F_8
R67
!i10b 1
!s100 KnmQ5S`KCAN`=LHOQzOl31
I9hYmVWIPfbK6DHg<I:JEg1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_8
vOBUFT_LVCMOS15_S_12
R67
!i10b 1
!s100 PicVh1kf]gTSjIgKL?ABo1
IO2VeMmGjzAY2VUlmAV2k_3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_12
vOBUFT_LVCMOS15_S_16
R67
!i10b 1
!s100 SgEbk:fTHJ:NY6mUnBJzA2
I50Zf8QBH<_@k6e9>K6=A@2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_16
vOBUFT_LVCMOS15_S_2
R67
!i10b 1
!s100 @06Ib?=KNzT1EbZ1L1hUB2
Icj0`CajBgN5<dS5VS2F931
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_2
vOBUFT_LVCMOS15_S_4
R67
!i10b 1
!s100 <@0;KWenNQR;A;2iTDDUA1
IbE@9aV@G_[9=;>0R_V[oj3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_4
vOBUFT_LVCMOS15_S_6
R67
!i10b 1
!s100 :2ho:ab8f[ghNeJ1VS37_0
Ig6:kLW>__T68n6dH6C<RD2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_6
vOBUFT_LVCMOS15_S_8
R67
!i10b 1
!s100 Ia;@ToJW:oF8N^hVf@89f3
IPY>cRG;XzYC?K:;U9Z=gi2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS15_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_8
vOBUFT_LVCMOS18
R67
!i10b 1
!s100 =Z_@j`S`?[;YO2>Fc9]NO3
IZ9^]:jBaRzIhG`m2J[]S_0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18
vOBUFT_LVCMOS18_F_12
R67
!i10b 1
!s100 DH:GDmjV3?lRAC7lWzOSe0
I]azGFe3zf=;18kXlmnOMT1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_12
vOBUFT_LVCMOS18_F_16
R67
!i10b 1
!s100 3zonHYYneB6G:B=ZGM<_C1
I47I=ellF?C1Q`]@j25Pa61
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_16
vOBUFT_LVCMOS18_F_2
R67
!i10b 1
!s100 Uj[=_7cemzWAUUaiNW^KI1
IoLWM1@So0;P5FeafkiF>g0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_2
vOBUFT_LVCMOS18_F_4
R67
!i10b 1
!s100 =9X?;oVQZH;UILcHkD4BO0
I1YTk?jBWhiz=XU@TAPZSO2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_4
vOBUFT_LVCMOS18_F_6
R67
!i10b 1
!s100 cczU391?bO1IPh?fCCM7b2
IDl_EVCRIYlzMLWBhGaRiD3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_6
vOBUFT_LVCMOS18_F_8
R67
!i10b 1
!s100 iZYYlM]8cUofYAoWYJRf<1
INlZncz3JHH9M:bGe4WfiE3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_8
vOBUFT_LVCMOS18_S_12
R67
!i10b 1
!s100 CU?I7IV=OX0bETS8I>EG@0
Iel:i7l7@_TWcn=UjgaR`c3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_12
vOBUFT_LVCMOS18_S_16
R67
!i10b 1
!s100 _5MEGPGCd_SEJlI^@?;2<1
I=MkB=VSQ@OD;O77dXG^YR2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_16
vOBUFT_LVCMOS18_S_2
R67
!i10b 1
!s100 8k[_F0DK][bd0a<K4U_m<0
IR6[1jjLUY09INNPi41kfV2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_2
vOBUFT_LVCMOS18_S_4
R67
!i10b 1
!s100 :zniMjfojN[kcLC6J_J^?0
InVc:N:zdNb>@k;C7ZlZLV3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_4
vOBUFT_LVCMOS18_S_6
R67
!i10b 1
!s100 O3>;3WGA^89k4SclF>nd<3
If6@=geOnYD[E;:NmkaOQz2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_6
vOBUFT_LVCMOS18_S_8
R67
!i10b 1
!s100 n@V4I_AMTEOZ4Df0lfmi]2
I`Qz``CCFnF4ZcGaX:A::b2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS18_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_8
vOBUFT_LVCMOS2
R67
!i10b 1
!s100 BnJcoMg4CQICT9REPG7g]0
INGR^ghD@HoCK3LZ7IT`Uo2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s2
vOBUFT_LVCMOS25
R67
!i10b 1
!s100 idT>=h@XngIKCG@VMGoOo1
IPCcH@Fa2aAo^^a@1GPzz[3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25
vOBUFT_LVCMOS25_F_12
R67
!i10b 1
!s100 QRY1QOMlX=VJDIhWdMl4_3
IZeH3e3VRW;0`MKlX_a_DW2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_12
vOBUFT_LVCMOS25_F_16
R67
!i10b 1
!s100 FN?3=`U[ChTfVdC[_>V=i0
IdO6m8hU``gbDhjL5a43XV3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_16
vOBUFT_LVCMOS25_F_2
R67
!i10b 1
!s100 RI=<eg<obf5CY1[C5b2c:2
IflWWOHLPSTlo`SWBfKLP<1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_2
vOBUFT_LVCMOS25_F_24
R67
!i10b 1
!s100 k49_b6Ln^]cQb`]^Hik3Y1
I5MP;eZ]El5a_Lcg]nnhjC0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_24
vOBUFT_LVCMOS25_F_4
R67
!i10b 1
!s100 [?7;943hCJ[I16F=AhdaV3
II1bSFPeWfIQh80GV[>k0l1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_4
vOBUFT_LVCMOS25_F_6
R67
!i10b 1
!s100 lC>B9e]B16fLU<PhDLc7Z3
Ic;`F2jW]dLE`T0BY^PH9_1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_6
vOBUFT_LVCMOS25_F_8
R67
!i10b 1
!s100 OYC@7hGRf=IX`W<6z7Eg23
I3]f7i7VMJO9TVN8Jm3nB_0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_8
vOBUFT_LVCMOS25_S_12
R67
!i10b 1
!s100 9j?IN:N;WD[e4G0eT_LPb2
I`Q<mDm8j73BYN[^aGhVb[3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_12
vOBUFT_LVCMOS25_S_16
R67
!i10b 1
!s100 khhfiG6WV=bIYWU=E6_iP0
I?8FNn3lf3gUlaeXc_C6HM3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_16
vOBUFT_LVCMOS25_S_2
R67
!i10b 1
!s100 9793P3OBDkG?S`4g7h<g03
IH]TkAikV[K71K2EK6ohS61
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_2
vOBUFT_LVCMOS25_S_24
R67
!i10b 1
!s100 a=zH3W>Nj3GI_[El<d4cj1
I[OAL34XKzhPmBMLjUHKz=0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_24
vOBUFT_LVCMOS25_S_4
R67
!i10b 1
!s100 e<ENAA6XoJHGEIWREfno91
I@40`OBCX9d3z`e@FkMlEl0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_4
vOBUFT_LVCMOS25_S_6
R67
!i10b 1
!s100 ^QVUnjlAf<QKU27FQjncN0
I]LUVl]IFco`<8CCE==N?o2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_6
vOBUFT_LVCMOS25_S_8
R68
!i10b 1
!s100 Ri44fM7PQzPgV];MNW<aR0
Iia<_K>TUTC]Xh@XLFE:481
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS25_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_8
vOBUFT_LVCMOS33
R68
!i10b 1
!s100 KLgmNliATlL6P6F1Poi]X2
I3]_C;CoZgKYSWRUUWPcMX0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33
vOBUFT_LVCMOS33_F_12
R68
!i10b 1
!s100 dekP>I1Knna^F92l[GRzm0
IMz;=5f;OE<<h5COEAGGIJ0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_12
vOBUFT_LVCMOS33_F_16
R68
!i10b 1
!s100 @KJLoR1K]=i_V6TJfcjl51
I][oiQLc81J1XeU31[J=NI2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_16
vOBUFT_LVCMOS33_F_2
R68
!i10b 1
!s100 Wm7eMkVFAD`Sc>PLValDX3
IzRo2@mJzbl9ZO_=oN6J_10
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_2
vOBUFT_LVCMOS33_F_24
R68
!i10b 1
!s100 9L;>SW[mNnM8n1W;3UFH02
I4JI9TEloO9@FoA>QMNn1?3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_24
vOBUFT_LVCMOS33_F_4
R68
!i10b 1
!s100 Vfdm]eT>QNILW^[WCeMVW2
I3TJCBIAM0ICSO4I27fzE`3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_4
vOBUFT_LVCMOS33_F_6
R68
!i10b 1
!s100 2zBC6]ZCO2l_OzJFTInTm3
IOSaC3H9:^V3JaBM01X=DR0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_6
vOBUFT_LVCMOS33_F_8
R68
!i10b 1
!s100 dFAnEkie:B_O:o0m<KMJn0
ITR[NLR`jN?e`_BN7WM4PH3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_8
vOBUFT_LVCMOS33_S_12
R68
!i10b 1
!s100 EERGMkYgY6YIZ7z5SUW5N3
I>36Aje8VKQbN6;72HzdFQ2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_12
vOBUFT_LVCMOS33_S_16
R68
!i10b 1
!s100 TWFOdU0nfU;_8c?E?05<L0
I0dBIn>eB[E5ggobWn0_k:3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_16
vOBUFT_LVCMOS33_S_2
R68
!i10b 1
!s100 ?Rfo9ZOF:3YP5O[W`m2l@1
Ii];CFG@o7i8E6Fc2lZ^=h3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_2
vOBUFT_LVCMOS33_S_24
R68
!i10b 1
!s100 `M6c8zaIQ9kLWZ6nG2IDh0
IFL[fTfYDV9LXTz?OlR?L:1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_24
vOBUFT_LVCMOS33_S_4
R68
!i10b 1
!s100 0W8gE@FNCz0<Ggc`[_nFI2
I[k;9dfNKg@nJc_2>eE`?@1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_4
vOBUFT_LVCMOS33_S_6
R68
!i10b 1
!s100 ;7>9lDc>f_R50Pc^[NjUF0
IG<0h33`]Qb6C?z3ZAI9<;2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_6
vOBUFT_LVCMOS33_S_8
R68
!i10b 1
!s100 CBOi?cK:DzcoF_W=kfzE<3
IeX]FW4WX4R18:DCk5hZIY3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVCMOS33_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_8
vOBUFT_LVDCI_15
R68
!i10b 1
!s100 JP>TAOeS?4kUB7WNfQ9=60
Idc___J5amJX<<fRhThNdj3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@d@c@i_15
vOBUFT_LVDCI_18
R68
!i10b 1
!s100 I;VaKQ;H@IL9nWzFYiGaI1
IOTKe[]5UK:QFzdP`eeg:U0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@d@c@i_18
vOBUFT_LVDCI_25
R68
!i10b 1
!s100 I4lB=;iioPI;U8OEIzLAB0
IA7Y5@7:Nm45B^:h<<=aL`1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@d@c@i_25
vOBUFT_LVDCI_33
R68
!i10b 1
!s100 ;NlaGYL8zVg=FDR8H^k[73
I:YDo9U;IigG<RP6741Bb@2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@d@c@i_33
vOBUFT_LVDCI_DV2_15
R68
!i10b 1
!s100 HXzebb?HI_VKz7dZ0o3R63
IhhNa:Cn8B7ObS3PYcmiOz0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_DV2_15.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_DV2_15.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_15
vOBUFT_LVDCI_DV2_18
R68
!i10b 1
!s100 0d3JL_hE1;_BiQ<n@FK2:2
I9UcV=Kf[nN?4jIn99kzdM2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_DV2_18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_DV2_18.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_18
vOBUFT_LVDCI_DV2_25
R68
!i10b 1
!s100 ^Wl5gIVK?E;>_FIlldKbL1
IGjLnmGR0D05Yh2Kh45bNQ2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_DV2_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_DV2_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_25
vOBUFT_LVDCI_DV2_33
R68
!i10b 1
!s100 WH9lKP]XRbLmQ55z5EQ>n1
IdI7^J`D3OmiS`=Z;M^Vm>3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_DV2_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDCI_DV2_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_33
vOBUFT_LVDS
R68
!i10b 1
!s100 =l3M:EC]SaP<8`ADe;eW?1
I4[1K5ha<[iPbaI?z6OJWB0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVDS.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@d@s
vOBUFT_LVPECL
R68
!i10b 1
!s100 PlOo]ARUSiU2`1PFPaU];1
ITB`i2?6PEFaG@@_z0oj6l1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVPECL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVPECL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@p@e@c@l
vOBUFT_LVTTL
R68
!i10b 1
!s100 0Bc5@F=C_leGddj4zd2[;1
I^U]LWD=GCiEDzAY^Nfa^C0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l
vOBUFT_LVTTL_F_12
R68
!i10b 1
!s100 b>PzB4jZ0?VicKF`@[DY[3
IS@]UAcS=zV:Z;;]hC04@40
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@f_12
vOBUFT_LVTTL_F_16
R68
!i10b 1
!s100 <M6W4:Tmf?1Ri?UO1Sik82
IR7GX8zDchJk6`C9=`YH3K1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@f_16
vOBUFT_LVTTL_F_2
R68
!i10b 1
!s100 ge10Z0kl<ZO>U<`m6R:lS3
IV[>_8e03_5XZEb_81nlN;0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@f_2
vOBUFT_LVTTL_F_24
R68
!i10b 1
!s100 TjH4T8aF0LfMIJ?PoCN2n3
IdJDCWW`7STDcgRJX`C7Kn0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@f_24
vOBUFT_LVTTL_F_4
R68
!i10b 1
!s100 hTk88bHV>azAg94BE9=>b3
IaHkf=7B_5UJXITR8GBM[J0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@f_4
vOBUFT_LVTTL_F_6
R68
!i10b 1
!s100 aG8SbGI44jZ4_UOHhI;zP0
Ie5NW24zk9MRK_9@424ZCF0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@f_6
vOBUFT_LVTTL_F_8
R68
!i10b 1
!s100 R7U[[EYBCC:Xk:G`]4<7E3
I::DGZSWWB>VbzLdTQab_g1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_F_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@f_8
vOBUFT_LVTTL_S_12
R68
!i10b 1
!s100 @_hKZH_:h17oe2[g4]n893
I5Za?jHKiIJh]2Ef0]1mn42
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@s_12
vOBUFT_LVTTL_S_16
R68
!i10b 1
!s100 aCI4VV7_285Need[_lNWK1
IYFZgOXl0oA=f2kb6S:n;11
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@s_16
vOBUFT_LVTTL_S_2
R68
!i10b 1
!s100 EHV6XFF`o<a8UCjQ<90bH2
I;=kF75CGMQE28zZTTFDhU1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@s_2
vOBUFT_LVTTL_S_24
R68
!i10b 1
!s100 6<e2`z;C>Fg1gAJAWAXG53
IA1`Pml[MZ4h=8UQE?S:1>3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@s_24
vOBUFT_LVTTL_S_4
R68
!i10b 1
!s100 P7=[i^TzcOi0>@kg::NoZ3
I?mCQazXnz;>E[CaORUYhG0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@s_4
vOBUFT_LVTTL_S_6
R68
!i10b 1
!s100 Kaj<[P2z:]Y[iFjX^];a33
I_DboU^:Md53o6?cF9mOh62
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@s_6
vOBUFT_LVTTL_S_8
R68
!i10b 1
!s100 kYOP<9G4PVUfTcLjJP1mh0
I0HiE@L6e>oCL]do?`HFNc3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_LVTTL_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@l@v@t@t@l_@s_8
vOBUFT_PCI33_3
R68
!i10b 1
!s100 3dbi1NHnk1J6JUZLjGM;93
IDIS;[KgUOXO;:nHIBGo9]2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCI33_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCI33_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@p@c@i33_3
vOBUFT_PCI33_5
R68
!i10b 1
!s100 jL;FoRa?BVnF:eXmEIaDH1
I4zN2Jb61>GWYJ2:P[znVz0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCI33_5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCI33_5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@p@c@i33_5
vOBUFT_PCI66_3
R68
!i10b 1
!s100 b0h4@EdV785CVQ[4i@zF;3
IzY5Be`Q8a1W7Y<dbS>dGf3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCI66_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCI66_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@p@c@i66_3
vOBUFT_PCIX
R68
!i10b 1
!s100 hLG`Fz7m2WFZR1W6TU=Hn3
IYgb5JlDXK899YMKY30m5B0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCIX.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCIX.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@p@c@i@x
vOBUFT_PCIX66_3
R68
!i10b 1
!s100 ?4CW<3l6ajGP87L<_>LL53
Ia2X3caf_]XN;JBJk>7R^?2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCIX66_3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_PCIX66_3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@p@c@i@x66_3
vOBUFT_S_12
R68
!i10b 1
!s100 `N3kV8kg`mNolRRaj]2D[0
IZjiRCg:I=Jlzb`B=Okfj`0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_12.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_12.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s_12
vOBUFT_S_16
R68
!i10b 1
!s100 1GQLgL^KP=P?cObZd_0;<0
I5C]ffegOZK]UAMQE^6abG2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s_16
vOBUFT_S_2
R68
!i10b 1
!s100 O8hRf@3kIl=:7^0AHWBf?1
IhmT:1X49z<oiWW_8SX5fK3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s_2
vOBUFT_S_24
R68
!i10b 1
!s100 0n3CoohF52kkAZR_2d?TF2
ILRhhME5m0?:FLimCJLcVf3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_24.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_24.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s_24
vOBUFT_S_4
R68
!i10b 1
!s100 mCTh1<f4n?6C[ILO=;6G11
IZD4@UH=GPAI=5k?=z?oO]1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s_4
vOBUFT_S_6
R68
!i10b 1
!s100 Rnh5_aFL^AHCETMI6UGQk1
I5D>?M:SDjHROOaBmEBB9f0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_6.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s_6
vOBUFT_S_8
R68
!i10b 1
!s100 hWChLFi@9j6ABinN2m<TZ0
I?1N6BSPdm2>UP9blo1foL0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_S_8.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s_8
vOBUFT_SSTL18_I
R68
!i10b 1
!s100 l9jbYjYQUVD72z<k4oZK<3
ICG:3jd:1Yb93]@Uh]8>GF0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL18_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL18_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s@s@t@l18_@i
vOBUFT_SSTL18_I_DCI
R68
!i10b 1
!s100 HdzdeZl`9BR^L[nI04zoL0
IaQVUJQo7=QE6e0kdEWieB2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL18_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL18_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s@s@t@l18_@i_@d@c@i
vOBUFT_SSTL18_II
R68
!i10b 1
!s100 bhgQ:E@EKbK4mE9AzL[2a1
I`<I?DgbAM8U[fHOh;W>V]2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL18_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL18_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s@s@t@l18_@i@i
vOBUFT_SSTL18_II_DCI
R68
!i10b 1
!s100 =EEJgCM:?9^a^]fNN>gNW2
IH0b;Y6;Oa>SJEAAzUPSYY2
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL18_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL18_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s@s@t@l18_@i@i_@d@c@i
vOBUFT_SSTL2_I
R68
!i10b 1
!s100 6Bo8ZjQ5ILe3O^Qz3idPD2
IEMaR9AcEZ?@XV0@G1DjkK3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL2_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL2_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s@s@t@l2_@i
vOBUFT_SSTL2_I_DCI
R68
!i10b 1
!s100 >_9:d57OE@QIMz0g=Wzdd1
IgPfm5?c72cb>^[k09fQm=1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL2_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL2_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s@s@t@l2_@i_@d@c@i
vOBUFT_SSTL2_II
R68
!i10b 1
!s100 ^V:R9[hO[cl?neXN?QdHG2
I17[hV0z5d^ea>0=J79J7<1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL2_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL2_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s@s@t@l2_@i@i
vOBUFT_SSTL2_II_DCI
R68
!i10b 1
!s100 dC>E[>lfo5TFmmM:;QZzT0
I66b@<;2IY8;AWhNTIzz_M3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL2_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL2_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s@s@t@l2_@i@i_@d@c@i
vOBUFT_SSTL3_I
R68
!i10b 1
!s100 <4:;6GVSYjFEBZM`aSa3R3
IdXjof3>T]m9FKf^]>5@z[3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL3_I.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL3_I.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s@s@t@l3_@i
vOBUFT_SSTL3_I_DCI
R68
!i10b 1
!s100 ^0ZAXoa]<C_L``0]KNW`d3
IAaK4QV8jJmzCO9=N9e_0C3
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL3_I_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL3_I_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s@s@t@l3_@i_@d@c@i
vOBUFT_SSTL3_II
R68
!i10b 1
!s100 PaPgAYdD7z[5V3NjNX5AK1
I4VU_dU?1hl<PLWfKO^adI1
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL3_II.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL3_II.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s@s@t@l3_@i@i
vOBUFT_SSTL3_II_DCI
R68
!i10b 1
!s100 ]9PGl7`b33Ib0kT3eiNd73
IJ>Zb]9Y1E[Kk5f5:P3KGg0
R2
R0
R31
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL3_II_DCI.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFT_SSTL3_II_DCI.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t_@s@s@t@l3_@i@i_@d@c@i
vOBUFTDS
R35
!i10b 1
!s100 cXC;>GYgLQk=HDIi6e5Wc3
IJZQjQXi16UW@3geiDdjDG1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFTDS.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFTDS.v
R27
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t@d@s
vOBUFTDS_BLVDS_25
R67
!i10b 1
!s100 AGM4ZLFG>oI1@<2^n^G@z0
InUGCFU>KA[MB`b?Bm`iOf3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_BLVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_BLVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t@d@s_@b@l@v@d@s_25
vOBUFTDS_DCIEN
R35
!i10b 1
!s100 UgME^Zk61;4DSgXO?LfR00
I=?I9]@hkzEYM5O?nBnDO?0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFTDS_DCIEN.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OBUFTDS_DCIEN.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t@d@s_@d@c@i@e@n
vOBUFTDS_LDT_25
R67
!i10b 1
!s100 nN9ARHY3<zEPm@[l7]X^i0
I=gKkiPSebdhd=N3iD;26S1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LDT_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LDT_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t@d@s_@l@d@t_25
vOBUFTDS_LVDS_25
R67
!i10b 1
!s100 ZVzc3h8TPNFa6BDZFz<XM0
I0UiCmzP@0HURTTE1Y>TXX0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t@d@s_@l@v@d@s_25
vOBUFTDS_LVDS_33
R67
!i10b 1
!s100 iY_aig@29j`ZlQ9S9Lzbj2
Ijm?_oZOh4EH_IS<IAmDnl2
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVDS_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVDS_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t@d@s_@l@v@d@s_33
vOBUFTDS_LVDSEXT_25
R67
!i10b 1
!s100 92N6K?A6>@_]e3cj2?]ka3
I<^V>^`16:U;hnD:^hzU`E0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVDSEXT_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVDSEXT_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_25
vOBUFTDS_LVDSEXT_33
R67
!i10b 1
!s100 SVI^]^RDOSXTaS?leUNWV3
IDn:Jl@EMAAFiXCJ7MC;]c3
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVDSEXT_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVDSEXT_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_33
vOBUFTDS_LVPECL_25
R67
!i10b 1
!s100 4OgInK_F5dK[Dz0l1Z;>00
I?>NdgR4Mdb88dH3=oQhbk0
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVPECL_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVPECL_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_25
vOBUFTDS_LVPECL_33
R67
!i10b 1
!s100 :_SlMgz;O?JHcVR@jDJW`3
IbdCN<MjZ:2?]O1QUFFBNB1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVPECL_33.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_LVPECL_33.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_33
vOBUFTDS_ULVDS_25
R67
!i10b 1
!s100 [73`4OZng<?JnPmDo_k140
IM2[EZFRPJHcYfL89dGPi^1
R2
R0
R3
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_ULVDS_25.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OBUFTDS_ULVDS_25.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@b@u@f@t@d@s_@u@l@v@d@s_25
vODDR
R35
!i10b 1
!s100 W?GjCT8e<CIBKh?lmW?LF1
IIQkNdBffz;5H[ZiFWMSgE0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODDR.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODDR.v
R42
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@d@d@r
vODDR2
R69
!i10b 1
!s100 V^WES9U@=BNTJjVfRIUhP3
IASIXC2:IJgbOnM]jOj?Y43
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ODDR2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ODDR2.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@d@d@r2
vODDRE1
R35
!i10b 1
!s100 j:A]Ae60i:NCZRRo6]c_`0
IVh5JPG`JWXN?WgOJIS=T91
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODDRE1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODDRE1.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@d@d@r@e1
vODELAYE2
R35
!i10b 1
!s100 ^M<n<b0>eTgznB<G=4oQ23
IHjCfa^LbNWeQ242[5F74M3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODELAYE2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODELAYE2.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@d@e@l@a@y@e2
vODELAYE2_FINEDELAY
R35
!i10b 1
!s100 dB<UdBjP<aBbXUL<n33Qc1
I0Z=^<ZAmbRn9bUI9c=5Rj0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODELAYE2_FINEDELAY.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODELAYE2_FINEDELAY.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
vODELAYE3
R35
!i10b 1
!s100 kFN8kfKc6cAiXPFRnFMW_0
IW[<OcbO36>J5mG_EglZTk3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODELAYE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\ODELAYE3.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@d@e@l@a@y@e3
vOR2
R69
!i10b 1
!s100 i]N1c17Wc>A_KI@T]@gDY0
IznRTP`gXBEZ^SLLYmWU3L0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r2
vOR2B1
R69
!i10b 1
!s100 OAL9V@g7?K^?:4dINcGLT0
INX]dGHj=FGS7a47hAhoWg1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR2B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR2B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r2@b1
vOR2B2
R69
!i10b 1
!s100 WgzXmgBURM<Q2HRn=fO4C3
IHUaomEe=RDX]__1HT<3<M1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR2B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR2B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r2@b2
vOR2L
R35
!i10b 1
!s100 5:ei=CR;e?nXcHn`HImP`1
IYkJ1LoR8aC_Sj1Of>=dY10
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OR2L.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OR2L.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r2@l
vOR3
R69
!i10b 1
!s100 haKfBMKX4Ea;:9cTclPPn1
IM7nzUXDdBK^od9K0GfJ:a3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r3
vOR3B1
R69
!i10b 1
!s100 Q[K1zTnf`@mjOcdXBTT]H1
IQCP9fY@aac@Z@hMCn_cW>2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR3B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR3B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r3@b1
vOR3B2
R69
!i10b 1
!s100 VH`5fo<iD10<Fc0TV[4E30
I2j_4>7a<aCQ_R^I=GNk^72
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR3B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR3B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r3@b2
vOR3B3
R69
!i10b 1
!s100 YGo<l317SL5W1c:LOOZ6]0
ID3UbWYf7o]X[VZBSBoF:_3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR3B3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR3B3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r3@b3
vOR4
R69
!i10b 1
!s100 KUIbVSK66M@4XURElUU><1
I`6IIe9jnZ_`h0PlGaBSTX3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r4
vOR4B1
R69
!i10b 1
!s100 8E@@Vj0WGdi1?@CRUB=n72
I?SN1M?KGY<o>Q2>zl7Bi]3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r4@b1
vOR4B2
R69
!i10b 1
!s100 njg>H=m>iJLj9nz]k<@EU1
I@JakzCm_kgDLg<3djdfg?3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r4@b2
vOR4B3
R69
!i10b 1
!s100 C7^8L@O98:hMlVDdDX6Mf2
Ia=`<l3dDmL0^@C8GhmaMi1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4B3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4B3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r4@b3
vOR4B4
R69
!i10b 1
!s100 UGI<FDf;EY2Vk<HGaggJA3
IA9Gzoe__=4HaCU8QCEBl?2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4B4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR4B4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r4@b4
vOR5
R69
!i10b 1
!s100 6dWWbREGTT9jmBG4^N<8e0
I;P:[HkJ>V0@Kk@X5=Yahn1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r5
vOR5B1
R69
!i10b 1
!s100 bHN^^_Td]oJY@KadJY5932
IlGkYKV8?WLWjLWSflX88o0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r5@b1
vOR5B2
R69
!i10b 1
!s100 4884`0lT54J1Vh65flFf]2
I@:7ig]H:BNU5zYd64X[c@0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B2.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r5@b2
vOR5B3
R69
!i10b 1
!s100 Hc1:lOiIL6T3RToG>_E8=2
I8?Z27GlgFNoSzWImKW04h3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B3.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r5@b3
vOR5B4
R69
!i10b 1
!s100 9OV5S2D@JACRX6S1ROEQH1
Iz9eRVg0EhNF>CS0TFD=kO0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B4.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r5@b4
vOR5B5
R69
!i10b 1
!s100 nR0?I@RiOB^Bk<8oM@6nz1
I<FL<T[URi67cA6?FV_GUY3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\OR5B5.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@r5@b5
vOSERDES
R35
!i10b 1
!s100 50J]8iiC9iSE7eP2<3NnO2
IYbcOYULRG02T7B^;Rzd632
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OSERDES.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OSERDES.v
R45
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@s@e@r@d@e@s
vOSERDESE1
R35
!i10b 1
!s100 ;iQz4O2jcWz9NV`UH>6NF0
IoW3JhEU4ZXY2;XDSYI8833
R2
R0
R19
R36
R37
R28
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@s@e@r@d@e@s@e1
vOSERDESE2
R35
!i10b 1
!s100 L^km2=HGm0moXLaam>Ee?0
ISKWY90eE?31?D_MkY@jj?1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OSERDESE2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OSERDESE2.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@s@e@r@d@e@s@e2
vOSERDESE3
R35
!i10b 1
!s100 8aM]OJPG[L`<4@Jj8Y9cd0
IkBH;54eHj:9OQk[UeTgOP1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OSERDESE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OSERDESE3.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@s@e@r@d@e@s@e3
vOUT_FIFO
R35
!i10b 1
!s100 [HCaA;Qz?dkNG1]HG^fFL1
IWMWKUQ]=7<5acKQ1G453l2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OUT_FIFO.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\OUT_FIFO.v
Z71 L0 36
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@o@u@t_@f@i@f@o
vPCIE40E4
Z72 !s110 1545551613
!i10b 1
!s100 :bd_<dDKa^V_^US?YcBBS2
IZ12CcOB3OI^kbJ@3<nBSP3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE40E4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE40E4.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@c@i@e40@e4
vPCIE4CE4
R72
!i10b 1
!s100 nB=7m0nF9info]H[Jhf4d2
IePbaaba`DCj8ADXjb4A[]0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE4CE4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE4CE4.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@c@i@e4@c@e4
vPCIE_2_1
R72
!i10b 1
!s100 TzYT60PScIMB5>6KH@dIQ3
IV5jXbB<hjn8YNXNYOMZZ;2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE_2_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE_2_1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@c@i@e_2_1
vPCIE_3_0
R72
!i10b 1
!s100 L1Y6zeNneFm8Dcf`KjFl63
I40=X^@Nh^Z6:aCef0:]Y^3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE_3_0.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE_3_0.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@c@i@e_3_0
vPCIE_3_1
R72
!i10b 1
!s100 WCjV:88F_U;5`QF]7P>SD0
I?`SEQQ3DUKbGH_f`WC?dJ0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE_3_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PCIE_3_1.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@c@i@e_3_1
vPHASER_IN
R72
!i10b 1
!s100 K<c4RiaO5NbZ36TTXl7G<1
IJH6A7[K[kzM;>PX?I90F42
R2
R0
Z73 w1513215263
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_IN.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_IN.v
Z74 L0 45
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@h@a@s@e@r_@i@n
vPHASER_IN_PHY
R72
!i10b 1
!s100 o;IXNa3b`eRAc@?_;?<3A0
IhB8N6z]L33bzo2VSVHbh:3
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_IN_PHY.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_IN_PHY.v
Z75 L0 48
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@h@a@s@e@r_@i@n_@p@h@y
vPHASER_OUT
Z76 !s110 1545551614
!i10b 1
!s100 o>2XeEnN?6_MWbdIiPXfz3
IN:c47ezQ[GO5cZNJbon^O3
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_OUT.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_OUT.v
L0 43
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@h@a@s@e@r_@o@u@t
vPHASER_OUT_PHY
R76
!i10b 1
!s100 0S3jn9[;?M1P46OgGoTX>1
IEbM9YD1FnN]GC2Hh=lTbo1
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_OUT_PHY.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_OUT_PHY.v
R74
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@h@a@s@e@r_@o@u@t_@p@h@y
vPHASER_REF
R76
!i10b 1
!s100 geCN1V_:PKNGhb6=<bI:Q1
I^zn^2h<XMW^1d>6=S=6d70
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_REF.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHASER_REF.v
R42
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@h@a@s@e@r_@r@e@f
vPHY_CONTROL
R76
!i10b 1
!s100 60hCgOF81CZMRdCBkBg4n3
IK2d]54BjV@iR2mf3aOJh81
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHY_CONTROL.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PHY_CONTROL.v
R71
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@h@y_@c@o@n@t@r@o@l
vplg_oserdese1_vlog
R35
!i10b 1
!s100 elYS_@Lh6XTzmQV@`RbKH2
IUoNgA:I0L`k5S`0j@IP4>0
R2
R0
R19
R36
R37
L0 661
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vPLL_ADV
R69
!i10b 1
!s100 X5K_mlzR5CDXHXMG4^18O3
Imeh_bhDM8Ub?QQSB?RPci1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\PLL_ADV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\PLL_ADV.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@l@l_@a@d@v
vPLL_BASE
R69
!i10b 1
!s100 Mg5mhon3o?C1Cl7k^9]Nz0
I=Wk3VjF1czEnJOQkePj4M0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\PLL_BASE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\PLL_BASE.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@l@l_@b@a@s@e
vPLLE2_ADV
R76
!i10b 1
!s100 =cC3M_H7G?ZoS<nim1]190
IR0eUESd0mEPR=0igVR@X=2
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE2_ADV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE2_ADV.v
R75
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@l@l@e2_@a@d@v
vPLLE2_BASE
R76
!i10b 1
!s100 GaPZIMHbHD4MaW8FiTe[U1
IPXA`X[zfUOX9nfIhz8TeJ2
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE2_BASE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE2_BASE.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@l@l@e2_@b@a@s@e
vPLLE3_ADV
R76
!i10b 1
!s100 ^AK@8QnLEbjM^E0i4U`F[1
Ijlfj^<hnHoZOAhhLTWDi23
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE3_ADV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE3_ADV.v
R71
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@l@l@e3_@a@d@v
vPLLE3_BASE
R76
!i10b 1
!s100 ]g]A]dNUTA4O2a1fMnnlS3
Im:K=YFOFGZd`i1;T6HM;83
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE3_BASE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE3_BASE.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@l@l@e3_@b@a@s@e
vPLLE4_ADV
R76
!i10b 1
!s100 QcD=0ae5PRmL[5250IMSn1
ISa5GYL4?LTmHNSmd??o6f0
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE4_ADV.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE4_ADV.v
R71
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@l@l@e4_@a@d@v
vPLLE4_BASE
R76
!i10b 1
!s100 mFX<S:jZT8^IBaLS^DdlU1
IAR_4c<FidWObOIA<`h7h>1
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE4_BASE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PLLE4_BASE.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@l@l@e4_@b@a@s@e
vPS7
R76
!i10b 1
!s100 o9o;^`;K?1Ne1bkN<NR9o3
IKhO7m?jiUmM]bL``BN2eW2
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PS7.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PS7.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@s7
vPS8
R76
!i10b 1
!s100 eG^cTVj?6>Y?WLJn;AY8C0
IAZ2TKhVjen>L`T`jB?<[13
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PS8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PS8.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@s8
vPULLDOWN
R76
!i10b 1
!s100 <3`@d@iJN;VCQ5>Vk@gT52
I^_A^4HFN2ghZ2<Mok:VJf0
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PULLDOWN.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PULLDOWN.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@u@l@l@d@o@w@n
vPULLUP
R76
!i10b 1
!s100 8JgEzP?imV^aamd2c_>d01
IS`RD5<Rnm;iUlVloYjIGZ0
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PULLUP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\PULLUP.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@p@u@l@l@u@p
vRAM128X1D
R76
!i10b 1
!s100 l9?2U[AlF?IL=L:]DSUL<1
IV7bFSGBjg_hLMh8YATfFO0
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM128X1D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM128X1D.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m128@x1@d
vRAM128X1S
R76
!i10b 1
!s100 WA7IaPakMQbi`i3GXACT`2
I=:=fjbTgb3XJ[M_jz_R[@3
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM128X1S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM128X1S.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m128@x1@s
vRAM128X1S_1
R69
!i10b 1
!s100 i54l2c0VUTTF<b^G7d?@n3
I`8g]XTc5Ia>1P@jBlgzT33
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM128X1S_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM128X1S_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m128@x1@s_1
vRAM16X1D
R69
!i10b 1
!s100 nkLFngj9YdERW^]3C]z^K1
I<@Gl`@]Qi8XJaQSEHcCR@2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X1D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X1D.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m16@x1@d
vRAM16X1D_1
R69
!i10b 1
!s100 1IUUSEjFX4foRh9;>Z0=E0
IDR5Hj:hQfSlo<>`n>G[[z0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X1D_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X1D_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m16@x1@d_1
vRAM16X1S
R69
!i10b 1
!s100 CaneUTY;UL70;GnnF7iSL2
IzD52zZV<?iVO0_WELS8ge0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X1S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X1S.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m16@x1@s
vRAM16X1S_1
R69
!i10b 1
!s100 ihjo]^a?Ij@B]?Gh4djLV1
I4`G;niNN2L1BoE`;^SNeN3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X1S_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X1S_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m16@x1@s_1
vRAM16X2S
R69
!i10b 1
!s100 <:KngQM@XHbdzj`]S?:913
Ij;UF6oQ?eCVRG>LW0EcfN2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X2S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X2S.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m16@x2@s
vRAM16X4S
R69
!i10b 1
!s100 h1DJAmIXXN0FI5?@U3>Hi0
ICT`kFDX93D7J9j2SSW_C43
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X4S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X4S.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m16@x4@s
vRAM16X8S
R69
!i10b 1
!s100 1Cl44PNW=O5e;oaJ776ni0
IJa68XPDP_kZ9UZ]]2?AgJ3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X8S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM16X8S.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m16@x8@s
vRAM256X1D
R76
!i10b 1
!s100 VWTCzVb>59OYn<4cBR1_P2
IQ;Jch_7e2d>on<@G5d??n0
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM256X1D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM256X1D.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m256@x1@d
vRAM256X1S
R76
!i10b 1
!s100 QHDVJgF`WXi1F6ChbUAh33
I@n_5TBXJaS>j<`45D5D:i2
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM256X1S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM256X1S.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m256@x1@s
vRAM32M
R76
!i10b 1
!s100 NGBUBM0TDVeAoEkLH=fcn3
IYKi3faU8NWSigzafBcech1
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM32M.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM32M.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m32@m
vRAM32M16
R76
!i10b 1
!s100 >PcVn]z57`OEX7>z]X=z11
I[S4NgPRJ@b9?2QDB11R>_1
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM32M16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM32M16.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m32@m16
vRAM32X1D
R76
!i10b 1
!s100 @3Pj8nH1<@Xn99RRWmd;d3
IDcV_G4Qc=Wg35Qe3O6[<H3
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM32X1D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM32X1D.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m32@x1@d
vRAM32X1D_1
R69
!i10b 1
!s100 Y8@7i25j>49mgMmkg^eJ93
IVBZ6H8@m`5>EKV4JYGgI52
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X1D_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X1D_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m32@x1@d_1
vRAM32X1S
R76
!i10b 1
!s100 ]gDi[F3SFh6CAG`Pf_afM3
IfUOH0kmU81TN@L8oNaDhb2
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM32X1S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM32X1S.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m32@x1@s
vRAM32X1S_1
R69
!i10b 1
!s100 PJ;1>H1j0Yb]2Y_FWVO:f1
IbWmPjBnQ1ZZPii=ggkf;U0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X1S_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X1S_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m32@x1@s_1
vRAM32X2S
Z77 !s110 1545551623
!i10b 1
!s100 g?X5SR9^dmmlgEBI`zI9H0
INdoGV[6Bi>2n_eXY<RB@J3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X2S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X2S.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m32@x2@s
vRAM32X4S
R77
!i10b 1
!s100 BASDYX895:dk`a2Yi4g2e0
IfiSHHk?cERW2mQO95HHhl2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X4S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X4S.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m32@x4@s
vRAM32X8S
R77
!i10b 1
!s100 ?hX6Fz^Y<N4k5X?fGcM:B2
ID0fAXnjIdjKV8H<EgmlLD3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X8S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM32X8S.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m32@x8@s
vRAM512X1S
R76
!i10b 1
!s100 :ni>;8Wig^74YWWS6?PlD1
I_g5?51om1P7V@:IAAjhNH1
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM512X1S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM512X1S.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m512@x1@s
vRAM64M
R76
!i10b 1
!s100 2Pj82=l?O^@nadNOQm1jO0
IZ_H2bl>=1lF4<60@2]XDa0
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64M.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64M.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m64@m
vRAM64M8
R76
!i10b 1
!s100 V4:KTl0hffTd?@X77`^Qb0
ImDXce[amZezd40DzTM_2A2
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64M8.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64M8.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m64@m8
vRAM64X1D
R76
!i10b 1
!s100 F@<d5zzJ4KNZVCl47B`VL3
I2QS;[c[021eGZ@l=V<3K;0
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64X1D.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64X1D.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m64@x1@d
vRAM64X1D_1
R77
!i10b 1
!s100 ]5NMFkg9:2_XA2X]K4B^70
I5;0?>LJ1]<_Q024C9[a[`1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM64X1D_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM64X1D_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m64@x1@d_1
vRAM64X1S
R76
!i10b 1
!s100 MB0F[k:KH74hQA6PHk>M>0
I<H^5hYXiGTnhmA^hDi1jb3
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64X1S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64X1S.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m64@x1@s
vRAM64X1S_1
R77
!i10b 1
!s100 2lR5m`0L3Rfm?[6BWL=?b2
I;MRDi^C<zm`7AWcG6VlQa1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM64X1S_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM64X1S_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m64@x1@s_1
vRAM64X2S
R77
!i10b 1
!s100 T=Tdm1UXj8HDgI:[?J2Ql2
I3CJz;ziieMQ2mhoRkR?730
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM64X2S.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAM64X2S.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m64@x2@s
vRAM64X8SW
R76
!i10b 1
!s100 GDzz[>INSfUCC<C>4J8P_0
IM<NVjS<eodiDaF_Mik`Yn3
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64X8SW.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAM64X8SW.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m64@x8@s@w
vRAMB16
R77
!i10b 1
!s100 :9E7fHFdKhIiIX_>6bY=L3
IB@RKjJQ72[zi?1N1fgK`U1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16
vRAMB16_S1
R77
!i10b 1
!s100 hmUc;D?jP@9kQM1ogcz;g0
IjE;U78NfDlVR<8B9K:ZKi1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s1
vRAMB16_S18
R77
!i10b 1
!s100 l1co`KE_cJPg83QjL@a>21
IkNklXU=F@1_m`=37]a6VW3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S18.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s18
vRAMB16_S18_S18
R77
!i10b 1
!s100 l74_bGR9laV=8UNP`J][43
IPF[EE@^ZJcoH>;m>7D7;k2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S18_S18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S18_S18.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s18_@s18
vRAMB16_S18_S36
R77
!i10b 1
!s100 8d<A=n8F0GmzGEl@=chaV3
IZKz_bZT503J4mOH62_VOC1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S18_S36.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S18_S36.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s18_@s36
vRAMB16_S1_S1
R77
!i10b 1
!s100 WIZIYJ;b=3d_CU<fgg2RF1
Iza4Y^j3dM^jAN@7a9JL4f3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s1_@s1
vRAMB16_S1_S18
R77
!i10b 1
!s100 i:bG@U3>dC3Y7LB``<SFO3
IP`deOjeVJVddeAbn>Ih`h0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S18.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s1_@s18
vRAMB16_S1_S2
R77
!i10b 1
!s100 j3nYS4Lb_DFfPOKLzWzC:2
IljBaglak[_W_H:Ji0LeYg3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S2.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s1_@s2
vRAMB16_S1_S36
R77
!i10b 1
!s100 M3li87l1C[<<m1dM:Z6I22
ILW3ib1h<^;o3;[Hk`MW^^0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S36.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S36.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s1_@s36
vRAMB16_S1_S4
R77
!i10b 1
!s100 AnZ8RN=YQebdQ2Ld;zL7m0
I;@0SPXifjFX?YX7[CM<EH3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S4.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s1_@s4
vRAMB16_S1_S9
R77
!i10b 1
!s100 <Y?4zPMKicIXz0S5Cc3^n3
IaJhehW1V30z6V>3b87MPP1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S9.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S1_S9.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s1_@s9
vRAMB16_S2
R77
!i10b 1
!s100 0BZH9V]8b69R1H9n6J?o02
I57RXdkX`N]lfQ[Vomd2iE0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s2
vRAMB16_S2_S18
R77
!i10b 1
!s100 O[0`]Xk4J8_1@1MDDXzzZ2
IHB^IQlAbeaE3EgNZOU<bc0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S18.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s2_@s18
vRAMB16_S2_S2
R77
!i10b 1
!s100 Y7FXi4@ckjS5CH^E9HJ>80
IF2mTa@PGbID]flLYjmaYX1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S2.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s2_@s2
vRAMB16_S2_S36
R77
!i10b 1
!s100 Hj9bIP^RB>Hd3hhR86nE33
I;^m9@O^JIAB8:e_?`@[DS1
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S36.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S36.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s2_@s36
vRAMB16_S2_S4
R77
!i10b 1
!s100 XTD@bWHiia>oJZ95XaoG]2
IDP0YS_CDRlHbh[B[kU7L_2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S4.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s2_@s4
vRAMB16_S2_S9
R77
!i10b 1
!s100 3No?IDn=Ma_7:;cLK]6nk0
IAg@PKj3<g1I^ncUBEl<l70
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S9.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S2_S9.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s2_@s9
vRAMB16_S36
R77
!i10b 1
!s100 :_BP0TAgkH0@fLY0TM9M33
IJZcf`XQQ`6K1Wn:A_@hj[2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S36.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S36.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s36
vRAMB16_S36_S36
R77
!i10b 1
!s100 3@WigoHkE<YmfSBgaITXi2
I7zIHG7U``L6k6@LW_@N1g3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S36_S36.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S36_S36.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s36_@s36
vRAMB16_S4
R77
!i10b 1
!s100 JeC6MFPFJ`QeMHzaoo>NF2
I;?SAPRle4_mF2d1Z;P5j72
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s4
vRAMB16_S4_S18
R77
!i10b 1
!s100 bB2=gc^ME8V3RZNVKPZbN2
IIOd6BomnNJ0ic<4L:Yc752
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4_S18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4_S18.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s4_@s18
vRAMB16_S4_S36
R77
!i10b 1
!s100 90>ja=LLEAU><bEll@]`M3
Ia@0FcJA2b_6h>RV[De:D41
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4_S36.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4_S36.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s4_@s36
vRAMB16_S4_S4
R77
!i10b 1
!s100 95^Q51ZO@dJPc7e70hjhI2
IYm_1blU6hMMBjU`gMn;Ji0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4_S4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4_S4.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s4_@s4
vRAMB16_S4_S9
R77
!i10b 1
!s100 @UX7DG7CX<`<nO217U`A?0
IYl=eJRViK_RBWD>9B^Li>2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4_S9.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S4_S9.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s4_@s9
vRAMB16_S9
R77
!i10b 1
!s100 i:^58K4f=nWa2FLViGc=52
IFHEKNU<]FD]bP1o[a_Ahe3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S9.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S9.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s9
vRAMB16_S9_S18
R77
!i10b 1
!s100 gQLDKSoF:;C7fnM1=D4X<0
Ik@AMC=BZJ5Rf2mZRzJaON2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S9_S18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S9_S18.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s9_@s18
vRAMB16_S9_S36
R77
!i10b 1
!s100 i>0`bm@aGjen<k]2o[m;A1
IceFO8BQQefT8I=B4[8z4j2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S9_S36.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S9_S36.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s9_@s36
vRAMB16_S9_S9
R77
!i10b 1
!s100 `Ao44=9?<M1HWHB;][f941
I^BdbVS5dVEO]h0W^fl;O@2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S9_S9.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16_S9_S9.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16_@s9_@s9
vRAMB16BWE
R77
!i10b 1
!s100 4bKLT;1i_BWKMz2>T7UCC0
IaOJ=i]X<kOejSYnPA=65G3
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16@b@w@e
vRAMB16BWE_S18
R77
!i10b 1
!s100 YZF>iKYgHdX?zcTXLZU3k3
I[cjB[k[>JcY2e7DCV@lI<2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S18.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16@b@w@e_@s18
vRAMB16BWE_S18_S18
R77
!i10b 1
!s100 V3J6e<Q[`]NC=;_n[C];@3
IAlC]4P9zVfai_iNKL>Fh73
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S18_S18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S18_S18.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16@b@w@e_@s18_@s18
vRAMB16BWE_S18_S9
R77
!i10b 1
!s100 =05kW5En;QUD]BTUzNLlz0
IoA9BMPbg`XVKiDz9ljKI>0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S18_S9.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S18_S9.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16@b@w@e_@s18_@s9
vRAMB16BWE_S36
R77
!i10b 1
!s100 XFIG:<1L[6<RogbWg_l<<1
I`W:4;ZQFiAhZFJ^Ij6PB?0
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S36.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S36.v
Z78 L0 19
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16@b@w@e_@s36
vRAMB16BWE_S36_S18
R77
!i10b 1
!s100 PMm8``MYN6e;;l;STz1=W2
I4^G:;R:YNWca4YbX:n6mg2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S36_S18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S36_S18.v
R78
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16@b@w@e_@s36_@s18
vRAMB16BWE_S36_S36
R77
!i10b 1
!s100 ;Pb>JihbZ4meURCS_V5fm0
IY@aLIh^D;XHC;C>;>2XS33
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S36_S36.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S36_S36.v
R78
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16@b@w@e_@s36_@s36
vRAMB16BWE_S36_S9
R77
!i10b 1
!s100 a42:ik_4PdXQ2`UY]=2N>3
IgoAhOH97QgL3GPV0z8h5f2
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S36_S9.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWE_S36_S9.v
R78
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16@b@w@e_@s36_@s9
vRAMB16BWER
R77
!i10b 1
!s100 1;l<lzMb8nSbCXM<knM?;3
Iz?<d^4[QK`HN>nm>A[2b10
R2
R0
R11
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWER.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB16BWER.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b16@b@w@e@r
vRAMB18
R77
!i10b 1
!s100 =W[m4MKf3J<hb1FmKDD>F0
I_oY:57W4iiOBOZ6lQdHKA0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB18.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB18.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b18
vRAMB18E1
R76
!i10b 1
!s100 [S7V4]oc0MgYd9LbdE<bg3
ILK<^nhUK^[V6HP4iKS_740
R2
R0
R73
Z79 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMB18E1.v
Z80 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMB18E1.v
R43
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b18@e1
vRAMB18E2
R76
!i10b 1
!s100 aEIi5HRXbezI^[>33L5gV0
IiglD1BDLKl7ONj9@Ajl6<2
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMB18E2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMB18E2.v
R28
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b18@e2
vRAMB18SDP
R77
!i10b 1
!s100 m:go9T6IngCzgOjo0z0B[0
IDdMEKcT:>M=5U6J:X5Qo32
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB18SDP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB18SDP.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b18@s@d@p
vRAMB36
R77
!i10b 1
!s100 Rk8YR4K_LbE9IZdI_7JG;3
Il6?RH@755?Ga5A5=0Ii:A1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB36.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB36.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b36
vRAMB36E1
R76
!i10b 1
!s100 dIi8nG@VeY?fOX<ZWDj5e1
ISK4:;[WHNMQ@neORhzn4U0
R2
R0
R73
Z81 8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMB36E1.v
Z82 FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMB36E1.v
L0 74
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b36@e1
vRAMB36E2
R1
!i10b 1
!s100 Kk36ze=K[09_fj=bUBO4N1
IE[I?G<5;`Cdj342?=JBb41
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMB36E2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMB36E2.v
R42
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b36@e2
vRAMB36SDP
R77
!i10b 1
!s100 @kP]CmS@L6;LI<PFaV`C12
I34mdQVjfW1:8^Q;^ZLf5n0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB36SDP.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB36SDP.v
R78
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b36@s@d@p
vRAMB8BWER
R77
!i10b 1
!s100 87BDmb?VmBXdImWHlKn2A0
IK48HlIB5Xl8Ggln__8@]c2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB8BWER.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\RAMB8BWER.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@b8@b@w@e@r
vRAMD32
R1
!i10b 1
!s100 =JM8o3jCkM63oBB5KnMjh0
IFQ0UN1Eim?MnbfNPc0j4V2
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMD32.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMD32.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@d32
vRAMD64E
R1
!i10b 1
!s100 >VQF:GglJFRKR=AlW;hjN2
Igg:Fj4HP8Dz4<K;3EURjT1
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMD64E.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMD64E.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@d64@e
vRAMS32
R1
!i10b 1
!s100 OR1RDadVl4L;UeQKJLEmI0
IiNi6iLAf]O2>M>TYa6e;n2
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMS32.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMS32.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@s32
vRAMS64E
R1
!i10b 1
!s100 Th7=]dGCSj`>d?OmcfJc23
I3kjESgPk0DQIEafBT[5i[2
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMS64E.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMS64E.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@s64@e
vRAMS64E1
R1
!i10b 1
!s100 LX?HdOS5MMlY0@AFHZjj12
I7bP>6:mHfd8iOf06oK6cm0
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMS64E1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RAMS64E1.v
R22
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@a@m@s64@e1
vrank12d_oserdese1_vlog
R35
!i10b 1
!s100 Xc1TG^5JV0]<<2L=c2lnY3
IYh:_ZBNf_T1:A4YA6azNB1
R2
R0
R19
R36
R37
L0 921
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vRB18_INTERNAL_VLOG
R76
!i10b 1
!s100 0SPimE;:j1SL?c3DEYL9:0
I=m0;X6XbCo?Z9Rke?bX621
R2
R0
R73
R79
R80
L0 1066
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@b18_@i@n@t@e@r@n@a@l_@v@l@o@g
vRB36_INTERNAL_VLOG
R1
!i10b 1
!s100 9Gcnz`G5DHn;O92FNkEVj3
IAi_a@4554o`L1hizR?[C@3
R2
R0
R73
R81
R82
L0 1433
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@b36_@i@n@t@e@r@n@a@l_@v@l@o@g
vRIU_OR
R1
!i10b 1
!s100 KJ<76lZg_F_Ug@gY[?h7`3
IICJhRi4iU]0Y]kF^A0U1e2
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RIU_OR.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RIU_OR.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@i@u_@o@r
vROM128X1
R77
!i10b 1
!s100 TiK;NgVhC2P?1G0]gY@<c0
I8172E7zUS2;:hP22]n>Ag0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM128X1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM128X1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@o@m128@x1
vROM16X1
R77
!i10b 1
!s100 0af0AX:AoI`[zFiZo1VcQ3
Ic3<?Dkh]:36;Qz>VWBC3E2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM16X1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM16X1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@o@m16@x1
vROM256X1
R77
!i10b 1
!s100 ^Y`L_kNDXOVf_g>V092bo3
I78R`R8Kc>1[YN=EEa5k@C0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM256X1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM256X1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@o@m256@x1
vROM32X1
R77
!i10b 1
!s100 <B2g9A4I^8I8>AjB<8K240
ImZIHfKZdQ_j0@XhJdgZCW2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM32X1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM32X1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@o@m32@x1
vROM64X1
R77
!i10b 1
!s100 LUQQL:YH]mD0O<RSo5AfU0
I[iiIagb>M_^?B>IHXY_j]3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM64X1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\ROM64X1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@o@m64@x1
vRX_BITSLICE
R1
!i10b 1
!s100 Dd;IhHEm7i1_L3J6h9P`A3
IDUCBN:6TVhQ>:b]bM5k=]3
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RX_BITSLICE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RX_BITSLICE.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@x_@b@i@t@s@l@i@c@e
vRXTX_BITSLICE
R1
!i10b 1
!s100 IBPCg:^_KF9QPD7TJKcWh0
I]]J@?;V7zcCUk;R`S]n6F0
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RXTX_BITSLICE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\RXTX_BITSLICE.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@r@x@t@x_@b@i@t@s@l@i@c@e
vselfheal_oserdese1_vlog
R35
!i10b 1
!s100 OTmZfMEc5O3XDI<Gezlzj3
ILzO5Ld7BWLPd_nUSE<TDh0
R2
R0
R19
R36
R37
L0 530
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vSIM_CONFIGE2
R1
!i10b 1
!s100 G>Q?e@1cdmMgeEM0L47o_1
I3BZaJWb:eA;AWo?<iTd5a1
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SIM_CONFIGE2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SIM_CONFIGE2.v
L0 35
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@i@m_@c@o@n@f@i@g@e2
vSIM_CONFIGE3
R1
!i10b 1
!s100 nVaJ^zc0hKV2K67?SY[_X3
IgVk_[X9^Sz<ekW=YYl3fS3
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SIM_CONFIGE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SIM_CONFIGE3.v
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@i@m_@c@o@n@f@i@g@e3
vSRL16
R77
!i10b 1
!s100 Th0i2LoT^1LQhY_H`=Qc^1
IkLNVB3BkJFA24O2G@9nnZ0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRL16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRL16.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@r@l16
vSRL16_1
R77
!i10b 1
!s100 o?W_F3E[ao4WA5C>B3:dk0
INEA6SoG@9gKodib=FBX]D2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRL16_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRL16_1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@r@l16_1
vSRL16E
R1
!i10b 1
!s100 ;`bUiB3PNa4ig7oc1ES6X0
InkV0ZGl;Q0kV9JF[7cY?m1
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SRL16E.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SRL16E.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@r@l16@e
vSRL16E_1
R77
!i10b 1
!s100 ekVlekO92aRk998Q=nZZ=2
IjS?69KNIzB7d:7mXf0zX>1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRL16E_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRL16E_1.v
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@r@l16@e_1
vSRL32E
R77
!i10b 1
!s100 QT4ie^f@SedA2nE?2n@;:3
IlGKG]9LUV^I0D^S<@_ENC1
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRL32E.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRL32E.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@r@l32@e
vSRLC16
R77
!i10b 1
!s100 8A?d6MDl^S1Z5JO^4NNWc3
Izj<7m@4e3`QPe`D=GYMlE0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRLC16.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRLC16.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@r@l@c16
vSRLC16_1
R77
!i10b 1
!s100 V^A;DG>W>k6[;L1L3URQ80
IDi3QjKa_;`D;9;eLBjeb71
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRLC16_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRLC16_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@r@l@c16_1
vSRLC16E
R1
!i10b 1
!s100 e`8COhUmT@MOXF_:geN>M0
I=D^]J70XUX<GcFPb;MJzc3
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SRLC16E.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SRLC16E.v
R24
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@r@l@c16@e
vSRLC16E_1
R77
!i10b 1
!s100 ?W5jR9mKjTgci9i1SRn6c3
I7m::kffVfK^:Fmz1;1X[;2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRLC16E_1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SRLC16E_1.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@r@l@c16@e_1
vSRLC32E
R1
!i10b 1
!s100 5jWi9HQ[aLVaJUh6Jk9oU1
IP:IlY0YjLN2;44jbOWPJW3
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SRLC32E.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SRLC32E.v
R34
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@r@l@c32@e
vSTARTUP_SPARTAN3
R77
!i10b 1
!s100 X;0Q[5JB2YR[65BiF?:2<3
ILM2XH71a5ZUD?izZ[@bHc0
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_SPARTAN3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_SPARTAN3.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3
vSTARTUP_SPARTAN3A
R77
!i10b 1
!s100 fln05<BX>96ADTZXT]7X<3
IbzAH3HLf_<HW`j@AmDo<G3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_SPARTAN3A.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_SPARTAN3A.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@a
vSTARTUP_SPARTAN6
R77
!i10b 1
!s100 0E:X0KoE9njb;51zjcRc72
Im]4LRA=AkYHZ^Nd0__:jY3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_SPARTAN6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_SPARTAN6.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n6
vSTARTUP_VIRTEX4
R77
!i10b 1
!s100 UGT1KZ^<?B_>7KdaOb:in3
Ie2BbkQao`BkG<moRWDW4P2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_VIRTEX4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_VIRTEX4.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@t@a@r@t@u@p_@v@i@r@t@e@x4
vSTARTUP_VIRTEX5
R77
!i10b 1
!s100 7S;o9B6LzMRFhKE66SMge1
INkK6`MCkEYaaQjk1k>;_@2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_VIRTEX5.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_VIRTEX5.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@t@a@r@t@u@p_@v@i@r@t@e@x5
vSTARTUP_VIRTEX6
R77
!i10b 1
!s100 U]?[PDCmeMUoNe^j]D7U[3
I>4nK]n7z85UzW0^cljYaz2
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_VIRTEX6.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\STARTUP_VIRTEX6.v
R17
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@t@a@r@t@u@p_@v@i@r@t@e@x6
vSTARTUPE2
R1
!i10b 1
!s100 CKZ9264R>U5H<4]8?UIek2
Ijf?T1jkifcj4MZ0A;f6YO0
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\STARTUPE2.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\STARTUPE2.v
R25
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@t@a@r@t@u@p@e2
vSTARTUPE3
R1
!i10b 1
!s100 z63`7;A:z?Eid<]n9F1A>3
I;I@_W1GC[Lo1[5aYRbzd<2
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\STARTUPE3.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\STARTUPE3.v
R23
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@t@a@r@t@u@p@e3
vSYSMON
R77
!i10b 1
!s100 [IX9XU4FnOzAGEnVaePNh1
IVenGLXnSbU]0V4hG[B_WW3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SYSMON.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\SYSMON.v
R15
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@y@s@m@o@n
vSYSMONE1
R1
!i10b 1
!s100 ERXg8@eV`^FBdIdU1_m`Z2
IE:D[58DPnQ889F>4RWzOe1
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SYSMONE1.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SYSMONE1.v
L0 54
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@y@s@m@o@n@e1
vSYSMONE4
R1
!i10b 1
!s100 Y@jl0hnXe2B8E_n8Gc<Y:2
I8lBlLODMjJmH4UCfDE4fF3
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SYSMONE4.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\SYSMONE4.v
R13
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@s@y@s@m@o@n@e4
vTEMAC_SINGLE
R77
!i10b 1
!s100 Mlh1LgVo5K3`eX;og4L3n0
I;4LNj`iU:JF82]SBTFfRi3
R2
R0
R19
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\TEMAC_SINGLE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\retarget\TEMAC_SINGLE.v
R14
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
n@t@e@m@a@c_@s@i@n@g@l@e
vtout_oserdese1_vlog
R35
!i10b 1
!s100 6gb6MXR_j19?0?0^CS>_g1
ICHmVgO12?Pe<]b2f2=SDD1
R2
R0
R19
R36
R37
L0 2986
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vtrif_oserdese1_vlog
R35
!i10b 1
!s100 35HD^25jIRGCTY@hbOA[n0
Il6ihOFA5_?R>WUi:o_k^11
R2
R0
R19
R36
R37
L0 1347
R5
r1
!s85 0
31
R6
R7
R8
!i113 1
R9
vTX_BITSLICE
R1
!i10b 1
!s100 MR]WcASkBA<O?<VBgaJEo3
IV2OI4LHIdM<LO@0>kb;023
R2
R0
R73
8D:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\TX_BITSLICE.v
FD:\bao\FPGA\vivado\xin\Vivado\2017.4\data\verilog\src\unisims\TX_BITSLIC