#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Nov 10 11:22:44 2025
# Process ID         : 11200
# Current directory  : C:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.runs/design_1_forward_0_25_synth_1
# Command line       : vivado.exe -log design_1_forward_0_25.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_forward_0_25.tcl
# Log file           : C:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.runs/design_1_forward_0_25_synth_1/design_1_forward_0_25.vds
# Journal file       : C:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.runs/design_1_forward_0_25_synth_1\vivado.jou
# Running On         : DJJ
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 16595 MB
# Swap memory        : 25815 MB
# Total Virtual      : 42410 MB
# Available Virtual  : 5952 MB
#-----------------------------------------------------------
source design_1_forward_0_25.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 507.230 ; gain = 212.188
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/hardware_NN'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_forward_0_25 -part xczu3eg-sbva484-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14880
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1688.492 ; gain = 197.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_forward_0_25' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/synth/design_1_forward_0_25.v:53]
INFO: [Synth 8-6157] synthesizing module 'forward' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_input_RAM_AUTO_1R1W' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_input_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'forward_input_RAM_AUTO_1R1W' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_input_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_in_mult_weights_RAM_AUTO_1R1W' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_in_mult_weights_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'forward_in_mult_weights_RAM_AUTO_1R1W' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_in_mult_weights_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_h_t_RAM_AUTO_1R1W' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_h_t_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'forward_h_t_RAM_AUTO_1R1W' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_h_t_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_temp_3_RAM_AUTO_1R1W' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_temp_3_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'forward_temp_3_RAM_AUTO_1R1W' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_temp_3_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_flow_control_loop_pipe_sequential_init' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'forward_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_3' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_3' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_4' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_4' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_5' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_5' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_6' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_6' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_7' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_7' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_8' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_8' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_9' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_9' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_10' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_10.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_10' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_10.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_37_14' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_37_14.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_37_14' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_37_14.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Outline_VITIS_LOOP_133_3' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Outline_VITIS_LOOP_133_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Outline_VITIS_LOOP_133_3_temp_2_ROM_AUTO_1R' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Outline_VITIS_LOOP_133_3_temp_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Outline_VITIS_LOOP_133_3_temp_2_ROM_AUTO_1R.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Outline_VITIS_LOOP_133_3_temp_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Outline_VITIS_LOOP_133_3_temp_2_ROM_AUTO_1R' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Outline_VITIS_LOOP_133_3_temp_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_134_4' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_134_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_134_4_MEANS_ROM_AUTO_1R' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_134_4_MEANS_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_134_4_MEANS_ROM_AUTO_1R.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_134_4_MEANS_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_134_4_MEANS_ROM_AUTO_1R' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_134_4_MEANS_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_134_4_STD_DEVS_ROM_AUTO_1R' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_134_4_STD_DEVS_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_134_4_STD_DEVS_ROM_AUTO_1R.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_134_4_STD_DEVS_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_134_4_STD_DEVS_ROM_AUTO_1R' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_134_4_STD_DEVS_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_fdiv_32ns_32ns_32_9_no_dsp_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'forward_fdiv_32ns_32ns_32_9_no_dsp_1_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fdiv_32ns_32ns_32_9_no_dsp_1_ip/synth/forward_fdiv_32ns_32ns_32_9_no_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fdiv_32ns_32ns_32_9_no_dsp_1_ip/synth/forward_fdiv_32ns_32ns_32_9_no_dsp_1_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'forward_fdiv_32ns_32ns_32_9_no_dsp_1_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fdiv_32ns_32ns_32_9_no_dsp_1_ip/synth/forward_fdiv_32ns_32ns_32_9_no_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forward_fdiv_32ns_32ns_32_9_no_dsp_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_sparsemux_49_5_32_1_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_sparsemux_49_5_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'forward_sparsemux_49_5_32_1_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_sparsemux_49_5_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_134_4' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_134_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_37_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_37_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_37_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_37_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_37_11' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_37_11.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_37_11' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_37_11.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_ROM_AUTbkb' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_ROM_AUTbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_ROM_AUTbkb.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_ROM_AUTbkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_ROM_AUTbkb' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_ROM_AUTcud' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_ROM_AUTcud.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_ROM_AUTcud.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_ROM_AUTcud.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_ROM_AUTcud' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_2_ROM_AUTdEe' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_2_ROM_AUTdEe.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_2_ROM_AUTdEe.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_2_ROM_AUTdEe.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_2_ROM_AUTdEe' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_2_ROM_AUTdEe.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_ROM_AUTeOg' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_ROM_AUTeOg.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_ROM_AUTeOg.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_ROM_AUTeOg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_ROM_AUTeOg' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_ROM_AUTeOg.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_ROM_AUTfYi' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_ROM_AUTfYi.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_ROM_AUTfYi.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_ROM_AUTfYi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_ROM_AUTfYi' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_ROM_AUTfYi.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_ROM_AUTg8j' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_ROM_AUTg8j.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_ROM_AUTg8j.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_ROM_AUTg8j.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_ROM_AUTg8j' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_ROM_AUTg8j.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_6_ROM_AUThbi' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_6_ROM_AUThbi.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_6_ROM_AUThbi.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_6_ROM_AUThbi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_6_ROM_AUThbi' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_6_ROM_AUThbi.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_7_ROM_AUTibs' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_7_ROM_AUTibs.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_7_ROM_AUTibs.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_7_ROM_AUTibs.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_7_ROM_AUTibs' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_7_ROM_AUTibs.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_ROM_AUTjbC' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_ROM_AUTjbC.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_ROM_AUTjbC.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_ROM_AUTjbC.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_ROM_AUTjbC' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_ROM_AUTjbC.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_9_ROM_AUTkbM' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_9_ROM_AUTkbM.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_9_ROM_AUTkbM.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_9_ROM_AUTkbM.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_9_ROM_AUTkbM' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_9_ROM_AUTkbM.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_10_ROM_AUlbW' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_10_ROM_AUlbW.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_10_ROM_AUlbW.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_10_ROM_AUlbW.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_10_ROM_AUlbW' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_10_ROM_AUlbW.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_ROM_AUmb6' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_ROM_AUmb6.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_ROM_AUmb6.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_ROM_AUmb6.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_ROM_AUmb6' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_ROM_AUmb6.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_ROM_AUncg' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_ROM_AUncg.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_ROM_AUncg.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_ROM_AUncg.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_ROM_AUncg' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_ROM_AUncg.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_ROM_AUocq' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_ROM_AUocq.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_ROM_AUocq.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_ROM_AUocq.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_ROM_AUocq' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_ROM_AUocq.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_ROM_AUpcA' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_ROM_AUpcA.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_ROM_AUpcA.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_ROM_AUpcA.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_ROM_AUpcA' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_ROM_AUpcA.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_ROM_AUqcK' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_ROM_AUqcK.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_ROM_AUqcK.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_ROM_AUqcK.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_ROM_AUqcK' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_ROM_AUqcK.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_16_ROM_AUrcU' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_16_ROM_AUrcU.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_16_ROM_AUrcU.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_16_ROM_AUrcU.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_16_ROM_AUrcU' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_16_ROM_AUrcU.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_17_ROM_AUsc4' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_17_ROM_AUsc4.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_17_ROM_AUsc4.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_17_ROM_AUsc4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_17_ROM_AUsc4' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_17_ROM_AUsc4.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_18_ROM_AUtde' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_18_ROM_AUtde.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_18_ROM_AUtde.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_18_ROM_AUtde.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_18_ROM_AUtde' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_18_ROM_AUtde.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_19_ROM_AUudo' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_19_ROM_AUudo.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_19_ROM_AUudo.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_19_ROM_AUudo.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_19_ROM_AUudo' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_19_ROM_AUudo.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_20_ROM_AUvdy' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_20_ROM_AUvdy.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_20_ROM_AUvdy.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_20_ROM_AUvdy.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_20_ROM_AUvdy' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_20_ROM_AUvdy.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_21_ROM_AUwdI' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_21_ROM_AUwdI.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_21_ROM_AUwdI.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_21_ROM_AUwdI.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_21_ROM_AUwdI' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_21_ROM_AUwdI.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_22_ROM_AUxdS' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_22_ROM_AUxdS.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_22_ROM_AUxdS.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_22_ROM_AUxdS.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_22_ROM_AUxdS' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_22_ROM_AUxdS.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_23_ROM_AUyd2' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_23_ROM_AUyd2.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_23_ROM_AUyd2.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_23_ROM_AUyd2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_23_ROM_AUyd2' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_23_ROM_AUyd2.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_24_ROM_AUzec' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_24_ROM_AUzec.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_24_ROM_AUzec.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_24_ROM_AUzec.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_24_ROM_AUzec' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_24_ROM_AUzec.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_fadd_32ns_32ns_32_4_full_dsp_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'forward_fadd_32ns_32ns_32_4_full_dsp_1_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip/synth/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip/synth/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'forward_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip/synth/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forward_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_fmul_32ns_32ns_32_3_max_dsp_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'forward_fmul_32ns_32ns_32_3_max_dsp_1_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip/synth/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip/synth/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'forward_fmul_32ns_32ns_32_3_max_dsp_1_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip/synth/forward_fmul_32ns_32ns_32_3_max_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forward_fmul_32ns_32ns_32_3_max_dsp_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_RNN_HIDDEN_WEIGHTS_TRANSPOSEAem' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_RNN_HIDDEN_WEIGHTS_TRANSPOSEAem.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_RNN_HIDDEN_WEIGHTS_TRANSPOSEAem.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_RNN_HIDDEN_WEIGHTS_TRANSPOSEAem.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_RNN_HIDDEN_WEIGHTS_TRANSPOSEAem' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_RNN_HIDDEN_WEIGHTS_TRANSPOSEAem.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_mac_muladd_7ns_7ns_7ns_14_4_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_7ns_7ns_7ns_14_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_7ns_7ns_7ns_14_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_7ns_7ns_7ns_14_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'forward_mac_muladd_7ns_7ns_7ns_14_4_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_7ns_7ns_7ns_14_4_1.v:45]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_22_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_22_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_22_12' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_12.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_22_12' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_12.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_8_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_8_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_generic_tanh_float_s' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_generic_tanh_float_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_exp_generic_double_s' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_exp_generic_double_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arBew' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arBew.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arBew.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arBew.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arBew' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arBew.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraCeG' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraCeG.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraCeG.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraCeG.v:33]
INFO: [Synth 8-6155] done synthesizing module 'forward_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraCeG' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraCeG.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraDeQ' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraDeQ.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraDeQ.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraDeQ.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraDeQ' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraDeQ.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_mul_13s_71s_71_1_0' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mul_13s_71s_71_1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'forward_mul_13s_71s_71_1_0' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mul_13s_71s_71_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'forward_mul_43ns_36ns_79_1_0' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mul_43ns_36ns_79_1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'forward_mul_43ns_36ns_79_1_0' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mul_43ns_36ns_79_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'forward_mul_49ns_44ns_93_1_0' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mul_49ns_44ns_93_1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'forward_mul_49ns_44ns_93_1_0' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mul_49ns_44ns_93_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'forward_mul_50ns_50ns_99_1_0' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mul_50ns_50ns_99_1_0.v:5]
INFO: [Synth 8-6155] done synthesizing module 'forward_mul_50ns_50ns_99_1_0' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mul_50ns_50ns_99_1_0.v:5]
INFO: [Synth 8-6157] synthesizing module 'forward_sparsemux_9_3_64_1_0' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_sparsemux_9_3_64_1_0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'forward_sparsemux_9_3_64_1_0' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_sparsemux_9_3_64_1_0.v:8]
INFO: [Synth 8-6157] synthesizing module 'forward_mac_muladd_16s_15ns_19s_31_4_0' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_16s_15ns_19s_31_4_0.v:45]
INFO: [Synth 8-6157] synthesizing module 'forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_16s_15ns_19s_31_4_0.v:7]
INFO: [Synth 8-6155] done synthesizing module 'forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_16s_15ns_19s_31_4_0.v:7]
INFO: [Synth 8-6155] done synthesizing module 'forward_mac_muladd_16s_15ns_19s_31_4_0' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_16s_15ns_19s_31_4_0.v:45]
INFO: [Synth 8-6155] done synthesizing module 'forward_exp_generic_double_s' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_exp_generic_double_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_fadd_32ns_32ns_32_4_full_dsp_1_x' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fadd_32ns_32ns_32_4_full_dsp_1_x.v:9]
INFO: [Synth 8-638] synthesizing module 'forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip/synth/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip/synth/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip/synth/forward_fadd_32ns_32ns_32_4_full_dsp_1_x_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forward_fadd_32ns_32ns_32_4_full_dsp_1_x' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fadd_32ns_32ns_32_4_full_dsp_1_x.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_fsub_32ns_32ns_32_4_full_dsp_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fsub_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'forward_fsub_32ns_32ns_32_4_full_dsp_1_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/synth/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/synth/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'forward_fsub_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/synth/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forward_fsub_32ns_32ns_32_4_full_dsp_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fsub_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_fmul_32ns_32ns_32_3_max_dsp_1_x' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fmul_32ns_32ns_32_3_max_dsp_1_x.v:9]
INFO: [Synth 8-638] synthesizing module 'forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip/synth/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip/synth/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip/synth/forward_fmul_32ns_32ns_32_3_max_dsp_1_x_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forward_fmul_32ns_32ns_32_3_max_dsp_1_x' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fmul_32ns_32ns_32_3_max_dsp_1_x.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_fdiv_32ns_32ns_32_9_no_dsp_1_x' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fdiv_32ns_32ns_32_9_no_dsp_1_x.v:9]
INFO: [Synth 8-638] synthesizing module 'forward_fdiv_32ns_32ns_32_9_no_dsp_1_x_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fdiv_32ns_32ns_32_9_no_dsp_1_x_ip/synth/forward_fdiv_32ns_32ns_32_9_no_dsp_1_x_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fdiv_32ns_32ns_32_9_no_dsp_1_x_ip/synth/forward_fdiv_32ns_32ns_32_9_no_dsp_1_x_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'forward_fdiv_32ns_32ns_32_9_no_dsp_1_x_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fdiv_32ns_32ns_32_9_no_dsp_1_x_ip/synth/forward_fdiv_32ns_32ns_32_9_no_dsp_1_x_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forward_fdiv_32ns_32ns_32_9_no_dsp_1_x' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fdiv_32ns_32ns_32_9_no_dsp_1_x.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_fptrunc_64ns_32_2_no_dsp_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fptrunc_64ns_32_2_no_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'forward_fptrunc_64ns_32_2_no_dsp_1_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fptrunc_64ns_32_2_no_dsp_1_ip/synth/forward_fptrunc_64ns_32_2_no_dsp_1_ip.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fptrunc_64ns_32_2_no_dsp_1_ip/synth/forward_fptrunc_64ns_32_2_no_dsp_1_ip.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'forward_fptrunc_64ns_32_2_no_dsp_1_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fptrunc_64ns_32_2_no_dsp_1_ip/synth/forward_fptrunc_64ns_32_2_no_dsp_1_ip.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'forward_fptrunc_64ns_32_2_no_dsp_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fptrunc_64ns_32_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_fpext_32ns_64_2_no_dsp_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'forward_fpext_32ns_64_2_no_dsp_1_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fpext_32ns_64_2_no_dsp_1_ip/synth/forward_fpext_32ns_64_2_no_dsp_1_ip.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fpext_32ns_64_2_no_dsp_1_ip/synth/forward_fpext_32ns_64_2_no_dsp_1_ip.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'forward_fpext_32ns_64_2_no_dsp_1_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fpext_32ns_64_2_no_dsp_1_ip/synth/forward_fpext_32ns_64_2_no_dsp_1_ip.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'forward_fpext_32ns_64_2_no_dsp_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_fcmp_32ns_32ns_1_2_no_dsp_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip/synth/forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip/synth/forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip/synth/forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_dadd_64ns_64ns_64_5_full_dsp_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_dadd_64ns_64ns_64_5_full_dsp_1.v:9]
INFO: [Synth 8-638] synthesizing module 'forward_dadd_64ns_64ns_64_5_full_dsp_1_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip/synth/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip/synth/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'forward_dadd_64ns_64ns_64_5_full_dsp_1_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip/synth/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forward_dadd_64ns_64ns_64_5_full_dsp_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_dadd_64ns_64ns_64_5_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_generic_tanh_float_s' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_generic_tanh_float_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_8_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_8_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_15_1' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_15_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_15_1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_15_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_152_5' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_152_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_INPUT_BIASES_ROM_AUTO_1R' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_INPUT_BIASES_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_INPUT_BIASES_ROM_AUTO_1R.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_INPUT_BIASES_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_INPUT_BIASES_ROM_AUTO_1R' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_INPUT_BIASES_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_HIDDEN_BIASES_ROM_AUTO_1R' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_HIDDEN_BIASES_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_HIDDEN_BIASES_ROM_AUTO_1R.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_HIDDEN_BIASES_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_HIDDEN_BIASES_ROM_AUTO_1R' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_152_5_RNN_HIDDEN_BIASES_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_152_5' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_152_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Outline_VITIS_LOOP_133_3' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Outline_VITIS_LOOP_133_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_15_13' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_15_13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_15_13' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_15_13.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_CLASSIFIER_WEIGHTS_TRANSPOSEe0' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_CLASSIFIER_WEIGHTS_TRANSPOSEe0.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_CLASSIFIER_WEIGHTS_TRANSPOSEe0.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_CLASSIFIER_WEIGHTS_TRANSPOSEe0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_CLASSIFIER_WEIGHTS_TRANSPOSEe0' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35_CLASSIFIER_WEIGHTS_TRANSPOSEe0.v:7]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_35.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_22_16' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_16.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_22_16_CLASSIFIER_BIASES_ROM_AUTO_1R' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_16_CLASSIFIER_BIASES_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './forward_forward_Pipeline_VITIS_LOOP_22_16_CLASSIFIER_BIASES_ROM_AUTO_1R.dat' is read successfully [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_16_CLASSIFIER_BIASES_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_22_16_CLASSIFIER_BIASES_ROM_AUTO_1R' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_16_CLASSIFIER_BIASES_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_22_16' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_16.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_179_6' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_179_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_fcmp_32ns_32ns_1_2_no_dsp_1_x' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fcmp_32ns_32ns_1_2_no_dsp_1_x.v:9]
INFO: [Synth 8-638] synthesizing module 'forward_fcmp_32ns_32ns_1_2_no_dsp_1_x_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fcmp_32ns_32ns_1_2_no_dsp_1_x_ip/synth/forward_fcmp_32ns_32ns_1_2_no_dsp_1_x_ip.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fcmp_32ns_32ns_1_2_no_dsp_1_x_ip/synth/forward_fcmp_32ns_32ns_1_2_no_dsp_1_x_ip.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'forward_fcmp_32ns_32ns_1_2_no_dsp_1_x_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fcmp_32ns_32ns_1_2_no_dsp_1_x_ip/synth/forward_fcmp_32ns_32ns_1_2_no_dsp_1_x_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'forward_fcmp_32ns_32ns_1_2_no_dsp_1_x' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fcmp_32ns_32ns_1_2_no_dsp_1_x.v:9]
INFO: [Synth 8-6155] done synthesizing module 'forward_forward_Pipeline_VITIS_LOOP_179_6' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_179_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_CTRL_s_axi' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_CTRL_s_axi.v:222]
INFO: [Synth 8-6155] done synthesizing module 'forward_CTRL_s_axi' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_INPUT_r_m_axi' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'forward_INPUT_r_m_axi_load' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:284]
INFO: [Synth 8-6157] synthesizing module 'forward_INPUT_r_m_axi_fifo' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'forward_INPUT_r_m_axi_srl' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'forward_INPUT_r_m_axi_srl' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'forward_INPUT_r_m_axi_fifo' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'forward_INPUT_r_m_axi_fifo__parameterized0' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:2101]
INFO: [Synth 8-6157] synthesizing module 'forward_INPUT_r_m_axi_mem' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:2354]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'forward_INPUT_r_m_axi_mem' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:2354]
INFO: [Synth 8-6155] done synthesizing module 'forward_INPUT_r_m_axi_fifo__parameterized0' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:2101]
INFO: [Synth 8-6155] done synthesizing module 'forward_INPUT_r_m_axi_load' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:284]
INFO: [Synth 8-6155] done synthesizing module 'forward_INPUT_r_m_axi_srl__parameterized0' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:2314]
INFO: [Synth 8-6155] done synthesizing module 'forward_INPUT_r_m_axi_fifo__parameterized1' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:2101]
INFO: [Synth 8-6155] done synthesizing module 'forward_INPUT_r_m_axi_reg_slice' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_INPUT_r_m_axi.v:1997]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip/synth/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-2-i - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_20' declared at 'c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/floating_point_v7_1_vh_rfs.vhd:93266' bound to instance 'U0' of component 'floating_point_v7_1_20' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip/synth/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip/synth/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.vhd:74]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_resultf_3_reg_72_reg was removed.  [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_generic_tanh_float_s.v:835]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred800_state29_reg was removed.  [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_generic_tanh_float_s.v:878]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln8_reg_106_reg was removed.  [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_8_1.v:847]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln8_reg_106_pp0_iter1_reg_reg was removed.  [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_8_1.v:848]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_CTRL_s_axi.v:296]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized52 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized52 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2066.281 ; gain = 575.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2066.281 ; gain = 575.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2066.281 ; gain = 575.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2071.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6628 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/constraints/forward_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2430.234 ; gain = 36.547
Finished Parsing XDC File [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/constraints/forward_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.runs/design_1_forward_0_25_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.runs/design_1_forward_0_25_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2430.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 492 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 146 instances
  FDE => FDRE: 346 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2456.371 ; gain = 26.137
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 2456.371 ; gain = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 2456.371 ; gain = 965.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 2456.371 ; gain = 965.855
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln22_reg_124_pp0_iter3_reg_reg' and it is trimmed from '4' to '3' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_16.v:220]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln22_reg_124_pp0_iter2_reg_reg' and it is trimmed from '4' to '3' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_16.v:219]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln22_reg_124_pp0_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_16.v:212]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln22_reg_124_reg' and it is trimmed from '4' to '3' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_16.v:211]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'forward_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'forward_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'forward_INPUT_r_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'forward_INPUT_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'forward_OUTPUT_r_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'forward_OUTPUT_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'forward_OUTPUT_r_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'forward_OUTPUT_r_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "forward_input_RAM_AUTO_1R1W:/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward_in_mult_weights_RAM_AUTO_1R1W:/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward_h_t_RAM_AUTO_1R1W:/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward_temp_3_RAM_AUTO_1R1W:/ram_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'forward_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'forward_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'forward_INPUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'forward_INPUT_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'forward_OUTPUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'forward_OUTPUT_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'forward_OUTPUT_r_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'forward_OUTPUT_r_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:48 . Memory (MB): peak = 2456.371 ; gain = 965.855
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20:/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'floating_point_v7_1_20:/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'floating_point_v7_1_20:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized23) to 'floating_point_v7_1_20:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized23) to 'floating_point_v7_1_20:/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20:/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized2) to 'floating_point_v7_1_20:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized2) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20__parameterized1:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'floating_point_v7_1_20__parameterized1:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20__parameterized1:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'floating_point_v7_1_20__parameterized1:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20__parameterized3:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'floating_point_v7_1_20__parameterized3:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20__parameterized3:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'floating_point_v7_1_20__parameterized3:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forward_fsub_32ns_32ns_32_4_full_dsp_1_ip:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'forward_fsub_32ns_32ns_32_4_full_dsp_1_ip:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'forward_fsub_32ns_32ns_32_4_full_dsp_1_ip:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'forward_fsub_32ns_32ns_32_4_full_dsp_1_ip:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fptrunc_64ns_32_2_no_dsp_1_U259/forward_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fptrunc_64ns_32_2_no_dsp_1_U259/forward_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fptrunc_64ns_32_2_no_dsp_1_U259/forward_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fptrunc_64ns_32_2_no_dsp_1_U259/forward_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fptrunc_64ns_32_2_no_dsp_1_U259/forward_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fptrunc_64ns_32_2_no_dsp_1_U259/forward_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fptrunc_64ns_32_2_no_dsp_1_U259/forward_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fptrunc_64ns_32_2_no_dsp_1_U259/forward_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fptrunc_64ns_32_2_no_dsp_1_U259/forward_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fptrunc_64ns_32_2_no_dsp_1_U259/forward_fptrunc_64ns_32_2_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fpext_32ns_64_2_no_dsp_1_U260/forward_fpext_32ns_64_2_no_dsp_1_ip_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fpext_32ns_64_2_no_dsp_1_U260/forward_fpext_32ns_64_2_no_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fpext_32ns_64_2_no_dsp_1_U260/forward_fpext_32ns_64_2_no_dsp_1_ip_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fpext_32ns_64_2_no_dsp_1_U260/forward_fpext_32ns_64_2_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fpext_32ns_64_2_no_dsp_1_U260/forward_fpext_32ns_64_2_no_dsp_1_ip_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/fpext_32ns_64_2_no_dsp_1_U260/forward_fpext_32ns_64_2_no_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20__parameterized12:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'floating_point_v7_1_20__parameterized12:/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20__parameterized12:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'floating_point_v7_1_20__parameterized12:/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20__parameterized12:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'floating_point_v7_1_20__parameterized12:/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_v7_1_20__parameterized12:/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'floating_point_v7_1_20__parameterized12:/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/forward_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U347/forward_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_U/q0_reg[29]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_U/q0_reg[28]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_U/\q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U150/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U125/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U126/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_U/q0_reg[29]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_U/q0_reg[28]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_U/\q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U136/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U127/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U153/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U137/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U163/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U165/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_U/q0_reg[29]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_U/q0_reg[28]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_U/\q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_U/q0_reg[29]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_U/q0_reg[28]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_U/\q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_U/q0_reg[29]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_U/q0_reg[28]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_U/\q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_U/q0_reg[27]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_U/q0_reg[28]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U128/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U138/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U140/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U156/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U155/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U154/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_load_reg_1180_reg[29]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_load_reg_1240_reg[29]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_load_reg_1180_reg[30]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_load_reg_1240_reg[30]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_load_reg_1180_reg[28]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_load_reg_1240_reg[29]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_8_load_reg_1180_reg[27]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_load_reg_1240_reg[29]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_load_reg_1240_reg[29]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_load_reg_1240_reg[28]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_load_reg_1240_reg[30]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[30]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_load_reg_1240_reg[28]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_load_reg_1240_reg[27]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_11_load_reg_1240_reg[27]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[29]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_load_reg_1300_reg[29]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[29]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_load_reg_1300_reg[30]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[30]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_load_reg_1300_reg[28]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[29]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_14_load_reg_1300_reg[27]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[29]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_load_reg_1280_reg[29]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[29]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_load_reg_1280_reg[30]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[30]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_load_reg_1280_reg[28]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[29]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_13_load_reg_1280_reg[27]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[29]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[29]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[28]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[30]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_load_reg_1320_reg[30]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[28]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[27]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_12_load_reg_1260_reg[27]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_load_reg_1320_reg[27]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_load_reg_1320_reg[27]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_load_reg_1320_reg[28]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_load_reg_1320_reg[28]' (FD) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_load_reg_1320_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_load_reg_1320_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_load_reg_1320_reg[30] )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_3_max_dsp_1_U150/din1_buf1_reg[29]' (FDE) to 'fmul_32ns_32ns_32_3_max_dsp_1_U150/din1_buf1_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U150/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_3_max_dsp_1_U150/din1_buf1_reg[28]' (FDE) to 'fmul_32ns_32ns_32_3_max_dsp_1_U150/din1_buf1_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U150/\din1_buf1_reg[27] )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_3_max_dsp_1_U153/din1_buf1_reg[29]' (FDE) to 'fmul_32ns_32ns_32_3_max_dsp_1_U153/din1_buf1_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U153/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_3_max_dsp_1_U153/din1_buf1_reg[28]' (FDE) to 'fmul_32ns_32ns_32_3_max_dsp_1_U153/din1_buf1_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U153/\din1_buf1_reg[27] )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_3_max_dsp_1_U156/din1_buf1_reg[29]' (FDE) to 'fmul_32ns_32ns_32_3_max_dsp_1_U156/din1_buf1_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U156/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_3_max_dsp_1_U156/din1_buf1_reg[28]' (FDE) to 'fmul_32ns_32ns_32_3_max_dsp_1_U156/din1_buf1_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U156/\din1_buf1_reg[27] )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_3_max_dsp_1_U155/din1_buf1_reg[29]' (FDE) to 'fmul_32ns_32ns_32_3_max_dsp_1_U155/din1_buf1_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U155/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_3_max_dsp_1_U155/din1_buf1_reg[28]' (FDE) to 'fmul_32ns_32ns_32_3_max_dsp_1_U155/din1_buf1_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U155/\din1_buf1_reg[27] )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_3_max_dsp_1_U154/din1_buf1_reg[29]' (FDE) to 'fmul_32ns_32ns_32_3_max_dsp_1_U154/din1_buf1_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U154/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'fmul_32ns_32ns_32_3_max_dsp_1_U154/din1_buf1_reg[28]' (FDE) to 'fmul_32ns_32ns_32_3_max_dsp_1_U154/din1_buf1_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U154/\din1_buf1_reg[27] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_24_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_24_U/\q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_7_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_7_U/\q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_9_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_9_U/\q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_10_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_10_U/\q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U166/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U149/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U151/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U152/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_23_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_23_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U141/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_10_load_reg_1220_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_10_load_reg_1220_reg[27] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_U/q0_reg[29]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_U/q0_reg[28]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_U/\q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U142/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[31]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[1]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[2]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[3]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[4]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[5]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[6]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[7]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[8]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[9]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[10]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[11]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[12]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[13]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[14]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[15]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[16]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[17]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[18]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[19]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[20]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[21]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[22]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[0]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_U/q0_reg[29]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_U/q0_reg[28]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_1_U/\q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[30]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[29]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[28]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[27]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[26]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[25]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[24]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/din1_buf1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U117/\din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U117/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U143/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_2_U/q0_reg[29]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_2_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_2_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_2_U/\q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U118/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U144/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_U/q0_reg[29]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_U/q0_reg[28]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_U/\q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U119/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U145/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_U/q0_reg[29]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_U/q0_reg[28]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_4_U/\q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U120/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U146/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_U/q0_reg[29]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_U/q0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_U/q0_reg[28]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_U/\q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U121/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U147/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U122/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_load_reg_1025_reg[29]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_load_reg_1025_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_load_reg_1025_reg[30] )
INFO: [Synth 8-3886] merging instance 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_load_reg_1025_reg[28]' (FDE) to 'p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_load_reg_1025_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_0_load_reg_1025_reg[27] )
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fadd_32ns_32ns_32_4_full_dsp_1_U117/forward_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/U0/i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_load_reg_1120_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_5_load_reg_1120_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U142/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U142/\din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U143/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U143/\din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U144/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U144/\din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U145/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U145/\din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U146/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U146/\din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U147/\din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fmul_32ns_32ns_32_3_max_dsp_1_U147/\din1_buf1_reg[27] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '31' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_16s_15ns_19s_31_4_0.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '31' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_16s_15ns_19s_31_4_0.v:31]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mul_13s_71s_71_1_0.v:44]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 5. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mul_43ns_36ns_79_1_0.v:41]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 9. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mul_49ns_44ns_93_1_0.v:41]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 9. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mul_50ns_50ns_99_1_0.v:41]
DSP Report: Generating DSP mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x5c55)')')'.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_13s_71s_71_1_0_U236/tmp_product, operation Mode is: A*B2.
DSP Report: register r_exp_reg_1186_reg is absorbed into DSP mul_13s_71s_71_1_0_U236/tmp_product.
DSP Report: operator mul_13s_71s_71_1_0_U236/tmp_product is absorbed into DSP mul_13s_71s_71_1_0_U236/tmp_product.
DSP Report: operator mul_13s_71s_71_1_0_U236/tmp_product is absorbed into DSP mul_13s_71s_71_1_0_U236/tmp_product.
DSP Report: Generating DSP mul_13s_71s_71_1_0_U236/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register r_exp_reg_1186_reg is absorbed into DSP mul_13s_71s_71_1_0_U236/tmp_product.
DSP Report: operator mul_13s_71s_71_1_0_U236/tmp_product is absorbed into DSP mul_13s_71s_71_1_0_U236/tmp_product.
DSP Report: operator mul_13s_71s_71_1_0_U236/tmp_product is absorbed into DSP mul_13s_71s_71_1_0_U236/tmp_product.
DSP Report: Generating DSP mul_13s_71s_71_1_0_U236/tmp_product, operation Mode is: (A:0xd5e4)*B2.
DSP Report: register r_exp_reg_1186_reg is absorbed into DSP mul_13s_71s_71_1_0_U236/tmp_product.
DSP Report: operator mul_13s_71s_71_1_0_U236/tmp_product is absorbed into DSP mul_13s_71s_71_1_0_U236/tmp_product.
DSP Report: operator mul_13s_71s_71_1_0_U236/tmp_product is absorbed into DSP mul_13s_71s_71_1_0_U236/tmp_product.
DSP Report: Generating DSP mul_13s_71s_71_1_0_U236/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register r_exp_reg_1186_reg is absorbed into DSP mul_13s_71s_71_1_0_U236/tmp_product.
DSP Report: operator mul_13s_71s_71_1_0_U236/tmp_product is absorbed into DSP mul_13s_71s_71_1_0_U236/tmp_product.
DSP Report: operator mul_13s_71s_71_1_0_U236/tmp_product is absorbed into DSP mul_13s_71s_71_1_0_U236/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_1_0_U237/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_43ns_36ns_79_1_0_U237/tmp_product is absorbed into DSP mul_43ns_36ns_79_1_0_U237/tmp_product.
DSP Report: operator mul_43ns_36ns_79_1_0_U237/tmp_product is absorbed into DSP mul_43ns_36ns_79_1_0_U237/tmp_product.
DSP Report: operator mul_43ns_36ns_79_1_0_U237/tmp_product is absorbed into DSP mul_43ns_36ns_79_1_0_U237/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_1_0_U237/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_43ns_36ns_79_1_0_U237/tmp_product is absorbed into DSP mul_43ns_36ns_79_1_0_U237/tmp_product.
DSP Report: operator mul_43ns_36ns_79_1_0_U237/tmp_product is absorbed into DSP mul_43ns_36ns_79_1_0_U237/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_1_0_U237/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_43ns_36ns_79_1_0_U237/tmp_product is absorbed into DSP mul_43ns_36ns_79_1_0_U237/tmp_product.
DSP Report: operator mul_43ns_36ns_79_1_0_U237/tmp_product is absorbed into DSP mul_43ns_36ns_79_1_0_U237/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_1_0_U237/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_43ns_36ns_79_1_0_U237/tmp_product is absorbed into DSP mul_43ns_36ns_79_1_0_U237/tmp_product.
DSP Report: operator mul_43ns_36ns_79_1_0_U237/tmp_product is absorbed into DSP mul_43ns_36ns_79_1_0_U237/tmp_product.
DSP Report: Generating DSP mul_43ns_36ns_79_1_0_U237/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_43ns_36ns_79_1_0_U237/tmp_product is absorbed into DSP mul_43ns_36ns_79_1_0_U237/tmp_product.
DSP Report: operator mul_43ns_36ns_79_1_0_U237/tmp_product is absorbed into DSP mul_43ns_36ns_79_1_0_U237/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_1_0_U238/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_1_0_U238/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_1_0_U238/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_1_0_U238/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_1_0_U238/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_1_0_U238/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_1_0_U238/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_1_0_U238/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: Generating DSP mul_49ns_44ns_93_1_0_U238/tmp_product, operation Mode is: PCIN+A2*B.
DSP Report: register mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: operator mul_49ns_44ns_93_1_0_U238/tmp_product is absorbed into DSP mul_49ns_44ns_93_1_0_U238/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_99_1_0_U239/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_99_1_0_U239/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_99_1_0_U239/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_99_1_0_U239/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_99_1_0_U239/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_99_1_0_U239/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_99_1_0_U239/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_99_1_0_U239/tmp_product, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: Generating DSP mul_50ns_50ns_99_1_0_U239/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: register mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
DSP Report: operator mul_50ns_50ns_99_1_0_U239/tmp_product is absorbed into DSP mul_50ns_50ns_99_1_0_U239/tmp_product.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '24' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '4' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (8)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:366]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/ce_r_reg' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/ce_r_reg' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fsub_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/ce_r_reg' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/ce_r_reg' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fadd_32ns_32ns_32_4_full_dsp_1_x.v:51]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/din0_buf1_reg[31:0]' into 'grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/din1_buf1_reg[31:0]' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fadd_32ns_32ns_32_4_full_dsp_1_x.v:53]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U254/din1_buf1_reg[31:0]' into 'grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U253/din1_buf1_reg[31:0]' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fadd_32ns_32ns_32_4_full_dsp_1_x.v:55]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/ce_r_reg' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/ce_r_reg' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fadd_32ns_32ns_32_4_full_dsp_1_x.v:51]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/ce_r_reg' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/ce_r_reg' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fsub_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fsub_32ns_32ns_32_4_full_dsp_1_U256/din0_buf1_reg[31:0]' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/din1_buf1_reg[31:0]' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fsub_32ns_32ns_32_4_full_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/ce_r_reg' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/ce_r_reg' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fmul_32ns_32ns_32_3_max_dsp_1_x.v:51]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fdiv_32ns_32ns_32_9_no_dsp_1_x_U258/ce_r_reg' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/ce_r_reg' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fdiv_32ns_32ns_32_9_no_dsp_1_x.v:51]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fptrunc_64ns_32_2_no_dsp_1_U259/ce_r_reg' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/ce_r_reg' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fptrunc_64ns_32_2_no_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fpext_32ns_64_2_no_dsp_1_U260/ce_r_reg' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/ce_r_reg' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fpext_32ns_64_2_no_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fcmp_32ns_32ns_1_2_no_dsp_1_U261/ce_r_reg' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/ce_r_reg' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/ce_r_reg' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/ce_r_reg' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_dadd_64ns_64ns_64_5_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/fcmp_32ns_32ns_1_2_no_dsp_1_U261/din0_buf1_reg[31:0]' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/din0_buf1_reg[31:0]' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_fcmp_32ns_32ns_1_2_no_dsp_1.v:72]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/add_reg_453_reg[31:0]' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U252/dout_r_reg[31:0]' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_generic_tanh_float_s.v:584]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/add2_reg_493_reg[31:0]' into 'grp_generic_tanh_float_s_fu_57/fadd_32ns_32ns_32_4_full_dsp_1_x_U255/dout_r_reg[31:0]' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_generic_tanh_float_s.v:599]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/resultf_reg_478_reg[31:0]' into 'grp_generic_tanh_float_s_fu_57/fmul_32ns_32ns_32_3_max_dsp_1_x_U257/dout_r_reg[31:0]' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_generic_tanh_float_s.v:1118]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/xd_reg_473_reg[63:0]' into 'grp_generic_tanh_float_s_fu_57/fpext_32ns_64_2_no_dsp_1_U260/dout_r_reg[63:0]' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_generic_tanh_float_s.v:494]
INFO: [Synth 8-4471] merging register 'grp_generic_tanh_float_s_fu_57/sub_i_reg_488_reg[63:0]' into 'grp_generic_tanh_float_s_fu_57/dadd_64ns_64ns_64_5_full_dsp_1_U262/dout_r_reg[63:0]' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_generic_tanh_float_s.v:612]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '24' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '4' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-4471] merging register 'grp_forward_Pipeline_VITIS_LOOP_22_1_fu_856/ap_CS_fsm_reg[0:0]' into 'grp_forward_Pipeline_VITIS_LOOP_22_12_fu_866/ap_CS_fsm_reg[0:0]' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_1.v:140]
INFO: [Synth 8-4471] merging register 'grp_forward_Pipeline_VITIS_LOOP_22_1_fu_856/add_i2_reg_146_reg[31:0]' into 'grp_forward_Pipeline_VITIS_LOOP_22_12_fu_866/add_i4_reg_146_reg[31:0]' [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_forward_Pipeline_VITIS_LOOP_22_1.v:232]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '14' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_7ns_7ns_7ns_14_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '14' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_7ns_7ns_7ns_14_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '14' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_mac_muladd_7ns_7ns_7ns_14_4_1.v:30]
DSP Report: Generating DSP grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p, operation Mode is: C+(A2*(B:0x64)')'.
DSP Report: register grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p.
DSP Report: register grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p.
DSP Report: register grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p.
DSP Report: operator grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/m is absorbed into DSP grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p.
DSP Report: operator grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p is absorbed into DSP grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p.
WARNING: [Synth 8-3917] design forward_forward_Outline_VITIS_LOOP_133_3__GCB1 has port grp_fu_1622_p_opcode[0] driven by constant 0
WARNING: [Synth 8-3917] design forward_forward_Outline_VITIS_LOOP_133_3__GCB1 has port grp_forward_Pipeline_VITIS_LOOP_22_12_fu_866_grp_fu_1622_p_ce driven by constant 1
WARNING: [Synth 8-3917] design forward_forward_Outline_VITIS_LOOP_133_3__GCB1 has port O15[0] driven by constant 0
WARNING: [Synth 8-3917] design forward_forward_Outline_VITIS_LOOP_133_3__GCB1 has port grp_forward_Pipeline_VITIS_LOOP_22_1_fu_856_grp_fu_1622_p_ce driven by constant 1
WARNING: [Synth 8-3917] design forward_forward_Outline_VITIS_LOOP_133_3__GCB1 has port grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846_grp_fu_1626_p_ce driven by constant 1
WARNING: [Synth 8-3917] design forward_forward_Outline_VITIS_LOOP_133_3__GCB1 has port O17[0] driven by constant 0
WARNING: [Synth 8-3917] design forward_forward_Outline_VITIS_LOOP_133_3__GCB1 has port grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846_grp_fu_1622_p_ce driven by constant 1
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttle/rs_req/data_p1_reg' and it is trimmed from '73' to '72' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_OUTPUT_r_m_axi.v:2655]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttle/rs_req/data_p2_reg' and it is trimmed from '73' to '72' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baff/hdl/verilog/forward_OUTPUT_r_m_axi.v:2676]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_forward_0_25/hdl/ip/forward_fsub_32ns_32ns_32_4_full_dsp_1_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to Block RAM because address size (6) smaller than threshold (8)
INFO: [Synth 8-6904] The RAM "forward__GC0/input_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_1_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_2_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_3_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_4_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_5_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_6_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_7_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_8_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_9_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_10_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_11_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_12_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_13_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_14_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_15_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_16_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_17_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_18_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_19_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_20_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_21_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_22_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_23_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_24_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/in_mult_weights_U/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/h_t_mult_weights_U/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/temp_1_U/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/h_t_U/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/h_t_minus_1_U/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/rnn_output_U/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/temp_3_U/ram_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/output_U/ram_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_1_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_2_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_3_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_4_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_5_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_6_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_7_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_8_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_9_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_10_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_11_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_12_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_13_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_14_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_15_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_16_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_17_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_18_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_19_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_20_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_21_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_22_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_23_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/input_24_U/ram_reg" of size (depth=50 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/in_mult_weights_U/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/h_t_mult_weights_U/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/temp_1_U/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/h_t_U/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/h_t_minus_1_U/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/rnn_output_U/ram_reg" of size (depth=100 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/temp_3_U/ram_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "forward__GC0/output_U/ram_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module forward_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module forward_CTRL_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:03:31 . Memory (MB): peak = 2456.371 ; gain = 965.855
---------------------------------------------------------------------------------
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_50ns_50ns_99_1_0_U239/tmp_product_18 : 0 0 : 3137 9430 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_50ns_50ns_99_1_0_U239/tmp_product_18 : 0 1 : 3156 9430 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_50ns_50ns_99_1_0_U239/tmp_product_18 : 0 2 : 3137 9430 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_49ns_44ns_93_1_0_U238/tmp_product_f : 0 0 : 3119 9376 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_49ns_44ns_93_1_0_U238/tmp_product_f : 0 1 : 3138 9376 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_49ns_44ns_93_1_0_U238/tmp_product_f : 0 2 : 3119 9376 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_50ns_50ns_99_1_0_U239/tmp_product_1c : 0 0 : 3052 9241 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_50ns_50ns_99_1_0_U239/tmp_product_1c : 0 1 : 3137 9241 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_50ns_50ns_99_1_0_U239/tmp_product_1c : 0 2 : 3052 9241 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_50ns_50ns_99_1_0_U239/tmp_product_1f : 0 0 : 3052 9110 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_50ns_50ns_99_1_0_U239/tmp_product_1f : 0 1 : 3052 9110 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_50ns_50ns_99_1_0_U239/tmp_product_1f : 0 2 : 3006 9110 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_49ns_44ns_93_1_0_U238/tmp_product_13 : 0 0 : 1999 7893 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_49ns_44ns_93_1_0_U238/tmp_product_13 : 0 1 : 3119 7893 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_49ns_44ns_93_1_0_U238/tmp_product_13 : 0 2 : 2775 7893 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_43ns_36ns_79_1_0_U237/tmp_product_b : 0 0 : 3698 6953 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_43ns_36ns_79_1_0_U237/tmp_product_b : 0 1 : 3255 6953 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_49ns_44ns_93_1_0_U238/tmp_product_16 : 0 0 : 1999 6712 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_49ns_44ns_93_1_0_U238/tmp_product_16 : 0 1 : 2775 6712 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_49ns_44ns_93_1_0_U238/tmp_product_16 : 0 2 : 1938 6712 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_43ns_36ns_79_1_0_U237/tmp_product_8 : 0 0 : 3101 6356 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_43ns_36ns_79_1_0_U237/tmp_product_8 : 0 1 : 3255 6356 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_13s_71s_71_1_0_U236/tmp_product_5 : 0 0 : 2296 4703 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_13s_71s_71_1_0_U236/tmp_product_5 : 0 1 : 2407 4703 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mac_muladd_16s_15ns_19s_31_4_0_U241/forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0_U/p_reg_reg_0 : 0 0 : 3647 3647 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_13s_71s_71_1_0_U236/tmp_product_2 : 0 0 : 1066 3381 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_13s_71s_71_1_0_U236/tmp_product_2 : 0 1 : 2315 3381 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB0 mul_43ns_36ns_79_1_0_U237/tmp_product_d : 0 0 : 1809 1809 : Used 1 time 0
 Sort Area is forward_forward_Outline_VITIS_LOOP_133_3__GCB1 grp_forward_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_846/mac_muladd_7ns_7ns_7ns_14_4_1_U223/forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0_U/p_0 : 0 0 : 1581 1581 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:03:45 . Memory (MB): peak = 2947.652 ; gain = 1457.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:55 . Memory (MB): peak = 3050.730 ; gain = 1560.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_20_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_20_viv__parameterized1__53.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476i_6/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476i_6/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476i_6/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476i_6/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476i_6/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476i_6/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476i_6/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476i_6/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/m_diff_hi_reg_1193_pp0_iter5_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476i_6/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/m_diff_hi_reg_1193_pp0_iter5_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_8/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:23 ; elapsed = 00:04:19 . Memory (MB): peak = 3080.242 ; gain = 1589.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/m_diff_hi_reg_1193_pp0_iter5_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/m_diff_hi_reg_1193_pp0_iter5_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/INPUT_r_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:33 ; elapsed = 00:04:29 . Memory (MB): peak = 3231.215 ; gain = 1740.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:33 ; elapsed = 00:04:30 . Memory (MB): peak = 3231.215 ; gain = 1740.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:38 ; elapsed = 00:04:35 . Memory (MB): peak = 3275.258 ; gain = 1784.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:38 ; elapsed = 00:04:35 . Memory (MB): peak = 3275.258 ; gain = 1784.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:39 ; elapsed = 00:04:36 . Memory (MB): peak = 3275.258 ; gain = 1784.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:39 ; elapsed = 00:04:36 . Memory (MB): peak = 3275.258 ; gain = 1784.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_2631                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2581           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_2563           | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_2564           | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_2561           | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_mac_muladd_7ns_7ns_7ns_14_4_1_DSP48_0  | C+(A'*B')'     | 7      | 7      | 7      | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper_2438                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2394           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2379                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2329           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2313                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2263           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2247                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2197           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2181                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2131           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2115                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_2065           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_2049                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1999           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1983                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1933           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1917                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1867           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1851                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1801           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1785                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1735           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1719                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1669           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1653                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1603           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1587                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1537           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1521                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1471           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1455                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1405           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1389                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1339           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1323                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1273           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1257                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1207           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1191                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1141           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1125                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1075           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_1059                           | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1009           | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_993                            | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_943            | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_927                            | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_877            | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_861                            | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_811            | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_795            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_796            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_793            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_780            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_781            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_778            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_765            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_766            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_763            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_750            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_751            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_748            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_735            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_736            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_733            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_720            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_721            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_718            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_705            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_706            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_703            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_690            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_691            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_688            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_675            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_676            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_673            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_660            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_661            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_658            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_645            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_646            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_643            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_630            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_631            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_628            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_615            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_616            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_613            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_600            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_601            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_598            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_585            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_586            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_583            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_570            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_571            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_568            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_555            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_556            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_553            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_540            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_541            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_538            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_525            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_526            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_523            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_510            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_511            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_508            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_495            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_496            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_493            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_480            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_481            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_478            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_465            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_466            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_463            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_450            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_451            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_448            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_435            | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_436            | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_433            | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5                | Dynamic        | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4                | A:B            | 29     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6                | C+A:B          | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_386                            | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_342            | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_328                            | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_289            | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_275                            | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_229            | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1                | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2                | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3                | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_119                            | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_78             | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                                | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0                | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|forward_mac_muladd_16s_15ns_19s_31_4_0_DSP48_0 | (C+(A'*B')')'  | 30     | 15     | 48     | -      | 31     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|forward_exp_generic_double_s                   | A*B'           | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN>>17+A*B'  | 30     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | A'*B           | 30     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN>>17+A*B'  | 15     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | A*B'           | 19     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | A*B            | 26     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN>>17+A*B   | 19     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN>>17+A*B   | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | A'*B           | 17     | 10     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN+A*B'      | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN>>17+A'*B  | 15     | 10     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | A'*B           | 17     | 10     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN+A*B'      | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | A'*B           | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN>>17+A'*B  | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN+A'*B      | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | A'*B'          | 17     | 16     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN+A'*B'     | 17     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN>>17+A'*B' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | A'*B'          | 17     | 16     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN+A'*B'     | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN+A'*B'     | 17     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN>>17+A'*B' | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|forward_exp_generic_double_s                   | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   254|
|2     |DSP48E1         |   146|
|3     |DSP_ALU         |    29|
|5     |DSP_A_B_DATA    |    29|
|9     |DSP_C_DATA      |    29|
|11    |DSP_MULTIPLIER  |    29|
|12    |DSP_M_DATA      |    29|
|14    |DSP_OUTPUT      |    29|
|16    |DSP_PREADD      |    29|
|17    |DSP_PREADD_DATA |    29|
|18    |LUT1            |   409|
|19    |LUT2            |  2035|
|20    |LUT3            |  5517|
|21    |LUT4            |  3613|
|22    |LUT5            |  3798|
|23    |LUT6            |  7521|
|24    |MUXCY           |  3679|
|25    |MUXF7           |   892|
|26    |MUXF8           |    33|
|27    |RAM16X1D        |    32|
|28    |RAM16X1S        |  1824|
|29    |RAM32X1D        |    32|
|30    |RAM32X1S        |   960|
|31    |RAM64X1D        |    32|
|32    |RAM64X1S        |   160|
|33    |RAMB18E2        |     6|
|38    |RAMB36E2        |    17|
|55    |SRL16E          |   752|
|56    |SRLC32E         |    95|
|57    |XORCY           |  2132|
|58    |FDE             |   344|
|59    |FDRE            | 20668|
|60    |FDSE            |   115|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:39 ; elapsed = 00:04:36 . Memory (MB): peak = 3275.258 ; gain = 1784.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 220 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:20 ; elapsed = 00:03:55 . Memory (MB): peak = 3275.301 ; gain = 1394.695
Synthesis Optimization Complete : Time (s): cpu = 00:03:40 ; elapsed = 00:04:38 . Memory (MB): peak = 3275.301 ; gain = 1784.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.967 . Memory (MB): peak = 3275.301 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10549 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U/q1_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_forward_Outline_VITIS_LOOP_133_3_fu_476/grp_forward_Pipeline_VITIS_LOOP_8_1_fu_876/grp_generic_tanh_float_s_fu_57/grp_exp_generic_double_s_fu_90/m_diff_hi_reg_1193_pp0_iter5_reg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3345.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4184 instances were transformed.
  (CARRY4) => CARRY8: 625 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 146 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 29 instances
  FDE => FDRE: 344 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 1824 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1S => RAM32X1S (RAMS32): 960 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 160 instances

Synth Design complete | Checksum: cd27d807
INFO: [Common 17-83] Releasing license: Synthesis
801 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:09 ; elapsed = 00:05:11 . Memory (MB): peak = 3345.246 ; gain = 2780.285
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3345.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.runs/design_1_forward_0_25_synth_1/design_1_forward_0_25.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3345.246 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_forward_0_25, cache-ID = 633508c9222832c9
INFO: [Coretcl 2-1174] Renamed 3172 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 3345.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/tjjtj/Desktop/NUS/Y4S1/CG4002/Hardware_NN/project_1/project_1.runs/design_1_forward_0_25_synth_1/design_1_forward_0_25.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_forward_0_25_utilization_synth.rpt -pb design_1_forward_0_25_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3345.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 10 11:28:36 2025...
