m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
valtera_reset_controller
Z0 !s110 1578225303
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
IIPcnn[AB_TQUUkUQ03M0]1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation
Z3 w1578127338
8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/altera_reset_controller.v
FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/altera_reset_controller.v
L0 42
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1578225303.000000
!s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/altera_reset_controller.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
valtera_reset_synchronizer
R0
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IALiNzW9WXBLel8e1Fozc<2
R1
R2
R3
8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/altera_reset_synchronizer.v
FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R4
r1
!s85 0
31
R5
!s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R6
R7
Ecamera_capture_sdram
Z8 w1578225301
Z9 DPx4 work 26 sdram_controller_interface 0 22 k]knXI0bJ@85;Y[IYlS9Y2
Z10 DPx4 work 12 sdram_config 0 22 XIT0damln@[<;4NWkTK2J2
Z11 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z12 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z13 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R2
Z14 8C:\Users\LeonB\Documents\VHDPlus\Projects\Tutorials\Camera_CSI\Generated\Camera_Capture_SDRAM.vhd
Z15 FC:\Users\LeonB\Documents\VHDPlus\Projects\Tutorials\Camera_CSI\Generated\Camera_Capture_SDRAM.vhd
l0
L9
VQF]c`@MN6UA730zbST;XU2
!s100 Qz_Be5hAYC]6>4_kgK=jj1
Z16 OV;C;10.5b;63
32
R0
!i10b 1
R5
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\LeonB\Documents\VHDPlus\Projects\Tutorials\Camera_CSI\Generated\Camera_Capture_SDRAM.vhd|
Z18 !s107 C:\Users\LeonB\Documents\VHDPlus\Projects\Tutorials\Camera_CSI\Generated\Camera_Capture_SDRAM.vhd|
!i113 1
Z19 o-work work -2002 -explicit
Z20 tExplicit 1 CvgOpt 0
Abehavioral
R9
R10
R11
R12
R13
DEx4 work 20 camera_capture_sdram 0 22 QF]c`@MN6UA730zbST;XU2
l121
L41
VLg06:5G`X?hUXRD;H2@5d2
!s100 IBWEW;F`jdJc`Ih3WN<;D2
R16
32
R0
!i10b 1
R5
R17
R18
!i113 1
R19
R20
Ecamera_capture_sdram_tb
Z21 w1578225244
R11
R12
R13
R2
Z22 8C:\Users\LeonB\Documents\VHDPlus\Projects\Tutorials\Camera_CSI\Generated\Capture_Sim.vhd
Z23 FC:\Users\LeonB\Documents\VHDPlus\Projects\Tutorials\Camera_CSI\Generated\Capture_Sim.vhd
l0
L7
VKDNi@7z1V_oCgN2<@FP4Q1
!s100 ?HQT83gB=N45K6KLQ@kLj1
R16
32
R0
!i10b 1
R5
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\LeonB\Documents\VHDPlus\Projects\Tutorials\Camera_CSI\Generated\Capture_Sim.vhd|
Z25 !s107 C:\Users\LeonB\Documents\VHDPlus\Projects\Tutorials\Camera_CSI\Generated\Capture_Sim.vhd|
!i113 1
R19
R20
Abehavioral
R11
R12
R13
DEx4 work 23 camera_capture_sdram_tb 0 22 KDNi@7z1V_oCgN2<@FP4Q1
l83
L10
V1Am^BP5ZNl<`^D^ISG4Eb3
!s100 IMScLeNZb2gSN=[hL6cnl0
R16
32
R0
!i10b 1
R5
R24
R25
!i113 1
R19
R20
vmt48lc16m16a2
Z26 !s110 1578225304
!i10b 1
!s100 5<bk=Ri=ZJZXW@4oR6@=Y3
II3ONVKCIPVc;_QzLQaCX`2
R1
R2
w1578131528
8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/simulation/micron_model.v
FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/simulation/micron_model.v
L0 51
R4
r1
!s85 0
31
Z27 !s108 1578225304.000000
!s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/simulation/micron_model.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/simulation/micron_model.v|
!i113 1
R6
R7
Esdr_sdram
Z28 w1578225297
R9
R10
R11
R12
R13
R2
Z29 8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/sdr_dram.vhd
Z30 FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/sdr_dram.vhd
l0
L48
V<UWc`EE3C:D=IGGOAT3UQ0
!s100 cen8L]0<[Mgg5^`Jf[YDV3
R16
32
R26
!i10b 1
R27
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/sdr_dram.vhd|
Z32 !s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/sdr_dram.vhd|
!i113 1
R19
R20
Artl
R9
R10
R11
R12
R13
Z33 DEx4 work 9 sdr_sdram 0 22 <UWc`EE3C:D=IGGOAT3UQ0
Z34 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
l229
L84
Z35 VBiY6l^c7NDmcaiSffS]m90
Z36 !s100 UQ[R;k3AF2NG3B0WD3=ei0
R16
32
R26
!i10b 1
R27
R31
R32
!i113 1
R19
R20
Esdram
Z37 w1578071198
R11
R12
R13
R2
Z38 8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/SDRAM.vhd
Z39 FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/SDRAM.vhd
l0
L9
V1=3z29Yf3OZ8oV8;B2jDZ1
!s100 cHJAfbWJUMAMziS5QA;o52
R16
32
R0
!i10b 1
R5
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/SDRAM.vhd|
Z41 !s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/SDRAM.vhd|
!i113 1
R19
R20
Artl
R11
R12
R13
DEx4 work 5 sdram 0 22 1=3z29Yf3OZ8oV8;B2jDZ1
l130
L34
VDl=F[`?lJ_hZg7UBin=@E1
!s100 U:ZH@EEe2@dJRDjiGLzDA0
R16
32
R0
!i10b 1
R5
R40
R41
!i113 1
R19
R20
Psdram_config
R28
R2
Z42 8C:\Users\LeonB\Documents\VHDPlus\Projects\Tutorials\Camera_CSI\Camera\sdram_config.vhd
Z43 FC:\Users\LeonB\Documents\VHDPlus\Projects\Tutorials\Camera_CSI\Camera\sdram_config.vhd
l0
L5
VXIT0damln@[<;4NWkTK2J2
!s100 SULo6iKhgJ@`]3CboW9<h1
R16
32
b1
R0
!i10b 1
R5
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\LeonB\Documents\VHDPlus\Projects\Tutorials\Camera_CSI\Camera\sdram_config.vhd|
Z45 !s107 C:\Users\LeonB\Documents\VHDPlus\Projects\Tutorials\Camera_CSI\Camera\sdram_config.vhd|
!i113 1
R19
R20
Bbody
R10
R34
l0
L47
VAPnfR=6_D:dTUQ4Li=22l3
!s100 ]Xf;^d5ooC@98OSl6cHJe3
R16
32
R0
!i10b 1
R5
R44
R45
!i113 1
R19
R20
Psdram_controller_interface
R12
R13
R28
R2
Z46 8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/sdram_interface.vhd
Z47 FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/sdram_interface.vhd
l0
L8
Vk]knXI0bJ@85;Y[IYlS9Y2
!s100 <=lHMDYX7>15mAhj?;gZn1
R16
32
R26
!i10b 1
R27
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/sdram_interface.vhd|
Z49 !s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/sdram_interface.vhd|
!i113 1
R19
R20
Bbody
R9
R12
R13
l0
L45
VkoMQ1Oml0aY?Lle_fN4jQ1
!s100 ]:gImg8iM6RLAZdhz?0QG1
R16
32
R26
!i10b 1
R27
R48
R49
!i113 1
R19
R20
vSDRAM_sdram_controller_0
R0
!i10b 1
!s100 Ml?EhUX[QfYE<82KZ:J4I2
Ifo;U4GN^XfYOYH6S3l^LP3
R1
R2
R3
Z50 8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/SDRAM_sdram_controller_0.v
Z51 FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/SDRAM_sdram_controller_0.v
L0 159
R4
r1
!s85 0
31
R5
Z52 !s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/SDRAM_sdram_controller_0.v|
Z53 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/SDRAM_sdram_controller_0.v|
!i113 1
R6
R7
n@s@d@r@a@m_sdram_controller_0
Esdram_sdram_controller_0
Z54 w1577965337
Z55 DPx9 altera_mf 20 altera_mf_components 0 22 gV:l9C^?PSb6]b5V?_jR@3
Z56 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z57 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R11
R12
R13
Z58 DPx6 altera 25 altera_europa_support_lib 0 22 C0c:iN^HNdl8^07`ST5U^3
R2
Z59 8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/simulation/submodules/SDRAM_sdram_controller_0.vhd
Z60 FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/simulation/submodules/SDRAM_sdram_controller_0.vhd
l0
L167
VF7^`?kWSV2zl]V_]h98^C0
!s100 =`7Oak_2bCL0gG@YK^NI62
R16
32
Z61 !s110 1577965760
!i10b 1
Z62 !s108 1577965760.000000
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/simulation/submodules/SDRAM_sdram_controller_0.vhd|
Z64 !s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/simulation/submodules/SDRAM_sdram_controller_0.vhd|
!i113 1
R19
R20
Aeuropa
R55
R56
R57
R11
R12
R13
R58
DEx4 work 24 sdram_sdram_controller_0 0 22 F7^`?kWSV2zl]V_]h98^C0
l279
L196
V`5RhmdBYz1<FEVCcUPH?92
!s100 CRGzMazc:Z8nW:6fFWYHe2
R16
32
R61
!i10b 1
R62
R63
R64
!i113 1
R19
R20
vSDRAM_sdram_controller_0_input_efifo_module
R0
!i10b 1
!s100 R06NDXz8MgKX=]9i`bHcM2
IAR`9<LiPj0g`dO<?mgmmR0
R1
R2
R3
R50
R51
Z65 L0 21
R4
r1
!s85 0
31
R5
R52
R53
!i113 1
R6
R7
n@s@d@r@a@m_sdram_controller_0_input_efifo_module
Esdram_sdram_controller_0_input_efifo_module
R54
R55
R56
R57
R11
R12
R13
R58
R2
R59
R60
l0
L29
V8fCfT9PWi70fYXXQF=<V72
!s100 a5;_34^P99gNQi41>1:FI0
R16
32
R61
!i10b 1
R62
R63
R64
!i113 1
R19
R20
Aeuropa
R55
R56
R57
R11
R12
R13
R58
DEx4 work 43 sdram_sdram_controller_0_input_efifo_module 0 22 8fCfT9PWi70fYXXQF=<V72
l58
L48
VS0TdBkGjzPVg<>_1@EYe=3
!s100 114QK71OD_`^J05=FM1Df0
R16
32
R61
!i10b 1
R62
R63
R64
!i113 1
R19
R20
Esdram_sdram_controller_0_test_component
Z66 w1577984276
R55
R56
R57
R11
R12
R13
R58
R2
Z67 8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/SDRAM_sdram_controller_0_test_component.vhd
Z68 FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/SDRAM_sdram_controller_0_test_component.vhd
l0
L29
VLA[Id0Q::Hzki>8^clM9_2
!s100 2hAGUgIIiceb8]V5bY<W10
R16
32
Z69 !s110 1578130779
!i10b 1
Z70 !s108 1578130779.000000
Z71 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/SDRAM_sdram_controller_0_test_component.vhd|
Z72 !s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/SDRAM_sdram_controller_0_test_component.vhd|
!i113 1
R19
R20
Aeuropa
R55
R56
R57
R11
R12
R13
R58
DEx4 work 39 sdram_sdram_controller_0_test_component 0 22 LA[Id0Q::Hzki>8^clM9_2
l99
L48
VD^02@z1>jA:JinCg`lb<W1
!s100 `TLQ1<1_I[^BS=cZcndj80
R16
32
R69
!i10b 1
R70
R71
R72
!i113 1
R19
R20
vSDRAM_sdram_controller_0_test_component
Z73 !s110 1577965965
!i10b 1
!s100 VGEBfDTb@onjgMoG@=T>T1
I=DN6Rf`00RO62YIGSzKHX2
R1
R2
Z74 w1577965341
Z75 8C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/SDRAM_sdram_controller_0_test_component.v
Z76 FC:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/SDRAM_sdram_controller_0_test_component.v
L0 114
R4
r1
!s85 0
31
Z77 !s108 1577965965.000000
Z78 !s107 C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/SDRAM_sdram_controller_0_test_component.v|
Z79 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/LeonB/Documents/VHDPlus/Projects/Tutorials/Camera_CSI/Camera/Simulation/synthesis/submodules/SDRAM_sdram_controller_0_test_component.v|
!i113 1
R6
R7
n@s@d@r@a@m_sdram_controller_0_test_component
Esdram_sdram_controller_0_test_component_ram_module
R66
R55
R56
R57
R11
R12
R13
R58
R2
R67
R68
l0
L218
VBTlXM`]I@^o9hdk@];cA@1
!s100 OmcnkzgIWQ8j>Hn?;PNS?3
R16
32
R69
!i10b 1
R70
R71
R72
!i113 1
R19
R20
Aeuropa
R55
R56
R57
R11
R12
R13
R58
DEx4 work 50 sdram_sdram_controller_0_test_component_ram_module 0 22 BTlXM`]I@^o9hdk@];cA@1
l318
L234
VODb5]YE<iIB0Te0NO@dIc0
!s100 ZEBYia0@hniEXkiE[O3bW3
R16
32
R69
!i10b 1
R70
R71
R72
!i113 1
R19
R20
vSDRAM_sdram_controller_0_test_component_ram_module
R73
!i10b 1
!s100 SLfHhTNQDS4l?izj`XoMC1
Id1limAYHh1Mb=a?YY<=>Q1
R1
R2
R74
R75
R76
R65
R4
r1
!s85 0
31
R77
R78
R79
!i113 1
R6
R7
n@s@d@r@a@m_sdram_controller_0_test_component_ram_module
