Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: mcu_single_cycle_lcd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mcu_single_cycle_lcd.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mcu_single_cycle_lcd"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : mcu_single_cycle_lcd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../src/mux2_1bit_v2.v" in library work
Compiling verilog file "../../src/mux2_16bit.v" in library work
Module <mux2_1bit> compiled
Compiling verilog file "../../src/full_adder.v" in library work
Module <mux2_16bit> compiled
Compiling verilog file "../../src/unsigned_add_4bit.v" in library work
Module <full_adder> compiled
Compiling verilog file "../../src/unsigned_add.v" in library work
Module <u_add_4bit> compiled
Compiling verilog file "../../src/twos_comp_v2.v" in library work
Module <unsigned_add> compiled
Compiling verilog file "../../src/or_16bit.v" in library work
Module <twos_comp> compiled
Compiling verilog file "../../src/mux8_1bit.v" in library work
Module <or_16bit> compiled
Compiling verilog file "../../src/mux8_16bit.v" in library work
Module <mux8_1bit> compiled
Compiling verilog file "../../src/lcd_decode.v" in library work
Module <mux8_16bit> compiled
Compiling verilog file "../../src/d_ff_v2.v" in library work
Module <lcd_decode> compiled
Compiling verilog file "../../src/comparator_v2.v" in library work
Module <d_ff_beh> compiled
Compiling verilog file "../../src/and_16bit.v" in library work
Module <comparator> compiled
Compiling verilog file "../../src/sign_extend_v2.v" in library work
Module <and_16bit> compiled
Compiling verilog file "../../src/reg_file_beh_v2.v" in library work
Module <sign_extend> compiled
Compiling verilog file "../../src/reg_data_mem_beh_v2.v" in library work
Module <reg_file_beh> compiled
Compiling verilog file "../../src/quad_states.v" in library work
Module <reg_data_mem_beh> compiled
Compiling verilog file "../../src/quad_debounce.v" in library work
Module <quad_states> compiled
Compiling verilog file "../../src/prog_count.v" in library work
Module <quad_debounce> compiled
Compiling verilog file "../../src/mux2_4bit.v" in library work
Module <prog_count> compiled
Compiling verilog file "../../src/mem_states.v" in library work
Module <mux2_4bit> compiled
Compiling verilog file "../../src/lcd_v4.v" in library work
Module <mem_states> compiled
Compiling verilog file "../../src/lcd_data.v" in library work
Module <lcd> compiled
Compiling verilog file "../../src/instruct_mem_v3.v" in library work
Module <lcd_data> compiled
Compiling verilog file "../../src/edge_detect.v" in library work
Module <instruct_mem> compiled
Compiling verilog file "../../src/debug_states.v" in library work
Module <edge_detect> compiled
Compiling verilog file "../../src/debounce.v" in library work
Module <debug_states> compiled
Compiling verilog file "../../src/control.v" in library work
Module <debounce> compiled
Compiling verilog file "../../src/clk_div.v" in library work
Module <control> compiled
Compiling verilog file "../../src/clk_5K.v" in library work
Module <clk_div> compiled
Compiling verilog file "../../src/alu.v" in library work
Module <clk_5K> compiled
Compiling verilog file "../../src/mcu_single_cycle_lcd.v" in library work
Module <alu> compiled
Module <mcu_single_cycle_lcd> compiled
No errors in compilation
Analysis of file <"mcu_single_cycle_lcd.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mcu_single_cycle_lcd> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <edge_detect> in library <work>.

Analyzing hierarchy for module <quad_debounce> in library <work>.

Analyzing hierarchy for module <quad_states> in library <work>.

Analyzing hierarchy for module <debug_states> in library <work>.

Analyzing hierarchy for module <mem_states> in library <work>.

Analyzing hierarchy for module <clk_div> in library <work>.

Analyzing hierarchy for module <clk_5K> in library <work>.

Analyzing hierarchy for module <prog_count> in library <work>.

Analyzing hierarchy for module <unsigned_add> in library <work>.

Analyzing hierarchy for module <instruct_mem> in library <work>.

Analyzing hierarchy for module <control> in library <work>.

Analyzing hierarchy for module <sign_extend> in library <work>.

Analyzing hierarchy for module <mux2_16bit> in library <work>.

Analyzing hierarchy for module <mux2_4bit> in library <work>.

Analyzing hierarchy for module <reg_file_beh> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <reg_data_mem_beh> in library <work>.

Analyzing hierarchy for module <lcd_data> in library <work>.

Analyzing hierarchy for module <lcd> in library <work>.

Analyzing hierarchy for module <d_ff_beh> in library <work>.

Analyzing hierarchy for module <full_adder> in library <work>.

Analyzing hierarchy for module <mux2_1bit> in library <work>.

Analyzing hierarchy for module <and_16bit> in library <work>.

Analyzing hierarchy for module <or_16bit> in library <work>.

Analyzing hierarchy for module <unsigned_add> in library <work>.

Analyzing hierarchy for module <twos_comp> in library <work>.

Analyzing hierarchy for module <comparator> in library <work>.

Analyzing hierarchy for module <mux8_16bit> in library <work>.

Analyzing hierarchy for module <mux8_1bit> in library <work>.

Analyzing hierarchy for module <lcd_decode> in library <work>.

Analyzing hierarchy for module <u_add_4bit> in library <work>.

Analyzing hierarchy for module <full_adder> in library <work>.

Analyzing hierarchy for module <mux2_16bit> in library <work>.

Analyzing hierarchy for module <mux2_1bit> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mcu_single_cycle_lcd>.
Module <mcu_single_cycle_lcd> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <edge_detect> in library <work>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <quad_debounce> in library <work>.
Module <quad_debounce> is correct for synthesis.
 
Analyzing module <quad_states> in library <work>.
Module <quad_states> is correct for synthesis.
 
Analyzing module <debug_states> in library <work>.
Module <debug_states> is correct for synthesis.
 
Analyzing module <mem_states> in library <work>.
Module <mem_states> is correct for synthesis.
 
Analyzing module <clk_div> in library <work>.
Module <clk_div> is correct for synthesis.
 
Analyzing module <clk_5K> in library <work>.
Module <clk_5K> is correct for synthesis.
 
Analyzing module <prog_count> in library <work>.
Module <prog_count> is correct for synthesis.
 
Analyzing module <d_ff_beh> in library <work>.
Module <d_ff_beh> is correct for synthesis.
 
Analyzing module <unsigned_add> in library <work>.
Module <unsigned_add> is correct for synthesis.
 
Analyzing module <full_adder> in library <work>.
Module <full_adder> is correct for synthesis.
 
Analyzing module <instruct_mem> in library <work>.
WARNING:Xst:883 - "../../src/instruct_mem_v3.v" line 52: Ignored duplicate item in case statement. 
Module <instruct_mem> is correct for synthesis.
 
Analyzing module <control> in library <work>.
Module <control> is correct for synthesis.
 
Analyzing module <sign_extend> in library <work>.
Module <sign_extend> is correct for synthesis.
 
Analyzing module <mux2_16bit> in library <work>.
Module <mux2_16bit> is correct for synthesis.
 
Analyzing module <mux2_1bit> in library <work>.
Module <mux2_1bit> is correct for synthesis.
 
Analyzing module <mux2_4bit> in library <work>.
Module <mux2_4bit> is correct for synthesis.
 
Analyzing module <reg_file_beh> in library <work>.
WARNING:Xst:905 - "../../src/reg_file_beh_v2.v" line 22: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r0>, <r1>, <r2>, <r3>, <r4>, <r5>, <r6>, <r7>, <r8>, <r9>, <r10>, <r11>, <r12>, <r13>, <r14>, <r15>
WARNING:Xst:905 - "../../src/reg_file_beh_v2.v" line 103: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r0>, <r1>, <r2>, <r3>, <r4>, <r5>, <r6>, <r7>, <r8>, <r9>, <r10>, <r11>, <r12>, <r13>, <r14>, <r15>
Module <reg_file_beh> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <and_16bit> in library <work>.
Module <and_16bit> is correct for synthesis.
 
Analyzing module <or_16bit> in library <work>.
Module <or_16bit> is correct for synthesis.
 
Analyzing module <twos_comp> in library <work>.
Module <twos_comp> is correct for synthesis.
 
Analyzing module <comparator> in library <work>.
Module <comparator> is correct for synthesis.
 
Analyzing module <mux8_16bit> in library <work>.
Module <mux8_16bit> is correct for synthesis.
 
Analyzing module <mux8_1bit> in library <work>.
Module <mux8_1bit> is correct for synthesis.
 
Analyzing module <reg_data_mem_beh> in library <work>.
WARNING:Xst:905 - "../../src/reg_data_mem_beh_v2.v" line 16: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r0>, <r1>, <r2>, <r3>, <r4>, <r5>, <r6>, <r7>, <r8>, <r9>, <r10>, <r11>, <r12>, <r13>, <r14>, <r15>
WARNING:Xst:905 - "../../src/reg_data_mem_beh_v2.v" line 77: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r0>, <r1>, <r2>, <r3>, <r4>, <r5>, <r6>, <r7>, <r8>, <r9>, <r10>, <r11>, <r12>, <r13>, <r14>, <r15>
Module <reg_data_mem_beh> is correct for synthesis.
 
Analyzing module <lcd_data> in library <work>.
Module <lcd_data> is correct for synthesis.
 
Analyzing module <lcd_decode> in library <work>.
Module <lcd_decode> is correct for synthesis.
 
Analyzing module <u_add_4bit> in library <work>.
Module <u_add_4bit> is correct for synthesis.
 
Analyzing module <lcd> in library <work>.
Module <lcd> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "../../src/debounce.v".
WARNING:Xst:646 - Signal <sbuf<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <state>.
    Found 8-bit register for signal <sbuf>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is "../../src/edge_detect.v".
    Found 1-bit register for signal <btn_edge>.
    Found 1-bit register for signal <count>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edge_detect> synthesized.


Synthesizing Unit <quad_debounce>.
    Related source file is "../../src/quad_debounce.v".
WARNING:Xst:646 - Signal <sbuf<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <button_clean>.
    Found 8-bit register for signal <sbuf>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <quad_debounce> synthesized.


Synthesizing Unit <quad_states>.
    Related source file is "../../src/quad_states.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ccw_out>.
    Found 1-bit register for signal <cw_out>.
    Found 1-bit register for signal <ccw>.
    Found 1-bit register for signal <cw>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
Unit <quad_states> synthesized.


Synthesizing Unit <debug_states>.
    Related source file is "../../src/debug_states.v".
    Found 2-bit register for signal <d_state>.
    Found 2-bit 4-to-1 multiplexer for signal <d_state$mux0000> created at line 10.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <debug_states> synthesized.


Synthesizing Unit <mem_states>.
    Related source file is "../../src/mem_states.v".
    Found 4-bit register for signal <m_state>.
    Found 4-bit 16-to-1 multiplexer for signal <m_state$mux0000> created at line 10.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <mem_states> synthesized.


Synthesizing Unit <clk_div>.
    Related source file is "../../src/clk_div.v".
    Found 1-bit register for signal <clk_out>.
    Found 26-bit comparator less for signal <clk_out$cmp_lt0000> created at line 13.
    Found 26-bit up counter for signal <counter>.
    Found 26-bit comparator less for signal <counter$cmp_lt0000> created at line 16.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clk_div> synthesized.


Synthesizing Unit <clk_5K>.
    Related source file is "../../src/clk_5K.v".
    Found 1-bit register for signal <clk_out>.
    Found 14-bit comparator less for signal <clk_out$cmp_lt0000> created at line 15.
    Found 14-bit comparator less for signal <clk_out$cmp_lt0001> created at line 18.
    Found 14-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clk_5K> synthesized.


Synthesizing Unit <instruct_mem>.
    Related source file is "../../src/instruct_mem_v3.v".
    Found 64x16-bit ROM for signal <INSTR$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <instruct_mem> synthesized.


Synthesizing Unit <control>.
    Related source file is "../../src/control.v".
Unit <control> synthesized.


Synthesizing Unit <sign_extend>.
    Related source file is "../../src/sign_extend_v2.v".
Unit <sign_extend> synthesized.


Synthesizing Unit <reg_file_beh>.
    Related source file is "../../src/reg_file_beh_v2.v".
WARNING:Xst:737 - Found 16-bit latch for signal <r0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 16-to-1 multiplexer for signal <m_data>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <reg_file_beh> synthesized.


Synthesizing Unit <reg_data_mem_beh>.
    Related source file is "../../src/reg_data_mem_beh_v2.v".
WARNING:Xst:647 - Input <MemRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 16-bit latch for signal <r0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <r15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 16-to-1 multiplexer for signal <m_data>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <reg_data_mem_beh> synthesized.


Synthesizing Unit <lcd>.
    Related source file is "../../src/lcd_v4.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 153                                            |
    | Inputs             | 13                                             |
    | Outputs            | 19                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <stage>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <control>.
    Found 4-bit register for signal <dataout>.
    Found 5-bit register for signal <sel>.
    Found 21-bit register for signal <delay>.
    Found 21-bit subtractor for signal <delay$share0000> created at line 28.
    Found 8-bit register for signal <DR>.
    Found 8-bit register for signal <MUX>.
    Found 5-bit adder for signal <sel$share0000> created at line 28.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  49 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <lcd> synthesized.


Synthesizing Unit <d_ff_beh>.
    Related source file is "../../src/d_ff_v2.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <d_ff_beh> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "../../src/full_adder.v".
    Found 1-bit xor2 for signal <s>.
    Found 1-bit xor2 for signal <x1>.
Unit <full_adder> synthesized.


Synthesizing Unit <mux2_1bit>.
    Related source file is "../../src/mux2_1bit_v2.v".
Unit <mux2_1bit> synthesized.


Synthesizing Unit <and_16bit>.
    Related source file is "../../src/and_16bit.v".
Unit <and_16bit> synthesized.


Synthesizing Unit <or_16bit>.
    Related source file is "../../src/or_16bit.v".
Unit <or_16bit> synthesized.


Synthesizing Unit <comparator>.
    Related source file is "../../src/comparator_v2.v".
Unit <comparator> synthesized.


Synthesizing Unit <lcd_decode>.
    Related source file is "../../src/lcd_decode.v".
    Found 16x8-bit ROM for signal <lcd_code>.
    Summary:
	inferred   1 ROM(s).
Unit <lcd_decode> synthesized.


Synthesizing Unit <prog_count>.
    Related source file is "../../src/prog_count.v".
Unit <prog_count> synthesized.


Synthesizing Unit <unsigned_add>.
    Related source file is "../../src/unsigned_add.v".
Unit <unsigned_add> synthesized.


Synthesizing Unit <mux2_16bit>.
    Related source file is "../../src/mux2_16bit.v".
Unit <mux2_16bit> synthesized.


Synthesizing Unit <mux2_4bit>.
    Related source file is "../../src/mux2_4bit.v".
Unit <mux2_4bit> synthesized.


Synthesizing Unit <twos_comp>.
    Related source file is "../../src/twos_comp_v2.v".
    Found 1-bit xor2 for signal <Cout>.
    Found 1-bit xor3 for signal <overflow>.
    Found 16-bit xor2 for signal <w>.
    Summary:
	inferred   1 Xor(s).
Unit <twos_comp> synthesized.


Synthesizing Unit <mux8_1bit>.
    Related source file is "../../src/mux8_1bit.v".
Unit <mux8_1bit> synthesized.


Synthesizing Unit <u_add_4bit>.
    Related source file is "../../src/unsigned_add_4bit.v".
Unit <u_add_4bit> synthesized.


Synthesizing Unit <lcd_data>.
    Related source file is "../../src/lcd_data.v".
    Found 8x8-bit ROM for signal <data$mux0002> created at line 350.
    Found 8-bit register for signal <data>.
    Found 8-bit 4-to-1 multiplexer for signal <data$mux0000> created at line 59.
    Found 8-bit 16-to-1 multiplexer for signal <data$mux0001> created at line 281.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <lcd_data> synthesized.


Synthesizing Unit <mux8_16bit>.
    Related source file is "../../src/mux8_16bit.v".
Unit <mux8_16bit> synthesized.


Synthesizing Unit <alu>.
    Related source file is "../../src/alu.v".
Unit <alu> synthesized.


Synthesizing Unit <mcu_single_cycle_lcd>.
    Related source file is "../../src/mcu_single_cycle_lcd.v".
WARNING:Xst:1306 - Output <display> is never assigned.
WARNING:Xst:646 - Signal <V> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <L> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <G> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Cin> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <mcu_single_cycle_lcd> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 27
 16x8-bit ROM                                          : 25
 64x16-bit ROM                                         : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 21-bit subtractor                                     : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 14-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 39
 1-bit register                                        : 27
 2-bit register                                        : 1
 21-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 6
# Latches                                              : 32
 16-bit latch                                          : 32
# Comparators                                          : 4
 14-bit comparator less                                : 2
 26-bit comparator less                                : 2
# Multiplexers                                         : 6
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 16-to-1 multiplexer                            : 2
 4-bit 16-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 204
 1-bit xor2                                            : 202
 1-bit xor3                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <LCD/stage/FSM> on signal <stage[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <LCD/state/FSM> on signal <state[1:19]> with one-hot encoding.
------------------------------
 State | Encoding
------------------------------
 00000 | 0000000000000000001
 00001 | 0000000000000000010
 00010 | 0000000000000000100
 00011 | 0000000000000001000
 00100 | 0000000000000010000
 00101 | 0000000000000100000
 00110 | 0000000000001000000
 00111 | 0000000000010000000
 01000 | 0000000000100000000
 01001 | 0000000001000000000
 01010 | 0000000010000000000
 01011 | 0000000100000000000
 01100 | 0000001000000000000
 01101 | 0000010000000000000
 01110 | 0000100000000000000
 01111 | 0001000000000000000
 10000 | 0010000000000000000
 10001 | 0100000000000000000
 10010 | 1000000000000000000
------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Q_STATE/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:1290 - Hierarchical block <MUX2> is unconnected in block <ALU>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MUX3> is unconnected in block <ALU>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mux16_4> is unconnected in block <MUX1>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <MUX_5> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MUX_6> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MUX_7> (without init value) has a constant value of 0 in block <LCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sbuf_7> of sequential type is unconnected in block <BTN_DBNC>.
WARNING:Xst:2677 - Node <sbuf_7> of sequential type is unconnected in block <A_DBNC>.
WARNING:Xst:2677 - Node <sbuf_7> of sequential type is unconnected in block <B_DBNC>.
WARNING:Xst:2677 - Node <sbuf_7> of sequential type is unconnected in block <debounce>.
WARNING:Xst:2677 - Node <sbuf_7> of sequential type is unconnected in block <quad_debounce>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 27
 16x8-bit ROM                                          : 25
 64x16-bit ROM                                         : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 21-bit subtractor                                     : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 14-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 111
 Flip-Flops                                            : 111
# Latches                                              : 32
 16-bit latch                                          : 32
# Comparators                                          : 4
 14-bit comparator less                                : 2
 26-bit comparator less                                : 2
# Multiplexers                                         : 6
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 16-to-1 multiplexer                            : 2
 4-bit 16-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 204
 1-bit xor2                                            : 202
 1-bit xor3                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <MUX_5> (without init value) has a constant value of 0 in block <lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MUX_6> (without init value) has a constant value of 0 in block <lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MUX_7> (without init value) has a constant value of 0 in block <lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_7> (without init value) has a constant value of 0 in block <lcd_data>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mcu_single_cycle_lcd> ...

Optimizing unit <debounce> ...

Optimizing unit <quad_debounce> ...

Optimizing unit <quad_states> ...

Optimizing unit <mem_states> ...

Optimizing unit <instruct_mem> ...

Optimizing unit <lcd> ...
WARNING:Xst:1710 - FF/Latch <control_0> (without init value) has a constant value of 0 in block <lcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <control_0> (without init value) has a constant value of 0 in block <lcd>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <reg_file_beh> ...

Optimizing unit <reg_data_mem_beh> ...

Optimizing unit <prog_count> ...

Optimizing unit <unsigned_add> ...

Optimizing unit <lcd_data> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mcu_single_cycle_lcd, actual ratio is 26.
FlipFlop PCount/DFF[0]/Q has been replicated 1 time(s)
FlipFlop PCount/DFF[1]/Q has been replicated 1 time(s)
FlipFlop PCount/DFF[2]/Q has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 172
 Flip-Flops                                            : 172

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mcu_single_cycle_lcd.ngr
Top Level Output File Name         : mcu_single_cycle_lcd
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 3566
#      GND                         : 1
#      INV                         : 29
#      LUT1                        : 52
#      LUT2                        : 75
#      LUT2_D                      : 3
#      LUT2_L                      : 12
#      LUT3                        : 962
#      LUT3_D                      : 42
#      LUT3_L                      : 35
#      LUT4                        : 1276
#      LUT4_D                      : 81
#      LUT4_L                      : 120
#      MUXCY                       : 99
#      MUXF5                       : 504
#      MUXF6                       : 149
#      MUXF7                       : 64
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 684
#      FD                          : 55
#      FDC                         : 19
#      FDE                         : 13
#      FDR                         : 20
#      FDRE                        : 29
#      FDS                         : 36
#      LDCE                        : 512
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 5
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1411  out of   4656    30%  
 Number of Slice Flip Flops:            684  out of   9312     7%  
 Number of 4 input LUTs:               2687  out of   9312    28%  
 Number of IOs:                          21
 Number of bonded IOBs:                  13  out of    232     5%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------+-------+
Clock Signal                        | Clock buffer(FF name)  | Load  |
------------------------------------+------------------------+-------+
CLK_5K/clk_out1                     | BUFG                   | 38    |
clk_in                              | BUFGP                  | 115   |
RegWrite1(CNTRL/RegWrite1:O)        | BUFG(*)(REG/r0_15)     | 256   |
MemWrite1(CNTRL/ALUop_cmp_eq00011:O)| BUFG(*)(DMem/r0_15)    | 256   |
CLKDIV/clk_out                      | NONE(PCount/DFF[15]/Q) | 19    |
------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------+------------------------+-------+
Control Signal                                  | Buffer(FF name)        | Load  |
------------------------------------------------+------------------------+-------+
DMem/r0_0_0_not0000(REG/r0_0_0_not00001_INV_0:O)| NONE(DMem/r0_0)        | 531   |
------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 20.750ns (Maximum Frequency: 48.194MHz)
   Minimum input arrival time before clock: 18.435ns
   Maximum output required time after clock: 4.532ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_5K/clk_out1'
  Clock period: 5.083ns (frequency: 196.732MHz)
  Total number of paths / destination ports: 147 / 40
-------------------------------------------------------------------------
Delay:               5.083ns (Levels of Logic = 4)
  Source:            M_STATES/m_state_3 (FF)
  Destination:       M_STATES/m_state_3 (FF)
  Source Clock:      CLK_5K/clk_out1 rising
  Destination Clock: CLK_5K/clk_out1 rising

  Data Path: M_STATES/m_state_3 to M_STATES/m_state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              79   0.591   1.312  M_STATES/m_state_3 (M_STATES/m_state_3)
     LUT3:I2->O            2   0.704   0.622  M_STATES/m_state_mux0010<0>1 (M_STATES/m_state_mux0010<0>)
     LUT4:I0->O            1   0.704   0.000  M_STATES/Mmux_m_state_mux0000_6 (M_STATES/Mmux_m_state_mux0000_6)
     MUXF5:I0->O           1   0.321   0.000  M_STATES/Mmux_m_state_mux0000_4_f5 (M_STATES/Mmux_m_state_mux0000_4_f5)
     MUXF6:I0->O           1   0.521   0.000  M_STATES/Mmux_m_state_mux0000_2_f6 (M_STATES/m_state_mux0000<0>)
     FD:D                      0.308          M_STATES/m_state_3
    ----------------------------------------
    Total                      5.083ns (3.149ns logic, 1.934ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 13.201ns (frequency: 75.749MHz)
  Total number of paths / destination ports: 11678 / 204
-------------------------------------------------------------------------
Delay:               13.201ns (Levels of Logic = 11)
  Source:            LCD/sel_2 (FF)
  Destination:       LCD_DATA/data_0 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: LCD/sel_2 to LCD_DATA/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              77   0.591   1.451  LCD/sel_2 (LCD/sel_2)
     LUT3_D:I0->O         10   0.704   0.961  LCD_DATA/Mrom_data_mux000251 (LCD_DATA/Mrom_data_mux00025)
     LUT3_D:I1->LO         1   0.704   0.275  LCD_DATA/data_cmp_eq00131 (N2473)
     LUT3:I0->O            1   0.704   0.595  LCD_DATA/data_mux0004<7>121 (LCD_DATA/data_mux0004<7>121)
     LUT4_L:I0->LO         1   0.704   0.104  LCD_DATA/data_mux0004<7>149_SW0 (N2181)
     LUT4:I3->O            1   0.704   0.424  LCD_DATA/data_mux0004<7>149 (LCD_DATA/data_mux0004<7>149)
     LUT4_L:I3->LO         1   0.704   0.104  LCD_DATA/data_mux0004<7>211_SW0_SW0 (N2259)
     LUT4:I3->O            1   0.704   0.424  LCD_DATA/data_mux0004<7>211_SW0 (N2245)
     LUT4_L:I3->LO         1   0.704   0.104  LCD_DATA/data_mux0004<7>211 (LCD_DATA/data_mux0004<7>211)
     LUT4:I3->O            1   0.704   0.499  LCD_DATA/data_mux0004<7>221 (LCD_DATA/data_mux0004<7>)
     LUT3:I1->O            1   0.704   0.000  LCD_DATA/Mmux_data_mux0000_36 (LCD_DATA/Mmux_data_mux0000_36)
     MUXF5:I1->O           1   0.321   0.000  LCD_DATA/Mmux_data_mux0000_2_f5_5 (LCD_DATA/data_mux0000<7>)
     FD:D                      0.308          LCD_DATA/data_0
    ----------------------------------------
    Total                     13.201ns (8.260ns logic, 4.941ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RegWrite1'
  Clock period: 18.669ns (frequency: 53.565MHz)
  Total number of paths / destination ports: 29180736 / 256
-------------------------------------------------------------------------
Delay:               18.669ns (Levels of Logic = 15)
  Source:            REG/r9_2 (LATCH)
  Destination:       REG/r0_13 (LATCH)
  Source Clock:      RegWrite1 falling
  Destination Clock: RegWrite1 falling

  Data Path: REG/r9_2 to REG/r0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             4   0.676   0.762  REG/r9_2 (REG/r9_2)
     LUT4:I0->O            1   0.704   0.424  IM/INSTR<8>1_SW2 (N899)
     LUT4_L:I3->LO         1   0.704   0.179  REG/Aout<2>49_SW0 (N619)
     LUT4:I1->O            1   0.704   0.595  REG/Aout<2>81_SW0 (N698)
     LUT4:I0->O            1   0.704   0.455  REG/Aout<2>81 (REG/Aout<2>81)
     LUT3:I2->O            9   0.704   0.899  REG/Aout<2>102 (data1<2>)
     LUT3:I1->O            4   0.704   0.622  ALU/UADD/fa_[13]/cout1 (ALU/TCadd/c<2>)
     LUT3:I2->O           13   0.704   1.018  ALU/UADD/fa_[11]/cout1 (ALU/TCadd/c<4>)
     LUT3:I2->O           10   0.704   0.917  ALU/UADD/fa_[9]/cout1 (ALU/TCadd/c<6>)
     LUT3:I2->O            1   0.704   0.000  ALU/MUX1/mux16_7/mux14/OUT2 (ALU/MUX1/mux16_7/mux14/OUT1)
     MUXF5:I1->O           1   0.321   0.000  ALU/MUX1/mux16_7/mux14/OUT_f5 (ALU/MUX1/mux16_7/mux14/OUT_f5)
     MUXF6:I0->O           4   0.521   0.666  ALU/MUX1/mux16_7/mux14/OUT_f6 (alu_out<13>)
     LUT4:I1->O           17   0.704   1.055  DMem/r10_cmp_eq0000170_SW0 (N780)
     LUT4:I3->O            2   0.704   0.482  DOutMux/mux1/OUT127_SW0_G (N2010)
     LUT3:I2->O            1   0.704   0.000  DOutMux/mux1/OUT127_G (N2442)
     MUXF5:I1->O          16   0.321   0.000  DOutMux/mux1/OUT127 (write_back_data<0>)
     LDCE:D                    0.308          REG/r15_0
    ----------------------------------------
    Total                     18.669ns (10.595ns logic, 8.074ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKDIV/clk_out'
  Clock period: 20.750ns (frequency: 48.194MHz)
  Total number of paths / destination ports: 6872333 / 19
-------------------------------------------------------------------------
Delay:               20.750ns (Levels of Logic = 17)
  Source:            PCount/DFF[3]/Q (FF)
  Destination:       PCount/DFF[11]/Q (FF)
  Source Clock:      CLKDIV/clk_out rising
  Destination Clock: CLKDIV/clk_out rising

  Data Path: PCount/DFF[3]/Q to PCount/DFF[11]/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             26   0.591   1.295  PCount/DFF[3]/Q (PCount/DFF[3]/Q)
     LUT4:I2->O            1   0.704   0.000  IM/Mrom_INSTR_mux0000142 (IM/Mrom_INSTR_mux0000142)
     MUXF5:I0->O           1   0.321   0.000  IM/Mrom_INSTR_mux000014_f5 (IM/Mrom_INSTR_mux000014_f5)
     MUXF6:I0->O          26   0.521   1.264  IM/Mrom_INSTR_mux000014_f6 (IM/Mrom_INSTR_mux000014_f6)
     LUT4:I3->O           85   0.704   1.279  IM/INSTR<8>1 (INSTR<8>)
     MUXF5:S->O            1   0.739   0.424  REG/Aout<5>36_SW1 (N1147)
     LUT4:I3->O            1   0.704   0.000  REG/Aout<5>36_G (N2078)
     MUXF5:I1->O           2   0.321   0.482  REG/Aout<5>36 (REG/Aout<5>36)
     LUT3:I2->O           12   0.704   1.040  REG/Aout<5>102 (data1<5>)
     LUT4:I1->O            9   0.704   0.824  ALU/TCsub/FADD_[4]/cout1_SW1 (N502)
     LUT4:I3->O            1   0.704   0.000  ALU/TCsub/FADD_[7]/cout1_SW0_SW1_F (N2111)
     MUXF5:I0->O           4   0.321   0.622  ALU/TCsub/FADD_[7]/cout1_SW0_SW1 (N841)
     LUT4:I2->O            1   0.704   0.000  ALU/TCsub/FADD_[9]/cout1_F (N2439)
     MUXF5:I0->O           6   0.321   0.669  ALU/TCsub/FADD_[9]/cout1 (ALU/TCsub/c<9>)
     MUXF5:S->O            1   0.739   0.455  ALU/TCsub/FADD15/Mxor_s_Result1 (ALU/s_sub_out<15>)
     LUT4_L:I2->LO         1   0.704   0.104  b_mux_sel145_SW0_SW0_SW0_SW0 (N1632)
     LUT4:I3->O           16   0.704   1.034  b_mux_sel172 (b_mux_sel)
     MUXF5:S->O            1   0.739   0.000  J_mux/mux12/OUT58 (PC_next<11>)
     FDC:D                     0.308          PCount/DFF[11]/Q
    ----------------------------------------
    Total                     20.750ns (11.257ns logic, 9.493ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 53 / 53
-------------------------------------------------------------------------
Offset:              5.389ns (Levels of Logic = 2)
  Source:            clk_en (PAD)
  Destination:       CLKDIV/counter_0 (FF)
  Destination Clock: clk_in rising

  Data Path: clk_en to CLKDIV/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   1.218   1.296  clk_en_IBUF (clk_en_IBUF)
     LUT3:I2->O           26   0.704   1.260  CLKDIV/counter_and00001 (CLKDIV/counter_and0000)
     FDRE:R                    0.911          CLKDIV/counter_0
    ----------------------------------------
    Total                      5.389ns (2.833ns logic, 2.556ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_5K/clk_out1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.003ns (Levels of Logic = 3)
  Source:            btn (PAD)
  Destination:       BTN_DBNC/state (FF)
  Destination Clock: CLK_5K/clk_out1 rising

  Data Path: btn to BTN_DBNC/state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.451  btn_IBUF (btn_IBUF)
     LUT4:I3->O            1   0.704   0.595  BTN_DBNC/state_cmp_eq0000_inv12 (BTN_DBNC/state_cmp_eq0000_inv12)
     LUT2:I0->O            1   0.704   0.420  BTN_DBNC/state_cmp_eq0000_inv26 (BTN_DBNC/state_cmp_eq0000_inv)
     FDR:R                     0.911          BTN_DBNC/state
    ----------------------------------------
    Total                      5.003ns (3.537ns logic, 1.466ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RegWrite1'
  Total number of paths / destination ports: 2150240 / 256
-------------------------------------------------------------------------
Offset:              17.021ns (Levels of Logic = 15)
  Source:            nClear (PAD)
  Destination:       REG/r0_13 (LATCH)
  Destination Clock: RegWrite1 falling

  Data Path: nClear to REG/r0_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.218   1.447  nClear_IBUF (nClear_IBUF)
     LUT4:I0->O            1   0.704   0.000  REG/Aout<11>102_F (N2101)
     MUXF5:I0->O          25   0.321   1.339  REG/Aout<11>102 (data1<11>)
     LUT4:I1->O            3   0.704   0.566  ALU/TCsub/FADD_[10]/cout1_SW0 (N492)
     LUT3_D:I2->O          5   0.704   0.668  ALU/TCsub/FADD_[11]/cout1_SW0 (N682)
     LUT3:I2->O            4   0.704   0.622  ALU/TCsub/FADD_[12]/cout1_SW3 (N970)
     LUT3:I2->O            1   0.704   0.000  ALU/TCsub/FADD_[9]/cout1_SW5_F (N2071)
     MUXF5:I0->O           1   0.321   0.455  ALU/TCsub/FADD_[9]/cout1_SW5 (N1326)
     LUT4:I2->O            1   0.704   0.000  ALU/MUX1/mux16_7/mux1/OUT2 (ALU/MUX1/mux16_7/mux1/OUT1)
     MUXF5:I0->O           1   0.321   0.000  ALU/MUX1/mux16_7/mux1/OUT_f5 (ALU/MUX1/mux16_7/mux1/OUT_f5)
     MUXF6:I1->O         146   0.521   1.302  ALU/MUX1/mux16_7/mux1/OUT_f6 (alu_out<0>)
     LUT4:I3->O            1   0.704   0.499  DOutMux/mux14/OUT54 (DOutMux/mux14/OUT54)
     LUT4:I1->O            1   0.704   0.455  DOutMux/mux14/OUT81 (DOutMux/mux14/OUT81)
     LUT4:I2->O            1   0.704   0.000  DOutMux/mux14/OUT127_F (N2447)
     MUXF5:I0->O          16   0.321   0.000  DOutMux/mux14/OUT127 (write_back_data<13>)
     LDCE:D                    0.308          REG/r15_13
    ----------------------------------------
    Total                     17.021ns (9.667ns logic, 7.354ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MemWrite1'
  Total number of paths / destination ports: 798720 / 512
-------------------------------------------------------------------------
Offset:              18.435ns (Levels of Logic = 13)
  Source:            nClear (PAD)
  Destination:       DMem/r6_15 (LATCH)
  Destination Clock: MemWrite1 falling

  Data Path: nClear to DMem/r6_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.218   1.447  nClear_IBUF (nClear_IBUF)
     LUT4:I0->O            1   0.704   0.000  MUX_ALU/mux1/OUT1_F (N2107)
     MUXF5:I0->O          11   0.321   0.937  MUX_ALU/mux1/OUT1 (alu_mux_out<0>)
     LUT4_D:I3->LO         1   0.704   0.275  ALU/UADD/fa_[14]/cout1 (N2522)
     LUT3:I0->O            4   0.704   0.622  ALU/UADD/fa_[13]/cout1 (ALU/TCadd/c<2>)
     LUT3:I2->O           13   0.704   1.018  ALU/UADD/fa_[11]/cout1 (ALU/TCadd/c<4>)
     LUT3:I2->O           10   0.704   0.917  ALU/UADD/fa_[9]/cout1 (ALU/TCadd/c<6>)
     LUT3:I2->O            1   0.704   0.000  ALU/MUX1/mux16_7/mux14/OUT2 (ALU/MUX1/mux16_7/mux14/OUT1)
     MUXF5:I1->O           1   0.321   0.000  ALU/MUX1/mux16_7/mux14/OUT_f5 (ALU/MUX1/mux16_7/mux14/OUT_f5)
     MUXF6:I0->O           4   0.521   0.666  ALU/MUX1/mux16_7/mux14/OUT_f6 (alu_out<13>)
     LUT4:I1->O           17   0.704   1.055  DMem/r10_cmp_eq0000170_SW0 (N780)
     LUT4:I3->O           15   0.704   1.192  DMem/r10_cmp_eq00001127 (DMem/data_out_and0000)
     LUT4:I0->O           16   0.704   1.034  DMem/r6_cmp_eq00001 (DMem/r6_cmp_eq0000)
     LDCE:GE                   0.555          DMem/r6_15
    ----------------------------------------
    Total                     18.435ns (9.272ns logic, 9.163ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKDIV/clk_out'
  Total number of paths / destination ports: 15105 / 19
-------------------------------------------------------------------------
Offset:              14.436ns (Levels of Logic = 11)
  Source:            nClear (PAD)
  Destination:       PCount/DFF[11]/Q (FF)
  Destination Clock: CLKDIV/clk_out rising

  Data Path: nClear to PCount/DFF[11]/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.218   1.447  nClear_IBUF (nClear_IBUF)
     LUT4:I0->O            1   0.704   0.000  MUX_ALU/mux1/OUT1_F (N2107)
     MUXF5:I0->O          11   0.321   0.937  MUX_ALU/mux1/OUT1 (alu_mux_out<0>)
     LUT4:I3->O            4   0.704   0.762  ALU/TCsub/FADD_[2]/cout1_SW0 (N609)
     LUT3:I0->O           13   0.704   1.158  ALU/TCsub/FADD_[3]/cout1 (ALU/TCsub/c<3>)
     LUT4:I0->O            1   0.704   0.000  ALU/TCsub/FADD_[9]/cout1_F (N2439)
     MUXF5:I0->O           6   0.321   0.669  ALU/TCsub/FADD_[9]/cout1 (ALU/TCsub/c<9>)
     MUXF5:S->O            1   0.739   0.455  ALU/TCsub/FADD15/Mxor_s_Result1 (ALU/s_sub_out<15>)
     LUT4_L:I2->LO         1   0.704   0.104  b_mux_sel145_SW0_SW0_SW0_SW0 (N1632)
     LUT4:I3->O           16   0.704   1.034  b_mux_sel172 (b_mux_sel)
     MUXF5:S->O            1   0.739   0.000  J_mux/mux12/OUT58 (PC_next<11>)
     FDC:D                     0.308          PCount/DFF[11]/Q
    ----------------------------------------
    Total                     14.436ns (7.870ns logic, 6.566ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.532ns (Levels of Logic = 1)
  Source:            LCD/control_2 (FF)
  Destination:       lcd_control<2> (PAD)
  Source Clock:      clk_in rising

  Data Path: LCD/control_2 to lcd_control<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.669  LCD/control_2 (LCD/control_2)
     OBUF:I->O                 3.272          lcd_control_2_OBUF (lcd_control<2>)
    ----------------------------------------
    Total                      4.532ns (3.863ns logic, 0.669ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 42.39 secs
 
--> 

Total memory usage is 358956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   63 (   0 filtered)
Number of infos    :    2 (   0 filtered)

