#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb 26 02:27:49 2020
# Process ID: 31806
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/xsim_script/xsim
# Command line: xsim -log simulate.log -mode tcl -source {xsim.dir/cnu_ib_lut_ram/xsim_script.tcl}
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/xsim_script/xsim/simulate.log
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/xsim_script/xsim/xsim.jou
#-----------------------------------------------------------
source xsim.dir/cnu_ib_lut_ram/xsim_script.tcl
# xsim {cnu_ib_lut_ram} -autoloadwcfg -tclbatch {cmd.tcl} -key {Behavioral:sim_1:Functional:cnu_ib_lut_ram} -protoinst {protoinst_files/IB_RAM.protoinst}
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/IB_RAM.protoinst
Time resolution is 1 ps
source cmd.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run -all
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cnu_ib_lut_ram.RAMB36E1_0.IB_RAM_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 WARNING: Address 72 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 73 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 74 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 75 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 76 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 77 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 78 is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 79 is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 7a is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 7b is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 7c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 7d is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 7e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 7f is outside range for B Read
$finish called at time : 2430 ns : File "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v" Line 142
## quit
INFO: [Common 17-206] Exiting xsim at Wed Feb 26 02:28:03 2020...
