// Seed: 3313766440
module module_0 ();
  wire id_1 = id_1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1
);
  module_0();
  assign id_3 = id_0;
  wire id_4;
endmodule
module module_2 (
    output logic id_0,
    output logic id_1,
    input  tri1  id_2,
    input  logic id_3,
    output uwire id_4
);
  always_ff @(1 or 1) begin
    id_1 <= id_2 && id_2 - !1 == id_2;
    id_0 = #(id_3) 1'b0;
  end
  assign id_1 = 1;
  module_0();
endmodule
