Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: ULA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ULA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ULA"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : ULA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/moduloPrincipal.vhd" in Library work.
Architecture somador1bitarch of Entity somador1bit is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/Somador4Bits.vhd" in Library work.
Architecture somador4bitsarch of Entity somador4bits is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/somador8Bits.vhd" in Library work.
Architecture somador8bitsarch of Entity somador8bits is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/Inversor.vhd" in Library work.
Architecture inversorarch of Entity inversor is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/multiplicador.vhd" in Library work.
Architecture multiplicadorarch of Entity multiplicador is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/portAnd.vhd" in Library work.
Architecture behavioral of Entity portand is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/portOu.vhd" in Library work.
Architecture portorarch of Entity portor is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/portXor.vhd" in Library work.
Architecture portxorarch of Entity portxor is up to date.
Compiling vhdl file "/home/juan/Documents/Sistemas_digitais/Projeto1/ULA.vhd" in Library work.
Architecture ulaarch of Entity ula is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ULA> in library <work> (architecture <ulaarch>).

Analyzing hierarchy for entity <Somador4Bits> in library <work> (architecture <somador4bitsarch>).

Analyzing hierarchy for entity <Inversor> in library <work> (architecture <inversorarch>).

Analyzing hierarchy for entity <multiplicador> in library <work> (architecture <multiplicadorarch>).

Analyzing hierarchy for entity <portAnd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <portOr> in library <work> (architecture <portorarch>).

Analyzing hierarchy for entity <portXor> in library <work> (architecture <portxorarch>).

Analyzing hierarchy for entity <Somador1Bit> in library <work> (architecture <somador1bitarch>).

Analyzing hierarchy for entity <somador8Bits> in library <work> (architecture <somador8bitsarch>).

Analyzing hierarchy for entity <Somador4Bits> in library <work> (architecture <somador4bitsarch>).

Analyzing hierarchy for entity <Somador1Bit> in library <work> (architecture <somador1bitarch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ULA> in library <work> (Architecture <ulaarch>).
WARNING:Xst:819 - "/home/juan/Documents/Sistemas_digitais/Projeto1/ULA.vhd" line 157: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <carryOutSomador>, <saidaSomador>, <carryOutSub>, <saidaSub>, <saidaMultiplicador>, <saidaAnd>, <saidaOr>, <saidaXor>, <entradaInvertida>, <entradaComplementada>, <entradaA>, <entradaB>
Entity <ULA> analyzed. Unit <ULA> generated.

Analyzing Entity <Somador4Bits> in library <work> (Architecture <somador4bitsarch>).
Entity <Somador4Bits> analyzed. Unit <Somador4Bits> generated.

Analyzing Entity <Somador1Bit> in library <work> (Architecture <somador1bitarch>).
Entity <Somador1Bit> analyzed. Unit <Somador1Bit> generated.

Analyzing Entity <Inversor> in library <work> (Architecture <inversorarch>).
Entity <Inversor> analyzed. Unit <Inversor> generated.

Analyzing Entity <multiplicador> in library <work> (Architecture <multiplicadorarch>).
Entity <multiplicador> analyzed. Unit <multiplicador> generated.

Analyzing Entity <somador8Bits> in library <work> (Architecture <somador8bitsarch>).
Entity <somador8Bits> analyzed. Unit <somador8Bits> generated.

Analyzing Entity <portAnd> in library <work> (Architecture <behavioral>).
Entity <portAnd> analyzed. Unit <portAnd> generated.

Analyzing Entity <portOr> in library <work> (Architecture <portorarch>).
Entity <portOr> analyzed. Unit <portOr> generated.

Analyzing Entity <portXor> in library <work> (Architecture <portxorarch>).
Entity <portXor> analyzed. Unit <portXor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Inversor>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/Inversor.vhd".
Unit <Inversor> synthesized.


Synthesizing Unit <portAnd>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/portAnd.vhd".
Unit <portAnd> synthesized.


Synthesizing Unit <portOr>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/portOu.vhd".
Unit <portOr> synthesized.


Synthesizing Unit <portXor>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/portXor.vhd".
    Found 4-bit xor2 for signal <saida>.
Unit <portXor> synthesized.


Synthesizing Unit <Somador1Bit>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/moduloPrincipal.vhd".
    Found 1-bit xor2 for signal <resultado>.
    Found 1-bit xor2 for signal <carryOut$xor0000> created at line 48.
Unit <Somador1Bit> synthesized.


Synthesizing Unit <Somador4Bits>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/Somador4Bits.vhd".
Unit <Somador4Bits> synthesized.


Synthesizing Unit <somador8Bits>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/somador8Bits.vhd".
WARNING:Xst:647 - Input <cIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <somador8Bits> synthesized.


Synthesizing Unit <multiplicador>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/multiplicador.vhd".
WARNING:Xst:646 - Signal <carryOut3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <multiplicador> synthesized.


Synthesizing Unit <ULA>.
    Related source file is "/home/juan/Documents/Sistemas_digitais/Projeto1/ULA.vhd".
WARNING:Xst:646 - Signal <carryOutCpl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <ultimoBit>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <penultimoBit>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit xor2 for signal <overflow$xor0000> created at line 170.
Unit <ULA> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 2
 1-bit latch                                           : 2
# Xors                                                 : 74
 1-bit xor2                                            : 73
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <somador3> is unconnected in block <somador2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <somador4> is unconnected in block <somador2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <somador1> is unconnected in block <somador1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <somador2> is unconnected in block <somador1>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 2
 1-bit latch                                           : 2
# Xors                                                 : 74
 1-bit xor2                                            : 73
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ULA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ULA, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ULA.ngr
Top Level Output File Name         : ULA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 96
#      LUT2                        : 11
#      LUT3                        : 12
#      LUT4                        : 59
#      MUXF5                       : 13
#      VCC                         : 1
# FlipFlops/Latches                : 2
#      LDE_1                       : 2
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 22
#      IBUF                        : 12
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       46  out of   5888     0%  
 Number of Slice Flip Flops:              2  out of  11776     0%  
 Number of 4 input LUTs:                 82  out of  11776     0%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    372     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
controle<1>                        | IBUF+BUFG              | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 5.595ns
   Maximum output required time after clock: 9.445ns
   Maximum combinational path delay: 16.127ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controle<1>'
  Total number of paths / destination ports: 47 / 4
-------------------------------------------------------------------------
Offset:              5.595ns (Levels of Logic = 5)
  Source:            entradaA<1> (PAD)
  Destination:       penultimoBit (LATCH)
  Destination Clock: controle<1> rising

  Data Path: entradaA<1> to penultimoBit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.849   1.177  entradaA_1_IBUF (entradaA_1_IBUF)
     LUT4:I0->O            3   0.648   0.674  subtrator/somador2/carryOut1 (subtrator/carryOut1)
     LUT3:I0->O            1   0.648   0.423  saidaULA_6_mux00081_SW0 (N54)
     LUT4:I3->O            1   0.648   0.000  carryOut1_G (N75)
     MUXF5:I1->O           4   0.276   0.000  carryOut1 (carryOut_OBUF)
     LDE_1:D                   0.252          penultimoBit
    ----------------------------------------
    Total                      5.595ns (3.321ns logic, 2.274ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'controle<1>'
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Offset:              9.445ns (Levels of Logic = 5)
  Source:            penultimoBit (LATCH)
  Destination:       saidaULA<7> (PAD)
  Source Clock:      controle<1> rising

  Data Path: penultimoBit to saidaULA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.728   0.500  penultimoBit (penultimoBit)
     LUT3:I1->O            3   0.643   0.534  overflow1 (overflow_OBUF)
     LUT4:I3->O            1   0.648   0.000  saidaULA_7_mux000855_F (N72)
     MUXF5:I0->O           1   0.276   0.420  saidaULA_7_mux000855 (saidaULA_7_mux000855)
     MUXF5:S->O            1   0.756   0.420  saidaULA_7_mux0008179_f5 (saidaULA_7_OBUF)
     OBUF:I->O                 4.520          saidaULA_7_OBUF (saidaULA<7>)
    ----------------------------------------
    Total                      9.445ns (7.571ns logic, 1.874ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 733 / 10
-------------------------------------------------------------------------
Delay:               16.127ns (Levels of Logic = 11)
  Source:            entradaA<1> (PAD)
  Destination:       saidaULA<6> (PAD)

  Data Path: entradaA<1> to saidaULA<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.849   1.177  entradaA_1_IBUF (entradaA_1_IBUF)
     LUT2:I0->O            2   0.648   0.590  multi/resultParcial2<2>1 (multi/resultParcial2<2>)
     LUT4:I0->O            3   0.648   0.534  multi/somador1/somador1/somador3/carryOut1 (multi/somador1/somador1/carryOut2)
     LUT4:I3->O            2   0.648   0.590  multi/somador1/somador1/somador4/Mxor_resultado_Result1 (multi/somaParcial1<3>)
     LUT4:I0->O            4   0.648   0.619  multi/somador3/somador1/somador4/carryOut1 (multi/somador3/carryOut1)
     LUT4:I2->O            1   0.648   0.000  multi/somador3/somador2/somador2/carryOut11 (multi/somador3/somador2/somador2/carryOut1)
     MUXF5:I1->O           2   0.276   0.527  multi/somador3/somador2/somador2/carryOut1_f5 (multi/somador3/somador2/carryOut1)
     LUT3:I1->O            1   0.643   0.423  saidaULA_6_mux0008177_SW0 (N56)
     LUT4:I3->O            1   0.648   0.423  saidaULA_6_mux0008177 (saidaULA_6_mux0008177)
     LUT4:I3->O            1   0.648   0.420  saidaULA_6_mux0008223 (saidaULA_6_OBUF)
     OBUF:I->O                 4.520          saidaULA_6_OBUF (saidaULA<6>)
    ----------------------------------------
    Total                     16.127ns (10.824ns logic, 5.303ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 6.57 secs
 
--> 


Total memory usage is 508272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    2 (   0 filtered)

