#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct 30 15:41:34 2025
# Process ID: 13280
# Current directory: E:/verilog/flowing_water_lights
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12272 E:\verilog\flowing_water_lights\flowing_water_lights.xpr
# Log file: E:/verilog/flowing_water_lights/vivado.log
# Journal file: E:/verilog/flowing_water_lights\vivado.jou
#-----------------------------------------------------------
start_guioopen_project E:/verilog/flowing_water_lights/flowing_water_lights.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/verilog/flowing_water_lights/flowing_water_lights.srcs/sources_1/new/count.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 update_compile_order -fileset sources_1
close [ open E:/verilog/flowing_water_lights/flowing_water_lights.srcs/sources_1/new/flowing_water_lights.v w ]
add_files E:/verilog/flowing_water_lights/flowing_water_lights.srcs/sources_1/new/flowing_water_lights.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/verilog/flowing_water_lights/flowing_water_lights.srcs/sources_1/new/count.v] -no_script -reset -force -quiet
remove_files  E:/verilog/flowing_water_lights/flowing_water_lights.srcs/sources_1/new/count.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/verilog/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/verilog/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/flowing_water_lights/flowing_water_lights.srcs/sources_1/new/flowing_water_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2458] undeclared symbol pos_edge, assumed default net type wire [E:/verilog/flowing_water_lights/flowing_water_lights.srcs/sources_1/new/flowing_water_lights.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/flowing_water_lights/flowing_water_lights.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/verilog/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/verilog/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim'
"xelab -wto 01be3593909c46f49e658080a0e71d44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 01be3593909c46f49e658080a0e71d44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/verilog/flowing_water_lights/flowing_water_lights.srcs/sources_1/new/flowing_water_lights.v" Line 1. Module count(cnt_1000hz=32'b01100011,cnt_500hz=32'b01111100111,cnt_20hz=32'b01001110000111,cnt_5hz=32'b0100111000011111) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.count(cnt_1000hz=32'b01100011,cn...
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/verilog/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.285 ; gain = 17.594
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 30 15:44:16 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1113.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/verilog/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1113.352 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: count
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1570.648 ; gain = 217.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'count' [E:/verilog/flowing_water_lights/flowing_water_lights.srcs/sources_1/new/flowing_water_lights.v:1]
	Parameter cnt_1000hz bound to: 99999 - type: integer 
	Parameter cnt_500hz bound to: 999999 - type: integer 
	Parameter cnt_20hz bound to: 4999999 - type: integer 
	Parameter cnt_5hz bound to: 19999999 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/verilog/flowing_water_lights/flowing_water_lights.srcs/sources_1/new/flowing_water_lights.v:56]
INFO: [Synth 8-6155] done synthesizing module 'count' (1#1) [E:/verilog/flowing_water_lights/flowing_water_lights.srcs/sources_1/new/flowing_water_lights.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1619.875 ; gain = 266.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1642.578 ; gain = 289.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1642.578 ; gain = 289.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1642.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/verilog/flowing_water_lights/flowing_water_lights.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [E:/verilog/flowing_water_lights/flowing_water_lights.srcs/constrs_1/new/pin.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1739.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1805.250 ; gain = 452.340
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1805.250 ; gain = 691.898
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/verilog/flowing_water_lights/flowing_water_lights.runs/synth_1

launch_runs synth_1 -jobs 10
[Thu Oct 30 15:44:50 2025] Launched synth_1...
Run output will be captured here: E:/verilog/flowing_water_lights/flowing_water_lights.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Thu Oct 30 15:45:28 2025] Launched impl_1...
Run output will be captured here: E:/verilog/flowing_water_lights/flowing_water_lights.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1805.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2237.488 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2237.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.090 ; gain = 532.840
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu Oct 30 15:46:42 2025] Launched impl_1...
Run output will be captured here: E:/verilog/flowing_water_lights/flowing_water_lights.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 30 15:47:31 2025...
