
es_term_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bcac  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001cc  0800be6c  0800be6c  0000ce6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c038  0800c038  0000e080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c038  0800c038  0000d038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c040  0800c040  0000e080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c040  0800c040  0000d040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c044  0800c044  0000d044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800c048  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a58  20000080  0800c0c8  0000e080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ad8  0800c0c8  0000ead8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f5f4  00000000  00000000  0000e0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005ee5  00000000  00000000  0003d6a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002938  00000000  00000000  00043590  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002010  00000000  00000000  00045ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00036a03  00000000  00000000  00047ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00033001  00000000  00000000  0007e8db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013ca8a  00000000  00000000  000b18dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ee366  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b9b4  00000000  00000000  001ee3ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  001f9d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000080 	.word	0x20000080
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800be54 	.word	0x0800be54

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000084 	.word	0x20000084
 80001fc:	0800be54 	.word	0x0800be54

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_d2f>:
 8000628:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800062c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000630:	bf24      	itt	cs
 8000632:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000636:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800063a:	d90d      	bls.n	8000658 <__aeabi_d2f+0x30>
 800063c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000640:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000644:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000648:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800064c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000650:	bf08      	it	eq
 8000652:	f020 0001 	biceq.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800065c:	d121      	bne.n	80006a2 <__aeabi_d2f+0x7a>
 800065e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000662:	bfbc      	itt	lt
 8000664:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000668:	4770      	bxlt	lr
 800066a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800066e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000672:	f1c2 0218 	rsb	r2, r2, #24
 8000676:	f1c2 0c20 	rsb	ip, r2, #32
 800067a:	fa10 f30c 	lsls.w	r3, r0, ip
 800067e:	fa20 f002 	lsr.w	r0, r0, r2
 8000682:	bf18      	it	ne
 8000684:	f040 0001 	orrne.w	r0, r0, #1
 8000688:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800068c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000690:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000694:	ea40 000c 	orr.w	r0, r0, ip
 8000698:	fa23 f302 	lsr.w	r3, r3, r2
 800069c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006a0:	e7cc      	b.n	800063c <__aeabi_d2f+0x14>
 80006a2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80006a6:	d107      	bne.n	80006b8 <__aeabi_d2f+0x90>
 80006a8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80006ac:	bf1e      	ittt	ne
 80006ae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80006b2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80006b6:	4770      	bxne	lr
 80006b8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80006bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80006c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop

080006c8 <__aeabi_uldivmod>:
 80006c8:	b953      	cbnz	r3, 80006e0 <__aeabi_uldivmod+0x18>
 80006ca:	b94a      	cbnz	r2, 80006e0 <__aeabi_uldivmod+0x18>
 80006cc:	2900      	cmp	r1, #0
 80006ce:	bf08      	it	eq
 80006d0:	2800      	cmpeq	r0, #0
 80006d2:	bf1c      	itt	ne
 80006d4:	f04f 31ff 	movne.w	r1, #4294967295
 80006d8:	f04f 30ff 	movne.w	r0, #4294967295
 80006dc:	f000 b988 	b.w	80009f0 <__aeabi_idiv0>
 80006e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006e8:	f000 f806 	bl	80006f8 <__udivmoddi4>
 80006ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006f4:	b004      	add	sp, #16
 80006f6:	4770      	bx	lr

080006f8 <__udivmoddi4>:
 80006f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006fc:	9d08      	ldr	r5, [sp, #32]
 80006fe:	468e      	mov	lr, r1
 8000700:	4604      	mov	r4, r0
 8000702:	4688      	mov	r8, r1
 8000704:	2b00      	cmp	r3, #0
 8000706:	d14a      	bne.n	800079e <__udivmoddi4+0xa6>
 8000708:	428a      	cmp	r2, r1
 800070a:	4617      	mov	r7, r2
 800070c:	d962      	bls.n	80007d4 <__udivmoddi4+0xdc>
 800070e:	fab2 f682 	clz	r6, r2
 8000712:	b14e      	cbz	r6, 8000728 <__udivmoddi4+0x30>
 8000714:	f1c6 0320 	rsb	r3, r6, #32
 8000718:	fa01 f806 	lsl.w	r8, r1, r6
 800071c:	fa20 f303 	lsr.w	r3, r0, r3
 8000720:	40b7      	lsls	r7, r6
 8000722:	ea43 0808 	orr.w	r8, r3, r8
 8000726:	40b4      	lsls	r4, r6
 8000728:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800072c:	fa1f fc87 	uxth.w	ip, r7
 8000730:	fbb8 f1fe 	udiv	r1, r8, lr
 8000734:	0c23      	lsrs	r3, r4, #16
 8000736:	fb0e 8811 	mls	r8, lr, r1, r8
 800073a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800073e:	fb01 f20c 	mul.w	r2, r1, ip
 8000742:	429a      	cmp	r2, r3
 8000744:	d909      	bls.n	800075a <__udivmoddi4+0x62>
 8000746:	18fb      	adds	r3, r7, r3
 8000748:	f101 30ff 	add.w	r0, r1, #4294967295
 800074c:	f080 80ea 	bcs.w	8000924 <__udivmoddi4+0x22c>
 8000750:	429a      	cmp	r2, r3
 8000752:	f240 80e7 	bls.w	8000924 <__udivmoddi4+0x22c>
 8000756:	3902      	subs	r1, #2
 8000758:	443b      	add	r3, r7
 800075a:	1a9a      	subs	r2, r3, r2
 800075c:	b2a3      	uxth	r3, r4
 800075e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000762:	fb0e 2210 	mls	r2, lr, r0, r2
 8000766:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800076a:	fb00 fc0c 	mul.w	ip, r0, ip
 800076e:	459c      	cmp	ip, r3
 8000770:	d909      	bls.n	8000786 <__udivmoddi4+0x8e>
 8000772:	18fb      	adds	r3, r7, r3
 8000774:	f100 32ff 	add.w	r2, r0, #4294967295
 8000778:	f080 80d6 	bcs.w	8000928 <__udivmoddi4+0x230>
 800077c:	459c      	cmp	ip, r3
 800077e:	f240 80d3 	bls.w	8000928 <__udivmoddi4+0x230>
 8000782:	443b      	add	r3, r7
 8000784:	3802      	subs	r0, #2
 8000786:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800078a:	eba3 030c 	sub.w	r3, r3, ip
 800078e:	2100      	movs	r1, #0
 8000790:	b11d      	cbz	r5, 800079a <__udivmoddi4+0xa2>
 8000792:	40f3      	lsrs	r3, r6
 8000794:	2200      	movs	r2, #0
 8000796:	e9c5 3200 	strd	r3, r2, [r5]
 800079a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800079e:	428b      	cmp	r3, r1
 80007a0:	d905      	bls.n	80007ae <__udivmoddi4+0xb6>
 80007a2:	b10d      	cbz	r5, 80007a8 <__udivmoddi4+0xb0>
 80007a4:	e9c5 0100 	strd	r0, r1, [r5]
 80007a8:	2100      	movs	r1, #0
 80007aa:	4608      	mov	r0, r1
 80007ac:	e7f5      	b.n	800079a <__udivmoddi4+0xa2>
 80007ae:	fab3 f183 	clz	r1, r3
 80007b2:	2900      	cmp	r1, #0
 80007b4:	d146      	bne.n	8000844 <__udivmoddi4+0x14c>
 80007b6:	4573      	cmp	r3, lr
 80007b8:	d302      	bcc.n	80007c0 <__udivmoddi4+0xc8>
 80007ba:	4282      	cmp	r2, r0
 80007bc:	f200 8105 	bhi.w	80009ca <__udivmoddi4+0x2d2>
 80007c0:	1a84      	subs	r4, r0, r2
 80007c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80007c6:	2001      	movs	r0, #1
 80007c8:	4690      	mov	r8, r2
 80007ca:	2d00      	cmp	r5, #0
 80007cc:	d0e5      	beq.n	800079a <__udivmoddi4+0xa2>
 80007ce:	e9c5 4800 	strd	r4, r8, [r5]
 80007d2:	e7e2      	b.n	800079a <__udivmoddi4+0xa2>
 80007d4:	2a00      	cmp	r2, #0
 80007d6:	f000 8090 	beq.w	80008fa <__udivmoddi4+0x202>
 80007da:	fab2 f682 	clz	r6, r2
 80007de:	2e00      	cmp	r6, #0
 80007e0:	f040 80a4 	bne.w	800092c <__udivmoddi4+0x234>
 80007e4:	1a8a      	subs	r2, r1, r2
 80007e6:	0c03      	lsrs	r3, r0, #16
 80007e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007ec:	b280      	uxth	r0, r0
 80007ee:	b2bc      	uxth	r4, r7
 80007f0:	2101      	movs	r1, #1
 80007f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80007f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80007fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000802:	429a      	cmp	r2, r3
 8000804:	d907      	bls.n	8000816 <__udivmoddi4+0x11e>
 8000806:	18fb      	adds	r3, r7, r3
 8000808:	f10c 38ff 	add.w	r8, ip, #4294967295
 800080c:	d202      	bcs.n	8000814 <__udivmoddi4+0x11c>
 800080e:	429a      	cmp	r2, r3
 8000810:	f200 80e0 	bhi.w	80009d4 <__udivmoddi4+0x2dc>
 8000814:	46c4      	mov	ip, r8
 8000816:	1a9b      	subs	r3, r3, r2
 8000818:	fbb3 f2fe 	udiv	r2, r3, lr
 800081c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000820:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000824:	fb02 f404 	mul.w	r4, r2, r4
 8000828:	429c      	cmp	r4, r3
 800082a:	d907      	bls.n	800083c <__udivmoddi4+0x144>
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000832:	d202      	bcs.n	800083a <__udivmoddi4+0x142>
 8000834:	429c      	cmp	r4, r3
 8000836:	f200 80ca 	bhi.w	80009ce <__udivmoddi4+0x2d6>
 800083a:	4602      	mov	r2, r0
 800083c:	1b1b      	subs	r3, r3, r4
 800083e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000842:	e7a5      	b.n	8000790 <__udivmoddi4+0x98>
 8000844:	f1c1 0620 	rsb	r6, r1, #32
 8000848:	408b      	lsls	r3, r1
 800084a:	fa22 f706 	lsr.w	r7, r2, r6
 800084e:	431f      	orrs	r7, r3
 8000850:	fa0e f401 	lsl.w	r4, lr, r1
 8000854:	fa20 f306 	lsr.w	r3, r0, r6
 8000858:	fa2e fe06 	lsr.w	lr, lr, r6
 800085c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000860:	4323      	orrs	r3, r4
 8000862:	fa00 f801 	lsl.w	r8, r0, r1
 8000866:	fa1f fc87 	uxth.w	ip, r7
 800086a:	fbbe f0f9 	udiv	r0, lr, r9
 800086e:	0c1c      	lsrs	r4, r3, #16
 8000870:	fb09 ee10 	mls	lr, r9, r0, lr
 8000874:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000878:	fb00 fe0c 	mul.w	lr, r0, ip
 800087c:	45a6      	cmp	lr, r4
 800087e:	fa02 f201 	lsl.w	r2, r2, r1
 8000882:	d909      	bls.n	8000898 <__udivmoddi4+0x1a0>
 8000884:	193c      	adds	r4, r7, r4
 8000886:	f100 3aff 	add.w	sl, r0, #4294967295
 800088a:	f080 809c 	bcs.w	80009c6 <__udivmoddi4+0x2ce>
 800088e:	45a6      	cmp	lr, r4
 8000890:	f240 8099 	bls.w	80009c6 <__udivmoddi4+0x2ce>
 8000894:	3802      	subs	r0, #2
 8000896:	443c      	add	r4, r7
 8000898:	eba4 040e 	sub.w	r4, r4, lr
 800089c:	fa1f fe83 	uxth.w	lr, r3
 80008a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008a4:	fb09 4413 	mls	r4, r9, r3, r4
 80008a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80008b0:	45a4      	cmp	ip, r4
 80008b2:	d908      	bls.n	80008c6 <__udivmoddi4+0x1ce>
 80008b4:	193c      	adds	r4, r7, r4
 80008b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008ba:	f080 8082 	bcs.w	80009c2 <__udivmoddi4+0x2ca>
 80008be:	45a4      	cmp	ip, r4
 80008c0:	d97f      	bls.n	80009c2 <__udivmoddi4+0x2ca>
 80008c2:	3b02      	subs	r3, #2
 80008c4:	443c      	add	r4, r7
 80008c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80008ca:	eba4 040c 	sub.w	r4, r4, ip
 80008ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80008d2:	4564      	cmp	r4, ip
 80008d4:	4673      	mov	r3, lr
 80008d6:	46e1      	mov	r9, ip
 80008d8:	d362      	bcc.n	80009a0 <__udivmoddi4+0x2a8>
 80008da:	d05f      	beq.n	800099c <__udivmoddi4+0x2a4>
 80008dc:	b15d      	cbz	r5, 80008f6 <__udivmoddi4+0x1fe>
 80008de:	ebb8 0203 	subs.w	r2, r8, r3
 80008e2:	eb64 0409 	sbc.w	r4, r4, r9
 80008e6:	fa04 f606 	lsl.w	r6, r4, r6
 80008ea:	fa22 f301 	lsr.w	r3, r2, r1
 80008ee:	431e      	orrs	r6, r3
 80008f0:	40cc      	lsrs	r4, r1
 80008f2:	e9c5 6400 	strd	r6, r4, [r5]
 80008f6:	2100      	movs	r1, #0
 80008f8:	e74f      	b.n	800079a <__udivmoddi4+0xa2>
 80008fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80008fe:	0c01      	lsrs	r1, r0, #16
 8000900:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000904:	b280      	uxth	r0, r0
 8000906:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800090a:	463b      	mov	r3, r7
 800090c:	4638      	mov	r0, r7
 800090e:	463c      	mov	r4, r7
 8000910:	46b8      	mov	r8, r7
 8000912:	46be      	mov	lr, r7
 8000914:	2620      	movs	r6, #32
 8000916:	fbb1 f1f7 	udiv	r1, r1, r7
 800091a:	eba2 0208 	sub.w	r2, r2, r8
 800091e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000922:	e766      	b.n	80007f2 <__udivmoddi4+0xfa>
 8000924:	4601      	mov	r1, r0
 8000926:	e718      	b.n	800075a <__udivmoddi4+0x62>
 8000928:	4610      	mov	r0, r2
 800092a:	e72c      	b.n	8000786 <__udivmoddi4+0x8e>
 800092c:	f1c6 0220 	rsb	r2, r6, #32
 8000930:	fa2e f302 	lsr.w	r3, lr, r2
 8000934:	40b7      	lsls	r7, r6
 8000936:	40b1      	lsls	r1, r6
 8000938:	fa20 f202 	lsr.w	r2, r0, r2
 800093c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000940:	430a      	orrs	r2, r1
 8000942:	fbb3 f8fe 	udiv	r8, r3, lr
 8000946:	b2bc      	uxth	r4, r7
 8000948:	fb0e 3318 	mls	r3, lr, r8, r3
 800094c:	0c11      	lsrs	r1, r2, #16
 800094e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000952:	fb08 f904 	mul.w	r9, r8, r4
 8000956:	40b0      	lsls	r0, r6
 8000958:	4589      	cmp	r9, r1
 800095a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800095e:	b280      	uxth	r0, r0
 8000960:	d93e      	bls.n	80009e0 <__udivmoddi4+0x2e8>
 8000962:	1879      	adds	r1, r7, r1
 8000964:	f108 3cff 	add.w	ip, r8, #4294967295
 8000968:	d201      	bcs.n	800096e <__udivmoddi4+0x276>
 800096a:	4589      	cmp	r9, r1
 800096c:	d81f      	bhi.n	80009ae <__udivmoddi4+0x2b6>
 800096e:	eba1 0109 	sub.w	r1, r1, r9
 8000972:	fbb1 f9fe 	udiv	r9, r1, lr
 8000976:	fb09 f804 	mul.w	r8, r9, r4
 800097a:	fb0e 1119 	mls	r1, lr, r9, r1
 800097e:	b292      	uxth	r2, r2
 8000980:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000984:	4542      	cmp	r2, r8
 8000986:	d229      	bcs.n	80009dc <__udivmoddi4+0x2e4>
 8000988:	18ba      	adds	r2, r7, r2
 800098a:	f109 31ff 	add.w	r1, r9, #4294967295
 800098e:	d2c4      	bcs.n	800091a <__udivmoddi4+0x222>
 8000990:	4542      	cmp	r2, r8
 8000992:	d2c2      	bcs.n	800091a <__udivmoddi4+0x222>
 8000994:	f1a9 0102 	sub.w	r1, r9, #2
 8000998:	443a      	add	r2, r7
 800099a:	e7be      	b.n	800091a <__udivmoddi4+0x222>
 800099c:	45f0      	cmp	r8, lr
 800099e:	d29d      	bcs.n	80008dc <__udivmoddi4+0x1e4>
 80009a0:	ebbe 0302 	subs.w	r3, lr, r2
 80009a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009a8:	3801      	subs	r0, #1
 80009aa:	46e1      	mov	r9, ip
 80009ac:	e796      	b.n	80008dc <__udivmoddi4+0x1e4>
 80009ae:	eba7 0909 	sub.w	r9, r7, r9
 80009b2:	4449      	add	r1, r9
 80009b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009bc:	fb09 f804 	mul.w	r8, r9, r4
 80009c0:	e7db      	b.n	800097a <__udivmoddi4+0x282>
 80009c2:	4673      	mov	r3, lr
 80009c4:	e77f      	b.n	80008c6 <__udivmoddi4+0x1ce>
 80009c6:	4650      	mov	r0, sl
 80009c8:	e766      	b.n	8000898 <__udivmoddi4+0x1a0>
 80009ca:	4608      	mov	r0, r1
 80009cc:	e6fd      	b.n	80007ca <__udivmoddi4+0xd2>
 80009ce:	443b      	add	r3, r7
 80009d0:	3a02      	subs	r2, #2
 80009d2:	e733      	b.n	800083c <__udivmoddi4+0x144>
 80009d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80009d8:	443b      	add	r3, r7
 80009da:	e71c      	b.n	8000816 <__udivmoddi4+0x11e>
 80009dc:	4649      	mov	r1, r9
 80009de:	e79c      	b.n	800091a <__udivmoddi4+0x222>
 80009e0:	eba1 0109 	sub.w	r1, r1, r9
 80009e4:	46c4      	mov	ip, r8
 80009e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009ea:	fb09 f804 	mul.w	r8, r9, r4
 80009ee:	e7c4      	b.n	800097a <__udivmoddi4+0x282>

080009f0 <__aeabi_idiv0>:
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop

080009f4 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 80009f4:	b5b0      	push	{r4, r5, r7, lr}
 80009f6:	b08a      	sub	sp, #40	@ 0x28
 80009f8:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  const char *name = "BlueNRG";
 80009fa:	4b4e      	ldr	r3, [pc, #312]	@ (8000b34 <MX_BlueNRG_MS_Init+0x140>)
 80009fc:	617b      	str	r3, [r7, #20]
  uint8_t  bdaddr_len_out;
  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;

  User_Init();
 80009fe:	f000 f8a5 	bl	8000b4c <User_Init>

  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8000a02:	2000      	movs	r0, #0
 8000a04:	f002 f83c 	bl	8002a80 <BSP_PB_GetState>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	b2da      	uxtb	r2, r3
 8000a0c:	4b4a      	ldr	r3, [pc, #296]	@ (8000b38 <MX_BlueNRG_MS_Init+0x144>)
 8000a0e:	701a      	strb	r2, [r3, #0]

  hci_init(user_notify, NULL);
 8000a10:	2100      	movs	r1, #0
 8000a12:	484a      	ldr	r0, [pc, #296]	@ (8000b3c <MX_BlueNRG_MS_Init+0x148>)
 8000a14:	f008 fc7e 	bl	8009314 <hci_init>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8000a18:	1dba      	adds	r2, r7, #6
 8000a1a:	f107 0308 	add.w	r3, r7, #8
 8000a1e:	4611      	mov	r1, r2
 8000a20:	4618      	mov	r0, r3
 8000a22:	f008 fb2c 	bl	800907e <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 8000a26:	f008 fb6c 	bl	8009102 <hci_reset>
  HAL_Delay(100);
 8000a2a:	2064      	movs	r0, #100	@ 0x64
 8000a2c:	f002 fab8 	bl	8002fa0 <HAL_Delay>

  PRINTF("HWver %d\nFWver %d\n", hwVersion, fwVersion);
  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000a30:	7a3b      	ldrb	r3, [r7, #8]
 8000a32:	2b30      	cmp	r3, #48	@ 0x30
 8000a34:	d902      	bls.n	8000a3c <MX_BlueNRG_MS_Init+0x48>
    bnrg_expansion_board = IDB05A1;
 8000a36:	4b42      	ldr	r3, [pc, #264]	@ (8000b40 <MX_BlueNRG_MS_Init+0x14c>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	701a      	strb	r2, [r3, #0]
  }

  ret = aci_hal_read_config_data(CONFIG_DATA_RANDOM_ADDRESS, BDADDR_SIZE, &bdaddr_len_out, bdaddr);
 8000a3c:	f107 0209 	add.w	r2, r7, #9
 8000a40:	4b40      	ldr	r3, [pc, #256]	@ (8000b44 <MX_BlueNRG_MS_Init+0x150>)
 8000a42:	2106      	movs	r1, #6
 8000a44:	2080      	movs	r0, #128	@ 0x80
 8000a46:	f008 fa94 	bl	8008f72 <aci_hal_read_config_data>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	613b      	str	r3, [r7, #16]

  if (ret) {
    PRINTF("Read Static Random address failed.\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8000a4e:	4b3d      	ldr	r3, [pc, #244]	@ (8000b44 <MX_BlueNRG_MS_Init+0x150>)
 8000a50:	795b      	ldrb	r3, [r3, #5]
 8000a52:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000a56:	2bc0      	cmp	r3, #192	@ 0xc0
 8000a58:	d001      	beq.n	8000a5e <MX_BlueNRG_MS_Init+0x6a>
    PRINTF("Static Random address not well formed.\n");
    while(1);
 8000a5a:	bf00      	nop
 8000a5c:	e7fd      	b.n	8000a5a <MX_BlueNRG_MS_Init+0x66>
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8000a5e:	f008 f854 	bl	8008b0a <aci_gatt_init>
 8000a62:	4603      	mov	r3, r0
 8000a64:	613b      	str	r3, [r7, #16]
  if(ret){
    PRINTF("GATT_Init failed.\n");
  }

  /* GAP Init */
  if (bnrg_expansion_board == IDB05A1) {
 8000a66:	4b36      	ldr	r3, [pc, #216]	@ (8000b40 <MX_BlueNRG_MS_Init+0x14c>)
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	2b01      	cmp	r3, #1
 8000a6c:	d110      	bne.n	8000a90 <MX_BlueNRG_MS_Init+0x9c>
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000a6e:	f107 020e 	add.w	r2, r7, #14
 8000a72:	f107 030a 	add.w	r3, r7, #10
 8000a76:	9301      	str	r3, [sp, #4]
 8000a78:	f107 030c 	add.w	r3, r7, #12
 8000a7c:	9300      	str	r3, [sp, #0]
 8000a7e:	4613      	mov	r3, r2
 8000a80:	2207      	movs	r2, #7
 8000a82:	2100      	movs	r1, #0
 8000a84:	2001      	movs	r0, #1
 8000a86:	f007 ff4f 	bl	8008928 <aci_gap_init_IDB05A1>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	613b      	str	r3, [r7, #16]
 8000a8e:	e00a      	b.n	8000aa6 <MX_BlueNRG_MS_Init+0xb2>
  }
  else {
    ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000a90:	f107 030a 	add.w	r3, r7, #10
 8000a94:	f107 020c 	add.w	r2, r7, #12
 8000a98:	f107 010e 	add.w	r1, r7, #14
 8000a9c:	2001      	movs	r0, #1
 8000a9e:	f007 ff93 	bl	80089c8 <aci_gap_init_IDB04A1>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	613b      	str	r3, [r7, #16]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINTF("GAP_Init failed.\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8000aa6:	89fc      	ldrh	r4, [r7, #14]
 8000aa8:	89bd      	ldrh	r5, [r7, #12]
                                   strlen(name), (uint8_t *)name);
 8000aaa:	6978      	ldr	r0, [r7, #20]
 8000aac:	f7ff fba8 	bl	8000200 <strlen>
 8000ab0:	4603      	mov	r3, r0
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8000ab2:	b2da      	uxtb	r2, r3
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	9300      	str	r3, [sp, #0]
 8000ab8:	4613      	mov	r3, r2
 8000aba:	2200      	movs	r2, #0
 8000abc:	4629      	mov	r1, r5
 8000abe:	4620      	mov	r0, r4
 8000ac0:	f008 f99a 	bl	8008df8 <aci_gatt_update_char_value>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	613b      	str	r3, [r7, #16]
  if (ret) {
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <MX_BlueNRG_MS_Init+0xde>
    PRINTF("aci_gatt_update_char_value failed.\n");
    while(1);
 8000ace:	bf00      	nop
 8000ad0:	e7fd      	b.n	8000ace <MX_BlueNRG_MS_Init+0xda>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	9303      	str	r3, [sp, #12]
 8000ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b48 <MX_BlueNRG_MS_Init+0x154>)
 8000ad8:	9302      	str	r3, [sp, #8]
 8000ada:	2300      	movs	r3, #0
 8000adc:	9301      	str	r3, [sp, #4]
 8000ade:	2310      	movs	r3, #16
 8000ae0:	9300      	str	r3, [sp, #0]
 8000ae2:	2307      	movs	r3, #7
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	2001      	movs	r0, #1
 8000aea:	f007 ffb7 	bl	8008a5c <aci_gap_set_auth_requirement>
 8000aee:	4603      	mov	r3, r0
 8000af0:	613b      	str	r3, [r7, #16]
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     BONDING);
  if (ret) {
 8000af2:	693b      	ldr	r3, [r7, #16]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_BlueNRG_MS_Init+0x108>
    PRINTF("aci_gap_set_authentication_requirement failed.\n");
    while(1);
 8000af8:	bf00      	nop
 8000afa:	e7fd      	b.n	8000af8 <MX_BlueNRG_MS_Init+0x104>
  }

  PRINTF("BLE Stack Initialized\n");

  ret = Add_HWServW2ST_Service();
 8000afc:	f000 f844 	bl	8000b88 <Add_HWServW2ST_Service>
 8000b00:	4603      	mov	r3, r0
 8000b02:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_BlueNRG_MS_Init+0x11a>
    PRINTF("BlueMS HW service added successfully.\n");
  } else {
    PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
    while(1);
 8000b0a:	bf00      	nop
 8000b0c:	e7fd      	b.n	8000b0a <MX_BlueNRG_MS_Init+0x116>
  }

  ret = Add_SWServW2ST_Service();
 8000b0e:	f000 f90d 	bl	8000d2c <Add_SWServW2ST_Service>
 8000b12:	4603      	mov	r3, r0
 8000b14:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_BlueNRG_MS_Init+0x12c>
     PRINTF("BlueMS SW service added successfully.\n");
  } else {
     PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
     while(1);
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <MX_BlueNRG_MS_Init+0x128>
  }

  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 8000b20:	2104      	movs	r1, #4
 8000b22:	2001      	movs	r0, #1
 8000b24:	f008 fa7a 	bl	800901c <aci_hal_set_tx_power_level>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	613b      	str	r3, [r7, #16]

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 8000b2c:	bf00      	nop
 8000b2e:	3718      	adds	r7, #24
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bdb0      	pop	{r4, r5, r7, pc}
 8000b34:	0800be6c 	.word	0x0800be6c
 8000b38:	20000000 	.word	0x20000000
 8000b3c:	0800117d 	.word	0x0800117d
 8000b40:	2000009c 	.word	0x2000009c
 8000b44:	200000a0 	.word	0x200000a0
 8000b48:	0001e240 	.word	0x0001e240

08000b4c <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8000b50:	2101      	movs	r1, #1
 8000b52:	2000      	movs	r0, #0
 8000b54:	f001 ff40 	bl	80029d8 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 8000b58:	2000      	movs	r0, #0
 8000b5a:	f001 feeb 	bl	8002934 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f001 ffec 	bl	8002b3c <BSP_COM_Init>
}
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 8000b72:	4b04      	ldr	r3, [pc, #16]	@ (8000b84 <BSP_PB_Callback+0x1c>)
 8000b74:	2201      	movs	r2, #1
 8000b76:	701a      	strb	r2, [r3, #0]
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	200000a6 	.word	0x200000a6

08000b88 <Add_HWServW2ST_Service>:
 * @brief  Add the 'HW' service (and the Environmental and AccGyr characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 8000b88:	b590      	push	{r4, r7, lr}
 8000b8a:	b08d      	sub	sp, #52	@ 0x34
 8000b8c:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];

  /* Add_HWServW2ST_Service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 8000b8e:	231b      	movs	r3, #27
 8000b90:	713b      	strb	r3, [r7, #4]
 8000b92:	23c5      	movs	r3, #197	@ 0xc5
 8000b94:	717b      	strb	r3, [r7, #5]
 8000b96:	23d5      	movs	r3, #213	@ 0xd5
 8000b98:	71bb      	strb	r3, [r7, #6]
 8000b9a:	23a5      	movs	r3, #165	@ 0xa5
 8000b9c:	71fb      	strb	r3, [r7, #7]
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	723b      	strb	r3, [r7, #8]
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	727b      	strb	r3, [r7, #9]
 8000ba6:	23b4      	movs	r3, #180	@ 0xb4
 8000ba8:	72bb      	strb	r3, [r7, #10]
 8000baa:	239a      	movs	r3, #154	@ 0x9a
 8000bac:	72fb      	strb	r3, [r7, #11]
 8000bae:	23e1      	movs	r3, #225	@ 0xe1
 8000bb0:	733b      	strb	r3, [r7, #12]
 8000bb2:	2311      	movs	r3, #17
 8000bb4:	737b      	strb	r3, [r7, #13]
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	73bb      	strb	r3, [r7, #14]
 8000bba:	2300      	movs	r3, #0
 8000bbc:	73fb      	strb	r3, [r7, #15]
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	743b      	strb	r3, [r7, #16]
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	747b      	strb	r3, [r7, #17]
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	74bb      	strb	r3, [r7, #18]
 8000bca:	2300      	movs	r3, #0
 8000bcc:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 8000bce:	4b52      	ldr	r3, [pc, #328]	@ (8000d18 <Add_HWServW2ST_Service+0x190>)
 8000bd0:	461c      	mov	r4, r3
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bd6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 8000bda:	4b50      	ldr	r3, [pc, #320]	@ (8000d1c <Add_HWServW2ST_Service+0x194>)
 8000bdc:	9300      	str	r3, [sp, #0]
 8000bde:	2310      	movs	r3, #16
 8000be0:	2201      	movs	r2, #1
 8000be2:	494d      	ldr	r1, [pc, #308]	@ (8000d18 <Add_HWServW2ST_Service+0x190>)
 8000be4:	2002      	movs	r0, #2
 8000be6:	f007 ffb3 	bl	8008b50 <aci_gatt_add_serv>
 8000bea:	4603      	mov	r3, r0
 8000bec:	75fb      	strb	r3, [r7, #23]
                          1+3*5, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8000bee:	7dfb      	ldrb	r3, [r7, #23]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <Add_HWServW2ST_Service+0x70>
    return BLE_STATUS_ERROR;
 8000bf4:	2347      	movs	r3, #71	@ 0x47
 8000bf6:	e08a      	b.n	8000d0e <Add_HWServW2ST_Service+0x186>

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 8000bf8:	231b      	movs	r3, #27
 8000bfa:	713b      	strb	r3, [r7, #4]
 8000bfc:	23c5      	movs	r3, #197	@ 0xc5
 8000bfe:	717b      	strb	r3, [r7, #5]
 8000c00:	23d5      	movs	r3, #213	@ 0xd5
 8000c02:	71bb      	strb	r3, [r7, #6]
 8000c04:	23a5      	movs	r3, #165	@ 0xa5
 8000c06:	71fb      	strb	r3, [r7, #7]
 8000c08:	2302      	movs	r3, #2
 8000c0a:	723b      	strb	r3, [r7, #8]
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	727b      	strb	r3, [r7, #9]
 8000c10:	2336      	movs	r3, #54	@ 0x36
 8000c12:	72bb      	strb	r3, [r7, #10]
 8000c14:	23ac      	movs	r3, #172	@ 0xac
 8000c16:	72fb      	strb	r3, [r7, #11]
 8000c18:	23e1      	movs	r3, #225	@ 0xe1
 8000c1a:	733b      	strb	r3, [r7, #12]
 8000c1c:	2311      	movs	r3, #17
 8000c1e:	737b      	strb	r3, [r7, #13]
 8000c20:	2301      	movs	r3, #1
 8000c22:	73bb      	strb	r3, [r7, #14]
 8000c24:	2300      	movs	r3, #0
 8000c26:	73fb      	strb	r3, [r7, #15]
 8000c28:	2300      	movs	r3, #0
 8000c2a:	743b      	strb	r3, [r7, #16]
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	747b      	strb	r3, [r7, #17]
 8000c30:	2300      	movs	r3, #0
 8000c32:	74bb      	strb	r3, [r7, #18]
 8000c34:	2300      	movs	r3, #0
 8000c36:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/
 8000c38:	7cbb      	ldrb	r3, [r7, #18]
 8000c3a:	f043 0304 	orr.w	r3, r3, #4
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	74bb      	strb	r3, [r7, #18]
  uuid[14] |= 0x10; /* Pressure value*/
 8000c42:	7cbb      	ldrb	r3, [r7, #18]
 8000c44:	f043 0310 	orr.w	r3, r3, #16
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	74bb      	strb	r3, [r7, #18]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8000c4c:	4b34      	ldr	r3, [pc, #208]	@ (8000d20 <Add_HWServW2ST_Service+0x198>)
 8000c4e:	461c      	mov	r4, r3
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8000c58:	4b30      	ldr	r3, [pc, #192]	@ (8000d1c <Add_HWServW2ST_Service+0x194>)
 8000c5a:	8818      	ldrh	r0, [r3, #0]
 8000c5c:	4b31      	ldr	r3, [pc, #196]	@ (8000d24 <Add_HWServW2ST_Service+0x19c>)
 8000c5e:	9305      	str	r3, [sp, #20]
 8000c60:	2300      	movs	r3, #0
 8000c62:	9304      	str	r3, [sp, #16]
 8000c64:	2310      	movs	r3, #16
 8000c66:	9303      	str	r3, [sp, #12]
 8000c68:	2304      	movs	r3, #4
 8000c6a:	9302      	str	r3, [sp, #8]
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	9301      	str	r3, [sp, #4]
 8000c70:	2312      	movs	r3, #18
 8000c72:	9300      	str	r3, [sp, #0]
 8000c74:	2308      	movs	r3, #8
 8000c76:	4a2a      	ldr	r2, [pc, #168]	@ (8000d20 <Add_HWServW2ST_Service+0x198>)
 8000c78:	2102      	movs	r1, #2
 8000c7a:	f007 fff2 	bl	8008c62 <aci_gatt_add_char>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	75fb      	strb	r3, [r7, #23]
                           2+2+4,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8000c82:	7dfb      	ldrb	r3, [r7, #23]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <Add_HWServW2ST_Service+0x104>
    return BLE_STATUS_ERROR;
 8000c88:	2347      	movs	r3, #71	@ 0x47
 8000c8a:	e040      	b.n	8000d0e <Add_HWServW2ST_Service+0x186>

  /* Fill the AccGyroMag BLE Characteristc */
  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 8000c8c:	231b      	movs	r3, #27
 8000c8e:	713b      	strb	r3, [r7, #4]
 8000c90:	23c5      	movs	r3, #197	@ 0xc5
 8000c92:	717b      	strb	r3, [r7, #5]
 8000c94:	23d5      	movs	r3, #213	@ 0xd5
 8000c96:	71bb      	strb	r3, [r7, #6]
 8000c98:	23a5      	movs	r3, #165	@ 0xa5
 8000c9a:	71fb      	strb	r3, [r7, #7]
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	723b      	strb	r3, [r7, #8]
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	727b      	strb	r3, [r7, #9]
 8000ca4:	2336      	movs	r3, #54	@ 0x36
 8000ca6:	72bb      	strb	r3, [r7, #10]
 8000ca8:	23ac      	movs	r3, #172	@ 0xac
 8000caa:	72fb      	strb	r3, [r7, #11]
 8000cac:	23e1      	movs	r3, #225	@ 0xe1
 8000cae:	733b      	strb	r3, [r7, #12]
 8000cb0:	2311      	movs	r3, #17
 8000cb2:	737b      	strb	r3, [r7, #13]
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	73bb      	strb	r3, [r7, #14]
 8000cb8:	2300      	movs	r3, #0
 8000cba:	73fb      	strb	r3, [r7, #15]
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	743b      	strb	r3, [r7, #16]
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	747b      	strb	r3, [r7, #17]
 8000cc4:	23e0      	movs	r3, #224	@ 0xe0
 8000cc6:	74bb      	strb	r3, [r7, #18]
 8000cc8:	2300      	movs	r3, #0
 8000cca:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8000ccc:	4b14      	ldr	r3, [pc, #80]	@ (8000d20 <Add_HWServW2ST_Service+0x198>)
 8000cce:	461c      	mov	r4, r3
 8000cd0:	1d3b      	adds	r3, r7, #4
 8000cd2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cd4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8000cd8:	4b10      	ldr	r3, [pc, #64]	@ (8000d1c <Add_HWServW2ST_Service+0x194>)
 8000cda:	8818      	ldrh	r0, [r3, #0]
 8000cdc:	4b12      	ldr	r3, [pc, #72]	@ (8000d28 <Add_HWServW2ST_Service+0x1a0>)
 8000cde:	9305      	str	r3, [sp, #20]
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	9304      	str	r3, [sp, #16]
 8000ce4:	2310      	movs	r3, #16
 8000ce6:	9303      	str	r3, [sp, #12]
 8000ce8:	2304      	movs	r3, #4
 8000cea:	9302      	str	r3, [sp, #8]
 8000cec:	2300      	movs	r3, #0
 8000cee:	9301      	str	r3, [sp, #4]
 8000cf0:	2310      	movs	r3, #16
 8000cf2:	9300      	str	r3, [sp, #0]
 8000cf4:	2314      	movs	r3, #20
 8000cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d20 <Add_HWServW2ST_Service+0x198>)
 8000cf8:	2102      	movs	r1, #2
 8000cfa:	f007 ffb2 	bl	8008c62 <aci_gatt_add_char>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	75fb      	strb	r3, [r7, #23]
                           2+3*3*2,
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8000d02:	7dfb      	ldrb	r3, [r7, #23]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <Add_HWServW2ST_Service+0x184>
    return BLE_STATUS_ERROR;
 8000d08:	2347      	movs	r3, #71	@ 0x47
 8000d0a:	e000      	b.n	8000d0e <Add_HWServW2ST_Service+0x186>

  return BLE_STATUS_SUCCESS;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	371c      	adds	r7, #28
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd90      	pop	{r4, r7, pc}
 8000d16:	bf00      	nop
 8000d18:	200000b4 	.word	0x200000b4
 8000d1c:	200000a8 	.word	0x200000a8
 8000d20:	200000c4 	.word	0x200000c4
 8000d24:	200000aa 	.word	0x200000aa
 8000d28:	200000ac 	.word	0x200000ac

08000d2c <Add_SWServW2ST_Service>:
 * @brief  Add the SW Feature service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_SWServW2ST_Service(void)
{
 8000d2c:	b590      	push	{r4, r7, lr}
 8000d2e:	b08d      	sub	sp, #52	@ 0x34
 8000d30:	af06      	add	r7, sp, #24
  tBleStatus ret;
  int32_t NumberOfRecords=1;
 8000d32:	2301      	movs	r3, #1
 8000d34:	617b      	str	r3, [r7, #20]
  uint8_t uuid[16];

  COPY_SW_SENS_W2ST_SERVICE_UUID(uuid);
 8000d36:	231b      	movs	r3, #27
 8000d38:	703b      	strb	r3, [r7, #0]
 8000d3a:	23c5      	movs	r3, #197	@ 0xc5
 8000d3c:	707b      	strb	r3, [r7, #1]
 8000d3e:	23d5      	movs	r3, #213	@ 0xd5
 8000d40:	70bb      	strb	r3, [r7, #2]
 8000d42:	23a5      	movs	r3, #165	@ 0xa5
 8000d44:	70fb      	strb	r3, [r7, #3]
 8000d46:	2302      	movs	r3, #2
 8000d48:	713b      	strb	r3, [r7, #4]
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	717b      	strb	r3, [r7, #5]
 8000d4e:	23b4      	movs	r3, #180	@ 0xb4
 8000d50:	71bb      	strb	r3, [r7, #6]
 8000d52:	239a      	movs	r3, #154	@ 0x9a
 8000d54:	71fb      	strb	r3, [r7, #7]
 8000d56:	23e1      	movs	r3, #225	@ 0xe1
 8000d58:	723b      	strb	r3, [r7, #8]
 8000d5a:	2311      	movs	r3, #17
 8000d5c:	727b      	strb	r3, [r7, #9]
 8000d5e:	2302      	movs	r3, #2
 8000d60:	72bb      	strb	r3, [r7, #10]
 8000d62:	2300      	movs	r3, #0
 8000d64:	72fb      	strb	r3, [r7, #11]
 8000d66:	2300      	movs	r3, #0
 8000d68:	733b      	strb	r3, [r7, #12]
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	737b      	strb	r3, [r7, #13]
 8000d6e:	2300      	movs	r3, #0
 8000d70:	73bb      	strb	r3, [r7, #14]
 8000d72:	2300      	movs	r3, #0
 8000d74:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 8000d76:	4b31      	ldr	r3, [pc, #196]	@ (8000e3c <Add_SWServW2ST_Service+0x110>)
 8000d78:	461c      	mov	r4, r3
 8000d7a:	463b      	mov	r3, r7
 8000d7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d7e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	461a      	mov	r2, r3
 8000d88:	0052      	lsls	r2, r2, #1
 8000d8a:	4413      	add	r3, r2
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	3301      	adds	r3, #1
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	4a2b      	ldr	r2, [pc, #172]	@ (8000e40 <Add_SWServW2ST_Service+0x114>)
 8000d94:	9200      	str	r2, [sp, #0]
 8000d96:	2201      	movs	r2, #1
 8000d98:	4928      	ldr	r1, [pc, #160]	@ (8000e3c <Add_SWServW2ST_Service+0x110>)
 8000d9a:	2002      	movs	r0, #2
 8000d9c:	f007 fed8 	bl	8008b50 <aci_gatt_add_serv>
 8000da0:	4603      	mov	r3, r0
 8000da2:	74fb      	strb	r3, [r7, #19]
                          1+3*NumberOfRecords, &SWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8000da4:	7cfb      	ldrb	r3, [r7, #19]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d13f      	bne.n	8000e2a <Add_SWServW2ST_Service+0xfe>
    goto fail;
  }

  COPY_QUATERNIONS_W2ST_CHAR_UUID(uuid);
 8000daa:	231b      	movs	r3, #27
 8000dac:	703b      	strb	r3, [r7, #0]
 8000dae:	23c5      	movs	r3, #197	@ 0xc5
 8000db0:	707b      	strb	r3, [r7, #1]
 8000db2:	23d5      	movs	r3, #213	@ 0xd5
 8000db4:	70bb      	strb	r3, [r7, #2]
 8000db6:	23a5      	movs	r3, #165	@ 0xa5
 8000db8:	70fb      	strb	r3, [r7, #3]
 8000dba:	2302      	movs	r3, #2
 8000dbc:	713b      	strb	r3, [r7, #4]
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	717b      	strb	r3, [r7, #5]
 8000dc2:	2336      	movs	r3, #54	@ 0x36
 8000dc4:	71bb      	strb	r3, [r7, #6]
 8000dc6:	23ac      	movs	r3, #172	@ 0xac
 8000dc8:	71fb      	strb	r3, [r7, #7]
 8000dca:	23e1      	movs	r3, #225	@ 0xe1
 8000dcc:	723b      	strb	r3, [r7, #8]
 8000dce:	2311      	movs	r3, #17
 8000dd0:	727b      	strb	r3, [r7, #9]
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	72bb      	strb	r3, [r7, #10]
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	72fb      	strb	r3, [r7, #11]
 8000dda:	2300      	movs	r3, #0
 8000ddc:	733b      	strb	r3, [r7, #12]
 8000dde:	2301      	movs	r3, #1
 8000de0:	737b      	strb	r3, [r7, #13]
 8000de2:	2300      	movs	r3, #0
 8000de4:	73bb      	strb	r3, [r7, #14]
 8000de6:	2300      	movs	r3, #0
 8000de8:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8000dea:	4b16      	ldr	r3, [pc, #88]	@ (8000e44 <Add_SWServW2ST_Service+0x118>)
 8000dec:	461c      	mov	r4, r3
 8000dee:	463b      	mov	r3, r7
 8000df0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000df2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(SWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8000df6:	4b12      	ldr	r3, [pc, #72]	@ (8000e40 <Add_SWServW2ST_Service+0x114>)
 8000df8:	8818      	ldrh	r0, [r3, #0]
 8000dfa:	4b13      	ldr	r3, [pc, #76]	@ (8000e48 <Add_SWServW2ST_Service+0x11c>)
 8000dfc:	9305      	str	r3, [sp, #20]
 8000dfe:	2300      	movs	r3, #0
 8000e00:	9304      	str	r3, [sp, #16]
 8000e02:	2310      	movs	r3, #16
 8000e04:	9303      	str	r3, [sp, #12]
 8000e06:	2304      	movs	r3, #4
 8000e08:	9302      	str	r3, [sp, #8]
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	9301      	str	r3, [sp, #4]
 8000e0e:	2310      	movs	r3, #16
 8000e10:	9300      	str	r3, [sp, #0]
 8000e12:	2308      	movs	r3, #8
 8000e14:	4a0b      	ldr	r2, [pc, #44]	@ (8000e44 <Add_SWServW2ST_Service+0x118>)
 8000e16:	2102      	movs	r1, #2
 8000e18:	f007 ff23 	bl	8008c62 <aci_gatt_add_char>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &QuaternionsCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8000e20:	7cfb      	ldrb	r3, [r7, #19]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d103      	bne.n	8000e2e <Add_SWServW2ST_Service+0x102>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8000e26:	2300      	movs	r3, #0
 8000e28:	e003      	b.n	8000e32 <Add_SWServW2ST_Service+0x106>
    goto fail;
 8000e2a:	bf00      	nop
 8000e2c:	e000      	b.n	8000e30 <Add_SWServW2ST_Service+0x104>
    goto fail;
 8000e2e:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 8000e30:	2347      	movs	r3, #71	@ 0x47
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	371c      	adds	r7, #28
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd90      	pop	{r4, r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200000b4 	.word	0x200000b4
 8000e40:	200000ae 	.word	0x200000ae
 8000e44:	200000c4 	.word	0x200000c4
 8000e48:	200000b0 	.word	0x200000b0

08000e4c <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08c      	sub	sp, #48	@ 0x30
 8000e50:	af02      	add	r7, sp, #8
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8000e58:	f002 f896 	bl	8002f88 <HAL_GetTick>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	743b      	strb	r3, [r7, #16]
 8000e64:	f002 f890 	bl	8002f88 <HAL_GetTick>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	0adb      	lsrs	r3, r3, #11
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	747b      	strb	r3, [r7, #17]

  HOST_TO_LE_16(buff+2,-x_axes->AXIS_Y);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	425b      	negs	r3, r3
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	74bb      	strb	r3, [r7, #18]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	425b      	negs	r3, r3
 8000e82:	121b      	asrs	r3, r3, #8
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+4, x_axes->AXIS_X);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	753b      	strb	r3, [r7, #20]
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	121b      	asrs	r3, r3, #8
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	757b      	strb	r3, [r7, #21]
  HOST_TO_LE_16(buff+6,-x_axes->AXIS_Z);
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	425b      	negs	r3, r3
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	75bb      	strb	r3, [r7, #22]
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	425b      	negs	r3, r3
 8000eac:	121b      	asrs	r3, r3, #8
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff+8,g_axes->AXIS_Y);
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	763b      	strb	r3, [r7, #24]
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	121b      	asrs	r3, r3, #8
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+10,g_axes->AXIS_X);
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	76bb      	strb	r3, [r7, #26]
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	121b      	asrs	r3, r3, #8
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+12,g_axes->AXIS_Z);
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	773b      	strb	r3, [r7, #28]
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	689b      	ldr	r3, [r3, #8]
 8000ee2:	121b      	asrs	r3, r3, #8
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	777b      	strb	r3, [r7, #29]

  HOST_TO_LE_16(buff+14,m_axes->AXIS_Y);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	77bb      	strb	r3, [r7, #30]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	121b      	asrs	r3, r3, #8
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	77fb      	strb	r3, [r7, #31]
  HOST_TO_LE_16(buff+16,m_axes->AXIS_X);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	f887 3020 	strb.w	r3, [r7, #32]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	121b      	asrs	r3, r3, #8
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  HOST_TO_LE_16(buff+18,m_axes->AXIS_Z);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	121b      	asrs	r3, r3, #8
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
 8000f26:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <Acc_Update+0x10c>)
 8000f28:	8818      	ldrh	r0, [r3, #0]
 8000f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <Acc_Update+0x110>)
 8000f2c:	8819      	ldrh	r1, [r3, #0]
 8000f2e:	f107 0310 	add.w	r3, r7, #16
 8000f32:	9300      	str	r3, [sp, #0]
 8000f34:	2314      	movs	r3, #20
 8000f36:	2200      	movs	r2, #0
 8000f38:	f007 ff5e 	bl	8008df8 <aci_gatt_update_char_value>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				   0, 2+2*3*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8000f42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <Acc_Update+0x102>
    PRINTF("Error while updating Acceleration characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8000f4a:	2347      	movs	r3, #71	@ 0x47
 8000f4c:	e000      	b.n	8000f50 <Acc_Update+0x104>
  }

  return BLE_STATUS_SUCCESS;
 8000f4e:	2300      	movs	r3, #0
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3728      	adds	r7, #40	@ 0x28
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	200000a8 	.word	0x200000a8
 8000f5c:	200000ac 	.word	0x200000ac

08000f60 <Read_Request_CB>:
* Description    : Update the sensor values.
* Input          : Handle of the characteristic to update.
* Return         : None.
*******************************************************************************/
void Read_Request_CB(uint16_t handle)
{
 8000f60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f64:	b08e      	sub	sp, #56	@ 0x38
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	4603      	mov	r3, r0
 8000f6a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  tBleStatus ret;

  if(handle == AccGyroMagCharHandle + 1)
 8000f6c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000f6e:	4b57      	ldr	r3, [pc, #348]	@ (80010cc <Read_Request_CB+0x16c>)
 8000f70:	881b      	ldrh	r3, [r3, #0]
 8000f72:	3301      	adds	r3, #1
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d105      	bne.n	8000f84 <Read_Request_CB+0x24>
  {
    Acc_Update(&x_axes, &g_axes, &m_axes);
 8000f78:	4a55      	ldr	r2, [pc, #340]	@ (80010d0 <Read_Request_CB+0x170>)
 8000f7a:	4956      	ldr	r1, [pc, #344]	@ (80010d4 <Read_Request_CB+0x174>)
 8000f7c:	4856      	ldr	r0, [pc, #344]	@ (80010d8 <Read_Request_CB+0x178>)
 8000f7e:	f7ff ff65 	bl	8000e4c <Acc_Update>
 8000f82:	e091      	b.n	80010a8 <Read_Request_CB+0x148>
  }
  else if (handle == EnvironmentalCharHandle + 1)
 8000f84:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000f86:	4b55      	ldr	r3, [pc, #340]	@ (80010dc <Read_Request_CB+0x17c>)
 8000f88:	881b      	ldrh	r3, [r3, #0]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	f040 808b 	bne.w	80010a8 <Read_Request_CB+0x148>
  {
    float data_t, data_p;
    data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX; //T sensor emulation
 8000f92:	f009 ff17 	bl	800adc4 <rand>
 8000f96:	4603      	mov	r3, r0
 8000f98:	17da      	asrs	r2, r3, #31
 8000f9a:	61bb      	str	r3, [r7, #24]
 8000f9c:	61fa      	str	r2, [r7, #28]
 8000f9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000fa2:	f04f 0000 	mov.w	r0, #0
 8000fa6:	f04f 0100 	mov.w	r1, #0
 8000faa:	0099      	lsls	r1, r3, #2
 8000fac:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000fb0:	0090      	lsls	r0, r2, #2
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	69b9      	ldr	r1, [r7, #24]
 8000fb8:	1851      	adds	r1, r2, r1
 8000fba:	6139      	str	r1, [r7, #16]
 8000fbc:	69f9      	ldr	r1, [r7, #28]
 8000fbe:	eb43 0101 	adc.w	r1, r3, r1
 8000fc2:	6179      	str	r1, [r7, #20]
 8000fc4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000fc8:	f04f 0300 	mov.w	r3, #0
 8000fcc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000fd0:	f7ff fb7a 	bl	80006c8 <__aeabi_uldivmod>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	4610      	mov	r0, r2
 8000fda:	4619      	mov	r1, r3
 8000fdc:	f7ff faee 	bl	80005bc <__aeabi_ul2d>
 8000fe0:	f04f 0200 	mov.w	r2, #0
 8000fe4:	4b3e      	ldr	r3, [pc, #248]	@ (80010e0 <Read_Request_CB+0x180>)
 8000fe6:	f7ff f969 	bl	80002bc <__adddf3>
 8000fea:	4602      	mov	r2, r0
 8000fec:	460b      	mov	r3, r1
 8000fee:	4610      	mov	r0, r2
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	f7ff fb19 	bl	8000628 <__aeabi_d2f>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	637b      	str	r3, [r7, #52]	@ 0x34
    data_p = 1000.0 + ((uint64_t)rand()*100)/RAND_MAX; //P sensor emulation
 8000ffa:	f009 fee3 	bl	800adc4 <rand>
 8000ffe:	4603      	mov	r3, r0
 8001000:	17da      	asrs	r2, r3, #31
 8001002:	4698      	mov	r8, r3
 8001004:	4691      	mov	r9, r2
 8001006:	4642      	mov	r2, r8
 8001008:	464b      	mov	r3, r9
 800100a:	1891      	adds	r1, r2, r2
 800100c:	6039      	str	r1, [r7, #0]
 800100e:	415b      	adcs	r3, r3
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001016:	eb12 0408 	adds.w	r4, r2, r8
 800101a:	eb43 0509 	adc.w	r5, r3, r9
 800101e:	f04f 0200 	mov.w	r2, #0
 8001022:	f04f 0300 	mov.w	r3, #0
 8001026:	016b      	lsls	r3, r5, #5
 8001028:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800102c:	0162      	lsls	r2, r4, #5
 800102e:	eb14 0a02 	adds.w	sl, r4, r2
 8001032:	eb45 0b03 	adc.w	fp, r5, r3
 8001036:	eb1a 0308 	adds.w	r3, sl, r8
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	eb4b 0309 	adc.w	r3, fp, r9
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001046:	f04f 0300 	mov.w	r3, #0
 800104a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800104e:	f7ff fb3b 	bl	80006c8 <__aeabi_uldivmod>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	4610      	mov	r0, r2
 8001058:	4619      	mov	r1, r3
 800105a:	f7ff faaf 	bl	80005bc <__aeabi_ul2d>
 800105e:	f04f 0200 	mov.w	r2, #0
 8001062:	4b20      	ldr	r3, [pc, #128]	@ (80010e4 <Read_Request_CB+0x184>)
 8001064:	f7ff f92a 	bl	80002bc <__adddf3>
 8001068:	4602      	mov	r2, r0
 800106a:	460b      	mov	r3, r1
 800106c:	4610      	mov	r0, r2
 800106e:	4619      	mov	r1, r3
 8001070:	f7ff fada 	bl	8000628 <__aeabi_d2f>
 8001074:	4603      	mov	r3, r0
 8001076:	633b      	str	r3, [r7, #48]	@ 0x30
    BlueMS_Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8001078:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800107c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80010e8 <Read_Request_CB+0x188>
 8001080:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001084:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001088:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800108c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001090:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001094:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001098:	ee17 3a90 	vmov	r3, s15
 800109c:	b21b      	sxth	r3, r3
 800109e:	4619      	mov	r1, r3
 80010a0:	ee16 0a90 	vmov	r0, s13
 80010a4:	f000 f824 	bl	80010f0 <BlueMS_Environmental_Update>
  }

  if(connection_handle !=0)
 80010a8:	4b10      	ldr	r3, [pc, #64]	@ (80010ec <Read_Request_CB+0x18c>)
 80010aa:	881b      	ldrh	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d007      	beq.n	80010c0 <Read_Request_CB+0x160>
  {
    ret = aci_gatt_allow_read(connection_handle);
 80010b0:	4b0e      	ldr	r3, [pc, #56]	@ (80010ec <Read_Request_CB+0x18c>)
 80010b2:	881b      	ldrh	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f007 ff2f 	bl	8008f18 <aci_gatt_allow_read>
 80010ba:	4603      	mov	r3, r0
 80010bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (ret != BLE_STATUS_SUCCESS)
    {
      PRINTF("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
    }
  }
}
 80010c0:	bf00      	nop
 80010c2:	3738      	adds	r7, #56	@ 0x38
 80010c4:	46bd      	mov	sp, r7
 80010c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80010ca:	bf00      	nop
 80010cc:	200000ac 	.word	0x200000ac
 80010d0:	200000f4 	.word	0x200000f4
 80010d4:	200000e8 	.word	0x200000e8
 80010d8:	200000dc 	.word	0x200000dc
 80010dc:	200000aa 	.word	0x200000aa
 80010e0:	403b0000 	.word	0x403b0000
 80010e4:	408f4000 	.word	0x408f4000
 80010e8:	42c80000 	.word	0x42c80000
 80010ec:	200000d4 	.word	0x200000d4

080010f0 <BlueMS_Environmental_Update>:

tBleStatus BlueMS_Environmental_Update(int32_t press, int16_t temp)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b088      	sub	sp, #32
 80010f4:	af02      	add	r7, sp, #8
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	807b      	strh	r3, [r7, #2]
  tBleStatus ret;
  uint8_t buff[8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 80010fc:	f001 ff44 	bl	8002f88 <HAL_GetTick>
 8001100:	4603      	mov	r3, r0
 8001102:	08db      	lsrs	r3, r3, #3
 8001104:	b2db      	uxtb	r3, r3
 8001106:	733b      	strb	r3, [r7, #12]
 8001108:	f001 ff3e 	bl	8002f88 <HAL_GetTick>
 800110c:	4603      	mov	r3, r0
 800110e:	0adb      	lsrs	r3, r3, #11
 8001110:	b2db      	uxtb	r3, r3
 8001112:	737b      	strb	r3, [r7, #13]

  HOST_TO_LE_32(buff+2,press);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	b2db      	uxtb	r3, r3
 8001118:	73bb      	strb	r3, [r7, #14]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	121b      	asrs	r3, r3, #8
 800111e:	b2db      	uxtb	r3, r3
 8001120:	73fb      	strb	r3, [r7, #15]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	141b      	asrs	r3, r3, #16
 8001126:	b2db      	uxtb	r3, r3
 8001128:	743b      	strb	r3, [r7, #16]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	161b      	asrs	r3, r3, #24
 800112e:	b2db      	uxtb	r3, r3
 8001130:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,temp);
 8001132:	887b      	ldrh	r3, [r7, #2]
 8001134:	b2db      	uxtb	r3, r3
 8001136:	74bb      	strb	r3, [r7, #18]
 8001138:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800113c:	121b      	asrs	r3, r3, #8
 800113e:	b21b      	sxth	r3, r3
 8001140:	b2db      	uxtb	r3, r3
 8001142:	74fb      	strb	r3, [r7, #19]

  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle,
 8001144:	4b0b      	ldr	r3, [pc, #44]	@ (8001174 <BlueMS_Environmental_Update+0x84>)
 8001146:	8818      	ldrh	r0, [r3, #0]
 8001148:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <BlueMS_Environmental_Update+0x88>)
 800114a:	8819      	ldrh	r1, [r3, #0]
 800114c:	f107 030c 	add.w	r3, r7, #12
 8001150:	9300      	str	r3, [sp, #0]
 8001152:	2308      	movs	r3, #8
 8001154:	2200      	movs	r2, #0
 8001156:	f007 fe4f 	bl	8008df8 <aci_gatt_update_char_value>
 800115a:	4603      	mov	r3, r0
 800115c:	75fb      	strb	r3, [r7, #23]
                                   0, 8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 800115e:	7dfb      	ldrb	r3, [r7, #23]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <BlueMS_Environmental_Update+0x78>
    PRINTF("Error while updating TEMP characteristic: 0x%04X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8001164:	2347      	movs	r3, #71	@ 0x47
 8001166:	e000      	b.n	800116a <BlueMS_Environmental_Update+0x7a>
  }

  return BLE_STATUS_SUCCESS;
 8001168:	2300      	movs	r3, #0
}
 800116a:	4618      	mov	r0, r3
 800116c:	3718      	adds	r7, #24
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	200000a8 	.word	0x200000a8
 8001178:	200000aa 	.word	0x200000aa

0800117c <user_notify>:
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	61fb      	str	r3, [r7, #28]
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	3301      	adds	r3, #1
 800118c:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type != HCI_EVENT_PKT)
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b04      	cmp	r3, #4
 8001194:	d139      	bne.n	800120a <user_notify+0x8e>
    return;

  switch(event_pckt->evt){
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2bff      	cmp	r3, #255	@ 0xff
 800119c:	d01f      	beq.n	80011de <user_notify+0x62>
 800119e:	2bff      	cmp	r3, #255	@ 0xff
 80011a0:	dc38      	bgt.n	8001214 <user_notify+0x98>
 80011a2:	2b05      	cmp	r3, #5
 80011a4:	d002      	beq.n	80011ac <user_notify+0x30>
 80011a6:	2b3e      	cmp	r3, #62	@ 0x3e
 80011a8:	d003      	beq.n	80011b2 <user_notify+0x36>
 80011aa:	e033      	b.n	8001214 <user_notify+0x98>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 80011ac:	f000 f836 	bl	800121c <GAP_DisconnectionComplete_CB>
    }
    break;
 80011b0:	e030      	b.n	8001214 <user_notify+0x98>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	3302      	adds	r3, #2
 80011b6:	60fb      	str	r3, [r7, #12]

      switch(evt->subevent){
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d126      	bne.n	800120e <user_notify+0x92>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	3301      	adds	r3, #1
 80011c4:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	1d5a      	adds	r2, r3, #5
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	4619      	mov	r1, r3
 80011d4:	4610      	mov	r0, r2
 80011d6:	f000 f837 	bl	8001248 <GAP_ConnectionComplete_CB>
        }
        break;
 80011da:	bf00      	nop
      }
    }
    break;
 80011dc:	e017      	b.n	800120e <user_notify+0x92>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 80011de:	69bb      	ldr	r3, [r7, #24]
 80011e0:	3302      	adds	r3, #2
 80011e2:	617b      	str	r3, [r7, #20]
      switch(blue_evt->ecode){
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	881b      	ldrh	r3, [r3, #0]
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	461a      	mov	r2, r3
 80011ec:	f640 4314 	movw	r3, #3092	@ 0xc14
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d10e      	bne.n	8001212 <user_notify+0x96>

      case EVT_BLUE_GATT_READ_PERMIT_REQ:
        {
          evt_gatt_read_permit_req *pr = (void*)blue_evt->data;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	3302      	adds	r3, #2
 80011f8:	613b      	str	r3, [r7, #16]
          Read_Request_CB(pr->attr_handle);
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	885b      	ldrh	r3, [r3, #2]
 80011fe:	b29b      	uxth	r3, r3
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff fead 	bl	8000f60 <Read_Request_CB>
        }
        break;
 8001206:	bf00      	nop
      }

    }
    break;
 8001208:	e003      	b.n	8001212 <user_notify+0x96>
    return;
 800120a:	bf00      	nop
 800120c:	e002      	b.n	8001214 <user_notify+0x98>
    break;
 800120e:	bf00      	nop
 8001210:	e000      	b.n	8001214 <user_notify+0x98>
    break;
 8001212:	bf00      	nop
  }
}
 8001214:	3720      	adds	r7, #32
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
	...

0800121c <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device gets disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  connected = FALSE;
 8001220:	4b06      	ldr	r3, [pc, #24]	@ (800123c <GAP_DisconnectionComplete_CB+0x20>)
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
  PRINTF("Disconnected\n");
  /* Make the device connectable again. */
  set_connectable = TRUE;
 8001226:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <GAP_DisconnectionComplete_CB+0x24>)
 8001228:	2201      	movs	r2, #1
 800122a:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 800122c:	4b05      	ldr	r3, [pc, #20]	@ (8001244 <GAP_DisconnectionComplete_CB+0x28>)
 800122e:	2200      	movs	r2, #0
 8001230:	701a      	strb	r2, [r3, #0]
}
 8001232:	bf00      	nop
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr
 800123c:	200000d8 	.word	0x200000d8
 8001240:	20000001 	.word	0x20000001
 8001244:	200000d6 	.word	0x200000d6

08001248 <GAP_ConnectionComplete_CB>:
 * @param  uint8_t Address of peer device
 * @param  uint16_t Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	460b      	mov	r3, r1
 8001252:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 8001254:	4b0a      	ldr	r3, [pc, #40]	@ (8001280 <GAP_ConnectionComplete_CB+0x38>)
 8001256:	2201      	movs	r2, #1
 8001258:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 800125a:	4a0a      	ldr	r2, [pc, #40]	@ (8001284 <GAP_ConnectionComplete_CB+0x3c>)
 800125c:	887b      	ldrh	r3, [r7, #2]
 800125e:	8013      	strh	r3, [r2, #0]

  PRINTF("Connected to device:");
  for(uint32_t i = 5; i > 0; i--){
 8001260:	2305      	movs	r3, #5
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	e002      	b.n	800126c <GAP_ConnectionComplete_CB+0x24>
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	3b01      	subs	r3, #1
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d1f9      	bne.n	8001266 <GAP_ConnectionComplete_CB+0x1e>
    PRINTF("%02X-", addr[i]);
  }
  PRINTF("%02X\n", addr[0]);
}
 8001272:	bf00      	nop
 8001274:	bf00      	nop
 8001276:	3714      	adds	r7, #20
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	200000d8 	.word	0x200000d8
 8001284:	200000d4 	.word	0x200000d4

08001288 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b088      	sub	sp, #32
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001290:	4b1f      	ldr	r3, [pc, #124]	@ (8001310 <HCI_TL_SPI_Init+0x88>)
 8001292:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001294:	4a1e      	ldr	r2, [pc, #120]	@ (8001310 <HCI_TL_SPI_Init+0x88>)
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800129c:	4b1c      	ldr	r3, [pc, #112]	@ (8001310 <HCI_TL_SPI_Init+0x88>)
 800129e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a0:	f003 0301 	and.w	r3, r3, #1
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80012a8:	2340      	movs	r3, #64	@ 0x40
 80012aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012ac:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80012b6:	f107 030c 	add.w	r3, r7, #12
 80012ba:	4619      	mov	r1, r3
 80012bc:	4815      	ldr	r0, [pc, #84]	@ (8001314 <HCI_TL_SPI_Init+0x8c>)
 80012be:	f002 fff1 	bl	80042a4 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80012c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c8:	2301      	movs	r3, #1
 80012ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80012d4:	f107 030c 	add.w	r3, r7, #12
 80012d8:	4619      	mov	r1, r3
 80012da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012de:	f002 ffe1 	bl	80042a4 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80012e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2300      	movs	r3, #0
 80012f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	4619      	mov	r1, r3
 80012fa:	4807      	ldr	r0, [pc, #28]	@ (8001318 <HCI_TL_SPI_Init+0x90>)
 80012fc:	f002 ffd2 	bl	80042a4 <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 8001300:	f001 fce8 	bl	8002cd4 <BSP_SPI3_Init>
 8001304:	4603      	mov	r3, r0
}
 8001306:	4618      	mov	r0, r3
 8001308:	3720      	adds	r7, #32
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40021000 	.word	0x40021000
 8001314:	48001000 	.word	0x48001000
 8001318:	48000c00 	.word	0x48000c00

0800131c <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8001320:	2140      	movs	r1, #64	@ 0x40
 8001322:	4808      	ldr	r0, [pc, #32]	@ (8001344 <HCI_TL_SPI_DeInit+0x28>)
 8001324:	f003 f950 	bl	80045c8 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8001328:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800132c:	4806      	ldr	r0, [pc, #24]	@ (8001348 <HCI_TL_SPI_DeInit+0x2c>)
 800132e:	f003 f94b 	bl	80045c8 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8001332:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001336:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800133a:	f003 f945 	bl	80045c8 <HAL_GPIO_DeInit>
  return 0;
 800133e:	2300      	movs	r3, #0
}
 8001340:	4618      	mov	r0, r3
 8001342:	bd80      	pop	{r7, pc}
 8001344:	48001000 	.word	0x48001000
 8001348:	48000c00 	.word	0x48000c00

0800134c <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001350:	2201      	movs	r2, #1
 8001352:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001356:	480d      	ldr	r0, [pc, #52]	@ (800138c <HCI_TL_SPI_Reset+0x40>)
 8001358:	f003 fa40 	bl	80047dc <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 800135c:	2200      	movs	r2, #0
 800135e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001362:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001366:	f003 fa39 	bl	80047dc <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800136a:	2005      	movs	r0, #5
 800136c:	f001 fe18 	bl	8002fa0 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8001370:	2201      	movs	r2, #1
 8001372:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001376:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800137a:	f003 fa2f 	bl	80047dc <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800137e:	2005      	movs	r0, #5
 8001380:	f001 fe0e 	bl	8002fa0 <HAL_Delay>
  return 0;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	48000c00 	.word	0x48000c00

08001390 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	460b      	mov	r3, r1
 800139a:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 800139c:	2300      	movs	r3, #0
 800139e:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 80013a0:	23ff      	movs	r3, #255	@ 0xff
 80013a2:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80013a4:	230b      	movs	r3, #11
 80013a6:	617b      	str	r3, [r7, #20]
 80013a8:	2300      	movs	r3, #0
 80013aa:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013b2:	4822      	ldr	r0, [pc, #136]	@ (800143c <HCI_TL_SPI_Receive+0xac>)
 80013b4:	f003 fa12 	bl	80047dc <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 80013b8:	f107 010c 	add.w	r1, r7, #12
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	2205      	movs	r2, #5
 80013c2:	4618      	mov	r0, r3
 80013c4:	f001 fcb6 	bl	8002d34 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 80013c8:	7b3b      	ldrb	r3, [r7, #12]
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d12a      	bne.n	8001424 <HCI_TL_SPI_Receive+0x94>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 80013ce:	7c3b      	ldrb	r3, [r7, #16]
 80013d0:	b21b      	sxth	r3, r3
 80013d2:	021b      	lsls	r3, r3, #8
 80013d4:	b21a      	sxth	r2, r3
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
 80013d8:	b21b      	sxth	r3, r3
 80013da:	4313      	orrs	r3, r2
 80013dc:	b21b      	sxth	r3, r3
 80013de:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 80013e0:	8bfb      	ldrh	r3, [r7, #30]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d01e      	beq.n	8001424 <HCI_TL_SPI_Receive+0x94>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 80013e6:	8bfa      	ldrh	r2, [r7, #30]
 80013e8:	887b      	ldrh	r3, [r7, #2]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d901      	bls.n	80013f2 <HCI_TL_SPI_Receive+0x62>
        byte_count = size;
 80013ee:	887b      	ldrh	r3, [r7, #2]
 80013f0:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 80013f2:	2300      	movs	r3, #0
 80013f4:	777b      	strb	r3, [r7, #29]
 80013f6:	e010      	b.n	800141a <HCI_TL_SPI_Receive+0x8a>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 80013f8:	f107 011b 	add.w	r1, r7, #27
 80013fc:	f107 031c 	add.w	r3, r7, #28
 8001400:	2201      	movs	r2, #1
 8001402:	4618      	mov	r0, r3
 8001404:	f001 fc96 	bl	8002d34 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 8001408:	7f7b      	ldrb	r3, [r7, #29]
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	4413      	add	r3, r2
 800140e:	7efa      	ldrb	r2, [r7, #27]
 8001410:	b2d2      	uxtb	r2, r2
 8001412:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8001414:	7f7b      	ldrb	r3, [r7, #29]
 8001416:	3301      	adds	r3, #1
 8001418:	777b      	strb	r3, [r7, #29]
 800141a:	7f7b      	ldrb	r3, [r7, #29]
 800141c:	b29b      	uxth	r3, r3
 800141e:	8bfa      	ldrh	r2, [r7, #30]
 8001420:	429a      	cmp	r2, r3
 8001422:	d8e9      	bhi.n	80013f8 <HCI_TL_SPI_Receive+0x68>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001424:	2201      	movs	r2, #1
 8001426:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800142a:	4804      	ldr	r0, [pc, #16]	@ (800143c <HCI_TL_SPI_Receive+0xac>)
 800142c:	f003 f9d6 	bl	80047dc <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8001430:	7f7b      	ldrb	r3, [r7, #29]
}
 8001432:	4618      	mov	r0, r3
 8001434:	3720      	adds	r7, #32
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	48000c00 	.word	0x48000c00

08001440 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 800144c:	230a      	movs	r3, #10
 800144e:	613b      	str	r3, [r7, #16]
 8001450:	2300      	movs	r3, #0
 8001452:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8001454:	f001 fd98 	bl	8002f88 <HAL_GetTick>
 8001458:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 800145a:	2300      	movs	r3, #0
 800145c:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 800145e:	2200      	movs	r2, #0
 8001460:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001464:	481c      	ldr	r0, [pc, #112]	@ (80014d8 <HCI_TL_SPI_Send+0x98>)
 8001466:	f003 f9b9 	bl	80047dc <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 800146a:	f107 0108 	add.w	r1, r7, #8
 800146e:	f107 0310 	add.w	r3, r7, #16
 8001472:	2205      	movs	r2, #5
 8001474:	4618      	mov	r0, r3
 8001476:	f001 fc5d 	bl	8002d34 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 800147a:	7a3b      	ldrb	r3, [r7, #8]
 800147c:	2b02      	cmp	r3, #2
 800147e:	d10f      	bne.n	80014a0 <HCI_TL_SPI_Send+0x60>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8001480:	7a7b      	ldrb	r3, [r7, #9]
 8001482:	461a      	mov	r2, r3
 8001484:	887b      	ldrh	r3, [r7, #2]
 8001486:	4293      	cmp	r3, r2
 8001488:	d806      	bhi.n	8001498 <HCI_TL_SPI_Send+0x58>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 800148a:	887b      	ldrh	r3, [r7, #2]
 800148c:	461a      	mov	r2, r3
 800148e:	4913      	ldr	r1, [pc, #76]	@ (80014dc <HCI_TL_SPI_Send+0x9c>)
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f001 fc4f 	bl	8002d34 <BSP_SPI3_SendRecv>
 8001496:	e006      	b.n	80014a6 <HCI_TL_SPI_Send+0x66>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 8001498:	f06f 0301 	mvn.w	r3, #1
 800149c:	61fb      	str	r3, [r7, #28]
 800149e:	e002      	b.n	80014a6 <HCI_TL_SPI_Send+0x66>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
 80014a4:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80014a6:	2201      	movs	r2, #1
 80014a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014ac:	480a      	ldr	r0, [pc, #40]	@ (80014d8 <HCI_TL_SPI_Send+0x98>)
 80014ae:	f003 f995 	bl	80047dc <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80014b2:	f001 fd69 	bl	8002f88 <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b0f      	cmp	r3, #15
 80014be:	d903      	bls.n	80014c8 <HCI_TL_SPI_Send+0x88>
    {
      result = -3;
 80014c0:	f06f 0302 	mvn.w	r3, #2
 80014c4:	61fb      	str	r3, [r7, #28]
      break;
 80014c6:	e002      	b.n	80014ce <HCI_TL_SPI_Send+0x8e>
    }
  } while(result < 0);
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	dbc5      	blt.n	800145a <HCI_TL_SPI_Send+0x1a>

  return result;
 80014ce:	69fb      	ldr	r3, [r7, #28]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3720      	adds	r7, #32
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	48000c00 	.word	0x48000c00
 80014dc:	20000108 	.word	0x20000108

080014e0 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80014e4:	2140      	movs	r1, #64	@ 0x40
 80014e6:	4805      	ldr	r0, [pc, #20]	@ (80014fc <IsDataAvailable+0x1c>)
 80014e8:	f003 f960 	bl	80047ac <HAL_GPIO_ReadPin>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	bf0c      	ite	eq
 80014f2:	2301      	moveq	r3, #1
 80014f4:	2300      	movne	r3, #0
 80014f6:	b2db      	uxtb	r3, r3
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	48001000 	.word	0x48001000

08001500 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b088      	sub	sp, #32
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8001506:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <hci_tl_lowlevel_init+0x50>)
 8001508:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 800150a:	4b12      	ldr	r3, [pc, #72]	@ (8001554 <hci_tl_lowlevel_init+0x54>)
 800150c:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 800150e:	4b12      	ldr	r3, [pc, #72]	@ (8001558 <hci_tl_lowlevel_init+0x58>)
 8001510:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8001512:	4b12      	ldr	r3, [pc, #72]	@ (800155c <hci_tl_lowlevel_init+0x5c>)
 8001514:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8001516:	4b12      	ldr	r3, [pc, #72]	@ (8001560 <hci_tl_lowlevel_init+0x60>)
 8001518:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800151a:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <hci_tl_lowlevel_init+0x64>)
 800151c:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 800151e:	1d3b      	adds	r3, r7, #4
 8001520:	4618      	mov	r0, r3
 8001522:	f007 ff39 	bl	8009398 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 8001526:	4910      	ldr	r1, [pc, #64]	@ (8001568 <hci_tl_lowlevel_init+0x68>)
 8001528:	4810      	ldr	r0, [pc, #64]	@ (800156c <hci_tl_lowlevel_init+0x6c>)
 800152a:	f002 fe77 	bl	800421c <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 800152e:	4a10      	ldr	r2, [pc, #64]	@ (8001570 <hci_tl_lowlevel_init+0x70>)
 8001530:	2100      	movs	r1, #0
 8001532:	480e      	ldr	r0, [pc, #56]	@ (800156c <hci_tl_lowlevel_init+0x6c>)
 8001534:	f002 fe58 	bl	80041e8 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001538:	2200      	movs	r2, #0
 800153a:	2100      	movs	r1, #0
 800153c:	2017      	movs	r0, #23
 800153e:	f002 fd10 	bl	8003f62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001542:	2017      	movs	r0, #23
 8001544:	f002 fd29 	bl	8003f9a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001548:	bf00      	nop
 800154a:	3720      	adds	r7, #32
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	08001289 	.word	0x08001289
 8001554:	0800131d 	.word	0x0800131d
 8001558:	08001441 	.word	0x08001441
 800155c:	08001391 	.word	0x08001391
 8001560:	0800134d 	.word	0x0800134d
 8001564:	08002d75 	.word	0x08002d75
 8001568:	16000006 	.word	0x16000006
 800156c:	20000100 	.word	0x20000100
 8001570:	08001575 	.word	0x08001575

08001574 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8001578:	e005      	b.n	8001586 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 800157a:	2000      	movs	r0, #0
 800157c:	f008 f844 	bl	8009608 <hci_notify_asynch_evt>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d105      	bne.n	8001592 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8001586:	f7ff ffab 	bl	80014e0 <IsDataAvailable>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d1f4      	bne.n	800157a <hci_tl_lowlevel_isr+0x6>
 8001590:	e000      	b.n	8001594 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8001592:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001594:	bd80      	pop	{r7, pc}
	...

08001598 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4a07      	ldr	r2, [pc, #28]	@ (80015c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80015a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	4a06      	ldr	r2, [pc, #24]	@ (80015c8 <vApplicationGetIdleTaskMemory+0x30>)
 80015ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2280      	movs	r2, #128	@ 0x80
 80015b4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80015b6:	bf00      	nop
 80015b8:	3714      	adds	r7, #20
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	20000208 	.word	0x20000208
 80015c8:	2000025c 	.word	0x2000025c

080015cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015cc:	b5b0      	push	{r4, r5, r7, lr}
 80015ce:	b08e      	sub	sp, #56	@ 0x38
 80015d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015d2:	f001 fc71 	bl	8002eb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015d6:	f000 f84d 	bl	8001674 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80015da:	f000 f8ad 	bl	8001738 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015de:	f000 fbcd 	bl	8001d7c <MX_GPIO_Init>
  MX_ADC1_Init();
 80015e2:	f000 f8d9 	bl	8001798 <MX_ADC1_Init>
  MX_DFSDM1_Init();
 80015e6:	f000 f93b 	bl	8001860 <MX_DFSDM1_Init>
  MX_I2C1_Init();
 80015ea:	f000 f971 	bl	80018d0 <MX_I2C1_Init>
  MX_I2C2_Init();
 80015ee:	f000 f9af 	bl	8001950 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 80015f2:	f000 f9ed 	bl	80019d0 <MX_OCTOSPI1_Init>
  MX_SPI1_Init();
 80015f6:	f000 fa41 	bl	8001a7c <MX_SPI1_Init>
  MX_UART4_Init();
 80015fa:	f000 fad1 	bl	8001ba0 <MX_UART4_Init>
  MX_USART2_UART_Init();
 80015fe:	f000 fb1b 	bl	8001c38 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001602:	f000 fb67 	bl	8001cd4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 8001606:	f000 fbb1 	bl	8001d6c <MX_USB_OTG_FS_USB_Init>
  MX_TIM1_Init();
 800160a:	f000 fa75 	bl	8001af8 <MX_TIM1_Init>
  MX_BlueNRG_MS_Init();
 800160e:	f7ff f9f1 	bl	80009f4 <MX_BlueNRG_MS_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001612:	4b14      	ldr	r3, [pc, #80]	@ (8001664 <main+0x98>)
 8001614:	f107 041c 	add.w	r4, r7, #28
 8001618:	461d      	mov	r5, r3
 800161a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800161c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800161e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001622:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001626:	f107 031c 	add.w	r3, r7, #28
 800162a:	2100      	movs	r1, #0
 800162c:	4618      	mov	r0, r3
 800162e:	f008 f96d 	bl	800990c <osThreadCreate>
 8001632:	4603      	mov	r3, r0
 8001634:	4a0c      	ldr	r2, [pc, #48]	@ (8001668 <main+0x9c>)
 8001636:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityHigh, 0, 128);
 8001638:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <main+0xa0>)
 800163a:	463c      	mov	r4, r7
 800163c:	461d      	mov	r5, r3
 800163e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001642:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001646:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 800164a:	463b      	mov	r3, r7
 800164c:	2100      	movs	r1, #0
 800164e:	4618      	mov	r0, r3
 8001650:	f008 f95c 	bl	800990c <osThreadCreate>
 8001654:	4603      	mov	r3, r0
 8001656:	4a06      	ldr	r2, [pc, #24]	@ (8001670 <main+0xa4>)
 8001658:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800165a:	f008 f950 	bl	80098fe <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800165e:	bf00      	nop
 8001660:	e7fd      	b.n	800165e <main+0x92>
 8001662:	bf00      	nop
 8001664:	0800be80 	.word	0x0800be80
 8001668:	20000860 	.word	0x20000860
 800166c:	0800bea8 	.word	0x0800bea8
 8001670:	20000864 	.word	0x20000864

08001674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b096      	sub	sp, #88	@ 0x58
 8001678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800167a:	f107 0314 	add.w	r3, r7, #20
 800167e:	2244      	movs	r2, #68	@ 0x44
 8001680:	2100      	movs	r1, #0
 8001682:	4618      	mov	r0, r3
 8001684:	f009 fdd4 	bl	800b230 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001688:	463b      	mov	r3, r7
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
 8001694:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001696:	2000      	movs	r0, #0
 8001698:	f003 ff18 	bl	80054cc <HAL_PWREx_ControlVoltageScaling>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80016a2:	f000 fcc3 	bl	800202c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80016a6:	f003 fee1 	bl	800546c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80016aa:	4b22      	ldr	r3, [pc, #136]	@ (8001734 <SystemClock_Config+0xc0>)
 80016ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016b0:	4a20      	ldr	r2, [pc, #128]	@ (8001734 <SystemClock_Config+0xc0>)
 80016b2:	f023 0318 	bic.w	r3, r3, #24
 80016b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80016ba:	2314      	movs	r3, #20
 80016bc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80016be:	2301      	movs	r3, #1
 80016c0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80016c2:	2301      	movs	r3, #1
 80016c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80016ca:	2360      	movs	r3, #96	@ 0x60
 80016cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ce:	2302      	movs	r3, #2
 80016d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80016d2:	2301      	movs	r3, #1
 80016d4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80016d6:	2301      	movs	r3, #1
 80016d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80016da:	233c      	movs	r3, #60	@ 0x3c
 80016dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016de:	2302      	movs	r3, #2
 80016e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016e2:	2302      	movs	r3, #2
 80016e4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016e6:	2302      	movs	r3, #2
 80016e8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	4618      	mov	r0, r3
 80016f0:	f003 ff90 	bl	8005614 <HAL_RCC_OscConfig>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80016fa:	f000 fc97 	bl	800202c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016fe:	230f      	movs	r3, #15
 8001700:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001702:	2303      	movs	r3, #3
 8001704:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001706:	2300      	movs	r3, #0
 8001708:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800170a:	2300      	movs	r3, #0
 800170c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800170e:	2300      	movs	r3, #0
 8001710:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001712:	463b      	mov	r3, r7
 8001714:	2105      	movs	r1, #5
 8001716:	4618      	mov	r0, r3
 8001718:	f004 fb96 	bl	8005e48 <HAL_RCC_ClockConfig>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001722:	f000 fc83 	bl	800202c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001726:	f005 f97d 	bl	8006a24 <HAL_RCCEx_EnableMSIPLLMode>
}
 800172a:	bf00      	nop
 800172c:	3758      	adds	r7, #88	@ 0x58
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40021000 	.word	0x40021000

08001738 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b0a6      	sub	sp, #152	@ 0x98
 800173c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800173e:	1d3b      	adds	r3, r7, #4
 8001740:	2294      	movs	r2, #148	@ 0x94
 8001742:	2100      	movs	r1, #0
 8001744:	4618      	mov	r0, r3
 8001746:	f009 fd73 	bl	800b230 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 800174a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800174e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001750:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001754:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001758:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800175c:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800175e:	2301      	movs	r3, #1
 8001760:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001762:	2301      	movs	r3, #1
 8001764:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001766:	2318      	movs	r3, #24
 8001768:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800176a:	2302      	movs	r3, #2
 800176c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800176e:	2302      	movs	r3, #2
 8001770:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001772:	2302      	movs	r3, #2
 8001774:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001776:	f04f 7388 	mov.w	r3, #17825792	@ 0x1100000
 800177a:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800177c:	1d3b      	adds	r3, r7, #4
 800177e:	4618      	mov	r0, r3
 8001780:	f004 fe20 	bl	80063c4 <HAL_RCCEx_PeriphCLKConfig>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800178a:	f000 fc4f 	bl	800202c <Error_Handler>
  }
}
 800178e:	bf00      	nop
 8001790:	3798      	adds	r7, #152	@ 0x98
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
	...

08001798 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800179e:	463b      	mov	r3, r7
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
 80017ac:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80017ae:	4b29      	ldr	r3, [pc, #164]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017b0:	4a29      	ldr	r2, [pc, #164]	@ (8001858 <MX_ADC1_Init+0xc0>)
 80017b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80017b4:	4b27      	ldr	r3, [pc, #156]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017ba:	4b26      	ldr	r3, [pc, #152]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017bc:	2200      	movs	r2, #0
 80017be:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017c0:	4b24      	ldr	r3, [pc, #144]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017c6:	4b23      	ldr	r3, [pc, #140]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017cc:	4b21      	ldr	r3, [pc, #132]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017ce:	2204      	movs	r2, #4
 80017d0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80017d2:	4b20      	ldr	r3, [pc, #128]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017da:	2200      	movs	r2, #0
 80017dc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80017de:	4b1d      	ldr	r3, [pc, #116]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017e0:	2201      	movs	r2, #1
 80017e2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017ec:	4b19      	ldr	r3, [pc, #100]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017f2:	4b18      	ldr	r3, [pc, #96]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80017f8:	4b16      	ldr	r3, [pc, #88]	@ (8001854 <MX_ADC1_Init+0xbc>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001800:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <MX_ADC1_Init+0xbc>)
 8001802:	2200      	movs	r2, #0
 8001804:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001806:	4b13      	ldr	r3, [pc, #76]	@ (8001854 <MX_ADC1_Init+0xbc>)
 8001808:	2200      	movs	r2, #0
 800180a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800180e:	4811      	ldr	r0, [pc, #68]	@ (8001854 <MX_ADC1_Init+0xbc>)
 8001810:	f001 fd8a 	bl	8003328 <HAL_ADC_Init>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800181a:	f000 fc07 	bl	800202c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800181e:	4b0f      	ldr	r3, [pc, #60]	@ (800185c <MX_ADC1_Init+0xc4>)
 8001820:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001822:	2306      	movs	r3, #6
 8001824:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001826:	2300      	movs	r3, #0
 8001828:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800182a:	237f      	movs	r3, #127	@ 0x7f
 800182c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800182e:	2304      	movs	r3, #4
 8001830:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001836:	463b      	mov	r3, r7
 8001838:	4619      	mov	r1, r3
 800183a:	4806      	ldr	r0, [pc, #24]	@ (8001854 <MX_ADC1_Init+0xbc>)
 800183c:	f001 feba 	bl	80035b4 <HAL_ADC_ConfigChannel>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001846:	f000 fbf1 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800184a:	bf00      	nop
 800184c:	3718      	adds	r7, #24
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	2000045c 	.word	0x2000045c
 8001858:	50040000 	.word	0x50040000
 800185c:	04300002 	.word	0x04300002

08001860 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8001864:	4b18      	ldr	r3, [pc, #96]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 8001866:	4a19      	ldr	r2, [pc, #100]	@ (80018cc <MX_DFSDM1_Init+0x6c>)
 8001868:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 800186a:	4b17      	ldr	r3, [pc, #92]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 800186c:	2201      	movs	r2, #1
 800186e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001870:	4b15      	ldr	r3, [pc, #84]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 8001876:	4b14      	ldr	r3, [pc, #80]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 8001878:	2202      	movs	r2, #2
 800187a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800187c:	4b12      	ldr	r3, [pc, #72]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 800187e:	2200      	movs	r2, #0
 8001880:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001882:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 8001884:	2200      	movs	r2, #0
 8001886:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8001888:	4b0f      	ldr	r3, [pc, #60]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 800188a:	2200      	movs	r2, #0
 800188c:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800188e:	4b0e      	ldr	r3, [pc, #56]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 8001890:	2200      	movs	r2, #0
 8001892:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001894:	4b0c      	ldr	r3, [pc, #48]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 8001896:	2204      	movs	r2, #4
 8001898:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800189a:	4b0b      	ldr	r3, [pc, #44]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 800189c:	2200      	movs	r2, #0
 800189e:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80018a0:	4b09      	ldr	r3, [pc, #36]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 80018a2:	2201      	movs	r2, #1
 80018a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 80018a6:	4b08      	ldr	r3, [pc, #32]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80018ac:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80018b2:	4805      	ldr	r0, [pc, #20]	@ (80018c8 <MX_DFSDM1_Init+0x68>)
 80018b4:	f002 fb8c 	bl	8003fd0 <HAL_DFSDM_ChannelInit>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 80018be:	f000 fbb5 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	200004c4 	.word	0x200004c4
 80018cc:	40016040 	.word	0x40016040

080018d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001948 <MX_I2C1_Init+0x78>)
 80018d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80018da:	4b1a      	ldr	r3, [pc, #104]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018dc:	4a1b      	ldr	r2, [pc, #108]	@ (800194c <MX_I2C1_Init+0x7c>)
 80018de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80018e0:	4b18      	ldr	r3, [pc, #96]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018e6:	4b17      	ldr	r3, [pc, #92]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018e8:	2201      	movs	r2, #1
 80018ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018ec:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018f2:	4b14      	ldr	r3, [pc, #80]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018f8:	4b12      	ldr	r3, [pc, #72]	@ (8001944 <MX_I2C1_Init+0x74>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018fe:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <MX_I2C1_Init+0x74>)
 8001900:	2200      	movs	r2, #0
 8001902:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001904:	4b0f      	ldr	r3, [pc, #60]	@ (8001944 <MX_I2C1_Init+0x74>)
 8001906:	2200      	movs	r2, #0
 8001908:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800190a:	480e      	ldr	r0, [pc, #56]	@ (8001944 <MX_I2C1_Init+0x74>)
 800190c:	f002 ffa1 	bl	8004852 <HAL_I2C_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001916:	f000 fb89 	bl	800202c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800191a:	2100      	movs	r1, #0
 800191c:	4809      	ldr	r0, [pc, #36]	@ (8001944 <MX_I2C1_Init+0x74>)
 800191e:	f003 f833 	bl	8004988 <HAL_I2CEx_ConfigAnalogFilter>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001928:	f000 fb80 	bl	800202c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800192c:	2100      	movs	r1, #0
 800192e:	4805      	ldr	r0, [pc, #20]	@ (8001944 <MX_I2C1_Init+0x74>)
 8001930:	f003 f875 	bl	8004a1e <HAL_I2CEx_ConfigDigitalFilter>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800193a:	f000 fb77 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	200004fc 	.word	0x200004fc
 8001948:	40005400 	.word	0x40005400
 800194c:	307075b1 	.word	0x307075b1

08001950 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001954:	4b1b      	ldr	r3, [pc, #108]	@ (80019c4 <MX_I2C2_Init+0x74>)
 8001956:	4a1c      	ldr	r2, [pc, #112]	@ (80019c8 <MX_I2C2_Init+0x78>)
 8001958:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 800195a:	4b1a      	ldr	r3, [pc, #104]	@ (80019c4 <MX_I2C2_Init+0x74>)
 800195c:	4a1b      	ldr	r2, [pc, #108]	@ (80019cc <MX_I2C2_Init+0x7c>)
 800195e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001960:	4b18      	ldr	r3, [pc, #96]	@ (80019c4 <MX_I2C2_Init+0x74>)
 8001962:	2200      	movs	r2, #0
 8001964:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001966:	4b17      	ldr	r3, [pc, #92]	@ (80019c4 <MX_I2C2_Init+0x74>)
 8001968:	2201      	movs	r2, #1
 800196a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800196c:	4b15      	ldr	r3, [pc, #84]	@ (80019c4 <MX_I2C2_Init+0x74>)
 800196e:	2200      	movs	r2, #0
 8001970:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001972:	4b14      	ldr	r3, [pc, #80]	@ (80019c4 <MX_I2C2_Init+0x74>)
 8001974:	2200      	movs	r2, #0
 8001976:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001978:	4b12      	ldr	r3, [pc, #72]	@ (80019c4 <MX_I2C2_Init+0x74>)
 800197a:	2200      	movs	r2, #0
 800197c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800197e:	4b11      	ldr	r3, [pc, #68]	@ (80019c4 <MX_I2C2_Init+0x74>)
 8001980:	2200      	movs	r2, #0
 8001982:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001984:	4b0f      	ldr	r3, [pc, #60]	@ (80019c4 <MX_I2C2_Init+0x74>)
 8001986:	2200      	movs	r2, #0
 8001988:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800198a:	480e      	ldr	r0, [pc, #56]	@ (80019c4 <MX_I2C2_Init+0x74>)
 800198c:	f002 ff61 	bl	8004852 <HAL_I2C_Init>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001996:	f000 fb49 	bl	800202c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800199a:	2100      	movs	r1, #0
 800199c:	4809      	ldr	r0, [pc, #36]	@ (80019c4 <MX_I2C2_Init+0x74>)
 800199e:	f002 fff3 	bl	8004988 <HAL_I2CEx_ConfigAnalogFilter>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80019a8:	f000 fb40 	bl	800202c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80019ac:	2100      	movs	r1, #0
 80019ae:	4805      	ldr	r0, [pc, #20]	@ (80019c4 <MX_I2C2_Init+0x74>)
 80019b0:	f003 f835 	bl	8004a1e <HAL_I2CEx_ConfigDigitalFilter>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80019ba:	f000 fb37 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	20000550 	.word	0x20000550
 80019c8:	40005800 	.word	0x40005800
 80019cc:	307075b1 	.word	0x307075b1

080019d0 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 80019d6:	1d3b      	adds	r3, r7, #4
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 80019e4:	4b23      	ldr	r3, [pc, #140]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 80019e6:	4a24      	ldr	r2, [pc, #144]	@ (8001a78 <MX_OCTOSPI1_Init+0xa8>)
 80019e8:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 80019ea:	4b22      	ldr	r3, [pc, #136]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 80019f0:	4b20      	ldr	r3, [pc, #128]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 80019f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 80019f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80019fc:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 80019fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a00:	2220      	movs	r2, #32
 8001a02:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001a04:	4b1b      	ldr	r3, [pc, #108]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a06:	2201      	movs	r2, #1
 8001a08:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001a10:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001a16:	4b17      	ldr	r3, [pc, #92]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001a1c:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8001a22:	4b14      	ldr	r3, [pc, #80]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8001a28:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8001a2e:	4b11      	ldr	r3, [pc, #68]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a30:	2208      	movs	r2, #8
 8001a32:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8001a34:	480f      	ldr	r0, [pc, #60]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a36:	f003 f83f 	bl	8004ab8 <HAL_OSPI_Init>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 8001a40:	f000 faf4 	bl	800202c <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8001a44:	2301      	movs	r3, #1
 8001a46:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001a4c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8001a50:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a52:	1d3b      	adds	r3, r7, #4
 8001a54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4806      	ldr	r0, [pc, #24]	@ (8001a74 <MX_OCTOSPI1_Init+0xa4>)
 8001a5c:	f003 f8e6 	bl	8004c2c <HAL_OSPIM_Config>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 8001a66:	f000 fae1 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001a6a:	bf00      	nop
 8001a6c:	3718      	adds	r7, #24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	200005a4 	.word	0x200005a4
 8001a78:	a0001000 	.word	0xa0001000

08001a7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a80:	4b1b      	ldr	r3, [pc, #108]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001a82:	4a1c      	ldr	r2, [pc, #112]	@ (8001af4 <MX_SPI1_Init+0x78>)
 8001a84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a86:	4b1a      	ldr	r3, [pc, #104]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001a88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a8e:	4b18      	ldr	r3, [pc, #96]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001a94:	4b16      	ldr	r3, [pc, #88]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001a96:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001a9a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a9c:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001aa2:	4b13      	ldr	r3, [pc, #76]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001aa8:	4b11      	ldr	r3, [pc, #68]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001aaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001aae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001ab2:	2208      	movs	r2, #8
 8001ab4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001abc:	4b0c      	ldr	r3, [pc, #48]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001ac8:	4b09      	ldr	r3, [pc, #36]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001aca:	2207      	movs	r2, #7
 8001acc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ace:	4b08      	ldr	r3, [pc, #32]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ad4:	4b06      	ldr	r3, [pc, #24]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001ad6:	2208      	movs	r2, #8
 8001ad8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ada:	4805      	ldr	r0, [pc, #20]	@ (8001af0 <MX_SPI1_Init+0x74>)
 8001adc:	f005 f99a 	bl	8006e14 <HAL_SPI_Init>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001ae6:	f000 faa1 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200005f4 	.word	0x200005f4
 8001af4:	40013000 	.word	0x40013000

08001af8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b088      	sub	sp, #32
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001afe:	f107 0310 	add.w	r3, r7, #16
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	605a      	str	r2, [r3, #4]
 8001b08:	609a      	str	r2, [r3, #8]
 8001b0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0c:	1d3b      	adds	r3, r7, #4
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b16:	4b20      	ldr	r3, [pc, #128]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b18:	4a20      	ldr	r2, [pc, #128]	@ (8001b9c <MX_TIM1_Init+0xa4>)
 8001b1a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b22:	4b1d      	ldr	r3, [pc, #116]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001b28:	4b1b      	ldr	r3, [pc, #108]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b2e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b30:	4b19      	ldr	r3, [pc, #100]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b36:	4b18      	ldr	r3, [pc, #96]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b3c:	4b16      	ldr	r3, [pc, #88]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b42:	4815      	ldr	r0, [pc, #84]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b44:	f005 fd9a 	bl	800767c <HAL_TIM_Base_Init>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001b4e:	f000 fa6d 	bl	800202c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b56:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b58:	f107 0310 	add.w	r3, r7, #16
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	480e      	ldr	r0, [pc, #56]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b60:	f005 fde3 	bl	800772a <HAL_TIM_ConfigClockSource>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001b6a:	f000 fa5f 	bl	800202c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b72:	2300      	movs	r3, #0
 8001b74:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b7a:	1d3b      	adds	r3, r7, #4
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4806      	ldr	r0, [pc, #24]	@ (8001b98 <MX_TIM1_Init+0xa0>)
 8001b80:	f005 ffdc 	bl	8007b3c <HAL_TIMEx_MasterConfigSynchronization>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001b8a:	f000 fa4f 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b8e:	bf00      	nop
 8001b90:	3720      	adds	r7, #32
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	20000658 	.word	0x20000658
 8001b9c:	40012c00 	.word	0x40012c00

08001ba0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001ba4:	4b22      	ldr	r3, [pc, #136]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001ba6:	4a23      	ldr	r2, [pc, #140]	@ (8001c34 <MX_UART4_Init+0x94>)
 8001ba8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001baa:	4b21      	ldr	r3, [pc, #132]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bb0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001bb2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001bb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bc6:	220c      	movs	r2, #12
 8001bc8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bca:	4b19      	ldr	r3, [pc, #100]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd0:	4b17      	ldr	r3, [pc, #92]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bd6:	4b16      	ldr	r3, [pc, #88]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001bdc:	4b14      	ldr	r3, [pc, #80]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001be2:	4b13      	ldr	r3, [pc, #76]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001be8:	4811      	ldr	r0, [pc, #68]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bea:	f006 f82f 	bl	8007c4c <HAL_UART_Init>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001bf4:	f000 fa1a 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	480d      	ldr	r0, [pc, #52]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001bfc:	f006 fdca 	bl	8008794 <HAL_UARTEx_SetTxFifoThreshold>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001c06:	f000 fa11 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4808      	ldr	r0, [pc, #32]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001c0e:	f006 fdff 	bl	8008810 <HAL_UARTEx_SetRxFifoThreshold>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001c18:	f000 fa08 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001c1c:	4804      	ldr	r0, [pc, #16]	@ (8001c30 <MX_UART4_Init+0x90>)
 8001c1e:	f006 fd80 	bl	8008722 <HAL_UARTEx_DisableFifoMode>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001c28:	f000 fa00 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001c2c:	bf00      	nop
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	200006a4 	.word	0x200006a4
 8001c34:	40004c00 	.word	0x40004c00

08001c38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c3c:	4b23      	ldr	r3, [pc, #140]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c3e:	4a24      	ldr	r2, [pc, #144]	@ (8001cd0 <MX_USART2_UART_Init+0x98>)
 8001c40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c42:	4b22      	ldr	r3, [pc, #136]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c4a:	4b20      	ldr	r3, [pc, #128]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c50:	4b1e      	ldr	r3, [pc, #120]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c56:	4b1d      	ldr	r3, [pc, #116]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c5e:	220c      	movs	r2, #12
 8001c60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8001c62:	4b1a      	ldr	r3, [pc, #104]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c64:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001c68:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c6a:	4b18      	ldr	r3, [pc, #96]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c70:	4b16      	ldr	r3, [pc, #88]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c76:	4b15      	ldr	r3, [pc, #84]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c7c:	4b13      	ldr	r3, [pc, #76]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c82:	4812      	ldr	r0, [pc, #72]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c84:	f005 ffe2 	bl	8007c4c <HAL_UART_Init>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8001c8e:	f000 f9cd 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c92:	2100      	movs	r1, #0
 8001c94:	480d      	ldr	r0, [pc, #52]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001c96:	f006 fd7d 	bl	8008794 <HAL_UARTEx_SetTxFifoThreshold>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8001ca0:	f000 f9c4 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	4809      	ldr	r0, [pc, #36]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001ca8:	f006 fdb2 	bl	8008810 <HAL_UARTEx_SetRxFifoThreshold>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8001cb2:	f000 f9bb 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001cb6:	4805      	ldr	r0, [pc, #20]	@ (8001ccc <MX_USART2_UART_Init+0x94>)
 8001cb8:	f006 fd33 	bl	8008722 <HAL_UARTEx_DisableFifoMode>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8001cc2:	f000 f9b3 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000738 	.word	0x20000738
 8001cd0:	40004400 	.word	0x40004400

08001cd4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001cd8:	4b22      	ldr	r3, [pc, #136]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cda:	4a23      	ldr	r2, [pc, #140]	@ (8001d68 <MX_USART3_UART_Init+0x94>)
 8001cdc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001cde:	4b21      	ldr	r3, [pc, #132]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001ce0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ce4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001cec:	4b1d      	ldr	r3, [pc, #116]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001cfa:	220c      	movs	r2, #12
 8001cfc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cfe:	4b19      	ldr	r3, [pc, #100]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d04:	4b17      	ldr	r3, [pc, #92]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d0a:	4b16      	ldr	r3, [pc, #88]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d10:	4b14      	ldr	r3, [pc, #80]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d16:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d1c:	4811      	ldr	r0, [pc, #68]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d1e:	f005 ff95 	bl	8007c4c <HAL_UART_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001d28:	f000 f980 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	480d      	ldr	r0, [pc, #52]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d30:	f006 fd30 	bl	8008794 <HAL_UARTEx_SetTxFifoThreshold>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001d3a:	f000 f977 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d3e:	2100      	movs	r1, #0
 8001d40:	4808      	ldr	r0, [pc, #32]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d42:	f006 fd65 	bl	8008810 <HAL_UARTEx_SetRxFifoThreshold>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001d4c:	f000 f96e 	bl	800202c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001d50:	4804      	ldr	r0, [pc, #16]	@ (8001d64 <MX_USART3_UART_Init+0x90>)
 8001d52:	f006 fce6 	bl	8008722 <HAL_UARTEx_DisableFifoMode>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001d5c:	f000 f966 	bl	800202c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d60:	bf00      	nop
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	200007cc 	.word	0x200007cc
 8001d68:	40004800 	.word	0x40004800

08001d6c <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001d70:	bf00      	nop
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
	...

08001d7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08c      	sub	sp, #48	@ 0x30
 8001d80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d82:	f107 031c 	add.w	r3, r7, #28
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	605a      	str	r2, [r3, #4]
 8001d8c:	609a      	str	r2, [r3, #8]
 8001d8e:	60da      	str	r2, [r3, #12]
 8001d90:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d92:	4b96      	ldr	r3, [pc, #600]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d96:	4a95      	ldr	r2, [pc, #596]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001d98:	f043 0310 	orr.w	r3, r3, #16
 8001d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d9e:	4b93      	ldr	r3, [pc, #588]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da2:	f003 0310 	and.w	r3, r3, #16
 8001da6:	61bb      	str	r3, [r7, #24]
 8001da8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001daa:	4b90      	ldr	r3, [pc, #576]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dae:	4a8f      	ldr	r2, [pc, #572]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001db0:	f043 0304 	orr.w	r3, r3, #4
 8001db4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001db6:	4b8d      	ldr	r3, [pc, #564]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dba:	f003 0304 	and.w	r3, r3, #4
 8001dbe:	617b      	str	r3, [r7, #20]
 8001dc0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dc2:	4b8a      	ldr	r3, [pc, #552]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc6:	4a89      	ldr	r2, [pc, #548]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001dc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001dcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dce:	4b87      	ldr	r3, [pc, #540]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd6:	613b      	str	r3, [r7, #16]
 8001dd8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dda:	4b84      	ldr	r3, [pc, #528]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dde:	4a83      	ldr	r2, [pc, #524]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001de0:	f043 0301 	orr.w	r3, r3, #1
 8001de4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001de6:	4b81      	ldr	r3, [pc, #516]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df2:	4b7e      	ldr	r3, [pc, #504]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df6:	4a7d      	ldr	r2, [pc, #500]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001df8:	f043 0302 	orr.w	r3, r3, #2
 8001dfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dfe:	4b7b      	ldr	r3, [pc, #492]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e0a:	4b78      	ldr	r3, [pc, #480]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e0e:	4a77      	ldr	r2, [pc, #476]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001e10:	f043 0308 	orr.w	r3, r3, #8
 8001e14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e16:	4b75      	ldr	r3, [pc, #468]	@ (8001fec <MX_GPIO_Init+0x270>)
 8001e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e1a:	f003 0308 	and.w	r3, r3, #8
 8001e1e:	607b      	str	r3, [r7, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8001e22:	2200      	movs	r2, #0
 8001e24:	f240 1105 	movw	r1, #261	@ 0x105
 8001e28:	4871      	ldr	r0, [pc, #452]	@ (8001ff0 <MX_GPIO_Init+0x274>)
 8001e2a:	f002 fcd7 	bl	80047dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f248 111c 	movw	r1, #33052	@ 0x811c
 8001e34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e38:	f002 fcd0 	bl	80047dc <HAL_GPIO_WritePin>
                          |ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f24b 0134 	movw	r1, #45108	@ 0xb034
 8001e42:	486c      	ldr	r0, [pc, #432]	@ (8001ff4 <MX_GPIO_Init+0x278>)
 8001e44:	f002 fcca 	bl	80047dc <HAL_GPIO_WritePin>
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f242 0183 	movw	r1, #8323	@ 0x2083
 8001e4e:	486a      	ldr	r0, [pc, #424]	@ (8001ff8 <MX_GPIO_Init+0x27c>)
 8001e50:	f002 fcc4 	bl	80047dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001e54:	2200      	movs	r2, #0
 8001e56:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8001e5a:	4868      	ldr	r0, [pc, #416]	@ (8001ffc <MX_GPIO_Init+0x280>)
 8001e5c:	f002 fcbe 	bl	80047dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001e60:	f240 1305 	movw	r3, #261	@ 0x105
 8001e64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e66:	2301      	movs	r3, #1
 8001e68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e72:	f107 031c 	add.w	r3, r7, #28
 8001e76:	4619      	mov	r1, r3
 8001e78:	485d      	ldr	r0, [pc, #372]	@ (8001ff0 <MX_GPIO_Init+0x274>)
 8001e7a:	f002 fa13 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 8001e7e:	237a      	movs	r3, #122	@ 0x7a
 8001e80:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e82:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001e86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e8c:	f107 031c 	add.w	r3, r7, #28
 8001e90:	4619      	mov	r1, r3
 8001e92:	4857      	ldr	r0, [pc, #348]	@ (8001ff0 <MX_GPIO_Init+0x274>)
 8001e94:	f002 fa06 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8001e98:	f248 131c 	movw	r3, #33052	@ 0x811c
 8001e9c:	61fb      	str	r3, [r7, #28]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eaa:	f107 031c 	add.w	r3, r7, #28
 8001eae:	4619      	mov	r1, r3
 8001eb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eb4:	f002 f9f6 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ebc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ec0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001ec6:	f107 031c 	add.w	r3, r7, #28
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4849      	ldr	r0, [pc, #292]	@ (8001ff4 <MX_GPIO_Init+0x278>)
 8001ece:	f002 f9e9 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eda:	2300      	movs	r3, #0
 8001edc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001ee6:	f107 031c 	add.w	r3, r7, #28
 8001eea:	4619      	mov	r1, r3
 8001eec:	4841      	ldr	r0, [pc, #260]	@ (8001ff4 <MX_GPIO_Init+0x278>)
 8001eee:	f002 f9d9 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8001ef2:	f24b 0334 	movw	r3, #45108	@ 0xb034
 8001ef6:	61fb      	str	r3, [r7, #28]
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efc:	2300      	movs	r3, #0
 8001efe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f00:	2300      	movs	r3, #0
 8001f02:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f04:	f107 031c 	add.w	r3, r7, #28
 8001f08:	4619      	mov	r1, r3
 8001f0a:	483a      	ldr	r0, [pc, #232]	@ (8001ff4 <MX_GPIO_Init+0x278>)
 8001f0c:	f002 f9ca 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 8001f10:	f64d 4304 	movw	r3, #56324	@ 0xdc04
 8001f14:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f16:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f20:	f107 031c 	add.w	r3, r7, #28
 8001f24:	4619      	mov	r1, r3
 8001f26:	4834      	ldr	r0, [pc, #208]	@ (8001ff8 <MX_GPIO_Init+0x27c>)
 8001f28:	f002 f9bc 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 8001f2c:	f242 0383 	movw	r3, #8323	@ 0x2083
 8001f30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f32:	2301      	movs	r3, #1
 8001f34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f36:	2300      	movs	r3, #0
 8001f38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f3e:	f107 031c 	add.w	r3, r7, #28
 8001f42:	4619      	mov	r1, r3
 8001f44:	482c      	ldr	r0, [pc, #176]	@ (8001ff8 <MX_GPIO_Init+0x27c>)
 8001f46:	f002 f9ad 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001f4a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001f4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f50:	2301      	movs	r3, #1
 8001f52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f5c:	f107 031c 	add.w	r3, r7, #28
 8001f60:	4619      	mov	r1, r3
 8001f62:	4826      	ldr	r0, [pc, #152]	@ (8001ffc <MX_GPIO_Init+0x280>)
 8001f64:	f002 f99e 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001f68:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001f6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f6e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f78:	f107 031c 	add.w	r3, r7, #28
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	481f      	ldr	r0, [pc, #124]	@ (8001ffc <MX_GPIO_Init+0x280>)
 8001f80:	f002 f990 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001f84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001f92:	f107 031c 	add.w	r3, r7, #28
 8001f96:	4619      	mov	r1, r3
 8001f98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f9c:	f002 f982 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001fa0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001fa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001faa:	2300      	movs	r3, #0
 8001fac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001fb2:	230a      	movs	r3, #10
 8001fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb6:	f107 031c 	add.w	r3, r7, #28
 8001fba:	4619      	mov	r1, r3
 8001fbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fc0:	f002 f970 	bl	80042a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	2105      	movs	r1, #5
 8001fc8:	2017      	movs	r0, #23
 8001fca:	f001 ffca 	bl	8003f62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001fce:	2017      	movs	r0, #23
 8001fd0:	f001 ffe3 	bl	8003f9a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	2105      	movs	r1, #5
 8001fd8:	2028      	movs	r0, #40	@ 0x28
 8001fda:	f001 ffc2 	bl	8003f62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001fde:	2028      	movs	r0, #40	@ 0x28
 8001fe0:	f001 ffdb 	bl	8003f9a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001fe4:	bf00      	nop
 8001fe6:	3730      	adds	r7, #48	@ 0x30
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	48001000 	.word	0x48001000
 8001ff4:	48000400 	.word	0x48000400
 8001ff8:	48000c00 	.word	0x48000c00
 8001ffc:	48000800 	.word	0x48000800

08002000 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002008:	2001      	movs	r0, #1
 800200a:	f007 fccb 	bl	80099a4 <osDelay>
 800200e:	e7fb      	b.n	8002008 <StartDefaultTask+0x8>

08002010 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	printf("hello\r\n");
 8002018:	4803      	ldr	r0, [pc, #12]	@ (8002028 <StartTask02+0x18>)
 800201a:	f009 f829 	bl	800b070 <puts>
    osDelay(1);
 800201e:	2001      	movs	r0, #1
 8002020:	f007 fcc0 	bl	80099a4 <osDelay>
  {
 8002024:	bf00      	nop
 8002026:	e7f7      	b.n	8002018 <StartTask02+0x8>
 8002028:	0800bec4 	.word	0x0800bec4

0800202c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002030:	b672      	cpsid	i
}
 8002032:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <Error_Handler+0x8>

08002038 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800203e:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <HAL_MspInit+0x4c>)
 8002040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002042:	4a10      	ldr	r2, [pc, #64]	@ (8002084 <HAL_MspInit+0x4c>)
 8002044:	f043 0301 	orr.w	r3, r3, #1
 8002048:	6613      	str	r3, [r2, #96]	@ 0x60
 800204a:	4b0e      	ldr	r3, [pc, #56]	@ (8002084 <HAL_MspInit+0x4c>)
 800204c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	607b      	str	r3, [r7, #4]
 8002054:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002056:	4b0b      	ldr	r3, [pc, #44]	@ (8002084 <HAL_MspInit+0x4c>)
 8002058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205a:	4a0a      	ldr	r2, [pc, #40]	@ (8002084 <HAL_MspInit+0x4c>)
 800205c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002060:	6593      	str	r3, [r2, #88]	@ 0x58
 8002062:	4b08      	ldr	r3, [pc, #32]	@ (8002084 <HAL_MspInit+0x4c>)
 8002064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800206a:	603b      	str	r3, [r7, #0]
 800206c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800206e:	2200      	movs	r2, #0
 8002070:	210f      	movs	r1, #15
 8002072:	f06f 0001 	mvn.w	r0, #1
 8002076:	f001 ff74 	bl	8003f62 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40021000 	.word	0x40021000

08002088 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08a      	sub	sp, #40	@ 0x28
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002090:	f107 0314 	add.w	r3, r7, #20
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
 800209e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a15      	ldr	r2, [pc, #84]	@ (80020fc <HAL_ADC_MspInit+0x74>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d123      	bne.n	80020f2 <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80020aa:	4b15      	ldr	r3, [pc, #84]	@ (8002100 <HAL_ADC_MspInit+0x78>)
 80020ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ae:	4a14      	ldr	r2, [pc, #80]	@ (8002100 <HAL_ADC_MspInit+0x78>)
 80020b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80020b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020b6:	4b12      	ldr	r3, [pc, #72]	@ (8002100 <HAL_ADC_MspInit+0x78>)
 80020b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020be:	613b      	str	r3, [r7, #16]
 80020c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002100 <HAL_ADC_MspInit+0x78>)
 80020c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020c6:	4a0e      	ldr	r2, [pc, #56]	@ (8002100 <HAL_ADC_MspInit+0x78>)
 80020c8:	f043 0304 	orr.w	r3, r3, #4
 80020cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002100 <HAL_ADC_MspInit+0x78>)
 80020d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d2:	f003 0304 	and.w	r3, r3, #4
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 80020da:	233f      	movs	r3, #63	@ 0x3f
 80020dc:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80020de:	230b      	movs	r3, #11
 80020e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020e6:	f107 0314 	add.w	r3, r7, #20
 80020ea:	4619      	mov	r1, r3
 80020ec:	4805      	ldr	r0, [pc, #20]	@ (8002104 <HAL_ADC_MspInit+0x7c>)
 80020ee:	f002 f8d9 	bl	80042a4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80020f2:	bf00      	nop
 80020f4:	3728      	adds	r7, #40	@ 0x28
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	50040000 	.word	0x50040000
 8002100:	40021000 	.word	0x40021000
 8002104:	48000800 	.word	0x48000800

08002108 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b0ae      	sub	sp, #184	@ 0xb8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002110:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002120:	f107 0310 	add.w	r3, r7, #16
 8002124:	2294      	movs	r2, #148	@ 0x94
 8002126:	2100      	movs	r1, #0
 8002128:	4618      	mov	r0, r3
 800212a:	f009 f881 	bl	800b230 <memset>
  if(DFSDM1_Init == 0)
 800212e:	4b25      	ldr	r3, [pc, #148]	@ (80021c4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d142      	bne.n	80021bc <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8002136:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800213a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 800213c:	2300      	movs	r3, #0
 800213e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002142:	f107 0310 	add.w	r3, r7, #16
 8002146:	4618      	mov	r0, r3
 8002148:	f004 f93c 	bl	80063c4 <HAL_RCCEx_PeriphCLKConfig>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8002152:	f7ff ff6b 	bl	800202c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8002156:	4b1c      	ldr	r3, [pc, #112]	@ (80021c8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002158:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800215a:	4a1b      	ldr	r2, [pc, #108]	@ (80021c8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800215c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002160:	6613      	str	r3, [r2, #96]	@ 0x60
 8002162:	4b19      	ldr	r3, [pc, #100]	@ (80021c8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002166:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800216e:	4b16      	ldr	r3, [pc, #88]	@ (80021c8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002172:	4a15      	ldr	r2, [pc, #84]	@ (80021c8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002174:	f043 0310 	orr.w	r3, r3, #16
 8002178:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800217a:	4b13      	ldr	r3, [pc, #76]	@ (80021c8 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800217c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217e:	f003 0310 	and.w	r3, r3, #16
 8002182:	60bb      	str	r3, [r7, #8]
 8002184:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8002186:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800218a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218e:	2302      	movs	r3, #2
 8002190:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219a:	2300      	movs	r3, #0
 800219c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80021a0:	2306      	movs	r3, #6
 80021a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021a6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021aa:	4619      	mov	r1, r3
 80021ac:	4807      	ldr	r0, [pc, #28]	@ (80021cc <HAL_DFSDM_ChannelMspInit+0xc4>)
 80021ae:	f002 f879 	bl	80042a4 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 80021b2:	4b04      	ldr	r3, [pc, #16]	@ (80021c4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	3301      	adds	r3, #1
 80021b8:	4a02      	ldr	r2, [pc, #8]	@ (80021c4 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80021ba:	6013      	str	r3, [r2, #0]
  }

}
 80021bc:	bf00      	nop
 80021be:	37b8      	adds	r7, #184	@ 0xb8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20000868 	.word	0x20000868
 80021c8:	40021000 	.word	0x40021000
 80021cc:	48001000 	.word	0x48001000

080021d0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b0b0      	sub	sp, #192	@ 0xc0
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	60da      	str	r2, [r3, #12]
 80021e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021e8:	f107 0318 	add.w	r3, r7, #24
 80021ec:	2294      	movs	r2, #148	@ 0x94
 80021ee:	2100      	movs	r1, #0
 80021f0:	4618      	mov	r0, r3
 80021f2:	f009 f81d 	bl	800b230 <memset>
  if(hi2c->Instance==I2C1)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a42      	ldr	r2, [pc, #264]	@ (8002304 <HAL_I2C_MspInit+0x134>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d13c      	bne.n	800227a <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002200:	2340      	movs	r3, #64	@ 0x40
 8002202:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002204:	2300      	movs	r3, #0
 8002206:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002208:	f107 0318 	add.w	r3, r7, #24
 800220c:	4618      	mov	r0, r3
 800220e:	f004 f8d9 	bl	80063c4 <HAL_RCCEx_PeriphCLKConfig>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002218:	f7ff ff08 	bl	800202c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800221c:	4b3a      	ldr	r3, [pc, #232]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 800221e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002220:	4a39      	ldr	r2, [pc, #228]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 8002222:	f043 0302 	orr.w	r3, r3, #2
 8002226:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002228:	4b37      	ldr	r3, [pc, #220]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 800222a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800222c:	f003 0302 	and.w	r3, r3, #2
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8002234:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002238:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800223c:	2312      	movs	r3, #18
 800223e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002242:	2301      	movs	r3, #1
 8002244:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002248:	2303      	movs	r3, #3
 800224a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800224e:	2304      	movs	r3, #4
 8002250:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002254:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002258:	4619      	mov	r1, r3
 800225a:	482c      	ldr	r0, [pc, #176]	@ (800230c <HAL_I2C_MspInit+0x13c>)
 800225c:	f002 f822 	bl	80042a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002260:	4b29      	ldr	r3, [pc, #164]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 8002262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002264:	4a28      	ldr	r2, [pc, #160]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 8002266:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800226a:	6593      	str	r3, [r2, #88]	@ 0x58
 800226c:	4b26      	ldr	r3, [pc, #152]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 800226e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002270:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002274:	613b      	str	r3, [r7, #16]
 8002276:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002278:	e040      	b.n	80022fc <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a24      	ldr	r2, [pc, #144]	@ (8002310 <HAL_I2C_MspInit+0x140>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d13b      	bne.n	80022fc <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002284:	2380      	movs	r3, #128	@ 0x80
 8002286:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002288:	2300      	movs	r3, #0
 800228a:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800228c:	f107 0318 	add.w	r3, r7, #24
 8002290:	4618      	mov	r0, r3
 8002292:	f004 f897 	bl	80063c4 <HAL_RCCEx_PeriphCLKConfig>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 800229c:	f7ff fec6 	bl	800202c <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a0:	4b19      	ldr	r3, [pc, #100]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 80022a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a4:	4a18      	ldr	r2, [pc, #96]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 80022a6:	f043 0302 	orr.w	r3, r3, #2
 80022aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022ac:	4b16      	ldr	r3, [pc, #88]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 80022ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b0:	f003 0302 	and.w	r3, r3, #2
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80022b8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80022bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022c0:	2312      	movs	r3, #18
 80022c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022c6:	2301      	movs	r3, #1
 80022c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022cc:	2303      	movs	r3, #3
 80022ce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80022d2:	2304      	movs	r3, #4
 80022d4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80022dc:	4619      	mov	r1, r3
 80022de:	480b      	ldr	r0, [pc, #44]	@ (800230c <HAL_I2C_MspInit+0x13c>)
 80022e0:	f001 ffe0 	bl	80042a4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80022e4:	4b08      	ldr	r3, [pc, #32]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 80022e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e8:	4a07      	ldr	r2, [pc, #28]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 80022ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80022ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80022f0:	4b05      	ldr	r3, [pc, #20]	@ (8002308 <HAL_I2C_MspInit+0x138>)
 80022f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022f8:	60bb      	str	r3, [r7, #8]
 80022fa:	68bb      	ldr	r3, [r7, #8]
}
 80022fc:	bf00      	nop
 80022fe:	37c0      	adds	r7, #192	@ 0xc0
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40005400 	.word	0x40005400
 8002308:	40021000 	.word	0x40021000
 800230c:	48000400 	.word	0x48000400
 8002310:	40005800 	.word	0x40005800

08002314 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b0b0      	sub	sp, #192	@ 0xc0
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	605a      	str	r2, [r3, #4]
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	60da      	str	r2, [r3, #12]
 800232a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800232c:	f107 0318 	add.w	r3, r7, #24
 8002330:	2294      	movs	r2, #148	@ 0x94
 8002332:	2100      	movs	r1, #0
 8002334:	4618      	mov	r0, r3
 8002336:	f008 ff7b 	bl	800b230 <memset>
  if(hospi->Instance==OCTOSPI1)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a28      	ldr	r2, [pc, #160]	@ (80023e0 <HAL_OSPI_MspInit+0xcc>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d149      	bne.n	80023d8 <HAL_OSPI_MspInit+0xc4>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002344:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002348:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 800234a:	2300      	movs	r3, #0
 800234c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002350:	f107 0318 	add.w	r3, r7, #24
 8002354:	4618      	mov	r0, r3
 8002356:	f004 f835 	bl	80063c4 <HAL_RCCEx_PeriphCLKConfig>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8002360:	f7ff fe64 	bl	800202c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8002364:	4b1f      	ldr	r3, [pc, #124]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 8002366:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002368:	4a1e      	ldr	r2, [pc, #120]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 800236a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800236e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002370:	4b1c      	ldr	r3, [pc, #112]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 8002372:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002374:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 800237c:	4b19      	ldr	r3, [pc, #100]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 800237e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002380:	4a18      	ldr	r2, [pc, #96]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 8002382:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002386:	6513      	str	r3, [r2, #80]	@ 0x50
 8002388:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 800238a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800238c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002390:	613b      	str	r3, [r7, #16]
 8002392:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002394:	4b13      	ldr	r3, [pc, #76]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 8002396:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002398:	4a12      	ldr	r2, [pc, #72]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 800239a:	f043 0310 	orr.w	r3, r3, #16
 800239e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023a0:	4b10      	ldr	r3, [pc, #64]	@ (80023e4 <HAL_OSPI_MspInit+0xd0>)
 80023a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a4:	f003 0310 	and.w	r3, r3, #16
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80023ac:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80023b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b4:	2302      	movs	r3, #2
 80023b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c0:	2303      	movs	r3, #3
 80023c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80023c6:	230a      	movs	r3, #10
 80023c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023cc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80023d0:	4619      	mov	r1, r3
 80023d2:	4805      	ldr	r0, [pc, #20]	@ (80023e8 <HAL_OSPI_MspInit+0xd4>)
 80023d4:	f001 ff66 	bl	80042a4 <HAL_GPIO_Init>

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 80023d8:	bf00      	nop
 80023da:	37c0      	adds	r7, #192	@ 0xc0
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	a0001000 	.word	0xa0001000
 80023e4:	40021000 	.word	0x40021000
 80023e8:	48001000 	.word	0x48001000

080023ec <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b08a      	sub	sp, #40	@ 0x28
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f4:	f107 0314 	add.w	r3, r7, #20
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	605a      	str	r2, [r3, #4]
 80023fe:	609a      	str	r2, [r3, #8]
 8002400:	60da      	str	r2, [r3, #12]
 8002402:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a17      	ldr	r2, [pc, #92]	@ (8002468 <HAL_SPI_MspInit+0x7c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d128      	bne.n	8002460 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800240e:	4b17      	ldr	r3, [pc, #92]	@ (800246c <HAL_SPI_MspInit+0x80>)
 8002410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002412:	4a16      	ldr	r2, [pc, #88]	@ (800246c <HAL_SPI_MspInit+0x80>)
 8002414:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002418:	6613      	str	r3, [r2, #96]	@ 0x60
 800241a:	4b14      	ldr	r3, [pc, #80]	@ (800246c <HAL_SPI_MspInit+0x80>)
 800241c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800241e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002422:	613b      	str	r3, [r7, #16]
 8002424:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002426:	4b11      	ldr	r3, [pc, #68]	@ (800246c <HAL_SPI_MspInit+0x80>)
 8002428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800242a:	4a10      	ldr	r2, [pc, #64]	@ (800246c <HAL_SPI_MspInit+0x80>)
 800242c:	f043 0301 	orr.w	r3, r3, #1
 8002430:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002432:	4b0e      	ldr	r3, [pc, #56]	@ (800246c <HAL_SPI_MspInit+0x80>)
 8002434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800243e:	23e0      	movs	r3, #224	@ 0xe0
 8002440:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002442:	2302      	movs	r3, #2
 8002444:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002446:	2300      	movs	r3, #0
 8002448:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800244a:	2303      	movs	r3, #3
 800244c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800244e:	2305      	movs	r3, #5
 8002450:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002452:	f107 0314 	add.w	r3, r7, #20
 8002456:	4619      	mov	r1, r3
 8002458:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800245c:	f001 ff22 	bl	80042a4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002460:	bf00      	nop
 8002462:	3728      	adds	r7, #40	@ 0x28
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40013000 	.word	0x40013000
 800246c:	40021000 	.word	0x40021000

08002470 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a0a      	ldr	r2, [pc, #40]	@ (80024a8 <HAL_TIM_Base_MspInit+0x38>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d10b      	bne.n	800249a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002482:	4b0a      	ldr	r3, [pc, #40]	@ (80024ac <HAL_TIM_Base_MspInit+0x3c>)
 8002484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002486:	4a09      	ldr	r2, [pc, #36]	@ (80024ac <HAL_TIM_Base_MspInit+0x3c>)
 8002488:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800248c:	6613      	str	r3, [r2, #96]	@ 0x60
 800248e:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <HAL_TIM_Base_MspInit+0x3c>)
 8002490:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002492:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800249a:	bf00      	nop
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	40012c00 	.word	0x40012c00
 80024ac:	40021000 	.word	0x40021000

080024b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b0b2      	sub	sp, #200	@ 0xc8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b8:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024c8:	f107 0320 	add.w	r3, r7, #32
 80024cc:	2294      	movs	r2, #148	@ 0x94
 80024ce:	2100      	movs	r1, #0
 80024d0:	4618      	mov	r0, r3
 80024d2:	f008 fead 	bl	800b230 <memset>
  if(huart->Instance==UART4)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a63      	ldr	r2, [pc, #396]	@ (8002668 <HAL_UART_MspInit+0x1b8>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d13c      	bne.n	800255a <HAL_UART_MspInit+0xaa>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80024e0:	2308      	movs	r3, #8
 80024e2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80024e4:	2300      	movs	r3, #0
 80024e6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024e8:	f107 0320 	add.w	r3, r7, #32
 80024ec:	4618      	mov	r0, r3
 80024ee:	f003 ff69 	bl	80063c4 <HAL_RCCEx_PeriphCLKConfig>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80024f8:	f7ff fd98 	bl	800202c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80024fc:	4b5b      	ldr	r3, [pc, #364]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 80024fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002500:	4a5a      	ldr	r2, [pc, #360]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002502:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002506:	6593      	str	r3, [r2, #88]	@ 0x58
 8002508:	4b58      	ldr	r3, [pc, #352]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 800250a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002510:	61fb      	str	r3, [r7, #28]
 8002512:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002514:	4b55      	ldr	r3, [pc, #340]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002516:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002518:	4a54      	ldr	r2, [pc, #336]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 800251a:	f043 0301 	orr.w	r3, r3, #1
 800251e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002520:	4b52      	ldr	r3, [pc, #328]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002524:	f003 0301 	and.w	r3, r3, #1
 8002528:	61bb      	str	r3, [r7, #24]
 800252a:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 800252c:	2303      	movs	r3, #3
 800252e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002532:	2302      	movs	r3, #2
 8002534:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800253e:	2303      	movs	r3, #3
 8002540:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002544:	2308      	movs	r3, #8
 8002546:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254a:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800254e:	4619      	mov	r1, r3
 8002550:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002554:	f001 fea6 	bl	80042a4 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002558:	e081      	b.n	800265e <HAL_UART_MspInit+0x1ae>
  else if(huart->Instance==USART2)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a44      	ldr	r2, [pc, #272]	@ (8002670 <HAL_UART_MspInit+0x1c0>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d13b      	bne.n	80025dc <HAL_UART_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002564:	2302      	movs	r3, #2
 8002566:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002568:	2300      	movs	r3, #0
 800256a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800256c:	f107 0320 	add.w	r3, r7, #32
 8002570:	4618      	mov	r0, r3
 8002572:	f003 ff27 	bl	80063c4 <HAL_RCCEx_PeriphCLKConfig>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 800257c:	f7ff fd56 	bl	800202c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002580:	4b3a      	ldr	r3, [pc, #232]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002584:	4a39      	ldr	r2, [pc, #228]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002586:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800258a:	6593      	str	r3, [r2, #88]	@ 0x58
 800258c:	4b37      	ldr	r3, [pc, #220]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 800258e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002594:	617b      	str	r3, [r7, #20]
 8002596:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002598:	4b34      	ldr	r3, [pc, #208]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 800259a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800259c:	4a33      	ldr	r2, [pc, #204]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 800259e:	f043 0308 	orr.w	r3, r3, #8
 80025a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025a4:	4b31      	ldr	r3, [pc, #196]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 80025a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025a8:	f003 0308 	and.w	r3, r3, #8
 80025ac:	613b      	str	r3, [r7, #16]
 80025ae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80025b0:	2378      	movs	r3, #120	@ 0x78
 80025b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b6:	2302      	movs	r3, #2
 80025b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025bc:	2300      	movs	r3, #0
 80025be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c2:	2303      	movs	r3, #3
 80025c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025c8:	2307      	movs	r3, #7
 80025ca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025ce:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80025d2:	4619      	mov	r1, r3
 80025d4:	4827      	ldr	r0, [pc, #156]	@ (8002674 <HAL_UART_MspInit+0x1c4>)
 80025d6:	f001 fe65 	bl	80042a4 <HAL_GPIO_Init>
}
 80025da:	e040      	b.n	800265e <HAL_UART_MspInit+0x1ae>
  else if(huart->Instance==USART3)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a25      	ldr	r2, [pc, #148]	@ (8002678 <HAL_UART_MspInit+0x1c8>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d13b      	bne.n	800265e <HAL_UART_MspInit+0x1ae>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80025e6:	2304      	movs	r3, #4
 80025e8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80025ea:	2300      	movs	r3, #0
 80025ec:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025ee:	f107 0320 	add.w	r3, r7, #32
 80025f2:	4618      	mov	r0, r3
 80025f4:	f003 fee6 	bl	80063c4 <HAL_RCCEx_PeriphCLKConfig>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <HAL_UART_MspInit+0x152>
      Error_Handler();
 80025fe:	f7ff fd15 	bl	800202c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002602:	4b1a      	ldr	r3, [pc, #104]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002606:	4a19      	ldr	r2, [pc, #100]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800260c:	6593      	str	r3, [r2, #88]	@ 0x58
 800260e:	4b17      	ldr	r3, [pc, #92]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002612:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002616:	60fb      	str	r3, [r7, #12]
 8002618:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800261a:	4b14      	ldr	r3, [pc, #80]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 800261c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800261e:	4a13      	ldr	r2, [pc, #76]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002620:	f043 0308 	orr.w	r3, r3, #8
 8002624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002626:	4b11      	ldr	r3, [pc, #68]	@ (800266c <HAL_UART_MspInit+0x1bc>)
 8002628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800262a:	f003 0308 	and.w	r3, r3, #8
 800262e:	60bb      	str	r3, [r7, #8]
 8002630:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8002632:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002636:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263a:	2302      	movs	r3, #2
 800263c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002640:	2300      	movs	r3, #0
 8002642:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002646:	2303      	movs	r3, #3
 8002648:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800264c:	2307      	movs	r3, #7
 800264e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002652:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002656:	4619      	mov	r1, r3
 8002658:	4806      	ldr	r0, [pc, #24]	@ (8002674 <HAL_UART_MspInit+0x1c4>)
 800265a:	f001 fe23 	bl	80042a4 <HAL_GPIO_Init>
}
 800265e:	bf00      	nop
 8002660:	37c8      	adds	r7, #200	@ 0xc8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40004c00 	.word	0x40004c00
 800266c:	40021000 	.word	0x40021000
 8002670:	40004400 	.word	0x40004400
 8002674:	48000c00 	.word	0x48000c00
 8002678:	40004800 	.word	0x40004800

0800267c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002680:	bf00      	nop
 8002682:	e7fd      	b.n	8002680 <NMI_Handler+0x4>

08002684 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002684:	b480      	push	{r7}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002688:	bf00      	nop
 800268a:	e7fd      	b.n	8002688 <HardFault_Handler+0x4>

0800268c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002690:	bf00      	nop
 8002692:	e7fd      	b.n	8002690 <MemManage_Handler+0x4>

08002694 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002698:	bf00      	nop
 800269a:	e7fd      	b.n	8002698 <BusFault_Handler+0x4>

0800269c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026a0:	bf00      	nop
 80026a2:	e7fd      	b.n	80026a0 <UsageFault_Handler+0x4>

080026a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr

080026b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026b6:	f000 fc53 	bl	8002f60 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80026ba:	f007 ff03 	bl	800a4c4 <xTaskGetSchedulerState>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d001      	beq.n	80026c8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80026c4:	f008 f940 	bl	800a948 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026c8:	bf00      	nop
 80026ca:	bd80      	pop	{r7, pc}

080026cc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80026d0:	2020      	movs	r0, #32
 80026d2:	f002 f89b 	bl	800480c <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 80026d6:	4806      	ldr	r0, [pc, #24]	@ (80026f0 <EXTI9_5_IRQHandler+0x24>)
 80026d8:	f001 fdb4 	bl	8004244 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80026dc:	2080      	movs	r0, #128	@ 0x80
 80026de:	f002 f895 	bl	800480c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80026e2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80026e6:	f002 f891 	bl	800480c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20000100 	.word	0x20000100

080026f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 80026f8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80026fc:	f002 f886 	bl	800480c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002700:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002704:	f002 f882 	bl	800480c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 8002708:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800270c:	f002 f87e 	bl	800480c <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 8002710:	4806      	ldr	r0, [pc, #24]	@ (800272c <EXTI15_10_IRQHandler+0x38>)
 8002712:	f001 fd97 	bl	8004244 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8002716:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800271a:	f002 f877 	bl	800480c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800271e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002722:	f002 f873 	bl	800480c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	2000000c 	.word	0x2000000c

08002730 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  return 1;
 8002734:	2301      	movs	r3, #1
}
 8002736:	4618      	mov	r0, r3
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <_kill>:

int _kill(int pid, int sig)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800274a:	f008 fdbf 	bl	800b2cc <__errno>
 800274e:	4603      	mov	r3, r0
 8002750:	2216      	movs	r2, #22
 8002752:	601a      	str	r2, [r3, #0]
  return -1;
 8002754:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002758:	4618      	mov	r0, r3
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <_exit>:

void _exit (int status)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002768:	f04f 31ff 	mov.w	r1, #4294967295
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7ff ffe7 	bl	8002740 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002772:	bf00      	nop
 8002774:	e7fd      	b.n	8002772 <_exit+0x12>

08002776 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b086      	sub	sp, #24
 800277a:	af00      	add	r7, sp, #0
 800277c:	60f8      	str	r0, [r7, #12]
 800277e:	60b9      	str	r1, [r7, #8]
 8002780:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002782:	2300      	movs	r3, #0
 8002784:	617b      	str	r3, [r7, #20]
 8002786:	e00a      	b.n	800279e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002788:	f3af 8000 	nop.w
 800278c:	4601      	mov	r1, r0
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	1c5a      	adds	r2, r3, #1
 8002792:	60ba      	str	r2, [r7, #8]
 8002794:	b2ca      	uxtb	r2, r1
 8002796:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	3301      	adds	r3, #1
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	dbf0      	blt.n	8002788 <_read+0x12>
  }

  return len;
 80027a6:	687b      	ldr	r3, [r7, #4]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3718      	adds	r7, #24
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
 80027c0:	e009      	b.n	80027d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	1c5a      	adds	r2, r3, #1
 80027c6:	60ba      	str	r2, [r7, #8]
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	3301      	adds	r3, #1
 80027d4:	617b      	str	r3, [r7, #20]
 80027d6:	697a      	ldr	r2, [r7, #20]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	429a      	cmp	r2, r3
 80027dc:	dbf1      	blt.n	80027c2 <_write+0x12>
  }
  return len;
 80027de:	687b      	ldr	r3, [r7, #4]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3718      	adds	r7, #24
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <_close>:

int _close(int file)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80027f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002810:	605a      	str	r2, [r3, #4]
  return 0;
 8002812:	2300      	movs	r3, #0
}
 8002814:	4618      	mov	r0, r3
 8002816:	370c      	adds	r7, #12
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <_isatty>:

int _isatty(int file)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002828:	2301      	movs	r3, #1
}
 800282a:	4618      	mov	r0, r3
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr

08002836 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002836:	b480      	push	{r7}
 8002838:	b085      	sub	sp, #20
 800283a:	af00      	add	r7, sp, #0
 800283c:	60f8      	str	r0, [r7, #12]
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3714      	adds	r7, #20
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002858:	4a14      	ldr	r2, [pc, #80]	@ (80028ac <_sbrk+0x5c>)
 800285a:	4b15      	ldr	r3, [pc, #84]	@ (80028b0 <_sbrk+0x60>)
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002864:	4b13      	ldr	r3, [pc, #76]	@ (80028b4 <_sbrk+0x64>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d102      	bne.n	8002872 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800286c:	4b11      	ldr	r3, [pc, #68]	@ (80028b4 <_sbrk+0x64>)
 800286e:	4a12      	ldr	r2, [pc, #72]	@ (80028b8 <_sbrk+0x68>)
 8002870:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002872:	4b10      	ldr	r3, [pc, #64]	@ (80028b4 <_sbrk+0x64>)
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4413      	add	r3, r2
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	429a      	cmp	r2, r3
 800287e:	d207      	bcs.n	8002890 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002880:	f008 fd24 	bl	800b2cc <__errno>
 8002884:	4603      	mov	r3, r0
 8002886:	220c      	movs	r2, #12
 8002888:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800288a:	f04f 33ff 	mov.w	r3, #4294967295
 800288e:	e009      	b.n	80028a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002890:	4b08      	ldr	r3, [pc, #32]	@ (80028b4 <_sbrk+0x64>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002896:	4b07      	ldr	r3, [pc, #28]	@ (80028b4 <_sbrk+0x64>)
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4413      	add	r3, r2
 800289e:	4a05      	ldr	r2, [pc, #20]	@ (80028b4 <_sbrk+0x64>)
 80028a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028a2:	68fb      	ldr	r3, [r7, #12]
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3718      	adds	r7, #24
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	200a0000 	.word	0x200a0000
 80028b0:	00000400 	.word	0x00000400
 80028b4:	2000086c 	.word	0x2000086c
 80028b8:	20001ad8 	.word	0x20001ad8

080028bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80028c0:	4b06      	ldr	r3, [pc, #24]	@ (80028dc <SystemInit+0x20>)
 80028c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028c6:	4a05      	ldr	r2, [pc, #20]	@ (80028dc <SystemInit+0x20>)
 80028c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	e000ed00 	.word	0xe000ed00

080028e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80028e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002918 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80028e4:	f7ff ffea 	bl	80028bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028e8:	480c      	ldr	r0, [pc, #48]	@ (800291c <LoopForever+0x6>)
  ldr r1, =_edata
 80028ea:	490d      	ldr	r1, [pc, #52]	@ (8002920 <LoopForever+0xa>)
  ldr r2, =_sidata
 80028ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002924 <LoopForever+0xe>)
  movs r3, #0
 80028ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028f0:	e002      	b.n	80028f8 <LoopCopyDataInit>

080028f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028f6:	3304      	adds	r3, #4

080028f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028fc:	d3f9      	bcc.n	80028f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002928 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002900:	4c0a      	ldr	r4, [pc, #40]	@ (800292c <LoopForever+0x16>)
  movs r3, #0
 8002902:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002904:	e001      	b.n	800290a <LoopFillZerobss>

08002906 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002906:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002908:	3204      	adds	r2, #4

0800290a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800290a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800290c:	d3fb      	bcc.n	8002906 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800290e:	f008 fce3 	bl	800b2d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002912:	f7fe fe5b 	bl	80015cc <main>

08002916 <LoopForever>:

LoopForever:
    b LoopForever
 8002916:	e7fe      	b.n	8002916 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002918:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800291c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002920:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002924:	0800c048 	.word	0x0800c048
  ldr r2, =_sbss
 8002928:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800292c:	20001ad8 	.word	0x20001ad8

08002930 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002930:	e7fe      	b.n	8002930 <ADC1_IRQHandler>
	...

08002934 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	4a04      	ldr	r2, [pc, #16]	@ (8002954 <BSP_LED_Init+0x20>)
 8002942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002946:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	0800bf1c 	.word	0x0800bf1c

08002958 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8002958:	b580      	push	{r7, lr}
 800295a:	b088      	sub	sp, #32
 800295c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800295e:	4b1c      	ldr	r3, [pc, #112]	@ (80029d0 <LED_USER_GPIO_Init+0x78>)
 8002960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002962:	4a1b      	ldr	r2, [pc, #108]	@ (80029d0 <LED_USER_GPIO_Init+0x78>)
 8002964:	f043 0302 	orr.w	r3, r3, #2
 8002968:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800296a:	4b19      	ldr	r3, [pc, #100]	@ (80029d0 <LED_USER_GPIO_Init+0x78>)
 800296c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002976:	f107 030c 	add.w	r3, r7, #12
 800297a:	2200      	movs	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	605a      	str	r2, [r3, #4]
 8002980:	609a      	str	r2, [r3, #8]
 8002982:	60da      	str	r2, [r3, #12]
 8002984:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002986:	4b12      	ldr	r3, [pc, #72]	@ (80029d0 <LED_USER_GPIO_Init+0x78>)
 8002988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800298a:	4a11      	ldr	r2, [pc, #68]	@ (80029d0 <LED_USER_GPIO_Init+0x78>)
 800298c:	f043 0302 	orr.w	r3, r3, #2
 8002990:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002992:	4b0f      	ldr	r3, [pc, #60]	@ (80029d0 <LED_USER_GPIO_Init+0x78>)
 8002994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	607b      	str	r3, [r7, #4]
 800299c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 800299e:	2200      	movs	r2, #0
 80029a0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80029a4:	480b      	ldr	r0, [pc, #44]	@ (80029d4 <LED_USER_GPIO_Init+0x7c>)
 80029a6:	f001 ff19 	bl	80047dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 80029aa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b0:	2301      	movs	r3, #1
 80029b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b4:	2300      	movs	r3, #0
 80029b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 80029bc:	f107 030c 	add.w	r3, r7, #12
 80029c0:	4619      	mov	r1, r3
 80029c2:	4804      	ldr	r0, [pc, #16]	@ (80029d4 <LED_USER_GPIO_Init+0x7c>)
 80029c4:	f001 fc6e 	bl	80042a4 <HAL_GPIO_Init>

}
 80029c8:	bf00      	nop
 80029ca:	3720      	adds	r7, #32
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	40021000 	.word	0x40021000
 80029d4:	48000400 	.word	0x48000400

080029d8 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	4603      	mov	r3, r0
 80029e0:	460a      	mov	r2, r1
 80029e2:	71fb      	strb	r3, [r7, #7]
 80029e4:	4613      	mov	r3, r2
 80029e6:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80029e8:	2300      	movs	r3, #0
 80029ea:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 80029ec:	79fb      	ldrb	r3, [r7, #7]
 80029ee:	4a1f      	ldr	r2, [pc, #124]	@ (8002a6c <BSP_PB_Init+0x94>)
 80029f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029f4:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 80029f6:	79bb      	ldrb	r3, [r7, #6]
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d132      	bne.n	8002a62 <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 80029fc:	79fb      	ldrb	r3, [r7, #7]
 80029fe:	00db      	lsls	r3, r3, #3
 8002a00:	4a1b      	ldr	r2, [pc, #108]	@ (8002a70 <BSP_PB_Init+0x98>)
 8002a02:	441a      	add	r2, r3
 8002a04:	79fb      	ldrb	r3, [r7, #7]
 8002a06:	491b      	ldr	r1, [pc, #108]	@ (8002a74 <BSP_PB_Init+0x9c>)
 8002a08:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4610      	mov	r0, r2
 8002a10:	f001 fc04 	bl	800421c <HAL_EXTI_GetHandle>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002a1a:	f06f 0303 	mvn.w	r3, #3
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	e01f      	b.n	8002a62 <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	4a12      	ldr	r2, [pc, #72]	@ (8002a70 <BSP_PB_Init+0x98>)
 8002a28:	1898      	adds	r0, r3, r2
 8002a2a:	79fb      	ldrb	r3, [r7, #7]
 8002a2c:	4a12      	ldr	r2, [pc, #72]	@ (8002a78 <BSP_PB_Init+0xa0>)
 8002a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a32:	461a      	mov	r2, r3
 8002a34:	2100      	movs	r1, #0
 8002a36:	f001 fbd7 	bl	80041e8 <HAL_EXTI_RegisterCallback>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d003      	beq.n	8002a48 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002a40:	f06f 0303 	mvn.w	r3, #3
 8002a44:	60fb      	str	r3, [r7, #12]
 8002a46:	e00c      	b.n	8002a62 <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002a48:	2028      	movs	r0, #40	@ 0x28
 8002a4a:	79fb      	ldrb	r3, [r7, #7]
 8002a4c:	4a0b      	ldr	r2, [pc, #44]	@ (8002a7c <BSP_PB_Init+0xa4>)
 8002a4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a52:	2200      	movs	r2, #0
 8002a54:	4619      	mov	r1, r3
 8002a56:	f001 fa84 	bl	8003f62 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8002a5a:	2328      	movs	r3, #40	@ 0x28
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f001 fa9c 	bl	8003f9a <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8002a62:	68fb      	ldr	r3, [r7, #12]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3710      	adds	r7, #16
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	0800bf20 	.word	0x0800bf20
 8002a70:	2000000c 	.word	0x2000000c
 8002a74:	0800bf24 	.word	0x0800bf24
 8002a78:	0800bf28 	.word	0x0800bf28
 8002a7c:	0800bf2c 	.word	0x0800bf2c

08002a80 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8002a8a:	79fb      	ldrb	r3, [r7, #7]
 8002a8c:	4a09      	ldr	r2, [pc, #36]	@ (8002ab4 <BSP_PB_GetState+0x34>)
 8002a8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a92:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a96:	4611      	mov	r1, r2
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f001 fe87 	bl	80047ac <HAL_GPIO_ReadPin>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	bf0c      	ite	eq
 8002aa4:	2301      	moveq	r3, #1
 8002aa6:	2300      	movne	r3, #0
 8002aa8:	b2db      	uxtb	r3, r3
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000008 	.word	0x20000008

08002ab8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002abc:	2000      	movs	r0, #0
 8002abe:	f7fe f853 	bl	8000b68 <BSP_PB_Callback>
}
 8002ac2:	bf00      	nop
 8002ac4:	bd80      	pop	{r7, pc}
	...

08002ac8 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b088      	sub	sp, #32
 8002acc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ace:	4b19      	ldr	r3, [pc, #100]	@ (8002b34 <BUTTON_USER_GPIO_Init+0x6c>)
 8002ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad2:	4a18      	ldr	r2, [pc, #96]	@ (8002b34 <BUTTON_USER_GPIO_Init+0x6c>)
 8002ad4:	f043 0304 	orr.w	r3, r3, #4
 8002ad8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ada:	4b16      	ldr	r3, [pc, #88]	@ (8002b34 <BUTTON_USER_GPIO_Init+0x6c>)
 8002adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ade:	f003 0304 	and.w	r3, r3, #4
 8002ae2:	60bb      	str	r3, [r7, #8]
 8002ae4:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae6:	f107 030c 	add.w	r3, r7, #12
 8002aea:	2200      	movs	r2, #0
 8002aec:	601a      	str	r2, [r3, #0]
 8002aee:	605a      	str	r2, [r3, #4]
 8002af0:	609a      	str	r2, [r3, #8]
 8002af2:	60da      	str	r2, [r3, #12]
 8002af4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002af6:	4b0f      	ldr	r3, [pc, #60]	@ (8002b34 <BUTTON_USER_GPIO_Init+0x6c>)
 8002af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002afa:	4a0e      	ldr	r2, [pc, #56]	@ (8002b34 <BUTTON_USER_GPIO_Init+0x6c>)
 8002afc:	f043 0304 	orr.w	r3, r3, #4
 8002b00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b02:	4b0c      	ldr	r3, [pc, #48]	@ (8002b34 <BUTTON_USER_GPIO_Init+0x6c>)
 8002b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b06:	f003 0304 	and.w	r3, r3, #4
 8002b0a:	607b      	str	r3, [r7, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8002b0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002b14:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002b18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8002b1e:	f107 030c 	add.w	r3, r7, #12
 8002b22:	4619      	mov	r1, r3
 8002b24:	4804      	ldr	r0, [pc, #16]	@ (8002b38 <BUTTON_USER_GPIO_Init+0x70>)
 8002b26:	f001 fbbd 	bl	80042a4 <HAL_GPIO_Init>

}
 8002b2a:	bf00      	nop
 8002b2c:	3720      	adds	r7, #32
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	40021000 	.word	0x40021000
 8002b38:	48000800 	.word	0x48000800

08002b3c <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002b46:	2300      	movs	r3, #0
 8002b48:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d903      	bls.n	8002b58 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002b50:	f06f 0301 	mvn.w	r3, #1
 8002b54:	60fb      	str	r3, [r7, #12]
 8002b56:	e022      	b.n	8002b9e <BSP_COM_Init+0x62>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8002b58:	79fa      	ldrb	r2, [r7, #7]
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	4912      	ldr	r1, [pc, #72]	@ (8002ba8 <BSP_COM_Init+0x6c>)
 8002b5e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002b62:	4912      	ldr	r1, [pc, #72]	@ (8002bac <BSP_COM_Init+0x70>)
 8002b64:	2094      	movs	r0, #148	@ 0x94
 8002b66:	fb00 f303 	mul.w	r3, r0, r3
 8002b6a:	440b      	add	r3, r1
 8002b6c:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 8002b6e:	79fb      	ldrb	r3, [r7, #7]
 8002b70:	2294      	movs	r2, #148	@ 0x94
 8002b72:	fb02 f303 	mul.w	r3, r2, r3
 8002b76:	4a0d      	ldr	r2, [pc, #52]	@ (8002bac <BSP_COM_Init+0x70>)
 8002b78:	4413      	add	r3, r2
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 f84c 	bl	8002c18 <USART1_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 8002b80:	79fb      	ldrb	r3, [r7, #7]
 8002b82:	2294      	movs	r2, #148	@ 0x94
 8002b84:	fb02 f303 	mul.w	r3, r2, r3
 8002b88:	4a08      	ldr	r2, [pc, #32]	@ (8002bac <BSP_COM_Init+0x70>)
 8002b8a:	4413      	add	r3, r2
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f000 f80f 	bl	8002bb0 <MX_USART1_UART_Init>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d002      	beq.n	8002b9e <BSP_COM_Init+0x62>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002b98:	f06f 0303 	mvn.w	r3, #3
 8002b9c:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3710      	adds	r7, #16
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	20000014 	.word	0x20000014
 8002bac:	20000870 	.word	0x20000870

08002bb0 <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART1;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a15      	ldr	r2, [pc, #84]	@ (8002c14 <MX_USART1_UART_Init+0x64>)
 8002bc0:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002bc8:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	220c      	movs	r2, #12
 8002be0:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(huart) != HAL_OK)
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f005 f826 	bl	8007c4c <HAL_UART_Init>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d001      	beq.n	8002c0a <MX_USART1_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002c0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	40013800 	.word	0x40013800

08002c18 <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b0ae      	sub	sp, #184	@ 0xb8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c20:	f107 0310 	add.w	r3, r7, #16
 8002c24:	2294      	movs	r2, #148	@ 0x94
 8002c26:	2100      	movs	r1, #0
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f008 fb01 	bl	800b230 <memset>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002c32:	2300      	movs	r3, #0
 8002c34:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002c36:	f107 0310 	add.w	r3, r7, #16
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f003 fbc2 	bl	80063c4 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c40:	4b22      	ldr	r3, [pc, #136]	@ (8002ccc <USART1_MspInit+0xb4>)
 8002c42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c44:	4a21      	ldr	r2, [pc, #132]	@ (8002ccc <USART1_MspInit+0xb4>)
 8002c46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c4a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002ccc <USART1_MspInit+0xb4>)
 8002c4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c54:	60fb      	str	r3, [r7, #12]
 8002c56:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c58:	4b1c      	ldr	r3, [pc, #112]	@ (8002ccc <USART1_MspInit+0xb4>)
 8002c5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c5c:	4a1b      	ldr	r2, [pc, #108]	@ (8002ccc <USART1_MspInit+0xb4>)
 8002c5e:	f043 0302 	orr.w	r3, r3, #2
 8002c62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c64:	4b19      	ldr	r3, [pc, #100]	@ (8002ccc <USART1_MspInit+0xb4>)
 8002c66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	60bb      	str	r3, [r7, #8]
 8002c6e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 8002c70:	2340      	movs	r3, #64	@ 0x40
 8002c72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c76:	2302      	movs	r3, #2
 8002c78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c82:	2303      	movs	r3, #3
 8002c84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 8002c88:	2307      	movs	r3, #7
 8002c8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 8002c8e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002c92:	4619      	mov	r1, r3
 8002c94:	480e      	ldr	r0, [pc, #56]	@ (8002cd0 <USART1_MspInit+0xb8>)
 8002c96:	f001 fb05 	bl	80042a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 8002c9a:	2380      	movs	r3, #128	@ 0x80
 8002c9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cac:	2303      	movs	r3, #3
 8002cae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 8002cb2:	2307      	movs	r3, #7
 8002cb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 8002cb8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	4804      	ldr	r0, [pc, #16]	@ (8002cd0 <USART1_MspInit+0xb8>)
 8002cc0:	f001 faf0 	bl	80042a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 8002cc4:	bf00      	nop
 8002cc6:	37b8      	adds	r7, #184	@ 0xb8
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	48000400 	.word	0x48000400

08002cd4 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 8002cde:	4b12      	ldr	r3, [pc, #72]	@ (8002d28 <BSP_SPI3_Init+0x54>)
 8002ce0:	4a12      	ldr	r2, [pc, #72]	@ (8002d2c <BSP_SPI3_Init+0x58>)
 8002ce2:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 8002ce4:	4b12      	ldr	r3, [pc, #72]	@ (8002d30 <BSP_SPI3_Init+0x5c>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	1c5a      	adds	r2, r3, #1
 8002cea:	4911      	ldr	r1, [pc, #68]	@ (8002d30 <BSP_SPI3_Init+0x5c>)
 8002cec:	600a      	str	r2, [r1, #0]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d114      	bne.n	8002d1c <BSP_SPI3_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 8002cf2:	480d      	ldr	r0, [pc, #52]	@ (8002d28 <BSP_SPI3_Init+0x54>)
 8002cf4:	f004 fb50 	bl	8007398 <HAL_SPI_GetState>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d10e      	bne.n	8002d1c <BSP_SPI3_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI3_MspInit(&hspi3);
 8002cfe:	480a      	ldr	r0, [pc, #40]	@ (8002d28 <BSP_SPI3_Init+0x54>)
 8002d00:	f000 f882 	bl	8002e08 <SPI3_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d108      	bne.n	8002d1c <BSP_SPI3_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI3_Init(&hspi3) != HAL_OK)
 8002d0a:	4807      	ldr	r0, [pc, #28]	@ (8002d28 <BSP_SPI3_Init+0x54>)
 8002d0c:	f000 f83a 	bl	8002d84 <MX_SPI3_Init>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d002      	beq.n	8002d1c <BSP_SPI3_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8002d16:	f06f 0307 	mvn.w	r3, #7
 8002d1a:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8002d1c:	687b      	ldr	r3, [r7, #4]
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	20000904 	.word	0x20000904
 8002d2c:	40003c00 	.word	0x40003c00
 8002d30:	20000968 	.word	0x20000968

08002d34 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b088      	sub	sp, #32
 8002d38:	af02      	add	r7, sp, #8
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	4613      	mov	r3, r2
 8002d40:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002d42:	2300      	movs	r3, #0
 8002d44:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 8002d46:	88fb      	ldrh	r3, [r7, #6]
 8002d48:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002d4c:	9200      	str	r2, [sp, #0]
 8002d4e:	68ba      	ldr	r2, [r7, #8]
 8002d50:	68f9      	ldr	r1, [r7, #12]
 8002d52:	4807      	ldr	r0, [pc, #28]	@ (8002d70 <BSP_SPI3_SendRecv+0x3c>)
 8002d54:	f004 f901 	bl	8006f5a <HAL_SPI_TransmitReceive>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d002      	beq.n	8002d64 <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8002d5e:	f06f 0305 	mvn.w	r3, #5
 8002d62:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8002d64:	697b      	ldr	r3, [r7, #20]
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3718      	adds	r7, #24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	20000904 	.word	0x20000904

08002d74 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8002d78:	f000 f906 	bl	8002f88 <HAL_GetTick>
 8002d7c:	4603      	mov	r3, r0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	bd80      	pop	{r7, pc}
	...

08002d84 <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI3;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4a1c      	ldr	r2, [pc, #112]	@ (8002e04 <MX_SPI3_Init+0x80>)
 8002d94:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d9c:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002daa:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dbe:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2207      	movs	r2, #7
 8002ddc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2208      	movs	r2, #8
 8002de8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f004 f812 	bl	8006e14 <HAL_SPI_Init>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3710      	adds	r7, #16
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40003c00 	.word	0x40003c00

08002e08 <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b08a      	sub	sp, #40	@ 0x28
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002e10:	4b27      	ldr	r3, [pc, #156]	@ (8002eb0 <SPI3_MspInit+0xa8>)
 8002e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e14:	4a26      	ldr	r2, [pc, #152]	@ (8002eb0 <SPI3_MspInit+0xa8>)
 8002e16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e1c:	4b24      	ldr	r3, [pc, #144]	@ (8002eb0 <SPI3_MspInit+0xa8>)
 8002e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e24:	613b      	str	r3, [r7, #16]
 8002e26:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e28:	4b21      	ldr	r3, [pc, #132]	@ (8002eb0 <SPI3_MspInit+0xa8>)
 8002e2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e2c:	4a20      	ldr	r2, [pc, #128]	@ (8002eb0 <SPI3_MspInit+0xa8>)
 8002e2e:	f043 0304 	orr.w	r3, r3, #4
 8002e32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e34:	4b1e      	ldr	r3, [pc, #120]	@ (8002eb0 <SPI3_MspInit+0xa8>)
 8002e36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	60fb      	str	r3, [r7, #12]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8002e40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e46:	2302      	movs	r3, #2
 8002e48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 8002e52:	2306      	movs	r3, #6
 8002e54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002e56:	f107 0314 	add.w	r3, r7, #20
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4815      	ldr	r0, [pc, #84]	@ (8002eb4 <SPI3_MspInit+0xac>)
 8002e5e:	f001 fa21 	bl	80042a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 8002e62:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e68:	2302      	movs	r3, #2
 8002e6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e70:	2303      	movs	r3, #3
 8002e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 8002e74:	2306      	movs	r3, #6
 8002e76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002e78:	f107 0314 	add.w	r3, r7, #20
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	480d      	ldr	r0, [pc, #52]	@ (8002eb4 <SPI3_MspInit+0xac>)
 8002e80:	f001 fa10 	bl	80042a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 8002e84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e92:	2303      	movs	r3, #3
 8002e94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 8002e96:	2306      	movs	r3, #6
 8002e98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002e9a:	f107 0314 	add.w	r3, r7, #20
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	4804      	ldr	r0, [pc, #16]	@ (8002eb4 <SPI3_MspInit+0xac>)
 8002ea2:	f001 f9ff 	bl	80042a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 8002ea6:	bf00      	nop
 8002ea8:	3728      	adds	r7, #40	@ 0x28
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	48000800 	.word	0x48000800

08002eb8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ec2:	2003      	movs	r0, #3
 8002ec4:	f001 f842 	bl	8003f4c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ec8:	200f      	movs	r0, #15
 8002eca:	f000 f80d 	bl	8002ee8 <HAL_InitTick>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d002      	beq.n	8002eda <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	71fb      	strb	r3, [r7, #7]
 8002ed8:	e001      	b.n	8002ede <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002eda:	f7ff f8ad 	bl	8002038 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002ede:	79fb      	ldrb	r3, [r7, #7]
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3708      	adds	r7, #8
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002ef4:	4b17      	ldr	r3, [pc, #92]	@ (8002f54 <HAL_InitTick+0x6c>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d023      	beq.n	8002f44 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002efc:	4b16      	ldr	r3, [pc, #88]	@ (8002f58 <HAL_InitTick+0x70>)
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	4b14      	ldr	r3, [pc, #80]	@ (8002f54 <HAL_InitTick+0x6c>)
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	4619      	mov	r1, r3
 8002f06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f12:	4618      	mov	r0, r3
 8002f14:	f001 f84f 	bl	8003fb6 <HAL_SYSTICK_Config>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10f      	bne.n	8002f3e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b0f      	cmp	r3, #15
 8002f22:	d809      	bhi.n	8002f38 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f24:	2200      	movs	r2, #0
 8002f26:	6879      	ldr	r1, [r7, #4]
 8002f28:	f04f 30ff 	mov.w	r0, #4294967295
 8002f2c:	f001 f819 	bl	8003f62 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f30:	4a0a      	ldr	r2, [pc, #40]	@ (8002f5c <HAL_InitTick+0x74>)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	e007      	b.n	8002f48 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	73fb      	strb	r3, [r7, #15]
 8002f3c:	e004      	b.n	8002f48 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	73fb      	strb	r3, [r7, #15]
 8002f42:	e001      	b.n	8002f48 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3710      	adds	r7, #16
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	2000001c 	.word	0x2000001c
 8002f58:	20000004 	.word	0x20000004
 8002f5c:	20000018 	.word	0x20000018

08002f60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f64:	4b06      	ldr	r3, [pc, #24]	@ (8002f80 <HAL_IncTick+0x20>)
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	461a      	mov	r2, r3
 8002f6a:	4b06      	ldr	r3, [pc, #24]	@ (8002f84 <HAL_IncTick+0x24>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4413      	add	r3, r2
 8002f70:	4a04      	ldr	r2, [pc, #16]	@ (8002f84 <HAL_IncTick+0x24>)
 8002f72:	6013      	str	r3, [r2, #0]
}
 8002f74:	bf00      	nop
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr
 8002f7e:	bf00      	nop
 8002f80:	2000001c 	.word	0x2000001c
 8002f84:	2000096c 	.word	0x2000096c

08002f88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f8c:	4b03      	ldr	r3, [pc, #12]	@ (8002f9c <HAL_GetTick+0x14>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop
 8002f9c:	2000096c 	.word	0x2000096c

08002fa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fa8:	f7ff ffee 	bl	8002f88 <HAL_GetTick>
 8002fac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb8:	d005      	beq.n	8002fc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002fba:	4b0a      	ldr	r3, [pc, #40]	@ (8002fe4 <HAL_Delay+0x44>)
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fc6:	bf00      	nop
 8002fc8:	f7ff ffde 	bl	8002f88 <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	68fa      	ldr	r2, [r7, #12]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d8f7      	bhi.n	8002fc8 <HAL_Delay+0x28>
  {
  }
}
 8002fd8:	bf00      	nop
 8002fda:	bf00      	nop
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	2000001c 	.word	0x2000001c

08002fe8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	609a      	str	r2, [r3, #8]
}
 8003002:	bf00      	nop
 8003004:	370c      	adds	r7, #12
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr

0800300e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800300e:	b480      	push	{r7}
 8003010:	b083      	sub	sp, #12
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
 8003016:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	431a      	orrs	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	609a      	str	r2, [r3, #8]
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003044:	4618      	mov	r0, r3
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003050:	b480      	push	{r7}
 8003052:	b087      	sub	sp, #28
 8003054:	af00      	add	r7, sp, #0
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	60b9      	str	r1, [r7, #8]
 800305a:	607a      	str	r2, [r7, #4]
 800305c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	3360      	adds	r3, #96	@ 0x60
 8003062:	461a      	mov	r2, r3
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	4b08      	ldr	r3, [pc, #32]	@ (8003094 <LL_ADC_SetOffset+0x44>)
 8003072:	4013      	ands	r3, r2
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800307a:	683a      	ldr	r2, [r7, #0]
 800307c:	430a      	orrs	r2, r1
 800307e:	4313      	orrs	r3, r2
 8003080:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003088:	bf00      	nop
 800308a:	371c      	adds	r7, #28
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	03fff000 	.word	0x03fff000

08003098 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	3360      	adds	r3, #96	@ 0x60
 80030a6:	461a      	mov	r2, r3
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	4413      	add	r3, r2
 80030ae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3714      	adds	r7, #20
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b087      	sub	sp, #28
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	3360      	adds	r3, #96	@ 0x60
 80030d4:	461a      	mov	r2, r3
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	4413      	add	r3, r2
 80030dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	431a      	orrs	r2, r3
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80030ee:	bf00      	nop
 80030f0:	371c      	adds	r7, #28
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr

080030fa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80030fa:	b480      	push	{r7}
 80030fc:	b083      	sub	sp, #12
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
 8003102:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	695b      	ldr	r3, [r3, #20]
 8003108:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	431a      	orrs	r2, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	615a      	str	r2, [r3, #20]
}
 8003114:	bf00      	nop
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003120:	b480      	push	{r7}
 8003122:	b087      	sub	sp, #28
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	3330      	adds	r3, #48	@ 0x30
 8003130:	461a      	mov	r2, r3
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	0a1b      	lsrs	r3, r3, #8
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	f003 030c 	and.w	r3, r3, #12
 800313c:	4413      	add	r3, r2
 800313e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f003 031f 	and.w	r3, r3, #31
 800314a:	211f      	movs	r1, #31
 800314c:	fa01 f303 	lsl.w	r3, r1, r3
 8003150:	43db      	mvns	r3, r3
 8003152:	401a      	ands	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	0e9b      	lsrs	r3, r3, #26
 8003158:	f003 011f 	and.w	r1, r3, #31
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	f003 031f 	and.w	r3, r3, #31
 8003162:	fa01 f303 	lsl.w	r3, r1, r3
 8003166:	431a      	orrs	r2, r3
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800316c:	bf00      	nop
 800316e:	371c      	adds	r7, #28
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003178:	b480      	push	{r7}
 800317a:	b087      	sub	sp, #28
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	3314      	adds	r3, #20
 8003188:	461a      	mov	r2, r3
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	0e5b      	lsrs	r3, r3, #25
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	f003 0304 	and.w	r3, r3, #4
 8003194:	4413      	add	r3, r2
 8003196:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	0d1b      	lsrs	r3, r3, #20
 80031a0:	f003 031f 	and.w	r3, r3, #31
 80031a4:	2107      	movs	r1, #7
 80031a6:	fa01 f303 	lsl.w	r3, r1, r3
 80031aa:	43db      	mvns	r3, r3
 80031ac:	401a      	ands	r2, r3
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	0d1b      	lsrs	r3, r3, #20
 80031b2:	f003 031f 	and.w	r3, r3, #31
 80031b6:	6879      	ldr	r1, [r7, #4]
 80031b8:	fa01 f303 	lsl.w	r3, r1, r3
 80031bc:	431a      	orrs	r2, r3
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80031c2:	bf00      	nop
 80031c4:	371c      	adds	r7, #28
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
	...

080031d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031e8:	43db      	mvns	r3, r3
 80031ea:	401a      	ands	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f003 0318 	and.w	r3, r3, #24
 80031f2:	4908      	ldr	r1, [pc, #32]	@ (8003214 <LL_ADC_SetChannelSingleDiff+0x44>)
 80031f4:	40d9      	lsrs	r1, r3
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	400b      	ands	r3, r1
 80031fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031fe:	431a      	orrs	r2, r3
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003206:	bf00      	nop
 8003208:	3714      	adds	r7, #20
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	0007ffff 	.word	0x0007ffff

08003218 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003228:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	6093      	str	r3, [r2, #8]
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800324c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003250:	d101      	bne.n	8003256 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003252:	2301      	movs	r3, #1
 8003254:	e000      	b.n	8003258 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003256:	2300      	movs	r3, #0
}
 8003258:	4618      	mov	r0, r3
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003274:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003278:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800329c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032a0:	d101      	bne.n	80032a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80032a2:	2301      	movs	r3, #1
 80032a4:	e000      	b.n	80032a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80032a6:	2300      	movs	r3, #0
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d101      	bne.n	80032cc <LL_ADC_IsEnabled+0x18>
 80032c8:	2301      	movs	r3, #1
 80032ca:	e000      	b.n	80032ce <LL_ADC_IsEnabled+0x1a>
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	370c      	adds	r7, #12
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr

080032da <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80032da:	b480      	push	{r7}
 80032dc:	b083      	sub	sp, #12
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f003 0304 	and.w	r3, r3, #4
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	d101      	bne.n	80032f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80032ee:	2301      	movs	r3, #1
 80032f0:	e000      	b.n	80032f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	370c      	adds	r7, #12
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003300:	b480      	push	{r7}
 8003302:	b083      	sub	sp, #12
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f003 0308 	and.w	r3, r3, #8
 8003310:	2b08      	cmp	r3, #8
 8003312:	d101      	bne.n	8003318 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003314:	2301      	movs	r3, #1
 8003316:	e000      	b.n	800331a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
	...

08003328 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b088      	sub	sp, #32
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003330:	2300      	movs	r3, #0
 8003332:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003334:	2300      	movs	r3, #0
 8003336:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d101      	bne.n	8003342 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e129      	b.n	8003596 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800334c:	2b00      	cmp	r3, #0
 800334e:	d109      	bne.n	8003364 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f7fe fe99 	bl	8002088 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f7ff ff67 	bl	800323c <LL_ADC_IsDeepPowerDownEnabled>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d004      	beq.n	800337e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4618      	mov	r0, r3
 800337a:	f7ff ff4d 	bl	8003218 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4618      	mov	r0, r3
 8003384:	f7ff ff82 	bl	800328c <LL_ADC_IsInternalRegulatorEnabled>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d115      	bne.n	80033ba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff ff66 	bl	8003264 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003398:	4b81      	ldr	r3, [pc, #516]	@ (80035a0 <HAL_ADC_Init+0x278>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	099b      	lsrs	r3, r3, #6
 800339e:	4a81      	ldr	r2, [pc, #516]	@ (80035a4 <HAL_ADC_Init+0x27c>)
 80033a0:	fba2 2303 	umull	r2, r3, r2, r3
 80033a4:	099b      	lsrs	r3, r3, #6
 80033a6:	3301      	adds	r3, #1
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80033ac:	e002      	b.n	80033b4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	3b01      	subs	r3, #1
 80033b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1f9      	bne.n	80033ae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff ff64 	bl	800328c <LL_ADC_IsInternalRegulatorEnabled>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10d      	bne.n	80033e6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ce:	f043 0210 	orr.w	r2, r3, #16
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033da:	f043 0201 	orr.w	r2, r3, #1
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7ff ff75 	bl	80032da <LL_ADC_REG_IsConversionOngoing>
 80033f0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033f6:	f003 0310 	and.w	r3, r3, #16
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	f040 80c2 	bne.w	8003584 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	2b00      	cmp	r3, #0
 8003404:	f040 80be 	bne.w	8003584 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003410:	f043 0202 	orr.w	r2, r3, #2
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff ff49 	bl	80032b4 <LL_ADC_IsEnabled>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d10b      	bne.n	8003440 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003428:	485f      	ldr	r0, [pc, #380]	@ (80035a8 <HAL_ADC_Init+0x280>)
 800342a:	f7ff ff43 	bl	80032b4 <LL_ADC_IsEnabled>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d105      	bne.n	8003440 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	4619      	mov	r1, r3
 800343a:	485c      	ldr	r0, [pc, #368]	@ (80035ac <HAL_ADC_Init+0x284>)
 800343c:	f7ff fdd4 	bl	8002fe8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	7e5b      	ldrb	r3, [r3, #25]
 8003444:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800344a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003450:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003456:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800345e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003460:	4313      	orrs	r3, r2
 8003462:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 3020 	ldrb.w	r3, [r3, #32]
 800346a:	2b01      	cmp	r3, #1
 800346c:	d106      	bne.n	800347c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003472:	3b01      	subs	r3, #1
 8003474:	045b      	lsls	r3, r3, #17
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	4313      	orrs	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003480:	2b00      	cmp	r3, #0
 8003482:	d009      	beq.n	8003498 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003488:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003490:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003492:	69ba      	ldr	r2, [r7, #24]
 8003494:	4313      	orrs	r3, r2
 8003496:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68da      	ldr	r2, [r3, #12]
 800349e:	4b44      	ldr	r3, [pc, #272]	@ (80035b0 <HAL_ADC_Init+0x288>)
 80034a0:	4013      	ands	r3, r2
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	6812      	ldr	r2, [r2, #0]
 80034a6:	69b9      	ldr	r1, [r7, #24]
 80034a8:	430b      	orrs	r3, r1
 80034aa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4618      	mov	r0, r3
 80034b2:	f7ff ff25 	bl	8003300 <LL_ADC_INJ_IsConversionOngoing>
 80034b6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d140      	bne.n	8003540 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d13d      	bne.n	8003540 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	7e1b      	ldrb	r3, [r3, #24]
 80034cc:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80034ce:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80034d6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80034d8:	4313      	orrs	r3, r2
 80034da:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80034e6:	f023 0306 	bic.w	r3, r3, #6
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	6812      	ldr	r2, [r2, #0]
 80034ee:	69b9      	ldr	r1, [r7, #24]
 80034f0:	430b      	orrs	r3, r1
 80034f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d118      	bne.n	8003530 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	691b      	ldr	r3, [r3, #16]
 8003504:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003508:	f023 0304 	bic.w	r3, r3, #4
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003514:	4311      	orrs	r1, r2
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800351a:	4311      	orrs	r1, r2
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003520:	430a      	orrs	r2, r1
 8003522:	431a      	orrs	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f042 0201 	orr.w	r2, r2, #1
 800352c:	611a      	str	r2, [r3, #16]
 800352e:	e007      	b.n	8003540 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	691a      	ldr	r2, [r3, #16]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f022 0201 	bic.w	r2, r2, #1
 800353e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d10c      	bne.n	8003562 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354e:	f023 010f 	bic.w	r1, r3, #15
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	69db      	ldr	r3, [r3, #28]
 8003556:	1e5a      	subs	r2, r3, #1
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003560:	e007      	b.n	8003572 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 020f 	bic.w	r2, r2, #15
 8003570:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003576:	f023 0303 	bic.w	r3, r3, #3
 800357a:	f043 0201 	orr.w	r2, r3, #1
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	659a      	str	r2, [r3, #88]	@ 0x58
 8003582:	e007      	b.n	8003594 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003588:	f043 0210 	orr.w	r2, r3, #16
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003594:	7ffb      	ldrb	r3, [r7, #31]
}
 8003596:	4618      	mov	r0, r3
 8003598:	3720      	adds	r7, #32
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	20000004 	.word	0x20000004
 80035a4:	053e2d63 	.word	0x053e2d63
 80035a8:	50040000 	.word	0x50040000
 80035ac:	50040300 	.word	0x50040300
 80035b0:	fff0c007 	.word	0xfff0c007

080035b4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b0b6      	sub	sp, #216	@ 0xd8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
 80035bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035be:	2300      	movs	r3, #0
 80035c0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80035c4:	2300      	movs	r3, #0
 80035c6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d101      	bne.n	80035d6 <HAL_ADC_ConfigChannel+0x22>
 80035d2:	2302      	movs	r3, #2
 80035d4:	e3d5      	b.n	8003d82 <HAL_ADC_ConfigChannel+0x7ce>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2201      	movs	r2, #1
 80035da:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff fe79 	bl	80032da <LL_ADC_REG_IsConversionOngoing>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f040 83ba 	bne.w	8003d64 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	2b05      	cmp	r3, #5
 80035fe:	d824      	bhi.n	800364a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	3b02      	subs	r3, #2
 8003606:	2b03      	cmp	r3, #3
 8003608:	d81b      	bhi.n	8003642 <HAL_ADC_ConfigChannel+0x8e>
 800360a:	a201      	add	r2, pc, #4	@ (adr r2, 8003610 <HAL_ADC_ConfigChannel+0x5c>)
 800360c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003610:	08003621 	.word	0x08003621
 8003614:	08003629 	.word	0x08003629
 8003618:	08003631 	.word	0x08003631
 800361c:	08003639 	.word	0x08003639
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003620:	230c      	movs	r3, #12
 8003622:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003626:	e010      	b.n	800364a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003628:	2312      	movs	r3, #18
 800362a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800362e:	e00c      	b.n	800364a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003630:	2318      	movs	r3, #24
 8003632:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003636:	e008      	b.n	800364a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003638:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800363c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003640:	e003      	b.n	800364a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003642:	2306      	movs	r3, #6
 8003644:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003648:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6818      	ldr	r0, [r3, #0]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	461a      	mov	r2, r3
 8003654:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003658:	f7ff fd62 	bl	8003120 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4618      	mov	r0, r3
 8003662:	f7ff fe3a 	bl	80032da <LL_ADC_REG_IsConversionOngoing>
 8003666:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4618      	mov	r0, r3
 8003670:	f7ff fe46 	bl	8003300 <LL_ADC_INJ_IsConversionOngoing>
 8003674:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003678:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800367c:	2b00      	cmp	r3, #0
 800367e:	f040 81bf 	bne.w	8003a00 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003682:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003686:	2b00      	cmp	r3, #0
 8003688:	f040 81ba 	bne.w	8003a00 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003694:	d10f      	bne.n	80036b6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6818      	ldr	r0, [r3, #0]
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2200      	movs	r2, #0
 80036a0:	4619      	mov	r1, r3
 80036a2:	f7ff fd69 	bl	8003178 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7ff fd23 	bl	80030fa <LL_ADC_SetSamplingTimeCommonConfig>
 80036b4:	e00e      	b.n	80036d4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6818      	ldr	r0, [r3, #0]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	6819      	ldr	r1, [r3, #0]
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	461a      	mov	r2, r3
 80036c4:	f7ff fd58 	bl	8003178 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2100      	movs	r1, #0
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff fd13 	bl	80030fa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	695a      	ldr	r2, [r3, #20]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	08db      	lsrs	r3, r3, #3
 80036e0:	f003 0303 	and.w	r3, r3, #3
 80036e4:	005b      	lsls	r3, r3, #1
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d00a      	beq.n	800370c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6818      	ldr	r0, [r3, #0]
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	6919      	ldr	r1, [r3, #16]
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003706:	f7ff fca3 	bl	8003050 <LL_ADC_SetOffset>
 800370a:	e179      	b.n	8003a00 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2100      	movs	r1, #0
 8003712:	4618      	mov	r0, r3
 8003714:	f7ff fcc0 	bl	8003098 <LL_ADC_GetOffsetChannel>
 8003718:	4603      	mov	r3, r0
 800371a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10a      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x184>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2100      	movs	r1, #0
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff fcb5 	bl	8003098 <LL_ADC_GetOffsetChannel>
 800372e:	4603      	mov	r3, r0
 8003730:	0e9b      	lsrs	r3, r3, #26
 8003732:	f003 021f 	and.w	r2, r3, #31
 8003736:	e01e      	b.n	8003776 <HAL_ADC_ConfigChannel+0x1c2>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2100      	movs	r1, #0
 800373e:	4618      	mov	r0, r3
 8003740:	f7ff fcaa 	bl	8003098 <LL_ADC_GetOffsetChannel>
 8003744:	4603      	mov	r3, r0
 8003746:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800374e:	fa93 f3a3 	rbit	r3, r3
 8003752:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003756:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800375a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800375e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003762:	2b00      	cmp	r3, #0
 8003764:	d101      	bne.n	800376a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8003766:	2320      	movs	r3, #32
 8003768:	e004      	b.n	8003774 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800376a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800376e:	fab3 f383 	clz	r3, r3
 8003772:	b2db      	uxtb	r3, r3
 8003774:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800377e:	2b00      	cmp	r3, #0
 8003780:	d105      	bne.n	800378e <HAL_ADC_ConfigChannel+0x1da>
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	0e9b      	lsrs	r3, r3, #26
 8003788:	f003 031f 	and.w	r3, r3, #31
 800378c:	e018      	b.n	80037c0 <HAL_ADC_ConfigChannel+0x20c>
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003796:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800379a:	fa93 f3a3 	rbit	r3, r3
 800379e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80037a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80037aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80037b2:	2320      	movs	r3, #32
 80037b4:	e004      	b.n	80037c0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80037b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80037ba:	fab3 f383 	clz	r3, r3
 80037be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d106      	bne.n	80037d2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2200      	movs	r2, #0
 80037ca:	2100      	movs	r1, #0
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff fc79 	bl	80030c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2101      	movs	r1, #1
 80037d8:	4618      	mov	r0, r3
 80037da:	f7ff fc5d 	bl	8003098 <LL_ADC_GetOffsetChannel>
 80037de:	4603      	mov	r3, r0
 80037e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d10a      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x24a>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2101      	movs	r1, #1
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7ff fc52 	bl	8003098 <LL_ADC_GetOffsetChannel>
 80037f4:	4603      	mov	r3, r0
 80037f6:	0e9b      	lsrs	r3, r3, #26
 80037f8:	f003 021f 	and.w	r2, r3, #31
 80037fc:	e01e      	b.n	800383c <HAL_ADC_ConfigChannel+0x288>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2101      	movs	r1, #1
 8003804:	4618      	mov	r0, r3
 8003806:	f7ff fc47 	bl	8003098 <LL_ADC_GetOffsetChannel>
 800380a:	4603      	mov	r3, r0
 800380c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003810:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003814:	fa93 f3a3 	rbit	r3, r3
 8003818:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800381c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003820:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003824:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003828:	2b00      	cmp	r3, #0
 800382a:	d101      	bne.n	8003830 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800382c:	2320      	movs	r3, #32
 800382e:	e004      	b.n	800383a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8003830:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003834:	fab3 f383 	clz	r3, r3
 8003838:	b2db      	uxtb	r3, r3
 800383a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003844:	2b00      	cmp	r3, #0
 8003846:	d105      	bne.n	8003854 <HAL_ADC_ConfigChannel+0x2a0>
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	0e9b      	lsrs	r3, r3, #26
 800384e:	f003 031f 	and.w	r3, r3, #31
 8003852:	e018      	b.n	8003886 <HAL_ADC_ConfigChannel+0x2d2>
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800385c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003860:	fa93 f3a3 	rbit	r3, r3
 8003864:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003868:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800386c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003870:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003874:	2b00      	cmp	r3, #0
 8003876:	d101      	bne.n	800387c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8003878:	2320      	movs	r3, #32
 800387a:	e004      	b.n	8003886 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 800387c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003880:	fab3 f383 	clz	r3, r3
 8003884:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003886:	429a      	cmp	r2, r3
 8003888:	d106      	bne.n	8003898 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2200      	movs	r2, #0
 8003890:	2101      	movs	r1, #1
 8003892:	4618      	mov	r0, r3
 8003894:	f7ff fc16 	bl	80030c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2102      	movs	r1, #2
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff fbfa 	bl	8003098 <LL_ADC_GetOffsetChannel>
 80038a4:	4603      	mov	r3, r0
 80038a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d10a      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x310>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2102      	movs	r1, #2
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7ff fbef 	bl	8003098 <LL_ADC_GetOffsetChannel>
 80038ba:	4603      	mov	r3, r0
 80038bc:	0e9b      	lsrs	r3, r3, #26
 80038be:	f003 021f 	and.w	r2, r3, #31
 80038c2:	e01e      	b.n	8003902 <HAL_ADC_ConfigChannel+0x34e>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2102      	movs	r1, #2
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7ff fbe4 	bl	8003098 <LL_ADC_GetOffsetChannel>
 80038d0:	4603      	mov	r3, r0
 80038d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80038da:	fa93 f3a3 	rbit	r3, r3
 80038de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80038e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80038ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d101      	bne.n	80038f6 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80038f2:	2320      	movs	r3, #32
 80038f4:	e004      	b.n	8003900 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80038f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038fa:	fab3 f383 	clz	r3, r3
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800390a:	2b00      	cmp	r3, #0
 800390c:	d105      	bne.n	800391a <HAL_ADC_ConfigChannel+0x366>
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	0e9b      	lsrs	r3, r3, #26
 8003914:	f003 031f 	and.w	r3, r3, #31
 8003918:	e014      	b.n	8003944 <HAL_ADC_ConfigChannel+0x390>
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003920:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003922:	fa93 f3a3 	rbit	r3, r3
 8003926:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003928:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800392a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800392e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003932:	2b00      	cmp	r3, #0
 8003934:	d101      	bne.n	800393a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003936:	2320      	movs	r3, #32
 8003938:	e004      	b.n	8003944 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800393a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800393e:	fab3 f383 	clz	r3, r3
 8003942:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003944:	429a      	cmp	r2, r3
 8003946:	d106      	bne.n	8003956 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	2200      	movs	r2, #0
 800394e:	2102      	movs	r1, #2
 8003950:	4618      	mov	r0, r3
 8003952:	f7ff fbb7 	bl	80030c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2103      	movs	r1, #3
 800395c:	4618      	mov	r0, r3
 800395e:	f7ff fb9b 	bl	8003098 <LL_ADC_GetOffsetChannel>
 8003962:	4603      	mov	r3, r0
 8003964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003968:	2b00      	cmp	r3, #0
 800396a:	d10a      	bne.n	8003982 <HAL_ADC_ConfigChannel+0x3ce>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2103      	movs	r1, #3
 8003972:	4618      	mov	r0, r3
 8003974:	f7ff fb90 	bl	8003098 <LL_ADC_GetOffsetChannel>
 8003978:	4603      	mov	r3, r0
 800397a:	0e9b      	lsrs	r3, r3, #26
 800397c:	f003 021f 	and.w	r2, r3, #31
 8003980:	e017      	b.n	80039b2 <HAL_ADC_ConfigChannel+0x3fe>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	2103      	movs	r1, #3
 8003988:	4618      	mov	r0, r3
 800398a:	f7ff fb85 	bl	8003098 <LL_ADC_GetOffsetChannel>
 800398e:	4603      	mov	r3, r0
 8003990:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003992:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003994:	fa93 f3a3 	rbit	r3, r3
 8003998:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800399a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800399c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800399e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d101      	bne.n	80039a8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80039a4:	2320      	movs	r3, #32
 80039a6:	e003      	b.n	80039b0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80039a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039aa:	fab3 f383 	clz	r3, r3
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d105      	bne.n	80039ca <HAL_ADC_ConfigChannel+0x416>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	0e9b      	lsrs	r3, r3, #26
 80039c4:	f003 031f 	and.w	r3, r3, #31
 80039c8:	e011      	b.n	80039ee <HAL_ADC_ConfigChannel+0x43a>
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80039d2:	fa93 f3a3 	rbit	r3, r3
 80039d6:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80039d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80039da:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80039dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d101      	bne.n	80039e6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80039e2:	2320      	movs	r3, #32
 80039e4:	e003      	b.n	80039ee <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80039e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80039e8:	fab3 f383 	clz	r3, r3
 80039ec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d106      	bne.n	8003a00 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2200      	movs	r2, #0
 80039f8:	2103      	movs	r1, #3
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff fb62 	bl	80030c4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff fc55 	bl	80032b4 <LL_ADC_IsEnabled>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	f040 813f 	bne.w	8003c90 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6818      	ldr	r0, [r3, #0]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	6819      	ldr	r1, [r3, #0]
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	f7ff fbd6 	bl	80031d0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	4a8e      	ldr	r2, [pc, #568]	@ (8003c64 <HAL_ADC_ConfigChannel+0x6b0>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	f040 8130 	bne.w	8003c90 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10b      	bne.n	8003a58 <HAL_ADC_ConfigChannel+0x4a4>
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	0e9b      	lsrs	r3, r3, #26
 8003a46:	3301      	adds	r3, #1
 8003a48:	f003 031f 	and.w	r3, r3, #31
 8003a4c:	2b09      	cmp	r3, #9
 8003a4e:	bf94      	ite	ls
 8003a50:	2301      	movls	r3, #1
 8003a52:	2300      	movhi	r3, #0
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	e019      	b.n	8003a8c <HAL_ADC_ConfigChannel+0x4d8>
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a60:	fa93 f3a3 	rbit	r3, r3
 8003a64:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003a66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a68:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003a6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d101      	bne.n	8003a74 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8003a70:	2320      	movs	r3, #32
 8003a72:	e003      	b.n	8003a7c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8003a74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a76:	fab3 f383 	clz	r3, r3
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	f003 031f 	and.w	r3, r3, #31
 8003a82:	2b09      	cmp	r3, #9
 8003a84:	bf94      	ite	ls
 8003a86:	2301      	movls	r3, #1
 8003a88:	2300      	movhi	r3, #0
 8003a8a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d079      	beq.n	8003b84 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d107      	bne.n	8003aac <HAL_ADC_ConfigChannel+0x4f8>
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	0e9b      	lsrs	r3, r3, #26
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	069b      	lsls	r3, r3, #26
 8003aa6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003aaa:	e015      	b.n	8003ad8 <HAL_ADC_ConfigChannel+0x524>
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ab4:	fa93 f3a3 	rbit	r3, r3
 8003ab8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003aba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003abc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003abe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d101      	bne.n	8003ac8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8003ac4:	2320      	movs	r3, #32
 8003ac6:	e003      	b.n	8003ad0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8003ac8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003aca:	fab3 f383 	clz	r3, r3
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	3301      	adds	r3, #1
 8003ad2:	069b      	lsls	r3, r3, #26
 8003ad4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d109      	bne.n	8003af8 <HAL_ADC_ConfigChannel+0x544>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	0e9b      	lsrs	r3, r3, #26
 8003aea:	3301      	adds	r3, #1
 8003aec:	f003 031f 	and.w	r3, r3, #31
 8003af0:	2101      	movs	r1, #1
 8003af2:	fa01 f303 	lsl.w	r3, r1, r3
 8003af6:	e017      	b.n	8003b28 <HAL_ADC_ConfigChannel+0x574>
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b00:	fa93 f3a3 	rbit	r3, r3
 8003b04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003b06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b08:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003b0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d101      	bne.n	8003b14 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003b10:	2320      	movs	r3, #32
 8003b12:	e003      	b.n	8003b1c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003b14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b16:	fab3 f383 	clz	r3, r3
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	f003 031f 	and.w	r3, r3, #31
 8003b22:	2101      	movs	r1, #1
 8003b24:	fa01 f303 	lsl.w	r3, r1, r3
 8003b28:	ea42 0103 	orr.w	r1, r2, r3
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d10a      	bne.n	8003b4e <HAL_ADC_ConfigChannel+0x59a>
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	0e9b      	lsrs	r3, r3, #26
 8003b3e:	3301      	adds	r3, #1
 8003b40:	f003 021f 	and.w	r2, r3, #31
 8003b44:	4613      	mov	r3, r2
 8003b46:	005b      	lsls	r3, r3, #1
 8003b48:	4413      	add	r3, r2
 8003b4a:	051b      	lsls	r3, r3, #20
 8003b4c:	e018      	b.n	8003b80 <HAL_ADC_ConfigChannel+0x5cc>
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b56:	fa93 f3a3 	rbit	r3, r3
 8003b5a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b5e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8003b66:	2320      	movs	r3, #32
 8003b68:	e003      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8003b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b6c:	fab3 f383 	clz	r3, r3
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	3301      	adds	r3, #1
 8003b74:	f003 021f 	and.w	r2, r3, #31
 8003b78:	4613      	mov	r3, r2
 8003b7a:	005b      	lsls	r3, r3, #1
 8003b7c:	4413      	add	r3, r2
 8003b7e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b80:	430b      	orrs	r3, r1
 8003b82:	e080      	b.n	8003c86 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d107      	bne.n	8003ba0 <HAL_ADC_ConfigChannel+0x5ec>
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	0e9b      	lsrs	r3, r3, #26
 8003b96:	3301      	adds	r3, #1
 8003b98:	069b      	lsls	r3, r3, #26
 8003b9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003b9e:	e015      	b.n	8003bcc <HAL_ADC_ConfigChannel+0x618>
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ba8:	fa93 f3a3 	rbit	r3, r3
 8003bac:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d101      	bne.n	8003bbc <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8003bb8:	2320      	movs	r3, #32
 8003bba:	e003      	b.n	8003bc4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8003bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bbe:	fab3 f383 	clz	r3, r3
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	069b      	lsls	r3, r3, #26
 8003bc8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d109      	bne.n	8003bec <HAL_ADC_ConfigChannel+0x638>
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	0e9b      	lsrs	r3, r3, #26
 8003bde:	3301      	adds	r3, #1
 8003be0:	f003 031f 	and.w	r3, r3, #31
 8003be4:	2101      	movs	r1, #1
 8003be6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bea:	e017      	b.n	8003c1c <HAL_ADC_ConfigChannel+0x668>
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	fa93 f3a3 	rbit	r3, r3
 8003bf8:	61bb      	str	r3, [r7, #24]
  return result;
 8003bfa:	69bb      	ldr	r3, [r7, #24]
 8003bfc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d101      	bne.n	8003c08 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003c04:	2320      	movs	r3, #32
 8003c06:	e003      	b.n	8003c10 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003c08:	6a3b      	ldr	r3, [r7, #32]
 8003c0a:	fab3 f383 	clz	r3, r3
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	3301      	adds	r3, #1
 8003c12:	f003 031f 	and.w	r3, r3, #31
 8003c16:	2101      	movs	r1, #1
 8003c18:	fa01 f303 	lsl.w	r3, r1, r3
 8003c1c:	ea42 0103 	orr.w	r1, r2, r3
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d10d      	bne.n	8003c48 <HAL_ADC_ConfigChannel+0x694>
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	0e9b      	lsrs	r3, r3, #26
 8003c32:	3301      	adds	r3, #1
 8003c34:	f003 021f 	and.w	r2, r3, #31
 8003c38:	4613      	mov	r3, r2
 8003c3a:	005b      	lsls	r3, r3, #1
 8003c3c:	4413      	add	r3, r2
 8003c3e:	3b1e      	subs	r3, #30
 8003c40:	051b      	lsls	r3, r3, #20
 8003c42:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003c46:	e01d      	b.n	8003c84 <HAL_ADC_ConfigChannel+0x6d0>
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	fa93 f3a3 	rbit	r3, r3
 8003c54:	60fb      	str	r3, [r7, #12]
  return result;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d103      	bne.n	8003c68 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003c60:	2320      	movs	r3, #32
 8003c62:	e005      	b.n	8003c70 <HAL_ADC_ConfigChannel+0x6bc>
 8003c64:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	fab3 f383 	clz	r3, r3
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	3301      	adds	r3, #1
 8003c72:	f003 021f 	and.w	r2, r3, #31
 8003c76:	4613      	mov	r3, r2
 8003c78:	005b      	lsls	r3, r3, #1
 8003c7a:	4413      	add	r3, r2
 8003c7c:	3b1e      	subs	r3, #30
 8003c7e:	051b      	lsls	r3, r3, #20
 8003c80:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c84:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003c86:	683a      	ldr	r2, [r7, #0]
 8003c88:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	f7ff fa74 	bl	8003178 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	4b3d      	ldr	r3, [pc, #244]	@ (8003d8c <HAL_ADC_ConfigChannel+0x7d8>)
 8003c96:	4013      	ands	r3, r2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d06c      	beq.n	8003d76 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c9c:	483c      	ldr	r0, [pc, #240]	@ (8003d90 <HAL_ADC_ConfigChannel+0x7dc>)
 8003c9e:	f7ff f9c9 	bl	8003034 <LL_ADC_GetCommonPathInternalCh>
 8003ca2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a3a      	ldr	r2, [pc, #232]	@ (8003d94 <HAL_ADC_ConfigChannel+0x7e0>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d127      	bne.n	8003d00 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003cb0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003cb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d121      	bne.n	8003d00 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a35      	ldr	r2, [pc, #212]	@ (8003d98 <HAL_ADC_ConfigChannel+0x7e4>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d157      	bne.n	8003d76 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003cca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003cce:	4619      	mov	r1, r3
 8003cd0:	482f      	ldr	r0, [pc, #188]	@ (8003d90 <HAL_ADC_ConfigChannel+0x7dc>)
 8003cd2:	f7ff f99c 	bl	800300e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cd6:	4b31      	ldr	r3, [pc, #196]	@ (8003d9c <HAL_ADC_ConfigChannel+0x7e8>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	099b      	lsrs	r3, r3, #6
 8003cdc:	4a30      	ldr	r2, [pc, #192]	@ (8003da0 <HAL_ADC_ConfigChannel+0x7ec>)
 8003cde:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce2:	099b      	lsrs	r3, r3, #6
 8003ce4:	1c5a      	adds	r2, r3, #1
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	005b      	lsls	r3, r3, #1
 8003cea:	4413      	add	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003cf0:	e002      	b.n	8003cf8 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1f9      	bne.n	8003cf2 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003cfe:	e03a      	b.n	8003d76 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a27      	ldr	r2, [pc, #156]	@ (8003da4 <HAL_ADC_ConfigChannel+0x7f0>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d113      	bne.n	8003d32 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003d0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003d0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10d      	bne.n	8003d32 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a1f      	ldr	r2, [pc, #124]	@ (8003d98 <HAL_ADC_ConfigChannel+0x7e4>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d12a      	bne.n	8003d76 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003d24:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d28:	4619      	mov	r1, r3
 8003d2a:	4819      	ldr	r0, [pc, #100]	@ (8003d90 <HAL_ADC_ConfigChannel+0x7dc>)
 8003d2c:	f7ff f96f 	bl	800300e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d30:	e021      	b.n	8003d76 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a1c      	ldr	r2, [pc, #112]	@ (8003da8 <HAL_ADC_ConfigChannel+0x7f4>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d11c      	bne.n	8003d76 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003d3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003d40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d116      	bne.n	8003d76 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a12      	ldr	r2, [pc, #72]	@ (8003d98 <HAL_ADC_ConfigChannel+0x7e4>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d111      	bne.n	8003d76 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d52:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003d56:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	480c      	ldr	r0, [pc, #48]	@ (8003d90 <HAL_ADC_ConfigChannel+0x7dc>)
 8003d5e:	f7ff f956 	bl	800300e <LL_ADC_SetCommonPathInternalCh>
 8003d62:	e008      	b.n	8003d76 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d68:	f043 0220 	orr.w	r2, r3, #32
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003d7e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	37d8      	adds	r7, #216	@ 0xd8
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	80080000 	.word	0x80080000
 8003d90:	50040300 	.word	0x50040300
 8003d94:	c7520000 	.word	0xc7520000
 8003d98:	50040000 	.word	0x50040000
 8003d9c:	20000004 	.word	0x20000004
 8003da0:	053e2d63 	.word	0x053e2d63
 8003da4:	cb840000 	.word	0xcb840000
 8003da8:	80000001 	.word	0x80000001

08003dac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f003 0307 	and.w	r3, r3, #7
 8003dba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8003df0 <__NVIC_SetPriorityGrouping+0x44>)
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dc2:	68ba      	ldr	r2, [r7, #8]
 8003dc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003dc8:	4013      	ands	r3, r2
 8003dca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003dd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ddc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dde:	4a04      	ldr	r2, [pc, #16]	@ (8003df0 <__NVIC_SetPriorityGrouping+0x44>)
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	60d3      	str	r3, [r2, #12]
}
 8003de4:	bf00      	nop
 8003de6:	3714      	adds	r7, #20
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr
 8003df0:	e000ed00 	.word	0xe000ed00

08003df4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003df4:	b480      	push	{r7}
 8003df6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003df8:	4b04      	ldr	r3, [pc, #16]	@ (8003e0c <__NVIC_GetPriorityGrouping+0x18>)
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	0a1b      	lsrs	r3, r3, #8
 8003dfe:	f003 0307 	and.w	r3, r3, #7
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr
 8003e0c:	e000ed00 	.word	0xe000ed00

08003e10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b083      	sub	sp, #12
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	4603      	mov	r3, r0
 8003e18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	db0b      	blt.n	8003e3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e22:	79fb      	ldrb	r3, [r7, #7]
 8003e24:	f003 021f 	and.w	r2, r3, #31
 8003e28:	4907      	ldr	r1, [pc, #28]	@ (8003e48 <__NVIC_EnableIRQ+0x38>)
 8003e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e2e:	095b      	lsrs	r3, r3, #5
 8003e30:	2001      	movs	r0, #1
 8003e32:	fa00 f202 	lsl.w	r2, r0, r2
 8003e36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e3a:	bf00      	nop
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	e000e100 	.word	0xe000e100

08003e4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	4603      	mov	r3, r0
 8003e54:	6039      	str	r1, [r7, #0]
 8003e56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	db0a      	blt.n	8003e76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	b2da      	uxtb	r2, r3
 8003e64:	490c      	ldr	r1, [pc, #48]	@ (8003e98 <__NVIC_SetPriority+0x4c>)
 8003e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6a:	0112      	lsls	r2, r2, #4
 8003e6c:	b2d2      	uxtb	r2, r2
 8003e6e:	440b      	add	r3, r1
 8003e70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e74:	e00a      	b.n	8003e8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	b2da      	uxtb	r2, r3
 8003e7a:	4908      	ldr	r1, [pc, #32]	@ (8003e9c <__NVIC_SetPriority+0x50>)
 8003e7c:	79fb      	ldrb	r3, [r7, #7]
 8003e7e:	f003 030f 	and.w	r3, r3, #15
 8003e82:	3b04      	subs	r3, #4
 8003e84:	0112      	lsls	r2, r2, #4
 8003e86:	b2d2      	uxtb	r2, r2
 8003e88:	440b      	add	r3, r1
 8003e8a:	761a      	strb	r2, [r3, #24]
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr
 8003e98:	e000e100 	.word	0xe000e100
 8003e9c:	e000ed00 	.word	0xe000ed00

08003ea0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b089      	sub	sp, #36	@ 0x24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f003 0307 	and.w	r3, r3, #7
 8003eb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	f1c3 0307 	rsb	r3, r3, #7
 8003eba:	2b04      	cmp	r3, #4
 8003ebc:	bf28      	it	cs
 8003ebe:	2304      	movcs	r3, #4
 8003ec0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	3304      	adds	r3, #4
 8003ec6:	2b06      	cmp	r3, #6
 8003ec8:	d902      	bls.n	8003ed0 <NVIC_EncodePriority+0x30>
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	3b03      	subs	r3, #3
 8003ece:	e000      	b.n	8003ed2 <NVIC_EncodePriority+0x32>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	fa02 f303 	lsl.w	r3, r2, r3
 8003ede:	43da      	mvns	r2, r3
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	401a      	ands	r2, r3
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef2:	43d9      	mvns	r1, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ef8:	4313      	orrs	r3, r2
         );
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3724      	adds	r7, #36	@ 0x24
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
	...

08003f08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	3b01      	subs	r3, #1
 8003f14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f18:	d301      	bcc.n	8003f1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e00f      	b.n	8003f3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8003f48 <SysTick_Config+0x40>)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	3b01      	subs	r3, #1
 8003f24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f26:	210f      	movs	r1, #15
 8003f28:	f04f 30ff 	mov.w	r0, #4294967295
 8003f2c:	f7ff ff8e 	bl	8003e4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f30:	4b05      	ldr	r3, [pc, #20]	@ (8003f48 <SysTick_Config+0x40>)
 8003f32:	2200      	movs	r2, #0
 8003f34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f36:	4b04      	ldr	r3, [pc, #16]	@ (8003f48 <SysTick_Config+0x40>)
 8003f38:	2207      	movs	r2, #7
 8003f3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3708      	adds	r7, #8
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	e000e010 	.word	0xe000e010

08003f4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f7ff ff29 	bl	8003dac <__NVIC_SetPriorityGrouping>
}
 8003f5a:	bf00      	nop
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}

08003f62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b086      	sub	sp, #24
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	4603      	mov	r3, r0
 8003f6a:	60b9      	str	r1, [r7, #8]
 8003f6c:	607a      	str	r2, [r7, #4]
 8003f6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f70:	2300      	movs	r3, #0
 8003f72:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f74:	f7ff ff3e 	bl	8003df4 <__NVIC_GetPriorityGrouping>
 8003f78:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	68b9      	ldr	r1, [r7, #8]
 8003f7e:	6978      	ldr	r0, [r7, #20]
 8003f80:	f7ff ff8e 	bl	8003ea0 <NVIC_EncodePriority>
 8003f84:	4602      	mov	r2, r0
 8003f86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f8a:	4611      	mov	r1, r2
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f7ff ff5d 	bl	8003e4c <__NVIC_SetPriority>
}
 8003f92:	bf00      	nop
 8003f94:	3718      	adds	r7, #24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b082      	sub	sp, #8
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7ff ff31 	bl	8003e10 <__NVIC_EnableIRQ>
}
 8003fae:	bf00      	nop
 8003fb0:	3708      	adds	r7, #8
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	b082      	sub	sp, #8
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f7ff ffa2 	bl	8003f08 <SysTick_Config>
 8003fc4:	4603      	mov	r3, r0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3708      	adds	r7, #8
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
	...

08003fd0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e0ac      	b.n	800413c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f000 f8b2 	bl	8004150 <DFSDM_GetChannelFromInstance>
 8003fec:	4603      	mov	r3, r0
 8003fee:	4a55      	ldr	r2, [pc, #340]	@ (8004144 <HAL_DFSDM_ChannelInit+0x174>)
 8003ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d001      	beq.n	8003ffc <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e09f      	b.n	800413c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f7fe f883 	bl	8002108 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8004002:	4b51      	ldr	r3, [pc, #324]	@ (8004148 <HAL_DFSDM_ChannelInit+0x178>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	3301      	adds	r3, #1
 8004008:	4a4f      	ldr	r2, [pc, #316]	@ (8004148 <HAL_DFSDM_ChannelInit+0x178>)
 800400a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 800400c:	4b4e      	ldr	r3, [pc, #312]	@ (8004148 <HAL_DFSDM_ChannelInit+0x178>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d125      	bne.n	8004060 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8004014:	4b4d      	ldr	r3, [pc, #308]	@ (800414c <HAL_DFSDM_ChannelInit+0x17c>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a4c      	ldr	r2, [pc, #304]	@ (800414c <HAL_DFSDM_ChannelInit+0x17c>)
 800401a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800401e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8004020:	4b4a      	ldr	r3, [pc, #296]	@ (800414c <HAL_DFSDM_ChannelInit+0x17c>)
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	4948      	ldr	r1, [pc, #288]	@ (800414c <HAL_DFSDM_ChannelInit+0x17c>)
 800402a:	4313      	orrs	r3, r2
 800402c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800402e:	4b47      	ldr	r3, [pc, #284]	@ (800414c <HAL_DFSDM_ChannelInit+0x17c>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a46      	ldr	r2, [pc, #280]	@ (800414c <HAL_DFSDM_ChannelInit+0x17c>)
 8004034:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8004038:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	791b      	ldrb	r3, [r3, #4]
 800403e:	2b01      	cmp	r3, #1
 8004040:	d108      	bne.n	8004054 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8004042:	4b42      	ldr	r3, [pc, #264]	@ (800414c <HAL_DFSDM_ChannelInit+0x17c>)
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	3b01      	subs	r3, #1
 800404c:	041b      	lsls	r3, r3, #16
 800404e:	493f      	ldr	r1, [pc, #252]	@ (800414c <HAL_DFSDM_ChannelInit+0x17c>)
 8004050:	4313      	orrs	r3, r2
 8004052:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8004054:	4b3d      	ldr	r3, [pc, #244]	@ (800414c <HAL_DFSDM_ChannelInit+0x17c>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a3c      	ldr	r2, [pc, #240]	@ (800414c <HAL_DFSDM_ChannelInit+0x17c>)
 800405a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800405e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 800406e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	6819      	ldr	r1, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800407e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004084:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	430a      	orrs	r2, r1
 800408c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 020f 	bic.w	r2, r2, #15
 800409c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	6819      	ldr	r1, [r3, #0]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80040ac:	431a      	orrs	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	430a      	orrs	r2, r1
 80040b4:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	689a      	ldr	r2, [r3, #8]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 80040c4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	6899      	ldr	r1, [r3, #8]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d4:	3b01      	subs	r3, #1
 80040d6:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80040d8:	431a      	orrs	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	430a      	orrs	r2, r1
 80040e0:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685a      	ldr	r2, [r3, #4]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f002 0207 	and.w	r2, r2, #7
 80040f0:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	6859      	ldr	r1, [r3, #4]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fc:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004102:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004104:	431a      	orrs	r2, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	430a      	orrs	r2, r1
 800410c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800411c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4618      	mov	r0, r3
 800412c:	f000 f810 	bl	8004150 <DFSDM_GetChannelFromInstance>
 8004130:	4602      	mov	r2, r0
 8004132:	4904      	ldr	r1, [pc, #16]	@ (8004144 <HAL_DFSDM_ChannelInit+0x174>)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800413a:	2300      	movs	r3, #0
}
 800413c:	4618      	mov	r0, r3
 800413e:	3708      	adds	r7, #8
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}
 8004144:	20000974 	.word	0x20000974
 8004148:	20000970 	.word	0x20000970
 800414c:	40016000 	.word	0x40016000

08004150 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a1c      	ldr	r2, [pc, #112]	@ (80041cc <DFSDM_GetChannelFromInstance+0x7c>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d102      	bne.n	8004166 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8004160:	2300      	movs	r3, #0
 8004162:	60fb      	str	r3, [r7, #12]
 8004164:	e02b      	b.n	80041be <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a19      	ldr	r2, [pc, #100]	@ (80041d0 <DFSDM_GetChannelFromInstance+0x80>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d102      	bne.n	8004174 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800416e:	2301      	movs	r3, #1
 8004170:	60fb      	str	r3, [r7, #12]
 8004172:	e024      	b.n	80041be <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a17      	ldr	r2, [pc, #92]	@ (80041d4 <DFSDM_GetChannelFromInstance+0x84>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d102      	bne.n	8004182 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800417c:	2302      	movs	r3, #2
 800417e:	60fb      	str	r3, [r7, #12]
 8004180:	e01d      	b.n	80041be <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a14      	ldr	r2, [pc, #80]	@ (80041d8 <DFSDM_GetChannelFromInstance+0x88>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d102      	bne.n	8004190 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800418a:	2304      	movs	r3, #4
 800418c:	60fb      	str	r3, [r7, #12]
 800418e:	e016      	b.n	80041be <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a12      	ldr	r2, [pc, #72]	@ (80041dc <DFSDM_GetChannelFromInstance+0x8c>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d102      	bne.n	800419e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8004198:	2305      	movs	r3, #5
 800419a:	60fb      	str	r3, [r7, #12]
 800419c:	e00f      	b.n	80041be <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a0f      	ldr	r2, [pc, #60]	@ (80041e0 <DFSDM_GetChannelFromInstance+0x90>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d102      	bne.n	80041ac <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80041a6:	2306      	movs	r3, #6
 80041a8:	60fb      	str	r3, [r7, #12]
 80041aa:	e008      	b.n	80041be <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	4a0d      	ldr	r2, [pc, #52]	@ (80041e4 <DFSDM_GetChannelFromInstance+0x94>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d102      	bne.n	80041ba <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80041b4:	2307      	movs	r3, #7
 80041b6:	60fb      	str	r3, [r7, #12]
 80041b8:	e001      	b.n	80041be <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80041ba:	2303      	movs	r3, #3
 80041bc:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80041be:	68fb      	ldr	r3, [r7, #12]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3714      	adds	r7, #20
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr
 80041cc:	40016000 	.word	0x40016000
 80041d0:	40016020 	.word	0x40016020
 80041d4:	40016040 	.word	0x40016040
 80041d8:	40016080 	.word	0x40016080
 80041dc:	400160a0 	.word	0x400160a0
 80041e0:	400160c0 	.word	0x400160c0
 80041e4:	400160e0 	.word	0x400160e0

080041e8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80041e8:	b480      	push	{r7}
 80041ea:	b087      	sub	sp, #28
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	460b      	mov	r3, r1
 80041f2:	607a      	str	r2, [r7, #4]
 80041f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80041f6:	2300      	movs	r3, #0
 80041f8:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80041fa:	7afb      	ldrb	r3, [r7, #11]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d103      	bne.n	8004208 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	605a      	str	r2, [r3, #4]
      break;
 8004206:	e002      	b.n	800420e <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	75fb      	strb	r3, [r7, #23]
      break;
 800420c:	bf00      	nop
  }

  return status;
 800420e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004210:	4618      	mov	r0, r3
 8004212:	371c      	adds	r7, #28
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d101      	bne.n	8004230 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e003      	b.n	8004238 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	683a      	ldr	r2, [r7, #0]
 8004234:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004236:	2300      	movs	r3, #0
  }
}
 8004238:	4618      	mov	r0, r3
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	0c1b      	lsrs	r3, r3, #16
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 031f 	and.w	r3, r3, #31
 8004260:	2201      	movs	r2, #1
 8004262:	fa02 f303 	lsl.w	r3, r2, r3
 8004266:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	015a      	lsls	r2, r3, #5
 800426c:	4b0c      	ldr	r3, [pc, #48]	@ (80042a0 <HAL_EXTI_IRQHandler+0x5c>)
 800426e:	4413      	add	r3, r2
 8004270:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	693a      	ldr	r2, [r7, #16]
 8004278:	4013      	ands	r3, r2
 800427a:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d009      	beq.n	8004296 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	693a      	ldr	r2, [r7, #16]
 8004286:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d002      	beq.n	8004296 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	4798      	blx	r3
    }
  }
}
 8004296:	bf00      	nop
 8004298:	3718      	adds	r7, #24
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	40010414 	.word	0x40010414

080042a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b087      	sub	sp, #28
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042ae:	2300      	movs	r3, #0
 80042b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042b2:	e166      	b.n	8004582 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	2101      	movs	r1, #1
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	fa01 f303 	lsl.w	r3, r1, r3
 80042c0:	4013      	ands	r3, r2
 80042c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 8158 	beq.w	800457c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f003 0303 	and.w	r3, r3, #3
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d005      	beq.n	80042e4 <HAL_GPIO_Init+0x40>
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f003 0303 	and.w	r3, r3, #3
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d130      	bne.n	8004346 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	005b      	lsls	r3, r3, #1
 80042ee:	2203      	movs	r2, #3
 80042f0:	fa02 f303 	lsl.w	r3, r2, r3
 80042f4:	43db      	mvns	r3, r3
 80042f6:	693a      	ldr	r2, [r7, #16]
 80042f8:	4013      	ands	r3, r2
 80042fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	68da      	ldr	r2, [r3, #12]
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	693a      	ldr	r2, [r7, #16]
 800430a:	4313      	orrs	r3, r2
 800430c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800431a:	2201      	movs	r2, #1
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	fa02 f303 	lsl.w	r3, r2, r3
 8004322:	43db      	mvns	r3, r3
 8004324:	693a      	ldr	r2, [r7, #16]
 8004326:	4013      	ands	r3, r2
 8004328:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	091b      	lsrs	r3, r3, #4
 8004330:	f003 0201 	and.w	r2, r3, #1
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	fa02 f303 	lsl.w	r3, r2, r3
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	4313      	orrs	r3, r2
 800433e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f003 0303 	and.w	r3, r3, #3
 800434e:	2b03      	cmp	r3, #3
 8004350:	d017      	beq.n	8004382 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	005b      	lsls	r3, r3, #1
 800435c:	2203      	movs	r2, #3
 800435e:	fa02 f303 	lsl.w	r3, r2, r3
 8004362:	43db      	mvns	r3, r3
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	4013      	ands	r3, r2
 8004368:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	689a      	ldr	r2, [r3, #8]
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	005b      	lsls	r3, r3, #1
 8004372:	fa02 f303 	lsl.w	r3, r2, r3
 8004376:	693a      	ldr	r2, [r7, #16]
 8004378:	4313      	orrs	r3, r2
 800437a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	693a      	ldr	r2, [r7, #16]
 8004380:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	f003 0303 	and.w	r3, r3, #3
 800438a:	2b02      	cmp	r3, #2
 800438c:	d123      	bne.n	80043d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	08da      	lsrs	r2, r3, #3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	3208      	adds	r2, #8
 8004396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800439a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	f003 0307 	and.w	r3, r3, #7
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	220f      	movs	r2, #15
 80043a6:	fa02 f303 	lsl.w	r3, r2, r3
 80043aa:	43db      	mvns	r3, r3
 80043ac:	693a      	ldr	r2, [r7, #16]
 80043ae:	4013      	ands	r3, r2
 80043b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	691a      	ldr	r2, [r3, #16]
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	f003 0307 	and.w	r3, r3, #7
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	fa02 f303 	lsl.w	r3, r2, r3
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	08da      	lsrs	r2, r3, #3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	3208      	adds	r2, #8
 80043d0:	6939      	ldr	r1, [r7, #16]
 80043d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	2203      	movs	r2, #3
 80043e2:	fa02 f303 	lsl.w	r3, r2, r3
 80043e6:	43db      	mvns	r3, r3
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	4013      	ands	r3, r2
 80043ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f003 0203 	and.w	r2, r3, #3
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	005b      	lsls	r3, r3, #1
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	693a      	ldr	r2, [r7, #16]
 8004400:	4313      	orrs	r3, r2
 8004402:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004412:	2b00      	cmp	r3, #0
 8004414:	f000 80b2 	beq.w	800457c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004418:	4b61      	ldr	r3, [pc, #388]	@ (80045a0 <HAL_GPIO_Init+0x2fc>)
 800441a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800441c:	4a60      	ldr	r2, [pc, #384]	@ (80045a0 <HAL_GPIO_Init+0x2fc>)
 800441e:	f043 0301 	orr.w	r3, r3, #1
 8004422:	6613      	str	r3, [r2, #96]	@ 0x60
 8004424:	4b5e      	ldr	r3, [pc, #376]	@ (80045a0 <HAL_GPIO_Init+0x2fc>)
 8004426:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004428:	f003 0301 	and.w	r3, r3, #1
 800442c:	60bb      	str	r3, [r7, #8]
 800442e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004430:	4a5c      	ldr	r2, [pc, #368]	@ (80045a4 <HAL_GPIO_Init+0x300>)
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	089b      	lsrs	r3, r3, #2
 8004436:	3302      	adds	r3, #2
 8004438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800443c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f003 0303 	and.w	r3, r3, #3
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	220f      	movs	r2, #15
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	43db      	mvns	r3, r3
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	4013      	ands	r3, r2
 8004452:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800445a:	d02b      	beq.n	80044b4 <HAL_GPIO_Init+0x210>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a52      	ldr	r2, [pc, #328]	@ (80045a8 <HAL_GPIO_Init+0x304>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d025      	beq.n	80044b0 <HAL_GPIO_Init+0x20c>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a51      	ldr	r2, [pc, #324]	@ (80045ac <HAL_GPIO_Init+0x308>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d01f      	beq.n	80044ac <HAL_GPIO_Init+0x208>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a50      	ldr	r2, [pc, #320]	@ (80045b0 <HAL_GPIO_Init+0x30c>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d019      	beq.n	80044a8 <HAL_GPIO_Init+0x204>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a4f      	ldr	r2, [pc, #316]	@ (80045b4 <HAL_GPIO_Init+0x310>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d013      	beq.n	80044a4 <HAL_GPIO_Init+0x200>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	4a4e      	ldr	r2, [pc, #312]	@ (80045b8 <HAL_GPIO_Init+0x314>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d00d      	beq.n	80044a0 <HAL_GPIO_Init+0x1fc>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4a4d      	ldr	r2, [pc, #308]	@ (80045bc <HAL_GPIO_Init+0x318>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d007      	beq.n	800449c <HAL_GPIO_Init+0x1f8>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	4a4c      	ldr	r2, [pc, #304]	@ (80045c0 <HAL_GPIO_Init+0x31c>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d101      	bne.n	8004498 <HAL_GPIO_Init+0x1f4>
 8004494:	2307      	movs	r3, #7
 8004496:	e00e      	b.n	80044b6 <HAL_GPIO_Init+0x212>
 8004498:	2308      	movs	r3, #8
 800449a:	e00c      	b.n	80044b6 <HAL_GPIO_Init+0x212>
 800449c:	2306      	movs	r3, #6
 800449e:	e00a      	b.n	80044b6 <HAL_GPIO_Init+0x212>
 80044a0:	2305      	movs	r3, #5
 80044a2:	e008      	b.n	80044b6 <HAL_GPIO_Init+0x212>
 80044a4:	2304      	movs	r3, #4
 80044a6:	e006      	b.n	80044b6 <HAL_GPIO_Init+0x212>
 80044a8:	2303      	movs	r3, #3
 80044aa:	e004      	b.n	80044b6 <HAL_GPIO_Init+0x212>
 80044ac:	2302      	movs	r3, #2
 80044ae:	e002      	b.n	80044b6 <HAL_GPIO_Init+0x212>
 80044b0:	2301      	movs	r3, #1
 80044b2:	e000      	b.n	80044b6 <HAL_GPIO_Init+0x212>
 80044b4:	2300      	movs	r3, #0
 80044b6:	697a      	ldr	r2, [r7, #20]
 80044b8:	f002 0203 	and.w	r2, r2, #3
 80044bc:	0092      	lsls	r2, r2, #2
 80044be:	4093      	lsls	r3, r2
 80044c0:	693a      	ldr	r2, [r7, #16]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80044c6:	4937      	ldr	r1, [pc, #220]	@ (80045a4 <HAL_GPIO_Init+0x300>)
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	089b      	lsrs	r3, r3, #2
 80044cc:	3302      	adds	r3, #2
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80044d4:	4b3b      	ldr	r3, [pc, #236]	@ (80045c4 <HAL_GPIO_Init+0x320>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	43db      	mvns	r3, r3
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	4013      	ands	r3, r2
 80044e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d003      	beq.n	80044f8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80044f0:	693a      	ldr	r2, [r7, #16]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80044f8:	4a32      	ldr	r2, [pc, #200]	@ (80045c4 <HAL_GPIO_Init+0x320>)
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80044fe:	4b31      	ldr	r3, [pc, #196]	@ (80045c4 <HAL_GPIO_Init+0x320>)
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	43db      	mvns	r3, r3
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	4013      	ands	r3, r2
 800450c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d003      	beq.n	8004522 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800451a:	693a      	ldr	r2, [r7, #16]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	4313      	orrs	r3, r2
 8004520:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004522:	4a28      	ldr	r2, [pc, #160]	@ (80045c4 <HAL_GPIO_Init+0x320>)
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004528:	4b26      	ldr	r3, [pc, #152]	@ (80045c4 <HAL_GPIO_Init+0x320>)
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	43db      	mvns	r3, r3
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	4013      	ands	r3, r2
 8004536:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d003      	beq.n	800454c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004544:	693a      	ldr	r2, [r7, #16]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	4313      	orrs	r3, r2
 800454a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800454c:	4a1d      	ldr	r2, [pc, #116]	@ (80045c4 <HAL_GPIO_Init+0x320>)
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004552:	4b1c      	ldr	r3, [pc, #112]	@ (80045c4 <HAL_GPIO_Init+0x320>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	43db      	mvns	r3, r3
 800455c:	693a      	ldr	r2, [r7, #16]
 800455e:	4013      	ands	r3, r2
 8004560:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800456e:	693a      	ldr	r2, [r7, #16]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	4313      	orrs	r3, r2
 8004574:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004576:	4a13      	ldr	r2, [pc, #76]	@ (80045c4 <HAL_GPIO_Init+0x320>)
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	3301      	adds	r3, #1
 8004580:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	fa22 f303 	lsr.w	r3, r2, r3
 800458c:	2b00      	cmp	r3, #0
 800458e:	f47f ae91 	bne.w	80042b4 <HAL_GPIO_Init+0x10>
  }
}
 8004592:	bf00      	nop
 8004594:	bf00      	nop
 8004596:	371c      	adds	r7, #28
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr
 80045a0:	40021000 	.word	0x40021000
 80045a4:	40010000 	.word	0x40010000
 80045a8:	48000400 	.word	0x48000400
 80045ac:	48000800 	.word	0x48000800
 80045b0:	48000c00 	.word	0x48000c00
 80045b4:	48001000 	.word	0x48001000
 80045b8:	48001400 	.word	0x48001400
 80045bc:	48001800 	.word	0x48001800
 80045c0:	48001c00 	.word	0x48001c00
 80045c4:	40010400 	.word	0x40010400

080045c8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b087      	sub	sp, #28
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80045d2:	2300      	movs	r3, #0
 80045d4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80045d6:	e0c9      	b.n	800476c <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80045d8:	2201      	movs	r2, #1
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	fa02 f303 	lsl.w	r3, r2, r3
 80045e0:	683a      	ldr	r2, [r7, #0]
 80045e2:	4013      	ands	r3, r2
 80045e4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	f000 80bc 	beq.w	8004766 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80045ee:	4a66      	ldr	r2, [pc, #408]	@ (8004788 <HAL_GPIO_DeInit+0x1c0>)
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	089b      	lsrs	r3, r3, #2
 80045f4:	3302      	adds	r3, #2
 80045f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045fa:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	f003 0303 	and.w	r3, r3, #3
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	220f      	movs	r2, #15
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	4013      	ands	r3, r2
 800460e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004616:	d02b      	beq.n	8004670 <HAL_GPIO_DeInit+0xa8>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	4a5c      	ldr	r2, [pc, #368]	@ (800478c <HAL_GPIO_DeInit+0x1c4>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d025      	beq.n	800466c <HAL_GPIO_DeInit+0xa4>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	4a5b      	ldr	r2, [pc, #364]	@ (8004790 <HAL_GPIO_DeInit+0x1c8>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d01f      	beq.n	8004668 <HAL_GPIO_DeInit+0xa0>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a5a      	ldr	r2, [pc, #360]	@ (8004794 <HAL_GPIO_DeInit+0x1cc>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d019      	beq.n	8004664 <HAL_GPIO_DeInit+0x9c>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a59      	ldr	r2, [pc, #356]	@ (8004798 <HAL_GPIO_DeInit+0x1d0>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d013      	beq.n	8004660 <HAL_GPIO_DeInit+0x98>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a58      	ldr	r2, [pc, #352]	@ (800479c <HAL_GPIO_DeInit+0x1d4>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d00d      	beq.n	800465c <HAL_GPIO_DeInit+0x94>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a57      	ldr	r2, [pc, #348]	@ (80047a0 <HAL_GPIO_DeInit+0x1d8>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d007      	beq.n	8004658 <HAL_GPIO_DeInit+0x90>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a56      	ldr	r2, [pc, #344]	@ (80047a4 <HAL_GPIO_DeInit+0x1dc>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d101      	bne.n	8004654 <HAL_GPIO_DeInit+0x8c>
 8004650:	2307      	movs	r3, #7
 8004652:	e00e      	b.n	8004672 <HAL_GPIO_DeInit+0xaa>
 8004654:	2308      	movs	r3, #8
 8004656:	e00c      	b.n	8004672 <HAL_GPIO_DeInit+0xaa>
 8004658:	2306      	movs	r3, #6
 800465a:	e00a      	b.n	8004672 <HAL_GPIO_DeInit+0xaa>
 800465c:	2305      	movs	r3, #5
 800465e:	e008      	b.n	8004672 <HAL_GPIO_DeInit+0xaa>
 8004660:	2304      	movs	r3, #4
 8004662:	e006      	b.n	8004672 <HAL_GPIO_DeInit+0xaa>
 8004664:	2303      	movs	r3, #3
 8004666:	e004      	b.n	8004672 <HAL_GPIO_DeInit+0xaa>
 8004668:	2302      	movs	r3, #2
 800466a:	e002      	b.n	8004672 <HAL_GPIO_DeInit+0xaa>
 800466c:	2301      	movs	r3, #1
 800466e:	e000      	b.n	8004672 <HAL_GPIO_DeInit+0xaa>
 8004670:	2300      	movs	r3, #0
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	f002 0203 	and.w	r2, r2, #3
 8004678:	0092      	lsls	r2, r2, #2
 800467a:	4093      	lsls	r3, r2
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	429a      	cmp	r2, r3
 8004680:	d132      	bne.n	80046e8 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004682:	4b49      	ldr	r3, [pc, #292]	@ (80047a8 <HAL_GPIO_DeInit+0x1e0>)
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	43db      	mvns	r3, r3
 800468a:	4947      	ldr	r1, [pc, #284]	@ (80047a8 <HAL_GPIO_DeInit+0x1e0>)
 800468c:	4013      	ands	r3, r2
 800468e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004690:	4b45      	ldr	r3, [pc, #276]	@ (80047a8 <HAL_GPIO_DeInit+0x1e0>)
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	43db      	mvns	r3, r3
 8004698:	4943      	ldr	r1, [pc, #268]	@ (80047a8 <HAL_GPIO_DeInit+0x1e0>)
 800469a:	4013      	ands	r3, r2
 800469c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800469e:	4b42      	ldr	r3, [pc, #264]	@ (80047a8 <HAL_GPIO_DeInit+0x1e0>)
 80046a0:	68da      	ldr	r2, [r3, #12]
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	43db      	mvns	r3, r3
 80046a6:	4940      	ldr	r1, [pc, #256]	@ (80047a8 <HAL_GPIO_DeInit+0x1e0>)
 80046a8:	4013      	ands	r3, r2
 80046aa:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80046ac:	4b3e      	ldr	r3, [pc, #248]	@ (80047a8 <HAL_GPIO_DeInit+0x1e0>)
 80046ae:	689a      	ldr	r2, [r3, #8]
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	43db      	mvns	r3, r3
 80046b4:	493c      	ldr	r1, [pc, #240]	@ (80047a8 <HAL_GPIO_DeInit+0x1e0>)
 80046b6:	4013      	ands	r3, r2
 80046b8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	f003 0303 	and.w	r3, r3, #3
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	220f      	movs	r2, #15
 80046c4:	fa02 f303 	lsl.w	r3, r2, r3
 80046c8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80046ca:	4a2f      	ldr	r2, [pc, #188]	@ (8004788 <HAL_GPIO_DeInit+0x1c0>)
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	089b      	lsrs	r3, r3, #2
 80046d0:	3302      	adds	r3, #2
 80046d2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	43da      	mvns	r2, r3
 80046da:	482b      	ldr	r0, [pc, #172]	@ (8004788 <HAL_GPIO_DeInit+0x1c0>)
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	089b      	lsrs	r3, r3, #2
 80046e0:	400a      	ands	r2, r1
 80046e2:	3302      	adds	r3, #2
 80046e4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	005b      	lsls	r3, r3, #1
 80046f0:	2103      	movs	r1, #3
 80046f2:	fa01 f303 	lsl.w	r3, r1, r3
 80046f6:	431a      	orrs	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	08da      	lsrs	r2, r3, #3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	3208      	adds	r2, #8
 8004704:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	f003 0307 	and.w	r3, r3, #7
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	220f      	movs	r2, #15
 8004712:	fa02 f303 	lsl.w	r3, r2, r3
 8004716:	43db      	mvns	r3, r3
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	08d2      	lsrs	r2, r2, #3
 800471c:	4019      	ands	r1, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	3208      	adds	r2, #8
 8004722:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	689a      	ldr	r2, [r3, #8]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	005b      	lsls	r3, r3, #1
 800472e:	2103      	movs	r1, #3
 8004730:	fa01 f303 	lsl.w	r3, r1, r3
 8004734:	43db      	mvns	r3, r3
 8004736:	401a      	ands	r2, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685a      	ldr	r2, [r3, #4]
 8004740:	2101      	movs	r1, #1
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	fa01 f303 	lsl.w	r3, r1, r3
 8004748:	43db      	mvns	r3, r3
 800474a:	401a      	ands	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	68da      	ldr	r2, [r3, #12]
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	005b      	lsls	r3, r3, #1
 8004758:	2103      	movs	r1, #3
 800475a:	fa01 f303 	lsl.w	r3, r1, r3
 800475e:	43db      	mvns	r3, r3
 8004760:	401a      	ands	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	3301      	adds	r3, #1
 800476a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	fa22 f303 	lsr.w	r3, r2, r3
 8004774:	2b00      	cmp	r3, #0
 8004776:	f47f af2f 	bne.w	80045d8 <HAL_GPIO_DeInit+0x10>
  }
}
 800477a:	bf00      	nop
 800477c:	bf00      	nop
 800477e:	371c      	adds	r7, #28
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr
 8004788:	40010000 	.word	0x40010000
 800478c:	48000400 	.word	0x48000400
 8004790:	48000800 	.word	0x48000800
 8004794:	48000c00 	.word	0x48000c00
 8004798:	48001000 	.word	0x48001000
 800479c:	48001400 	.word	0x48001400
 80047a0:	48001800 	.word	0x48001800
 80047a4:	48001c00 	.word	0x48001c00
 80047a8:	40010400 	.word	0x40010400

080047ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b085      	sub	sp, #20
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	460b      	mov	r3, r1
 80047b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	691a      	ldr	r2, [r3, #16]
 80047bc:	887b      	ldrh	r3, [r7, #2]
 80047be:	4013      	ands	r3, r2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d002      	beq.n	80047ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80047c4:	2301      	movs	r3, #1
 80047c6:	73fb      	strb	r3, [r7, #15]
 80047c8:	e001      	b.n	80047ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80047ca:	2300      	movs	r3, #0
 80047cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80047ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3714      	adds	r7, #20
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	460b      	mov	r3, r1
 80047e6:	807b      	strh	r3, [r7, #2]
 80047e8:	4613      	mov	r3, r2
 80047ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047ec:	787b      	ldrb	r3, [r7, #1]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d003      	beq.n	80047fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80047f2:	887a      	ldrh	r2, [r7, #2]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80047f8:	e002      	b.n	8004800 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80047fa:	887a      	ldrh	r2, [r7, #2]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004800:	bf00      	nop
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	4603      	mov	r3, r0
 8004814:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004816:	4b08      	ldr	r3, [pc, #32]	@ (8004838 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004818:	695a      	ldr	r2, [r3, #20]
 800481a:	88fb      	ldrh	r3, [r7, #6]
 800481c:	4013      	ands	r3, r2
 800481e:	2b00      	cmp	r3, #0
 8004820:	d006      	beq.n	8004830 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004822:	4a05      	ldr	r2, [pc, #20]	@ (8004838 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004824:	88fb      	ldrh	r3, [r7, #6]
 8004826:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004828:	88fb      	ldrh	r3, [r7, #6]
 800482a:	4618      	mov	r0, r3
 800482c:	f000 f806 	bl	800483c <HAL_GPIO_EXTI_Callback>
  }
}
 8004830:	bf00      	nop
 8004832:	3708      	adds	r7, #8
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	40010400 	.word	0x40010400

0800483c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	4603      	mov	r3, r0
 8004844:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004846:	bf00      	nop
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004852:	b580      	push	{r7, lr}
 8004854:	b082      	sub	sp, #8
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d101      	bne.n	8004864 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e08d      	b.n	8004980 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800486a:	b2db      	uxtb	r3, r3
 800486c:	2b00      	cmp	r3, #0
 800486e:	d106      	bne.n	800487e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f7fd fca9 	bl	80021d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2224      	movs	r2, #36	@ 0x24
 8004882:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f022 0201 	bic.w	r2, r2, #1
 8004894:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685a      	ldr	r2, [r3, #4]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80048a2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689a      	ldr	r2, [r3, #8]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80048b2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d107      	bne.n	80048cc <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	689a      	ldr	r2, [r3, #8]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80048c8:	609a      	str	r2, [r3, #8]
 80048ca:	e006      	b.n	80048da <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689a      	ldr	r2, [r3, #8]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80048d8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d108      	bne.n	80048f4 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	685a      	ldr	r2, [r3, #4]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048f0:	605a      	str	r2, [r3, #4]
 80048f2:	e007      	b.n	8004904 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	685a      	ldr	r2, [r3, #4]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004902:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	6812      	ldr	r2, [r2, #0]
 800490e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004912:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004916:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68da      	ldr	r2, [r3, #12]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004926:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	691a      	ldr	r2, [r3, #16]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	695b      	ldr	r3, [r3, #20]
 8004930:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	699b      	ldr	r3, [r3, #24]
 8004938:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	430a      	orrs	r2, r1
 8004940:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	69d9      	ldr	r1, [r3, #28]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a1a      	ldr	r2, [r3, #32]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	430a      	orrs	r2, r1
 8004950:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f042 0201 	orr.w	r2, r2, #1
 8004960:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2220      	movs	r2, #32
 800496c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800497e:	2300      	movs	r3, #0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3708      	adds	r7, #8
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b20      	cmp	r3, #32
 800499c:	d138      	bne.n	8004a10 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d101      	bne.n	80049ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80049a8:	2302      	movs	r3, #2
 80049aa:	e032      	b.n	8004a12 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2224      	movs	r2, #36	@ 0x24
 80049b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f022 0201 	bic.w	r2, r2, #1
 80049ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80049da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	6819      	ldr	r1, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	683a      	ldr	r2, [r7, #0]
 80049e8:	430a      	orrs	r2, r1
 80049ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f042 0201 	orr.w	r2, r2, #1
 80049fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2220      	movs	r2, #32
 8004a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	e000      	b.n	8004a12 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a10:	2302      	movs	r3, #2
  }
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	370c      	adds	r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b085      	sub	sp, #20
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
 8004a26:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	2b20      	cmp	r3, #32
 8004a32:	d139      	bne.n	8004aa8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d101      	bne.n	8004a42 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a3e:	2302      	movs	r3, #2
 8004a40:	e033      	b.n	8004aaa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2201      	movs	r2, #1
 8004a46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2224      	movs	r2, #36	@ 0x24
 8004a4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f022 0201 	bic.w	r2, r2, #1
 8004a60:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004a70:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	021b      	lsls	r3, r3, #8
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 0201 	orr.w	r2, r2, #1
 8004a92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2220      	movs	r2, #32
 8004a98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	e000      	b.n	8004aaa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004aa8:	2302      	movs	r3, #2
  }
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
	...

08004ab8 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af02      	add	r7, sp, #8
 8004abe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004ac4:	f7fe fa60 	bl	8002f88 <HAL_GetTick>
 8004ac8:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d102      	bne.n	8004ad6 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	73fb      	strb	r3, [r7, #15]
 8004ad4:	e092      	b.n	8004bfc <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f040 808b 	bne.w	8004bfc <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f7fd fc14 	bl	8002314 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004aec:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f88b 	bl	8004c0c <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	689a      	ldr	r2, [r3, #8]
 8004afc:	4b42      	ldr	r3, [pc, #264]	@ (8004c08 <HAL_OSPI_Init+0x150>)
 8004afe:	4013      	ands	r3, r2
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	68d1      	ldr	r1, [r2, #12]
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	6912      	ldr	r2, [r2, #16]
 8004b08:	3a01      	subs	r2, #1
 8004b0a:	0412      	lsls	r2, r2, #16
 8004b0c:	4311      	orrs	r1, r2
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	6952      	ldr	r2, [r2, #20]
 8004b12:	3a01      	subs	r2, #1
 8004b14:	0212      	lsls	r2, r2, #8
 8004b16:	4311      	orrs	r1, r2
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b1c:	4311      	orrs	r1, r2
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	69d2      	ldr	r2, [r2, #28]
 8004b22:	4311      	orrs	r1, r2
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6812      	ldr	r2, [r2, #0]
 8004b28:	430b      	orrs	r3, r1
 8004b2a:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	0412      	lsls	r2, r2, #16
 8004b36:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	3b01      	subs	r3, #1
 8004b48:	021a      	lsls	r2, r3, #8
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b56:	9300      	str	r3, [sp, #0]
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	2120      	movs	r1, #32
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 fb9c 	bl	800529c <OSPI_WaitFlagStateUntilTimeout>
 8004b64:	4603      	mov	r3, r0
 8004b66:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004b68:	7bfb      	ldrb	r3, [r7, #15]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d146      	bne.n	8004bfc <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	1e5a      	subs	r2, r3, #1
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	430a      	orrs	r2, r1
 8004b9a:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004ba4:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb0:	431a      	orrs	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	430a      	orrs	r2, r1
 8004bb8:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f042 0201 	orr.w	r2, r2, #1
 8004bca:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	699b      	ldr	r3, [r3, #24]
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	d107      	bne.n	8004be4 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	689a      	ldr	r2, [r3, #8]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f042 0202 	orr.w	r2, r2, #2
 8004be2:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004bec:	d103      	bne.n	8004bf6 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	645a      	str	r2, [r3, #68]	@ 0x44
 8004bf4:	e002      	b.n	8004bfc <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2202      	movs	r2, #2
 8004bfa:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8004bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	f8e0f8f4 	.word	0xf8e0f8f4

08004c0c <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	683a      	ldr	r2, [r7, #0]
 8004c1a:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 8004c1c:	2300      	movs	r3, #0
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	370c      	adds	r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
	...

08004c2c <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b092      	sub	sp, #72	@ 0x48
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a08      	ldr	r2, [pc, #32]	@ (8004c6c <HAL_OSPIM_Config+0x40>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d105      	bne.n	8004c5a <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 1U;
 8004c52:	2301      	movs	r3, #1
 8004c54:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8004c58:	e004      	b.n	8004c64 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 0U;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004c64:	2300      	movs	r3, #0
 8004c66:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8004c6a:	e01f      	b.n	8004cac <HAL_OSPIM_Config+0x80>
 8004c6c:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8004c70:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004c74:	3301      	adds	r3, #1
 8004c76:	b2d8      	uxtb	r0, r3
 8004c78:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8004c7c:	f107 0114 	add.w	r1, r7, #20
 8004c80:	4613      	mov	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4413      	add	r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	440b      	add	r3, r1
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	f000 fb3e 	bl	800530c <OSPIM_GetConfig>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d005      	beq.n	8004ca2 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2208      	movs	r2, #8
 8004ca0:	649a      	str	r2, [r3, #72]	@ 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004ca2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8004cac:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d9dd      	bls.n	8004c70 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8004cb4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	f040 82e3 	bne.w	8005284 <HAL_OSPIM_Config+0x658>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8004cbe:	4bc5      	ldr	r3, [pc, #788]	@ (8004fd4 <HAL_OSPIM_Config+0x3a8>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0301 	and.w	r3, r3, #1
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d00b      	beq.n	8004ce2 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004cca:	4bc2      	ldr	r3, [pc, #776]	@ (8004fd4 <HAL_OSPIM_Config+0x3a8>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4ac1      	ldr	r2, [pc, #772]	@ (8004fd4 <HAL_OSPIM_Config+0x3a8>)
 8004cd0:	f023 0301 	bic.w	r3, r3, #1
 8004cd4:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8004cd6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004cda:	f043 0301 	orr.w	r3, r3, #1
 8004cde:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8004ce2:	4bbd      	ldr	r3, [pc, #756]	@ (8004fd8 <HAL_OSPIM_Config+0x3ac>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d00b      	beq.n	8004d06 <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004cee:	4bba      	ldr	r3, [pc, #744]	@ (8004fd8 <HAL_OSPIM_Config+0x3ac>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4ab9      	ldr	r2, [pc, #740]	@ (8004fd8 <HAL_OSPIM_Config+0x3ac>)
 8004cf4:	f023 0301 	bic.w	r3, r3, #1
 8004cf8:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8004cfa:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004cfe:	f043 0302 	orr.w	r3, r3, #2
 8004d02:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004d06:	49b5      	ldr	r1, [pc, #724]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004d08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d0a:	4613      	mov	r3, r2
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	4413      	add	r3, r2
 8004d10:	009b      	lsls	r3, r3, #2
 8004d12:	3348      	adds	r3, #72	@ 0x48
 8004d14:	443b      	add	r3, r7
 8004d16:	3b2c      	subs	r3, #44	@ 0x2c
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	440b      	add	r3, r1
 8004d20:	6859      	ldr	r1, [r3, #4]
 8004d22:	48ae      	ldr	r0, [pc, #696]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004d24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d26:	4613      	mov	r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	4413      	add	r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	3348      	adds	r3, #72	@ 0x48
 8004d30:	443b      	add	r3, r7
 8004d32:	3b2c      	subs	r3, #44	@ 0x2c
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	3b01      	subs	r3, #1
 8004d38:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	4403      	add	r3, r0
 8004d40:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8004d42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d44:	4613      	mov	r3, r2
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	4413      	add	r3, r2
 8004d4a:	009b      	lsls	r3, r3, #2
 8004d4c:	3348      	adds	r3, #72	@ 0x48
 8004d4e:	443b      	add	r3, r7
 8004d50:	3b34      	subs	r3, #52	@ 0x34
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	f000 80a1 	beq.w	8004e9c <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004d5a:	49a0      	ldr	r1, [pc, #640]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004d5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d5e:	4613      	mov	r3, r2
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	4413      	add	r3, r2
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	3348      	adds	r3, #72	@ 0x48
 8004d68:	443b      	add	r3, r7
 8004d6a:	3b34      	subs	r3, #52	@ 0x34
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	440b      	add	r3, r1
 8004d74:	6859      	ldr	r1, [r3, #4]
 8004d76:	4899      	ldr	r0, [pc, #612]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004d78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	4413      	add	r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	3348      	adds	r3, #72	@ 0x48
 8004d84:	443b      	add	r3, r7
 8004d86:	3b34      	subs	r3, #52	@ 0x34
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3b01      	subs	r3, #1
 8004d8c:	f021 0201 	bic.w	r2, r1, #1
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	4403      	add	r3, r0
 8004d94:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8004d96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d98:	4613      	mov	r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	4413      	add	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	3348      	adds	r3, #72	@ 0x48
 8004da2:	443b      	add	r3, r7
 8004da4:	3b30      	subs	r3, #48	@ 0x30
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d01d      	beq.n	8004de8 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004dac:	498b      	ldr	r1, [pc, #556]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004dae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004db0:	4613      	mov	r3, r2
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	4413      	add	r3, r2
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	3348      	adds	r3, #72	@ 0x48
 8004dba:	443b      	add	r3, r7
 8004dbc:	3b30      	subs	r3, #48	@ 0x30
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	440b      	add	r3, r1
 8004dc6:	6859      	ldr	r1, [r3, #4]
 8004dc8:	4884      	ldr	r0, [pc, #528]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004dca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004dcc:	4613      	mov	r3, r2
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	4413      	add	r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	3348      	adds	r3, #72	@ 0x48
 8004dd6:	443b      	add	r3, r7
 8004dd8:	3b30      	subs	r3, #48	@ 0x30
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	f021 0210 	bic.w	r2, r1, #16
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	4403      	add	r3, r0
 8004de6:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004de8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004dea:	4613      	mov	r3, r2
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	4413      	add	r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	3348      	adds	r3, #72	@ 0x48
 8004df4:	443b      	add	r3, r7
 8004df6:	3b28      	subs	r3, #40	@ 0x28
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d021      	beq.n	8004e42 <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004dfe:	4977      	ldr	r1, [pc, #476]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004e00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e02:	4613      	mov	r3, r2
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	4413      	add	r3, r2
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	3348      	adds	r3, #72	@ 0x48
 8004e0c:	443b      	add	r3, r7
 8004e0e:	3b28      	subs	r3, #40	@ 0x28
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	3b01      	subs	r3, #1
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	440b      	add	r3, r1
 8004e1c:	6859      	ldr	r1, [r3, #4]
 8004e1e:	486f      	ldr	r0, [pc, #444]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004e20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e22:	4613      	mov	r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	4413      	add	r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	3348      	adds	r3, #72	@ 0x48
 8004e2c:	443b      	add	r3, r7
 8004e2e:	3b28      	subs	r3, #40	@ 0x28
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	3b01      	subs	r3, #1
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	4403      	add	r3, r0
 8004e40:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004e42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e44:	4613      	mov	r3, r2
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	4413      	add	r3, r2
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	3348      	adds	r3, #72	@ 0x48
 8004e4e:	443b      	add	r3, r7
 8004e50:	3b24      	subs	r3, #36	@ 0x24
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d021      	beq.n	8004e9c <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8004e58:	4960      	ldr	r1, [pc, #384]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004e5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4413      	add	r3, r2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	3348      	adds	r3, #72	@ 0x48
 8004e66:	443b      	add	r3, r7
 8004e68:	3b24      	subs	r3, #36	@ 0x24
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	f003 0301 	and.w	r3, r3, #1
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	440b      	add	r3, r1
 8004e76:	6859      	ldr	r1, [r3, #4]
 8004e78:	4858      	ldr	r0, [pc, #352]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004e7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	4413      	add	r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	3348      	adds	r3, #72	@ 0x48
 8004e86:	443b      	add	r3, r7
 8004e88:	3b24      	subs	r3, #36	@ 0x24
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	3b01      	subs	r3, #1
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4403      	add	r3, r0
 8004e9a:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	6819      	ldr	r1, [r3, #0]
 8004ea0:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	4413      	add	r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	3348      	adds	r3, #72	@ 0x48
 8004eae:	443b      	add	r3, r7
 8004eb0:	3b34      	subs	r3, #52	@ 0x34
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4299      	cmp	r1, r3
 8004eb6:	d03c      	beq.n	8004f32 <HAL_OSPIM_Config+0x306>
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	6899      	ldr	r1, [r3, #8]
 8004ebc:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	4413      	add	r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	3348      	adds	r3, #72	@ 0x48
 8004eca:	443b      	add	r3, r7
 8004ecc:	3b2c      	subs	r3, #44	@ 0x2c
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4299      	cmp	r1, r3
 8004ed2:	d02e      	beq.n	8004f32 <HAL_OSPIM_Config+0x306>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	6859      	ldr	r1, [r3, #4]
 8004ed8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004edc:	4613      	mov	r3, r2
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	4413      	add	r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	3348      	adds	r3, #72	@ 0x48
 8004ee6:	443b      	add	r3, r7
 8004ee8:	3b30      	subs	r3, #48	@ 0x30
 8004eea:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8004eec:	4299      	cmp	r1, r3
 8004eee:	d103      	bne.n	8004ef8 <HAL_OSPIM_Config+0x2cc>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d11c      	bne.n	8004f32 <HAL_OSPIM_Config+0x306>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	68d9      	ldr	r1, [r3, #12]
 8004efc:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f00:	4613      	mov	r3, r2
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	4413      	add	r3, r2
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	3348      	adds	r3, #72	@ 0x48
 8004f0a:	443b      	add	r3, r7
 8004f0c:	3b28      	subs	r3, #40	@ 0x28
 8004f0e:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004f10:	4299      	cmp	r1, r3
 8004f12:	d00e      	beq.n	8004f32 <HAL_OSPIM_Config+0x306>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	6919      	ldr	r1, [r3, #16]
 8004f18:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	4413      	add	r3, r2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	3348      	adds	r3, #72	@ 0x48
 8004f26:	443b      	add	r3, r7
 8004f28:	3b24      	subs	r3, #36	@ 0x24
 8004f2a:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004f2c:	4299      	cmp	r1, r3
 8004f2e:	f040 80d4 	bne.w	80050da <HAL_OSPIM_Config+0x4ae>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004f32:	492a      	ldr	r1, [pc, #168]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004f34:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f38:	4613      	mov	r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	4413      	add	r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	3348      	adds	r3, #72	@ 0x48
 8004f42:	443b      	add	r3, r7
 8004f44:	3b34      	subs	r3, #52	@ 0x34
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	440b      	add	r3, r1
 8004f4e:	6859      	ldr	r1, [r3, #4]
 8004f50:	4822      	ldr	r0, [pc, #136]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004f52:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f56:	4613      	mov	r3, r2
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	4413      	add	r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	3348      	adds	r3, #72	@ 0x48
 8004f60:	443b      	add	r3, r7
 8004f62:	3b34      	subs	r3, #52	@ 0x34
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	3b01      	subs	r3, #1
 8004f68:	f021 0201 	bic.w	r2, r1, #1
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	4403      	add	r3, r0
 8004f70:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004f72:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f76:	4613      	mov	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	4413      	add	r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	3348      	adds	r3, #72	@ 0x48
 8004f80:	443b      	add	r3, r7
 8004f82:	3b30      	subs	r3, #48	@ 0x30
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d01f      	beq.n	8004fca <HAL_OSPIM_Config+0x39e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004f8a:	4914      	ldr	r1, [pc, #80]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004f8c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004f90:	4613      	mov	r3, r2
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	4413      	add	r3, r2
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	3348      	adds	r3, #72	@ 0x48
 8004f9a:	443b      	add	r3, r7
 8004f9c:	3b30      	subs	r3, #48	@ 0x30
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	009b      	lsls	r3, r3, #2
 8004fa4:	440b      	add	r3, r1
 8004fa6:	6859      	ldr	r1, [r3, #4]
 8004fa8:	480c      	ldr	r0, [pc, #48]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004faa:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004fae:	4613      	mov	r3, r2
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	4413      	add	r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	3348      	adds	r3, #72	@ 0x48
 8004fb8:	443b      	add	r3, r7
 8004fba:	3b30      	subs	r3, #48	@ 0x30
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	f021 0210 	bic.w	r2, r1, #16
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	4403      	add	r3, r0
 8004fc8:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004fca:	4904      	ldr	r1, [pc, #16]	@ (8004fdc <HAL_OSPIM_Config+0x3b0>)
 8004fcc:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004fd0:	e006      	b.n	8004fe0 <HAL_OSPIM_Config+0x3b4>
 8004fd2:	bf00      	nop
 8004fd4:	a0001000 	.word	0xa0001000
 8004fd8:	a0001400 	.word	0xa0001400
 8004fdc:	50061c00 	.word	0x50061c00
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	4413      	add	r3, r2
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	3348      	adds	r3, #72	@ 0x48
 8004fea:	443b      	add	r3, r7
 8004fec:	3b2c      	subs	r3, #44	@ 0x2c
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	3b01      	subs	r3, #1
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	440b      	add	r3, r1
 8004ff6:	6859      	ldr	r1, [r3, #4]
 8004ff8:	48a5      	ldr	r0, [pc, #660]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 8004ffa:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004ffe:	4613      	mov	r3, r2
 8005000:	009b      	lsls	r3, r3, #2
 8005002:	4413      	add	r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	3348      	adds	r3, #72	@ 0x48
 8005008:	443b      	add	r3, r7
 800500a:	3b2c      	subs	r3, #44	@ 0x2c
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	3b01      	subs	r3, #1
 8005010:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8005014:	009b      	lsls	r3, r3, #2
 8005016:	4403      	add	r3, r0
 8005018:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800501a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800501e:	4613      	mov	r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	4413      	add	r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	3348      	adds	r3, #72	@ 0x48
 8005028:	443b      	add	r3, r7
 800502a:	3b28      	subs	r3, #40	@ 0x28
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d023      	beq.n	800507a <HAL_OSPIM_Config+0x44e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005032:	4997      	ldr	r1, [pc, #604]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 8005034:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005038:	4613      	mov	r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	4413      	add	r3, r2
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	3348      	adds	r3, #72	@ 0x48
 8005042:	443b      	add	r3, r7
 8005044:	3b28      	subs	r3, #40	@ 0x28
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	3b01      	subs	r3, #1
 800504a:	f003 0301 	and.w	r3, r3, #1
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	440b      	add	r3, r1
 8005052:	6859      	ldr	r1, [r3, #4]
 8005054:	488e      	ldr	r0, [pc, #568]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 8005056:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800505a:	4613      	mov	r3, r2
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4413      	add	r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	3348      	adds	r3, #72	@ 0x48
 8005064:	443b      	add	r3, r7
 8005066:	3b28      	subs	r3, #40	@ 0x28
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	3b01      	subs	r3, #1
 800506c:	f003 0301 	and.w	r3, r3, #1
 8005070:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	4403      	add	r3, r0
 8005078:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800507a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800507e:	4613      	mov	r3, r2
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	4413      	add	r3, r2
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	3348      	adds	r3, #72	@ 0x48
 8005088:	443b      	add	r3, r7
 800508a:	3b24      	subs	r3, #36	@ 0x24
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d023      	beq.n	80050da <HAL_OSPIM_Config+0x4ae>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005092:	497f      	ldr	r1, [pc, #508]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 8005094:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8005098:	4613      	mov	r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	4413      	add	r3, r2
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	3348      	adds	r3, #72	@ 0x48
 80050a2:	443b      	add	r3, r7
 80050a4:	3b24      	subs	r3, #36	@ 0x24
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	3b01      	subs	r3, #1
 80050aa:	f003 0301 	and.w	r3, r3, #1
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	440b      	add	r3, r1
 80050b2:	6859      	ldr	r1, [r3, #4]
 80050b4:	4876      	ldr	r0, [pc, #472]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 80050b6:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80050ba:	4613      	mov	r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	4413      	add	r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	3348      	adds	r3, #72	@ 0x48
 80050c4:	443b      	add	r3, r7
 80050c6:	3b24      	subs	r3, #36	@ 0x24
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	3b01      	subs	r3, #1
 80050cc:	f003 0301 	and.w	r3, r3, #1
 80050d0:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	4403      	add	r3, r0
 80050d8:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 80050da:	4a6d      	ldr	r2, [pc, #436]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	3b01      	subs	r3, #1
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4413      	add	r3, r2
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050ee:	025b      	lsls	r3, r3, #9
 80050f0:	431a      	orrs	r2, r3
 80050f2:	4967      	ldr	r1, [pc, #412]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	3b01      	subs	r3, #1
 80050fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	440b      	add	r3, r1
 8005102:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8005104:	4a62      	ldr	r2, [pc, #392]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	3b01      	subs	r3, #1
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4413      	add	r3, r2
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	f023 0203 	bic.w	r2, r3, #3
 8005116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005118:	005b      	lsls	r3, r3, #1
 800511a:	431a      	orrs	r2, r3
 800511c:	495c      	ldr	r1, [pc, #368]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	3b01      	subs	r3, #1
 8005124:	f042 0201 	orr.w	r2, r2, #1
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	440b      	add	r3, r1
 800512c:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d014      	beq.n	8005160 <HAL_OSPIM_Config+0x534>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8005136:	4a56      	ldr	r2, [pc, #344]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	3b01      	subs	r3, #1
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4413      	add	r3, r2
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005148:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800514a:	015b      	lsls	r3, r3, #5
 800514c:	431a      	orrs	r2, r3
 800514e:	4950      	ldr	r1, [pc, #320]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	3b01      	subs	r3, #1
 8005156:	f042 0210 	orr.w	r2, r2, #16
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	440b      	add	r3, r1
 800515e:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d019      	beq.n	80051a0 <HAL_OSPIM_Config+0x574>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800516c:	4a48      	ldr	r2, [pc, #288]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	3b01      	subs	r3, #1
 8005174:	f003 0301 	and.w	r3, r3, #1
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	4413      	add	r3, r2
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005182:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005184:	049b      	lsls	r3, r3, #18
 8005186:	431a      	orrs	r2, r3
 8005188:	4941      	ldr	r1, [pc, #260]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	3b01      	subs	r3, #1
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	440b      	add	r3, r1
 800519c:	605a      	str	r2, [r3, #4]
 800519e:	e01c      	b.n	80051da <HAL_OSPIM_Config+0x5ae>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d018      	beq.n	80051da <HAL_OSPIM_Config+0x5ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80051a8:	4a39      	ldr	r2, [pc, #228]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	3b01      	subs	r3, #1
 80051b0:	f003 0301 	and.w	r3, r3, #1
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	4413      	add	r3, r2
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80051be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051c0:	069b      	lsls	r3, r3, #26
 80051c2:	431a      	orrs	r2, r3
 80051c4:	4932      	ldr	r1, [pc, #200]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	3b01      	subs	r3, #1
 80051cc:	f003 0301 	and.w	r3, r3, #1
 80051d0:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	440b      	add	r3, r1
 80051d8:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d019      	beq.n	800521a <HAL_OSPIM_Config+0x5ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80051e6:	4a2a      	ldr	r2, [pc, #168]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	691b      	ldr	r3, [r3, #16]
 80051ec:	3b01      	subs	r3, #1
 80051ee:	f003 0301 	and.w	r3, r3, #1
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	4413      	add	r3, r2
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80051fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051fe:	049b      	lsls	r3, r3, #18
 8005200:	431a      	orrs	r2, r3
 8005202:	4923      	ldr	r1, [pc, #140]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	3b01      	subs	r3, #1
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	440b      	add	r3, r1
 8005216:	605a      	str	r2, [r3, #4]
 8005218:	e01c      	b.n	8005254 <HAL_OSPIM_Config+0x628>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d018      	beq.n	8005254 <HAL_OSPIM_Config+0x628>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005222:	4a1b      	ldr	r2, [pc, #108]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	691b      	ldr	r3, [r3, #16]
 8005228:	3b01      	subs	r3, #1
 800522a:	f003 0301 	and.w	r3, r3, #1
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4413      	add	r3, r2
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005238:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800523a:	069b      	lsls	r3, r3, #26
 800523c:	431a      	orrs	r2, r3
 800523e:	4914      	ldr	r1, [pc, #80]	@ (8005290 <HAL_OSPIM_Config+0x664>)
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	3b01      	subs	r3, #1
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	440b      	add	r3, r1
 8005252:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8005254:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005258:	f003 0301 	and.w	r3, r3, #1
 800525c:	2b00      	cmp	r3, #0
 800525e:	d005      	beq.n	800526c <HAL_OSPIM_Config+0x640>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8005260:	4b0c      	ldr	r3, [pc, #48]	@ (8005294 <HAL_OSPIM_Config+0x668>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a0b      	ldr	r2, [pc, #44]	@ (8005294 <HAL_OSPIM_Config+0x668>)
 8005266:	f043 0301 	orr.w	r3, r3, #1
 800526a:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800526c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	2b00      	cmp	r3, #0
 8005276:	d005      	beq.n	8005284 <HAL_OSPIM_Config+0x658>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8005278:	4b07      	ldr	r3, [pc, #28]	@ (8005298 <HAL_OSPIM_Config+0x66c>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a06      	ldr	r2, [pc, #24]	@ (8005298 <HAL_OSPIM_Config+0x66c>)
 800527e:	f043 0301 	orr.w	r3, r3, #1
 8005282:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8005284:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8005288:	4618      	mov	r0, r3
 800528a:	3748      	adds	r7, #72	@ 0x48
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}
 8005290:	50061c00 	.word	0x50061c00
 8005294:	a0001000 	.word	0xa0001000
 8005298:	a0001400 	.word	0xa0001400

0800529c <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	60f8      	str	r0, [r7, #12]
 80052a4:	60b9      	str	r1, [r7, #8]
 80052a6:	603b      	str	r3, [r7, #0]
 80052a8:	4613      	mov	r3, r2
 80052aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80052ac:	e01a      	b.n	80052e4 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b4:	d016      	beq.n	80052e4 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052b6:	f7fd fe67 	bl	8002f88 <HAL_GetTick>
 80052ba:	4602      	mov	r2, r0
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	69ba      	ldr	r2, [r7, #24]
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d302      	bcc.n	80052cc <OSPI_WaitFlagStateUntilTimeout+0x30>
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d10b      	bne.n	80052e4 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052d2:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052d8:	f043 0201 	orr.w	r2, r3, #1
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e00e      	b.n	8005302 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	6a1a      	ldr	r2, [r3, #32]
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	4013      	ands	r3, r2
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	bf14      	ite	ne
 80052f2:	2301      	movne	r3, #1
 80052f4:	2300      	moveq	r3, #0
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	461a      	mov	r2, r3
 80052fa:	79fb      	ldrb	r3, [r7, #7]
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d1d6      	bne.n	80052ae <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3710      	adds	r7, #16
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
	...

0800530c <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 800530c:	b480      	push	{r7}
 800530e:	b087      	sub	sp, #28
 8005310:	af00      	add	r7, sp, #0
 8005312:	4603      	mov	r3, r0
 8005314:	6039      	str	r1, [r7, #0]
 8005316:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8005318:	2300      	movs	r3, #0
 800531a:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 800531c:	2300      	movs	r3, #0
 800531e:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8005320:	79fb      	ldrb	r3, [r7, #7]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d005      	beq.n	8005332 <OSPIM_GetConfig+0x26>
 8005326:	79fb      	ldrb	r3, [r7, #7]
 8005328:	2b02      	cmp	r3, #2
 800532a:	d802      	bhi.n	8005332 <OSPIM_GetConfig+0x26>
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d102      	bne.n	8005338 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	75fb      	strb	r3, [r7, #23]
 8005336:	e08e      	b.n	8005456 <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	2200      	movs	r2, #0
 800533c:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	2200      	movs	r2, #0
 8005342:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	2200      	movs	r2, #0
 8005348:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	2200      	movs	r2, #0
 800534e:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	2200      	movs	r2, #0
 8005354:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8005356:	79fb      	ldrb	r3, [r7, #7]
 8005358:	2b02      	cmp	r3, #2
 800535a:	d101      	bne.n	8005360 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 800535c:	4b41      	ldr	r3, [pc, #260]	@ (8005464 <OSPIM_GetConfig+0x158>)
 800535e:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8005360:	2300      	movs	r3, #0
 8005362:	60fb      	str	r3, [r7, #12]
 8005364:	e074      	b.n	8005450 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 8005366:	4a40      	ldr	r2, [pc, #256]	@ (8005468 <OSPIM_GetConfig+0x15c>)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	4413      	add	r3, r2
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	f003 0301 	and.w	r3, r3, #1
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00a      	beq.n	8005392 <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 800537c:	68ba      	ldr	r2, [r7, #8]
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	4053      	eors	r3, r2
 8005382:	f003 0302 	and.w	r3, r3, #2
 8005386:	2b00      	cmp	r3, #0
 8005388:	d103      	bne.n	8005392 <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	1c5a      	adds	r2, r3, #1
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	f003 0310 	and.w	r3, r3, #16
 8005398:	2b00      	cmp	r3, #0
 800539a:	d00a      	beq.n	80053b2 <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 800539c:	68ba      	ldr	r2, [r7, #8]
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	4053      	eors	r3, r2
 80053a2:	f003 0320 	and.w	r3, r3, #32
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d103      	bne.n	80053b2 <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	1c5a      	adds	r2, r3, #1
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00a      	beq.n	80053d2 <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 80053bc:	68ba      	ldr	r2, [r7, #8]
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	4053      	eors	r3, r2
 80053c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d103      	bne.n	80053d2 <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	1c5a      	adds	r2, r3, #1
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d018      	beq.n	800540e <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	4053      	eors	r3, r2
 80053e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d111      	bne.n	800540e <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d106      	bne.n	8005402 <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	3301      	adds	r3, #1
 80053f8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	60da      	str	r2, [r3, #12]
 8005400:	e005      	b.n	800540e <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	3301      	adds	r3, #1
 8005406:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005414:	2b00      	cmp	r3, #0
 8005416:	d018      	beq.n	800544a <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8005418:	68ba      	ldr	r2, [r7, #8]
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	4053      	eors	r3, r2
 800541e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d111      	bne.n	800544a <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d106      	bne.n	800543e <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	3301      	adds	r3, #1
 8005434:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	611a      	str	r2, [r3, #16]
 800543c:	e005      	b.n	800544a <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	3301      	adds	r3, #1
 8005442:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	3301      	adds	r3, #1
 800544e:	60fb      	str	r3, [r7, #12]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2b01      	cmp	r3, #1
 8005454:	d987      	bls.n	8005366 <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 8005456:	7dfb      	ldrb	r3, [r7, #23]
}
 8005458:	4618      	mov	r0, r3
 800545a:	371c      	adds	r7, #28
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr
 8005464:	04040222 	.word	0x04040222
 8005468:	50061c00 	.word	0x50061c00

0800546c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800546c:	b480      	push	{r7}
 800546e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005470:	4b05      	ldr	r3, [pc, #20]	@ (8005488 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a04      	ldr	r2, [pc, #16]	@ (8005488 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005476:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800547a:	6013      	str	r3, [r2, #0]
}
 800547c:	bf00      	nop
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	40007000 	.word	0x40007000

0800548c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800548c:	b480      	push	{r7}
 800548e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005490:	4b0d      	ldr	r3, [pc, #52]	@ (80054c8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800549c:	d102      	bne.n	80054a4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800549e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80054a2:	e00b      	b.n	80054bc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80054a4:	4b08      	ldr	r3, [pc, #32]	@ (80054c8 <HAL_PWREx_GetVoltageRange+0x3c>)
 80054a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054b2:	d102      	bne.n	80054ba <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80054b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80054b8:	e000      	b.n	80054bc <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80054ba:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80054bc:	4618      	mov	r0, r3
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	40007000 	.word	0x40007000

080054cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b085      	sub	sp, #20
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d141      	bne.n	800555e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80054da:	4b4b      	ldr	r3, [pc, #300]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80054e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054e6:	d131      	bne.n	800554c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054e8:	4b47      	ldr	r3, [pc, #284]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054ee:	4a46      	ldr	r2, [pc, #280]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80054f8:	4b43      	ldr	r3, [pc, #268]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005500:	4a41      	ldr	r2, [pc, #260]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005502:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005506:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005508:	4b40      	ldr	r3, [pc, #256]	@ (800560c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2232      	movs	r2, #50	@ 0x32
 800550e:	fb02 f303 	mul.w	r3, r2, r3
 8005512:	4a3f      	ldr	r2, [pc, #252]	@ (8005610 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005514:	fba2 2303 	umull	r2, r3, r2, r3
 8005518:	0c9b      	lsrs	r3, r3, #18
 800551a:	3301      	adds	r3, #1
 800551c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800551e:	e002      	b.n	8005526 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	3b01      	subs	r3, #1
 8005524:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005526:	4b38      	ldr	r3, [pc, #224]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800552e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005532:	d102      	bne.n	800553a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1f2      	bne.n	8005520 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800553a:	4b33      	ldr	r3, [pc, #204]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800553c:	695b      	ldr	r3, [r3, #20]
 800553e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005542:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005546:	d158      	bne.n	80055fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005548:	2303      	movs	r3, #3
 800554a:	e057      	b.n	80055fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800554c:	4b2e      	ldr	r3, [pc, #184]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800554e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005552:	4a2d      	ldr	r2, [pc, #180]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005554:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005558:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800555c:	e04d      	b.n	80055fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005564:	d141      	bne.n	80055ea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005566:	4b28      	ldr	r3, [pc, #160]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800556e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005572:	d131      	bne.n	80055d8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005574:	4b24      	ldr	r3, [pc, #144]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005576:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800557a:	4a23      	ldr	r2, [pc, #140]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800557c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005580:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005584:	4b20      	ldr	r3, [pc, #128]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800558c:	4a1e      	ldr	r2, [pc, #120]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800558e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005592:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005594:	4b1d      	ldr	r3, [pc, #116]	@ (800560c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2232      	movs	r2, #50	@ 0x32
 800559a:	fb02 f303 	mul.w	r3, r2, r3
 800559e:	4a1c      	ldr	r2, [pc, #112]	@ (8005610 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80055a0:	fba2 2303 	umull	r2, r3, r2, r3
 80055a4:	0c9b      	lsrs	r3, r3, #18
 80055a6:	3301      	adds	r3, #1
 80055a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80055aa:	e002      	b.n	80055b2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	3b01      	subs	r3, #1
 80055b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80055b2:	4b15      	ldr	r3, [pc, #84]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055be:	d102      	bne.n	80055c6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1f2      	bne.n	80055ac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80055c6:	4b10      	ldr	r3, [pc, #64]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055d2:	d112      	bne.n	80055fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80055d4:	2303      	movs	r3, #3
 80055d6:	e011      	b.n	80055fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055de:	4a0a      	ldr	r2, [pc, #40]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80055e8:	e007      	b.n	80055fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80055ea:	4b07      	ldr	r3, [pc, #28]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80055f2:	4a05      	ldr	r2, [pc, #20]	@ (8005608 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80055f8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80055fa:	2300      	movs	r3, #0
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3714      	adds	r7, #20
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr
 8005608:	40007000 	.word	0x40007000
 800560c:	20000004 	.word	0x20000004
 8005610:	431bde83 	.word	0x431bde83

08005614 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b088      	sub	sp, #32
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d102      	bne.n	8005628 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	f000 bc08 	b.w	8005e38 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005628:	4b96      	ldr	r3, [pc, #600]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 800562a:	689b      	ldr	r3, [r3, #8]
 800562c:	f003 030c 	and.w	r3, r3, #12
 8005630:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005632:	4b94      	ldr	r3, [pc, #592]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	f003 0303 	and.w	r3, r3, #3
 800563a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f003 0310 	and.w	r3, r3, #16
 8005644:	2b00      	cmp	r3, #0
 8005646:	f000 80e4 	beq.w	8005812 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d007      	beq.n	8005660 <HAL_RCC_OscConfig+0x4c>
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	2b0c      	cmp	r3, #12
 8005654:	f040 808b 	bne.w	800576e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	2b01      	cmp	r3, #1
 800565c:	f040 8087 	bne.w	800576e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005660:	4b88      	ldr	r3, [pc, #544]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f003 0302 	and.w	r3, r3, #2
 8005668:	2b00      	cmp	r3, #0
 800566a:	d005      	beq.n	8005678 <HAL_RCC_OscConfig+0x64>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d101      	bne.n	8005678 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e3df      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a1a      	ldr	r2, [r3, #32]
 800567c:	4b81      	ldr	r3, [pc, #516]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f003 0308 	and.w	r3, r3, #8
 8005684:	2b00      	cmp	r3, #0
 8005686:	d004      	beq.n	8005692 <HAL_RCC_OscConfig+0x7e>
 8005688:	4b7e      	ldr	r3, [pc, #504]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005690:	e005      	b.n	800569e <HAL_RCC_OscConfig+0x8a>
 8005692:	4b7c      	ldr	r3, [pc, #496]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 8005694:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005698:	091b      	lsrs	r3, r3, #4
 800569a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800569e:	4293      	cmp	r3, r2
 80056a0:	d223      	bcs.n	80056ea <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a1b      	ldr	r3, [r3, #32]
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 fdcc 	bl	8006244 <RCC_SetFlashLatencyFromMSIRange>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d001      	beq.n	80056b6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e3c0      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056b6:	4b73      	ldr	r3, [pc, #460]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a72      	ldr	r2, [pc, #456]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80056bc:	f043 0308 	orr.w	r3, r3, #8
 80056c0:	6013      	str	r3, [r2, #0]
 80056c2:	4b70      	ldr	r3, [pc, #448]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	496d      	ldr	r1, [pc, #436]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80056d4:	4b6b      	ldr	r3, [pc, #428]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	69db      	ldr	r3, [r3, #28]
 80056e0:	021b      	lsls	r3, r3, #8
 80056e2:	4968      	ldr	r1, [pc, #416]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	604b      	str	r3, [r1, #4]
 80056e8:	e025      	b.n	8005736 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056ea:	4b66      	ldr	r3, [pc, #408]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a65      	ldr	r2, [pc, #404]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80056f0:	f043 0308 	orr.w	r3, r3, #8
 80056f4:	6013      	str	r3, [r2, #0]
 80056f6:	4b63      	ldr	r3, [pc, #396]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	4960      	ldr	r1, [pc, #384]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 8005704:	4313      	orrs	r3, r2
 8005706:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005708:	4b5e      	ldr	r3, [pc, #376]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	69db      	ldr	r3, [r3, #28]
 8005714:	021b      	lsls	r3, r3, #8
 8005716:	495b      	ldr	r1, [pc, #364]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 8005718:	4313      	orrs	r3, r2
 800571a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d109      	bne.n	8005736 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	4618      	mov	r0, r3
 8005728:	f000 fd8c 	bl	8006244 <RCC_SetFlashLatencyFromMSIRange>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d001      	beq.n	8005736 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e380      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005736:	f000 fcc1 	bl	80060bc <HAL_RCC_GetSysClockFreq>
 800573a:	4602      	mov	r2, r0
 800573c:	4b51      	ldr	r3, [pc, #324]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	091b      	lsrs	r3, r3, #4
 8005742:	f003 030f 	and.w	r3, r3, #15
 8005746:	4950      	ldr	r1, [pc, #320]	@ (8005888 <HAL_RCC_OscConfig+0x274>)
 8005748:	5ccb      	ldrb	r3, [r1, r3]
 800574a:	f003 031f 	and.w	r3, r3, #31
 800574e:	fa22 f303 	lsr.w	r3, r2, r3
 8005752:	4a4e      	ldr	r2, [pc, #312]	@ (800588c <HAL_RCC_OscConfig+0x278>)
 8005754:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005756:	4b4e      	ldr	r3, [pc, #312]	@ (8005890 <HAL_RCC_OscConfig+0x27c>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4618      	mov	r0, r3
 800575c:	f7fd fbc4 	bl	8002ee8 <HAL_InitTick>
 8005760:	4603      	mov	r3, r0
 8005762:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005764:	7bfb      	ldrb	r3, [r7, #15]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d052      	beq.n	8005810 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800576a:	7bfb      	ldrb	r3, [r7, #15]
 800576c:	e364      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	699b      	ldr	r3, [r3, #24]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d032      	beq.n	80057dc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005776:	4b43      	ldr	r3, [pc, #268]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a42      	ldr	r2, [pc, #264]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 800577c:	f043 0301 	orr.w	r3, r3, #1
 8005780:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005782:	f7fd fc01 	bl	8002f88 <HAL_GetTick>
 8005786:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005788:	e008      	b.n	800579c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800578a:	f7fd fbfd 	bl	8002f88 <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d901      	bls.n	800579c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e34d      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800579c:	4b39      	ldr	r3, [pc, #228]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0302 	and.w	r3, r3, #2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d0f0      	beq.n	800578a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80057a8:	4b36      	ldr	r3, [pc, #216]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a35      	ldr	r2, [pc, #212]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80057ae:	f043 0308 	orr.w	r3, r3, #8
 80057b2:	6013      	str	r3, [r2, #0]
 80057b4:	4b33      	ldr	r3, [pc, #204]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a1b      	ldr	r3, [r3, #32]
 80057c0:	4930      	ldr	r1, [pc, #192]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80057c2:	4313      	orrs	r3, r2
 80057c4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80057c6:	4b2f      	ldr	r3, [pc, #188]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	69db      	ldr	r3, [r3, #28]
 80057d2:	021b      	lsls	r3, r3, #8
 80057d4:	492b      	ldr	r1, [pc, #172]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	604b      	str	r3, [r1, #4]
 80057da:	e01a      	b.n	8005812 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80057dc:	4b29      	ldr	r3, [pc, #164]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a28      	ldr	r2, [pc, #160]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 80057e2:	f023 0301 	bic.w	r3, r3, #1
 80057e6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80057e8:	f7fd fbce 	bl	8002f88 <HAL_GetTick>
 80057ec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80057ee:	e008      	b.n	8005802 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80057f0:	f7fd fbca 	bl	8002f88 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d901      	bls.n	8005802 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e31a      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005802:	4b20      	ldr	r3, [pc, #128]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0302 	and.w	r3, r3, #2
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1f0      	bne.n	80057f0 <HAL_RCC_OscConfig+0x1dc>
 800580e:	e000      	b.n	8005812 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005810:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 0301 	and.w	r3, r3, #1
 800581a:	2b00      	cmp	r3, #0
 800581c:	d073      	beq.n	8005906 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	2b08      	cmp	r3, #8
 8005822:	d005      	beq.n	8005830 <HAL_RCC_OscConfig+0x21c>
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	2b0c      	cmp	r3, #12
 8005828:	d10e      	bne.n	8005848 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	2b03      	cmp	r3, #3
 800582e:	d10b      	bne.n	8005848 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005830:	4b14      	ldr	r3, [pc, #80]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005838:	2b00      	cmp	r3, #0
 800583a:	d063      	beq.n	8005904 <HAL_RCC_OscConfig+0x2f0>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d15f      	bne.n	8005904 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	e2f7      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005850:	d106      	bne.n	8005860 <HAL_RCC_OscConfig+0x24c>
 8005852:	4b0c      	ldr	r3, [pc, #48]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a0b      	ldr	r2, [pc, #44]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 8005858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800585c:	6013      	str	r3, [r2, #0]
 800585e:	e025      	b.n	80058ac <HAL_RCC_OscConfig+0x298>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005868:	d114      	bne.n	8005894 <HAL_RCC_OscConfig+0x280>
 800586a:	4b06      	ldr	r3, [pc, #24]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a05      	ldr	r2, [pc, #20]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 8005870:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005874:	6013      	str	r3, [r2, #0]
 8005876:	4b03      	ldr	r3, [pc, #12]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a02      	ldr	r2, [pc, #8]	@ (8005884 <HAL_RCC_OscConfig+0x270>)
 800587c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005880:	6013      	str	r3, [r2, #0]
 8005882:	e013      	b.n	80058ac <HAL_RCC_OscConfig+0x298>
 8005884:	40021000 	.word	0x40021000
 8005888:	0800bed4 	.word	0x0800bed4
 800588c:	20000004 	.word	0x20000004
 8005890:	20000018 	.word	0x20000018
 8005894:	4ba0      	ldr	r3, [pc, #640]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a9f      	ldr	r2, [pc, #636]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 800589a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800589e:	6013      	str	r3, [r2, #0]
 80058a0:	4b9d      	ldr	r3, [pc, #628]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a9c      	ldr	r2, [pc, #624]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 80058a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d013      	beq.n	80058dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058b4:	f7fd fb68 	bl	8002f88 <HAL_GetTick>
 80058b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058ba:	e008      	b.n	80058ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058bc:	f7fd fb64 	bl	8002f88 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	2b64      	cmp	r3, #100	@ 0x64
 80058c8:	d901      	bls.n	80058ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e2b4      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058ce:	4b92      	ldr	r3, [pc, #584]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d0f0      	beq.n	80058bc <HAL_RCC_OscConfig+0x2a8>
 80058da:	e014      	b.n	8005906 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058dc:	f7fd fb54 	bl	8002f88 <HAL_GetTick>
 80058e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80058e2:	e008      	b.n	80058f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058e4:	f7fd fb50 	bl	8002f88 <HAL_GetTick>
 80058e8:	4602      	mov	r2, r0
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	2b64      	cmp	r3, #100	@ 0x64
 80058f0:	d901      	bls.n	80058f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80058f2:	2303      	movs	r3, #3
 80058f4:	e2a0      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80058f6:	4b88      	ldr	r3, [pc, #544]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d1f0      	bne.n	80058e4 <HAL_RCC_OscConfig+0x2d0>
 8005902:	e000      	b.n	8005906 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005904:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0302 	and.w	r3, r3, #2
 800590e:	2b00      	cmp	r3, #0
 8005910:	d060      	beq.n	80059d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	2b04      	cmp	r3, #4
 8005916:	d005      	beq.n	8005924 <HAL_RCC_OscConfig+0x310>
 8005918:	69bb      	ldr	r3, [r7, #24]
 800591a:	2b0c      	cmp	r3, #12
 800591c:	d119      	bne.n	8005952 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	2b02      	cmp	r3, #2
 8005922:	d116      	bne.n	8005952 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005924:	4b7c      	ldr	r3, [pc, #496]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800592c:	2b00      	cmp	r3, #0
 800592e:	d005      	beq.n	800593c <HAL_RCC_OscConfig+0x328>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d101      	bne.n	800593c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e27d      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800593c:	4b76      	ldr	r3, [pc, #472]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	691b      	ldr	r3, [r3, #16]
 8005948:	061b      	lsls	r3, r3, #24
 800594a:	4973      	ldr	r1, [pc, #460]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 800594c:	4313      	orrs	r3, r2
 800594e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005950:	e040      	b.n	80059d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d023      	beq.n	80059a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800595a:	4b6f      	ldr	r3, [pc, #444]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a6e      	ldr	r2, [pc, #440]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005960:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005964:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005966:	f7fd fb0f 	bl	8002f88 <HAL_GetTick>
 800596a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800596c:	e008      	b.n	8005980 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800596e:	f7fd fb0b 	bl	8002f88 <HAL_GetTick>
 8005972:	4602      	mov	r2, r0
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	1ad3      	subs	r3, r2, r3
 8005978:	2b02      	cmp	r3, #2
 800597a:	d901      	bls.n	8005980 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800597c:	2303      	movs	r3, #3
 800597e:	e25b      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005980:	4b65      	ldr	r3, [pc, #404]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005988:	2b00      	cmp	r3, #0
 800598a:	d0f0      	beq.n	800596e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800598c:	4b62      	ldr	r3, [pc, #392]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	061b      	lsls	r3, r3, #24
 800599a:	495f      	ldr	r1, [pc, #380]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 800599c:	4313      	orrs	r3, r2
 800599e:	604b      	str	r3, [r1, #4]
 80059a0:	e018      	b.n	80059d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059a2:	4b5d      	ldr	r3, [pc, #372]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a5c      	ldr	r2, [pc, #368]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 80059a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ae:	f7fd faeb 	bl	8002f88 <HAL_GetTick>
 80059b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059b4:	e008      	b.n	80059c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059b6:	f7fd fae7 	bl	8002f88 <HAL_GetTick>
 80059ba:	4602      	mov	r2, r0
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	d901      	bls.n	80059c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80059c4:	2303      	movs	r3, #3
 80059c6:	e237      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059c8:	4b53      	ldr	r3, [pc, #332]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1f0      	bne.n	80059b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 0308 	and.w	r3, r3, #8
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d03c      	beq.n	8005a5a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	695b      	ldr	r3, [r3, #20]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d01c      	beq.n	8005a22 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059e8:	4b4b      	ldr	r3, [pc, #300]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 80059ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059ee:	4a4a      	ldr	r2, [pc, #296]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 80059f0:	f043 0301 	orr.w	r3, r3, #1
 80059f4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059f8:	f7fd fac6 	bl	8002f88 <HAL_GetTick>
 80059fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059fe:	e008      	b.n	8005a12 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a00:	f7fd fac2 	bl	8002f88 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d901      	bls.n	8005a12 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e212      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a12:	4b41      	ldr	r3, [pc, #260]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d0ef      	beq.n	8005a00 <HAL_RCC_OscConfig+0x3ec>
 8005a20:	e01b      	b.n	8005a5a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a22:	4b3d      	ldr	r3, [pc, #244]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a28:	4a3b      	ldr	r2, [pc, #236]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a2a:	f023 0301 	bic.w	r3, r3, #1
 8005a2e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a32:	f7fd faa9 	bl	8002f88 <HAL_GetTick>
 8005a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a38:	e008      	b.n	8005a4c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a3a:	f7fd faa5 	bl	8002f88 <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d901      	bls.n	8005a4c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005a48:	2303      	movs	r3, #3
 8005a4a:	e1f5      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005a4c:	4b32      	ldr	r3, [pc, #200]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a52:	f003 0302 	and.w	r3, r3, #2
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1ef      	bne.n	8005a3a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0304 	and.w	r3, r3, #4
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	f000 80a6 	beq.w	8005bb4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005a6c:	4b2a      	ldr	r3, [pc, #168]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d10d      	bne.n	8005a94 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a78:	4b27      	ldr	r3, [pc, #156]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a7c:	4a26      	ldr	r2, [pc, #152]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a82:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a84:	4b24      	ldr	r3, [pc, #144]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a8c:	60bb      	str	r3, [r7, #8]
 8005a8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a90:	2301      	movs	r3, #1
 8005a92:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a94:	4b21      	ldr	r3, [pc, #132]	@ (8005b1c <HAL_RCC_OscConfig+0x508>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d118      	bne.n	8005ad2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005aa0:	4b1e      	ldr	r3, [pc, #120]	@ (8005b1c <HAL_RCC_OscConfig+0x508>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a1d      	ldr	r2, [pc, #116]	@ (8005b1c <HAL_RCC_OscConfig+0x508>)
 8005aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005aaa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005aac:	f7fd fa6c 	bl	8002f88 <HAL_GetTick>
 8005ab0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ab2:	e008      	b.n	8005ac6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ab4:	f7fd fa68 	bl	8002f88 <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d901      	bls.n	8005ac6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e1b8      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ac6:	4b15      	ldr	r3, [pc, #84]	@ (8005b1c <HAL_RCC_OscConfig+0x508>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d0f0      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d108      	bne.n	8005aec <HAL_RCC_OscConfig+0x4d8>
 8005ada:	4b0f      	ldr	r3, [pc, #60]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005ae2:	f043 0301 	orr.w	r3, r3, #1
 8005ae6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005aea:	e029      	b.n	8005b40 <HAL_RCC_OscConfig+0x52c>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	2b05      	cmp	r3, #5
 8005af2:	d115      	bne.n	8005b20 <HAL_RCC_OscConfig+0x50c>
 8005af4:	4b08      	ldr	r3, [pc, #32]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005afa:	4a07      	ldr	r2, [pc, #28]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005afc:	f043 0304 	orr.w	r3, r3, #4
 8005b00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b04:	4b04      	ldr	r3, [pc, #16]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b0a:	4a03      	ldr	r2, [pc, #12]	@ (8005b18 <HAL_RCC_OscConfig+0x504>)
 8005b0c:	f043 0301 	orr.w	r3, r3, #1
 8005b10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b14:	e014      	b.n	8005b40 <HAL_RCC_OscConfig+0x52c>
 8005b16:	bf00      	nop
 8005b18:	40021000 	.word	0x40021000
 8005b1c:	40007000 	.word	0x40007000
 8005b20:	4b9d      	ldr	r3, [pc, #628]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b26:	4a9c      	ldr	r2, [pc, #624]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005b28:	f023 0301 	bic.w	r3, r3, #1
 8005b2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b30:	4b99      	ldr	r3, [pc, #612]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b36:	4a98      	ldr	r2, [pc, #608]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005b38:	f023 0304 	bic.w	r3, r3, #4
 8005b3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d016      	beq.n	8005b76 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b48:	f7fd fa1e 	bl	8002f88 <HAL_GetTick>
 8005b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b4e:	e00a      	b.n	8005b66 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b50:	f7fd fa1a 	bl	8002f88 <HAL_GetTick>
 8005b54:	4602      	mov	r2, r0
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d901      	bls.n	8005b66 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e168      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b66:	4b8c      	ldr	r3, [pc, #560]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b6c:	f003 0302 	and.w	r3, r3, #2
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d0ed      	beq.n	8005b50 <HAL_RCC_OscConfig+0x53c>
 8005b74:	e015      	b.n	8005ba2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b76:	f7fd fa07 	bl	8002f88 <HAL_GetTick>
 8005b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b7c:	e00a      	b.n	8005b94 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b7e:	f7fd fa03 	bl	8002f88 <HAL_GetTick>
 8005b82:	4602      	mov	r2, r0
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d901      	bls.n	8005b94 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005b90:	2303      	movs	r3, #3
 8005b92:	e151      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b94:	4b80      	ldr	r3, [pc, #512]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b9a:	f003 0302 	and.w	r3, r3, #2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1ed      	bne.n	8005b7e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ba2:	7ffb      	ldrb	r3, [r7, #31]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d105      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ba8:	4b7b      	ldr	r3, [pc, #492]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bac:	4a7a      	ldr	r2, [pc, #488]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005bae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005bb2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0320 	and.w	r3, r3, #32
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d03c      	beq.n	8005c3a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d01c      	beq.n	8005c02 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005bc8:	4b73      	ldr	r3, [pc, #460]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005bca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005bce:	4a72      	ldr	r2, [pc, #456]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005bd0:	f043 0301 	orr.w	r3, r3, #1
 8005bd4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bd8:	f7fd f9d6 	bl	8002f88 <HAL_GetTick>
 8005bdc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005bde:	e008      	b.n	8005bf2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005be0:	f7fd f9d2 	bl	8002f88 <HAL_GetTick>
 8005be4:	4602      	mov	r2, r0
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	2b02      	cmp	r3, #2
 8005bec:	d901      	bls.n	8005bf2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e122      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005bf2:	4b69      	ldr	r3, [pc, #420]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005bf4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005bf8:	f003 0302 	and.w	r3, r3, #2
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d0ef      	beq.n	8005be0 <HAL_RCC_OscConfig+0x5cc>
 8005c00:	e01b      	b.n	8005c3a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005c02:	4b65      	ldr	r3, [pc, #404]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005c04:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c08:	4a63      	ldr	r2, [pc, #396]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005c0a:	f023 0301 	bic.w	r3, r3, #1
 8005c0e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c12:	f7fd f9b9 	bl	8002f88 <HAL_GetTick>
 8005c16:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c18:	e008      	b.n	8005c2c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c1a:	f7fd f9b5 	bl	8002f88 <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d901      	bls.n	8005c2c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e105      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c2c:	4b5a      	ldr	r3, [pc, #360]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005c2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c32:	f003 0302 	and.w	r3, r3, #2
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1ef      	bne.n	8005c1a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	f000 80f9 	beq.w	8005e36 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	f040 80cf 	bne.w	8005dec <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005c4e:	4b52      	ldr	r3, [pc, #328]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	f003 0203 	and.w	r2, r3, #3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d12c      	bne.n	8005cbc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d123      	bne.n	8005cbc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c7e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d11b      	bne.n	8005cbc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c8e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d113      	bne.n	8005cbc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c9e:	085b      	lsrs	r3, r3, #1
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d109      	bne.n	8005cbc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb2:	085b      	lsrs	r3, r3, #1
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d071      	beq.n	8005da0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005cbc:	69bb      	ldr	r3, [r7, #24]
 8005cbe:	2b0c      	cmp	r3, #12
 8005cc0:	d068      	beq.n	8005d94 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005cc2:	4b35      	ldr	r3, [pc, #212]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d105      	bne.n	8005cda <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005cce:	4b32      	ldr	r3, [pc, #200]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d001      	beq.n	8005cde <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e0ac      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005cde:	4b2e      	ldr	r3, [pc, #184]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a2d      	ldr	r2, [pc, #180]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005ce4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ce8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005cea:	f7fd f94d 	bl	8002f88 <HAL_GetTick>
 8005cee:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005cf0:	e008      	b.n	8005d04 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cf2:	f7fd f949 	bl	8002f88 <HAL_GetTick>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d901      	bls.n	8005d04 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e099      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d04:	4b24      	ldr	r3, [pc, #144]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d1f0      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d10:	4b21      	ldr	r3, [pc, #132]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005d12:	68da      	ldr	r2, [r3, #12]
 8005d14:	4b21      	ldr	r3, [pc, #132]	@ (8005d9c <HAL_RCC_OscConfig+0x788>)
 8005d16:	4013      	ands	r3, r2
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005d20:	3a01      	subs	r2, #1
 8005d22:	0112      	lsls	r2, r2, #4
 8005d24:	4311      	orrs	r1, r2
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005d2a:	0212      	lsls	r2, r2, #8
 8005d2c:	4311      	orrs	r1, r2
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005d32:	0852      	lsrs	r2, r2, #1
 8005d34:	3a01      	subs	r2, #1
 8005d36:	0552      	lsls	r2, r2, #21
 8005d38:	4311      	orrs	r1, r2
 8005d3a:	687a      	ldr	r2, [r7, #4]
 8005d3c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005d3e:	0852      	lsrs	r2, r2, #1
 8005d40:	3a01      	subs	r2, #1
 8005d42:	0652      	lsls	r2, r2, #25
 8005d44:	4311      	orrs	r1, r2
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005d4a:	06d2      	lsls	r2, r2, #27
 8005d4c:	430a      	orrs	r2, r1
 8005d4e:	4912      	ldr	r1, [pc, #72]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005d50:	4313      	orrs	r3, r2
 8005d52:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005d54:	4b10      	ldr	r3, [pc, #64]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a0f      	ldr	r2, [pc, #60]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005d5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d5e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005d60:	4b0d      	ldr	r3, [pc, #52]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005d62:	68db      	ldr	r3, [r3, #12]
 8005d64:	4a0c      	ldr	r2, [pc, #48]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005d66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d6a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005d6c:	f7fd f90c 	bl	8002f88 <HAL_GetTick>
 8005d70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d72:	e008      	b.n	8005d86 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d74:	f7fd f908 	bl	8002f88 <HAL_GetTick>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	1ad3      	subs	r3, r2, r3
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d901      	bls.n	8005d86 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e058      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d86:	4b04      	ldr	r3, [pc, #16]	@ (8005d98 <HAL_RCC_OscConfig+0x784>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d0f0      	beq.n	8005d74 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005d92:	e050      	b.n	8005e36 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e04f      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005da0:	4b27      	ldr	r3, [pc, #156]	@ (8005e40 <HAL_RCC_OscConfig+0x82c>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d144      	bne.n	8005e36 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005dac:	4b24      	ldr	r3, [pc, #144]	@ (8005e40 <HAL_RCC_OscConfig+0x82c>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a23      	ldr	r2, [pc, #140]	@ (8005e40 <HAL_RCC_OscConfig+0x82c>)
 8005db2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005db6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005db8:	4b21      	ldr	r3, [pc, #132]	@ (8005e40 <HAL_RCC_OscConfig+0x82c>)
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	4a20      	ldr	r2, [pc, #128]	@ (8005e40 <HAL_RCC_OscConfig+0x82c>)
 8005dbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005dc2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005dc4:	f7fd f8e0 	bl	8002f88 <HAL_GetTick>
 8005dc8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dca:	e008      	b.n	8005dde <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dcc:	f7fd f8dc 	bl	8002f88 <HAL_GetTick>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d901      	bls.n	8005dde <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e02c      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dde:	4b18      	ldr	r3, [pc, #96]	@ (8005e40 <HAL_RCC_OscConfig+0x82c>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d0f0      	beq.n	8005dcc <HAL_RCC_OscConfig+0x7b8>
 8005dea:	e024      	b.n	8005e36 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005dec:	69bb      	ldr	r3, [r7, #24]
 8005dee:	2b0c      	cmp	r3, #12
 8005df0:	d01f      	beq.n	8005e32 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005df2:	4b13      	ldr	r3, [pc, #76]	@ (8005e40 <HAL_RCC_OscConfig+0x82c>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a12      	ldr	r2, [pc, #72]	@ (8005e40 <HAL_RCC_OscConfig+0x82c>)
 8005df8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005dfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dfe:	f7fd f8c3 	bl	8002f88 <HAL_GetTick>
 8005e02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e04:	e008      	b.n	8005e18 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e06:	f7fd f8bf 	bl	8002f88 <HAL_GetTick>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	1ad3      	subs	r3, r2, r3
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d901      	bls.n	8005e18 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005e14:	2303      	movs	r3, #3
 8005e16:	e00f      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e18:	4b09      	ldr	r3, [pc, #36]	@ (8005e40 <HAL_RCC_OscConfig+0x82c>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d1f0      	bne.n	8005e06 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005e24:	4b06      	ldr	r3, [pc, #24]	@ (8005e40 <HAL_RCC_OscConfig+0x82c>)
 8005e26:	68da      	ldr	r2, [r3, #12]
 8005e28:	4905      	ldr	r1, [pc, #20]	@ (8005e40 <HAL_RCC_OscConfig+0x82c>)
 8005e2a:	4b06      	ldr	r3, [pc, #24]	@ (8005e44 <HAL_RCC_OscConfig+0x830>)
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	60cb      	str	r3, [r1, #12]
 8005e30:	e001      	b.n	8005e36 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e000      	b.n	8005e38 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005e36:	2300      	movs	r3, #0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3720      	adds	r7, #32
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	40021000 	.word	0x40021000
 8005e44:	feeefffc 	.word	0xfeeefffc

08005e48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b086      	sub	sp, #24
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005e52:	2300      	movs	r3, #0
 8005e54:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d101      	bne.n	8005e60 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e11d      	b.n	800609c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e60:	4b90      	ldr	r3, [pc, #576]	@ (80060a4 <HAL_RCC_ClockConfig+0x25c>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f003 030f 	and.w	r3, r3, #15
 8005e68:	683a      	ldr	r2, [r7, #0]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d910      	bls.n	8005e90 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e6e:	4b8d      	ldr	r3, [pc, #564]	@ (80060a4 <HAL_RCC_ClockConfig+0x25c>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f023 020f 	bic.w	r2, r3, #15
 8005e76:	498b      	ldr	r1, [pc, #556]	@ (80060a4 <HAL_RCC_ClockConfig+0x25c>)
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e7e:	4b89      	ldr	r3, [pc, #548]	@ (80060a4 <HAL_RCC_ClockConfig+0x25c>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 030f 	and.w	r3, r3, #15
 8005e86:	683a      	ldr	r2, [r7, #0]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d001      	beq.n	8005e90 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e105      	b.n	800609c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 0302 	and.w	r3, r3, #2
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d010      	beq.n	8005ebe <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	689a      	ldr	r2, [r3, #8]
 8005ea0:	4b81      	ldr	r3, [pc, #516]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d908      	bls.n	8005ebe <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005eac:	4b7e      	ldr	r3, [pc, #504]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	497b      	ldr	r1, [pc, #492]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0301 	and.w	r3, r3, #1
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d079      	beq.n	8005fbe <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	2b03      	cmp	r3, #3
 8005ed0:	d11e      	bne.n	8005f10 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ed2:	4b75      	ldr	r3, [pc, #468]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e0dc      	b.n	800609c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005ee2:	f000 fa09 	bl	80062f8 <RCC_GetSysClockFreqFromPLLSource>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	4a70      	ldr	r2, [pc, #448]	@ (80060ac <HAL_RCC_ClockConfig+0x264>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d946      	bls.n	8005f7c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005eee:	4b6e      	ldr	r3, [pc, #440]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d140      	bne.n	8005f7c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005efa:	4b6b      	ldr	r3, [pc, #428]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f02:	4a69      	ldr	r2, [pc, #420]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005f04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f08:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005f0a:	2380      	movs	r3, #128	@ 0x80
 8005f0c:	617b      	str	r3, [r7, #20]
 8005f0e:	e035      	b.n	8005f7c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	2b02      	cmp	r3, #2
 8005f16:	d107      	bne.n	8005f28 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f18:	4b63      	ldr	r3, [pc, #396]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d115      	bne.n	8005f50 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e0b9      	b.n	800609c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d107      	bne.n	8005f40 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005f30:	4b5d      	ldr	r3, [pc, #372]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 0302 	and.w	r3, r3, #2
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d109      	bne.n	8005f50 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e0ad      	b.n	800609c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f40:	4b59      	ldr	r3, [pc, #356]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d101      	bne.n	8005f50 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e0a5      	b.n	800609c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005f50:	f000 f8b4 	bl	80060bc <HAL_RCC_GetSysClockFreq>
 8005f54:	4603      	mov	r3, r0
 8005f56:	4a55      	ldr	r2, [pc, #340]	@ (80060ac <HAL_RCC_ClockConfig+0x264>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d90f      	bls.n	8005f7c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005f5c:	4b52      	ldr	r3, [pc, #328]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d109      	bne.n	8005f7c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f68:	4b4f      	ldr	r3, [pc, #316]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f70:	4a4d      	ldr	r2, [pc, #308]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005f72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f76:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005f78:	2380      	movs	r3, #128	@ 0x80
 8005f7a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005f7c:	4b4a      	ldr	r3, [pc, #296]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	f023 0203 	bic.w	r2, r3, #3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	4947      	ldr	r1, [pc, #284]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f8e:	f7fc fffb 	bl	8002f88 <HAL_GetTick>
 8005f92:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f94:	e00a      	b.n	8005fac <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f96:	f7fc fff7 	bl	8002f88 <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d901      	bls.n	8005fac <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005fa8:	2303      	movs	r3, #3
 8005faa:	e077      	b.n	800609c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fac:	4b3e      	ldr	r3, [pc, #248]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f003 020c 	and.w	r2, r3, #12
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d1eb      	bne.n	8005f96 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	2b80      	cmp	r3, #128	@ 0x80
 8005fc2:	d105      	bne.n	8005fd0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005fc4:	4b38      	ldr	r3, [pc, #224]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	4a37      	ldr	r2, [pc, #220]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005fca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fce:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0302 	and.w	r3, r3, #2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d010      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	689a      	ldr	r2, [r3, #8]
 8005fe0:	4b31      	ldr	r3, [pc, #196]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d208      	bcs.n	8005ffe <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fec:	4b2e      	ldr	r3, [pc, #184]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	492b      	ldr	r1, [pc, #172]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ffe:	4b29      	ldr	r3, [pc, #164]	@ (80060a4 <HAL_RCC_ClockConfig+0x25c>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 030f 	and.w	r3, r3, #15
 8006006:	683a      	ldr	r2, [r7, #0]
 8006008:	429a      	cmp	r2, r3
 800600a:	d210      	bcs.n	800602e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800600c:	4b25      	ldr	r3, [pc, #148]	@ (80060a4 <HAL_RCC_ClockConfig+0x25c>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f023 020f 	bic.w	r2, r3, #15
 8006014:	4923      	ldr	r1, [pc, #140]	@ (80060a4 <HAL_RCC_ClockConfig+0x25c>)
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	4313      	orrs	r3, r2
 800601a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800601c:	4b21      	ldr	r3, [pc, #132]	@ (80060a4 <HAL_RCC_ClockConfig+0x25c>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 030f 	and.w	r3, r3, #15
 8006024:	683a      	ldr	r2, [r7, #0]
 8006026:	429a      	cmp	r2, r3
 8006028:	d001      	beq.n	800602e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e036      	b.n	800609c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0304 	and.w	r3, r3, #4
 8006036:	2b00      	cmp	r3, #0
 8006038:	d008      	beq.n	800604c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800603a:	4b1b      	ldr	r3, [pc, #108]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	4918      	ldr	r1, [pc, #96]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8006048:	4313      	orrs	r3, r2
 800604a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 0308 	and.w	r3, r3, #8
 8006054:	2b00      	cmp	r3, #0
 8006056:	d009      	beq.n	800606c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006058:	4b13      	ldr	r3, [pc, #76]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	691b      	ldr	r3, [r3, #16]
 8006064:	00db      	lsls	r3, r3, #3
 8006066:	4910      	ldr	r1, [pc, #64]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8006068:	4313      	orrs	r3, r2
 800606a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800606c:	f000 f826 	bl	80060bc <HAL_RCC_GetSysClockFreq>
 8006070:	4602      	mov	r2, r0
 8006072:	4b0d      	ldr	r3, [pc, #52]	@ (80060a8 <HAL_RCC_ClockConfig+0x260>)
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	091b      	lsrs	r3, r3, #4
 8006078:	f003 030f 	and.w	r3, r3, #15
 800607c:	490c      	ldr	r1, [pc, #48]	@ (80060b0 <HAL_RCC_ClockConfig+0x268>)
 800607e:	5ccb      	ldrb	r3, [r1, r3]
 8006080:	f003 031f 	and.w	r3, r3, #31
 8006084:	fa22 f303 	lsr.w	r3, r2, r3
 8006088:	4a0a      	ldr	r2, [pc, #40]	@ (80060b4 <HAL_RCC_ClockConfig+0x26c>)
 800608a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800608c:	4b0a      	ldr	r3, [pc, #40]	@ (80060b8 <HAL_RCC_ClockConfig+0x270>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4618      	mov	r0, r3
 8006092:	f7fc ff29 	bl	8002ee8 <HAL_InitTick>
 8006096:	4603      	mov	r3, r0
 8006098:	73fb      	strb	r3, [r7, #15]

  return status;
 800609a:	7bfb      	ldrb	r3, [r7, #15]
}
 800609c:	4618      	mov	r0, r3
 800609e:	3718      	adds	r7, #24
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	40022000 	.word	0x40022000
 80060a8:	40021000 	.word	0x40021000
 80060ac:	04c4b400 	.word	0x04c4b400
 80060b0:	0800bed4 	.word	0x0800bed4
 80060b4:	20000004 	.word	0x20000004
 80060b8:	20000018 	.word	0x20000018

080060bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060bc:	b480      	push	{r7}
 80060be:	b089      	sub	sp, #36	@ 0x24
 80060c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80060c2:	2300      	movs	r3, #0
 80060c4:	61fb      	str	r3, [r7, #28]
 80060c6:	2300      	movs	r3, #0
 80060c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060ca:	4b3e      	ldr	r3, [pc, #248]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80060cc:	689b      	ldr	r3, [r3, #8]
 80060ce:	f003 030c 	and.w	r3, r3, #12
 80060d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80060d4:	4b3b      	ldr	r3, [pc, #236]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	f003 0303 	and.w	r3, r3, #3
 80060dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d005      	beq.n	80060f0 <HAL_RCC_GetSysClockFreq+0x34>
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	2b0c      	cmp	r3, #12
 80060e8:	d121      	bne.n	800612e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d11e      	bne.n	800612e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80060f0:	4b34      	ldr	r3, [pc, #208]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 0308 	and.w	r3, r3, #8
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d107      	bne.n	800610c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80060fc:	4b31      	ldr	r3, [pc, #196]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80060fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006102:	0a1b      	lsrs	r3, r3, #8
 8006104:	f003 030f 	and.w	r3, r3, #15
 8006108:	61fb      	str	r3, [r7, #28]
 800610a:	e005      	b.n	8006118 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800610c:	4b2d      	ldr	r3, [pc, #180]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	091b      	lsrs	r3, r3, #4
 8006112:	f003 030f 	and.w	r3, r3, #15
 8006116:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006118:	4a2b      	ldr	r2, [pc, #172]	@ (80061c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800611a:	69fb      	ldr	r3, [r7, #28]
 800611c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006120:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10d      	bne.n	8006144 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006128:	69fb      	ldr	r3, [r7, #28]
 800612a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800612c:	e00a      	b.n	8006144 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	2b04      	cmp	r3, #4
 8006132:	d102      	bne.n	800613a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006134:	4b25      	ldr	r3, [pc, #148]	@ (80061cc <HAL_RCC_GetSysClockFreq+0x110>)
 8006136:	61bb      	str	r3, [r7, #24]
 8006138:	e004      	b.n	8006144 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	2b08      	cmp	r3, #8
 800613e:	d101      	bne.n	8006144 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006140:	4b23      	ldr	r3, [pc, #140]	@ (80061d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006142:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	2b0c      	cmp	r3, #12
 8006148:	d134      	bne.n	80061b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800614a:	4b1e      	ldr	r3, [pc, #120]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	f003 0303 	and.w	r3, r3, #3
 8006152:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	2b02      	cmp	r3, #2
 8006158:	d003      	beq.n	8006162 <HAL_RCC_GetSysClockFreq+0xa6>
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	2b03      	cmp	r3, #3
 800615e:	d003      	beq.n	8006168 <HAL_RCC_GetSysClockFreq+0xac>
 8006160:	e005      	b.n	800616e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006162:	4b1a      	ldr	r3, [pc, #104]	@ (80061cc <HAL_RCC_GetSysClockFreq+0x110>)
 8006164:	617b      	str	r3, [r7, #20]
      break;
 8006166:	e005      	b.n	8006174 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006168:	4b19      	ldr	r3, [pc, #100]	@ (80061d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800616a:	617b      	str	r3, [r7, #20]
      break;
 800616c:	e002      	b.n	8006174 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800616e:	69fb      	ldr	r3, [r7, #28]
 8006170:	617b      	str	r3, [r7, #20]
      break;
 8006172:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006174:	4b13      	ldr	r3, [pc, #76]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	091b      	lsrs	r3, r3, #4
 800617a:	f003 030f 	and.w	r3, r3, #15
 800617e:	3301      	adds	r3, #1
 8006180:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006182:	4b10      	ldr	r3, [pc, #64]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	0a1b      	lsrs	r3, r3, #8
 8006188:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	fb03 f202 	mul.w	r2, r3, r2
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	fbb2 f3f3 	udiv	r3, r2, r3
 8006198:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800619a:	4b0a      	ldr	r3, [pc, #40]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	0e5b      	lsrs	r3, r3, #25
 80061a0:	f003 0303 	and.w	r3, r3, #3
 80061a4:	3301      	adds	r3, #1
 80061a6:	005b      	lsls	r3, r3, #1
 80061a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80061b4:	69bb      	ldr	r3, [r7, #24]
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3724      	adds	r7, #36	@ 0x24
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr
 80061c2:	bf00      	nop
 80061c4:	40021000 	.word	0x40021000
 80061c8:	0800beec 	.word	0x0800beec
 80061cc:	00f42400 	.word	0x00f42400
 80061d0:	007a1200 	.word	0x007a1200

080061d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061d4:	b480      	push	{r7}
 80061d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061d8:	4b03      	ldr	r3, [pc, #12]	@ (80061e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80061da:	681b      	ldr	r3, [r3, #0]
}
 80061dc:	4618      	mov	r0, r3
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	20000004 	.word	0x20000004

080061ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80061f0:	f7ff fff0 	bl	80061d4 <HAL_RCC_GetHCLKFreq>
 80061f4:	4602      	mov	r2, r0
 80061f6:	4b06      	ldr	r3, [pc, #24]	@ (8006210 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	0a1b      	lsrs	r3, r3, #8
 80061fc:	f003 0307 	and.w	r3, r3, #7
 8006200:	4904      	ldr	r1, [pc, #16]	@ (8006214 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006202:	5ccb      	ldrb	r3, [r1, r3]
 8006204:	f003 031f 	and.w	r3, r3, #31
 8006208:	fa22 f303 	lsr.w	r3, r2, r3
}
 800620c:	4618      	mov	r0, r3
 800620e:	bd80      	pop	{r7, pc}
 8006210:	40021000 	.word	0x40021000
 8006214:	0800bee4 	.word	0x0800bee4

08006218 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800621c:	f7ff ffda 	bl	80061d4 <HAL_RCC_GetHCLKFreq>
 8006220:	4602      	mov	r2, r0
 8006222:	4b06      	ldr	r3, [pc, #24]	@ (800623c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	0adb      	lsrs	r3, r3, #11
 8006228:	f003 0307 	and.w	r3, r3, #7
 800622c:	4904      	ldr	r1, [pc, #16]	@ (8006240 <HAL_RCC_GetPCLK2Freq+0x28>)
 800622e:	5ccb      	ldrb	r3, [r1, r3]
 8006230:	f003 031f 	and.w	r3, r3, #31
 8006234:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006238:	4618      	mov	r0, r3
 800623a:	bd80      	pop	{r7, pc}
 800623c:	40021000 	.word	0x40021000
 8006240:	0800bee4 	.word	0x0800bee4

08006244 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b086      	sub	sp, #24
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800624c:	2300      	movs	r3, #0
 800624e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006250:	4b27      	ldr	r3, [pc, #156]	@ (80062f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006254:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006258:	2b00      	cmp	r3, #0
 800625a:	d003      	beq.n	8006264 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800625c:	f7ff f916 	bl	800548c <HAL_PWREx_GetVoltageRange>
 8006260:	6178      	str	r0, [r7, #20]
 8006262:	e014      	b.n	800628e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006264:	4b22      	ldr	r3, [pc, #136]	@ (80062f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006268:	4a21      	ldr	r2, [pc, #132]	@ (80062f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800626a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800626e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006270:	4b1f      	ldr	r3, [pc, #124]	@ (80062f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006274:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006278:	60fb      	str	r3, [r7, #12]
 800627a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800627c:	f7ff f906 	bl	800548c <HAL_PWREx_GetVoltageRange>
 8006280:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006282:	4b1b      	ldr	r3, [pc, #108]	@ (80062f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006286:	4a1a      	ldr	r2, [pc, #104]	@ (80062f0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006288:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800628c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006294:	d10b      	bne.n	80062ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2b80      	cmp	r3, #128	@ 0x80
 800629a:	d913      	bls.n	80062c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2ba0      	cmp	r3, #160	@ 0xa0
 80062a0:	d902      	bls.n	80062a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80062a2:	2302      	movs	r3, #2
 80062a4:	613b      	str	r3, [r7, #16]
 80062a6:	e00d      	b.n	80062c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80062a8:	2301      	movs	r3, #1
 80062aa:	613b      	str	r3, [r7, #16]
 80062ac:	e00a      	b.n	80062c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80062b2:	d902      	bls.n	80062ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80062b4:	2302      	movs	r3, #2
 80062b6:	613b      	str	r3, [r7, #16]
 80062b8:	e004      	b.n	80062c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2b70      	cmp	r3, #112	@ 0x70
 80062be:	d101      	bne.n	80062c4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80062c0:	2301      	movs	r3, #1
 80062c2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80062c4:	4b0b      	ldr	r3, [pc, #44]	@ (80062f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f023 020f 	bic.w	r2, r3, #15
 80062cc:	4909      	ldr	r1, [pc, #36]	@ (80062f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80062d4:	4b07      	ldr	r3, [pc, #28]	@ (80062f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 030f 	and.w	r3, r3, #15
 80062dc:	693a      	ldr	r2, [r7, #16]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d001      	beq.n	80062e6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e000      	b.n	80062e8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3718      	adds	r7, #24
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	40021000 	.word	0x40021000
 80062f4:	40022000 	.word	0x40022000

080062f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b087      	sub	sp, #28
 80062fc:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80062fe:	4b2d      	ldr	r3, [pc, #180]	@ (80063b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	f003 0303 	and.w	r3, r3, #3
 8006306:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2b03      	cmp	r3, #3
 800630c:	d00b      	beq.n	8006326 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2b03      	cmp	r3, #3
 8006312:	d825      	bhi.n	8006360 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2b01      	cmp	r3, #1
 8006318:	d008      	beq.n	800632c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2b02      	cmp	r3, #2
 800631e:	d11f      	bne.n	8006360 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006320:	4b25      	ldr	r3, [pc, #148]	@ (80063b8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006322:	613b      	str	r3, [r7, #16]
    break;
 8006324:	e01f      	b.n	8006366 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006326:	4b25      	ldr	r3, [pc, #148]	@ (80063bc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006328:	613b      	str	r3, [r7, #16]
    break;
 800632a:	e01c      	b.n	8006366 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800632c:	4b21      	ldr	r3, [pc, #132]	@ (80063b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0308 	and.w	r3, r3, #8
 8006334:	2b00      	cmp	r3, #0
 8006336:	d107      	bne.n	8006348 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006338:	4b1e      	ldr	r3, [pc, #120]	@ (80063b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800633a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800633e:	0a1b      	lsrs	r3, r3, #8
 8006340:	f003 030f 	and.w	r3, r3, #15
 8006344:	617b      	str	r3, [r7, #20]
 8006346:	e005      	b.n	8006354 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006348:	4b1a      	ldr	r3, [pc, #104]	@ (80063b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	091b      	lsrs	r3, r3, #4
 800634e:	f003 030f 	and.w	r3, r3, #15
 8006352:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006354:	4a1a      	ldr	r2, [pc, #104]	@ (80063c0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800635c:	613b      	str	r3, [r7, #16]
    break;
 800635e:	e002      	b.n	8006366 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006360:	2300      	movs	r3, #0
 8006362:	613b      	str	r3, [r7, #16]
    break;
 8006364:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006366:	4b13      	ldr	r3, [pc, #76]	@ (80063b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	091b      	lsrs	r3, r3, #4
 800636c:	f003 030f 	and.w	r3, r3, #15
 8006370:	3301      	adds	r3, #1
 8006372:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006374:	4b0f      	ldr	r3, [pc, #60]	@ (80063b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	0a1b      	lsrs	r3, r3, #8
 800637a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800637e:	693a      	ldr	r2, [r7, #16]
 8006380:	fb03 f202 	mul.w	r2, r3, r2
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	fbb2 f3f3 	udiv	r3, r2, r3
 800638a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800638c:	4b09      	ldr	r3, [pc, #36]	@ (80063b4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800638e:	68db      	ldr	r3, [r3, #12]
 8006390:	0e5b      	lsrs	r3, r3, #25
 8006392:	f003 0303 	and.w	r3, r3, #3
 8006396:	3301      	adds	r3, #1
 8006398:	005b      	lsls	r3, r3, #1
 800639a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800639c:	693a      	ldr	r2, [r7, #16]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80063a4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80063a6:	683b      	ldr	r3, [r7, #0]
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	371c      	adds	r7, #28
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr
 80063b4:	40021000 	.word	0x40021000
 80063b8:	00f42400 	.word	0x00f42400
 80063bc:	007a1200 	.word	0x007a1200
 80063c0:	0800beec 	.word	0x0800beec

080063c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b086      	sub	sp, #24
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80063cc:	2300      	movs	r3, #0
 80063ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80063d0:	2300      	movs	r3, #0
 80063d2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d040      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80063e4:	2b80      	cmp	r3, #128	@ 0x80
 80063e6:	d02a      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80063e8:	2b80      	cmp	r3, #128	@ 0x80
 80063ea:	d825      	bhi.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80063ec:	2b60      	cmp	r3, #96	@ 0x60
 80063ee:	d026      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80063f0:	2b60      	cmp	r3, #96	@ 0x60
 80063f2:	d821      	bhi.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80063f4:	2b40      	cmp	r3, #64	@ 0x40
 80063f6:	d006      	beq.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80063f8:	2b40      	cmp	r3, #64	@ 0x40
 80063fa:	d81d      	bhi.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d009      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006400:	2b20      	cmp	r3, #32
 8006402:	d010      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006404:	e018      	b.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006406:	4b89      	ldr	r3, [pc, #548]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006408:	68db      	ldr	r3, [r3, #12]
 800640a:	4a88      	ldr	r2, [pc, #544]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800640c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006410:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006412:	e015      	b.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	3304      	adds	r3, #4
 8006418:	2100      	movs	r1, #0
 800641a:	4618      	mov	r0, r3
 800641c:	f000 fb12 	bl	8006a44 <RCCEx_PLLSAI1_Config>
 8006420:	4603      	mov	r3, r0
 8006422:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006424:	e00c      	b.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	3320      	adds	r3, #32
 800642a:	2100      	movs	r1, #0
 800642c:	4618      	mov	r0, r3
 800642e:	f000 fbfd 	bl	8006c2c <RCCEx_PLLSAI2_Config>
 8006432:	4603      	mov	r3, r0
 8006434:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006436:	e003      	b.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	74fb      	strb	r3, [r7, #19]
      break;
 800643c:	e000      	b.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800643e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006440:	7cfb      	ldrb	r3, [r7, #19]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d10b      	bne.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006446:	4b79      	ldr	r3, [pc, #484]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006448:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800644c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006454:	4975      	ldr	r1, [pc, #468]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006456:	4313      	orrs	r3, r2
 8006458:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800645c:	e001      	b.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800645e:	7cfb      	ldrb	r3, [r7, #19]
 8006460:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d047      	beq.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006472:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006476:	d030      	beq.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800647c:	d82a      	bhi.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800647e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006482:	d02a      	beq.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006484:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006488:	d824      	bhi.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800648a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800648e:	d008      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006490:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006494:	d81e      	bhi.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00a      	beq.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800649a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800649e:	d010      	beq.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80064a0:	e018      	b.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80064a2:	4b62      	ldr	r3, [pc, #392]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	4a61      	ldr	r2, [pc, #388]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064ac:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80064ae:	e015      	b.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	3304      	adds	r3, #4
 80064b4:	2100      	movs	r1, #0
 80064b6:	4618      	mov	r0, r3
 80064b8:	f000 fac4 	bl	8006a44 <RCCEx_PLLSAI1_Config>
 80064bc:	4603      	mov	r3, r0
 80064be:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80064c0:	e00c      	b.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	3320      	adds	r3, #32
 80064c6:	2100      	movs	r1, #0
 80064c8:	4618      	mov	r0, r3
 80064ca:	f000 fbaf 	bl	8006c2c <RCCEx_PLLSAI2_Config>
 80064ce:	4603      	mov	r3, r0
 80064d0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80064d2:	e003      	b.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	74fb      	strb	r3, [r7, #19]
      break;
 80064d8:	e000      	b.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80064da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064dc:	7cfb      	ldrb	r3, [r7, #19]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d10b      	bne.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80064e2:	4b52      	ldr	r3, [pc, #328]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80064e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064f0:	494e      	ldr	r1, [pc, #312]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80064f2:	4313      	orrs	r3, r2
 80064f4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80064f8:	e001      	b.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064fa:	7cfb      	ldrb	r3, [r7, #19]
 80064fc:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 809f 	beq.w	800664a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800650c:	2300      	movs	r3, #0
 800650e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006510:	4b46      	ldr	r3, [pc, #280]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006514:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006518:	2b00      	cmp	r3, #0
 800651a:	d101      	bne.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800651c:	2301      	movs	r3, #1
 800651e:	e000      	b.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006520:	2300      	movs	r3, #0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d00d      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006526:	4b41      	ldr	r3, [pc, #260]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800652a:	4a40      	ldr	r2, [pc, #256]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800652c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006530:	6593      	str	r3, [r2, #88]	@ 0x58
 8006532:	4b3e      	ldr	r3, [pc, #248]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800653a:	60bb      	str	r3, [r7, #8]
 800653c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800653e:	2301      	movs	r3, #1
 8006540:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006542:	4b3b      	ldr	r3, [pc, #236]	@ (8006630 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a3a      	ldr	r2, [pc, #232]	@ (8006630 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006548:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800654c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800654e:	f7fc fd1b 	bl	8002f88 <HAL_GetTick>
 8006552:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006554:	e009      	b.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006556:	f7fc fd17 	bl	8002f88 <HAL_GetTick>
 800655a:	4602      	mov	r2, r0
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	2b02      	cmp	r3, #2
 8006562:	d902      	bls.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006564:	2303      	movs	r3, #3
 8006566:	74fb      	strb	r3, [r7, #19]
        break;
 8006568:	e005      	b.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800656a:	4b31      	ldr	r3, [pc, #196]	@ (8006630 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006572:	2b00      	cmp	r3, #0
 8006574:	d0ef      	beq.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006576:	7cfb      	ldrb	r3, [r7, #19]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d15b      	bne.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800657c:	4b2b      	ldr	r3, [pc, #172]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800657e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006582:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006586:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d01f      	beq.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006594:	697a      	ldr	r2, [r7, #20]
 8006596:	429a      	cmp	r2, r3
 8006598:	d019      	beq.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800659a:	4b24      	ldr	r3, [pc, #144]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800659c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065a4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80065a6:	4b21      	ldr	r3, [pc, #132]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065ac:	4a1f      	ldr	r2, [pc, #124]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80065b6:	4b1d      	ldr	r3, [pc, #116]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065bc:	4a1b      	ldr	r2, [pc, #108]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80065c6:	4a19      	ldr	r2, [pc, #100]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d016      	beq.n	8006606 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065d8:	f7fc fcd6 	bl	8002f88 <HAL_GetTick>
 80065dc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065de:	e00b      	b.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065e0:	f7fc fcd2 	bl	8002f88 <HAL_GetTick>
 80065e4:	4602      	mov	r2, r0
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	1ad3      	subs	r3, r2, r3
 80065ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d902      	bls.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80065f2:	2303      	movs	r3, #3
 80065f4:	74fb      	strb	r3, [r7, #19]
            break;
 80065f6:	e006      	b.n	8006606 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065f8:	4b0c      	ldr	r3, [pc, #48]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065fe:	f003 0302 	and.w	r3, r3, #2
 8006602:	2b00      	cmp	r3, #0
 8006604:	d0ec      	beq.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006606:	7cfb      	ldrb	r3, [r7, #19]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d10c      	bne.n	8006626 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800660c:	4b07      	ldr	r3, [pc, #28]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800660e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006612:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800661c:	4903      	ldr	r1, [pc, #12]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800661e:	4313      	orrs	r3, r2
 8006620:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006624:	e008      	b.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006626:	7cfb      	ldrb	r3, [r7, #19]
 8006628:	74bb      	strb	r3, [r7, #18]
 800662a:	e005      	b.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800662c:	40021000 	.word	0x40021000
 8006630:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006634:	7cfb      	ldrb	r3, [r7, #19]
 8006636:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006638:	7c7b      	ldrb	r3, [r7, #17]
 800663a:	2b01      	cmp	r3, #1
 800663c:	d105      	bne.n	800664a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800663e:	4ba0      	ldr	r3, [pc, #640]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006642:	4a9f      	ldr	r2, [pc, #636]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006644:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006648:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0301 	and.w	r3, r3, #1
 8006652:	2b00      	cmp	r3, #0
 8006654:	d00a      	beq.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006656:	4b9a      	ldr	r3, [pc, #616]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800665c:	f023 0203 	bic.w	r2, r3, #3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006664:	4996      	ldr	r1, [pc, #600]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006666:	4313      	orrs	r3, r2
 8006668:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 0302 	and.w	r3, r3, #2
 8006674:	2b00      	cmp	r3, #0
 8006676:	d00a      	beq.n	800668e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006678:	4b91      	ldr	r3, [pc, #580]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800667a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800667e:	f023 020c 	bic.w	r2, r3, #12
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006686:	498e      	ldr	r1, [pc, #568]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006688:	4313      	orrs	r3, r2
 800668a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 0304 	and.w	r3, r3, #4
 8006696:	2b00      	cmp	r3, #0
 8006698:	d00a      	beq.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800669a:	4b89      	ldr	r3, [pc, #548]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800669c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066a8:	4985      	ldr	r1, [pc, #532]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066aa:	4313      	orrs	r3, r2
 80066ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0308 	and.w	r3, r3, #8
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00a      	beq.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80066bc:	4b80      	ldr	r3, [pc, #512]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066ca:	497d      	ldr	r1, [pc, #500]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066cc:	4313      	orrs	r3, r2
 80066ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f003 0310 	and.w	r3, r3, #16
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00a      	beq.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80066de:	4b78      	ldr	r3, [pc, #480]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066ec:	4974      	ldr	r1, [pc, #464]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066ee:	4313      	orrs	r3, r2
 80066f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0320 	and.w	r3, r3, #32
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d00a      	beq.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006700:	4b6f      	ldr	r3, [pc, #444]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006706:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800670e:	496c      	ldr	r1, [pc, #432]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006710:	4313      	orrs	r3, r2
 8006712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00a      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006722:	4b67      	ldr	r3, [pc, #412]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006724:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006728:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006730:	4963      	ldr	r1, [pc, #396]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006732:	4313      	orrs	r3, r2
 8006734:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006740:	2b00      	cmp	r3, #0
 8006742:	d00a      	beq.n	800675a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006744:	4b5e      	ldr	r3, [pc, #376]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006746:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800674a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006752:	495b      	ldr	r1, [pc, #364]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006754:	4313      	orrs	r3, r2
 8006756:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00a      	beq.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006766:	4b56      	ldr	r3, [pc, #344]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800676c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006774:	4952      	ldr	r1, [pc, #328]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006776:	4313      	orrs	r3, r2
 8006778:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006784:	2b00      	cmp	r3, #0
 8006786:	d00a      	beq.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006788:	4b4d      	ldr	r3, [pc, #308]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800678a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800678e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006796:	494a      	ldr	r1, [pc, #296]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006798:	4313      	orrs	r3, r2
 800679a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d00a      	beq.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80067aa:	4b45      	ldr	r3, [pc, #276]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067b8:	4941      	ldr	r1, [pc, #260]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ba:	4313      	orrs	r3, r2
 80067bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d00a      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80067cc:	4b3c      	ldr	r3, [pc, #240]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067d2:	f023 0203 	bic.w	r2, r3, #3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067da:	4939      	ldr	r1, [pc, #228]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067dc:	4313      	orrs	r3, r2
 80067de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d028      	beq.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80067ee:	4b34      	ldr	r3, [pc, #208]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067f4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067fc:	4930      	ldr	r1, [pc, #192]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006808:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800680c:	d106      	bne.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800680e:	4b2c      	ldr	r3, [pc, #176]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	4a2b      	ldr	r2, [pc, #172]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006814:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006818:	60d3      	str	r3, [r2, #12]
 800681a:	e011      	b.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006820:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006824:	d10c      	bne.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	3304      	adds	r3, #4
 800682a:	2101      	movs	r1, #1
 800682c:	4618      	mov	r0, r3
 800682e:	f000 f909 	bl	8006a44 <RCCEx_PLLSAI1_Config>
 8006832:	4603      	mov	r3, r0
 8006834:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006836:	7cfb      	ldrb	r3, [r7, #19]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d001      	beq.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800683c:	7cfb      	ldrb	r3, [r7, #19]
 800683e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006848:	2b00      	cmp	r3, #0
 800684a:	d04d      	beq.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006850:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006854:	d108      	bne.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006856:	4b1a      	ldr	r3, [pc, #104]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006858:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800685c:	4a18      	ldr	r2, [pc, #96]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800685e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006862:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006866:	e012      	b.n	800688e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006868:	4b15      	ldr	r3, [pc, #84]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800686a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800686e:	4a14      	ldr	r2, [pc, #80]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006870:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006874:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006878:	4b11      	ldr	r3, [pc, #68]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800687a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800687e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006886:	490e      	ldr	r1, [pc, #56]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006888:	4313      	orrs	r3, r2
 800688a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006892:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006896:	d106      	bne.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006898:	4b09      	ldr	r3, [pc, #36]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	4a08      	ldr	r2, [pc, #32]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800689e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80068a2:	60d3      	str	r3, [r2, #12]
 80068a4:	e020      	b.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068ae:	d109      	bne.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80068b0:	4b03      	ldr	r3, [pc, #12]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	4a02      	ldr	r2, [pc, #8]	@ (80068c0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068ba:	60d3      	str	r3, [r2, #12]
 80068bc:	e014      	b.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80068be:	bf00      	nop
 80068c0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068cc:	d10c      	bne.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	3304      	adds	r3, #4
 80068d2:	2101      	movs	r1, #1
 80068d4:	4618      	mov	r0, r3
 80068d6:	f000 f8b5 	bl	8006a44 <RCCEx_PLLSAI1_Config>
 80068da:	4603      	mov	r3, r0
 80068dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80068de:	7cfb      	ldrb	r3, [r7, #19]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d001      	beq.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80068e4:	7cfb      	ldrb	r3, [r7, #19]
 80068e6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d028      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80068f4:	4b4a      	ldr	r3, [pc, #296]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80068f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006902:	4947      	ldr	r1, [pc, #284]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006904:	4313      	orrs	r3, r2
 8006906:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800690e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006912:	d106      	bne.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006914:	4b42      	ldr	r3, [pc, #264]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	4a41      	ldr	r2, [pc, #260]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800691a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800691e:	60d3      	str	r3, [r2, #12]
 8006920:	e011      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006926:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800692a:	d10c      	bne.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	3304      	adds	r3, #4
 8006930:	2101      	movs	r1, #1
 8006932:	4618      	mov	r0, r3
 8006934:	f000 f886 	bl	8006a44 <RCCEx_PLLSAI1_Config>
 8006938:	4603      	mov	r3, r0
 800693a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800693c:	7cfb      	ldrb	r3, [r7, #19]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d001      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006942:	7cfb      	ldrb	r3, [r7, #19]
 8006944:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d01e      	beq.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006952:	4b33      	ldr	r3, [pc, #204]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006954:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006958:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006962:	492f      	ldr	r1, [pc, #188]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006964:	4313      	orrs	r3, r2
 8006966:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006970:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006974:	d10c      	bne.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	3304      	adds	r3, #4
 800697a:	2102      	movs	r1, #2
 800697c:	4618      	mov	r0, r3
 800697e:	f000 f861 	bl	8006a44 <RCCEx_PLLSAI1_Config>
 8006982:	4603      	mov	r3, r0
 8006984:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006986:	7cfb      	ldrb	r3, [r7, #19]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d001      	beq.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800698c:	7cfb      	ldrb	r3, [r7, #19]
 800698e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006998:	2b00      	cmp	r3, #0
 800699a:	d00b      	beq.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800699c:	4b20      	ldr	r3, [pc, #128]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800699e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069a2:	f023 0204 	bic.w	r2, r3, #4
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069ac:	491c      	ldr	r1, [pc, #112]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069ae:	4313      	orrs	r3, r2
 80069b0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d00b      	beq.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80069c0:	4b17      	ldr	r3, [pc, #92]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069c6:	f023 0218 	bic.w	r2, r3, #24
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069d0:	4913      	ldr	r1, [pc, #76]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d017      	beq.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80069e4:	4b0e      	ldr	r3, [pc, #56]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80069f4:	490a      	ldr	r1, [pc, #40]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069f6:	4313      	orrs	r3, r2
 80069f8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a06:	d105      	bne.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a08:	4b05      	ldr	r3, [pc, #20]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	4a04      	ldr	r2, [pc, #16]	@ (8006a20 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a12:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006a14:	7cbb      	ldrb	r3, [r7, #18]
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3718      	adds	r7, #24
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
 8006a1e:	bf00      	nop
 8006a20:	40021000 	.word	0x40021000

08006a24 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006a24:	b480      	push	{r7}
 8006a26:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006a28:	4b05      	ldr	r3, [pc, #20]	@ (8006a40 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a04      	ldr	r2, [pc, #16]	@ (8006a40 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006a2e:	f043 0304 	orr.w	r3, r3, #4
 8006a32:	6013      	str	r3, [r2, #0]
}
 8006a34:	bf00      	nop
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	40021000 	.word	0x40021000

08006a44 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006a52:	4b72      	ldr	r3, [pc, #456]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	f003 0303 	and.w	r3, r3, #3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00e      	beq.n	8006a7c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006a5e:	4b6f      	ldr	r3, [pc, #444]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	f003 0203 	and.w	r2, r3, #3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d103      	bne.n	8006a76 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
       ||
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d142      	bne.n	8006afc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	73fb      	strb	r3, [r7, #15]
 8006a7a:	e03f      	b.n	8006afc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2b03      	cmp	r3, #3
 8006a82:	d018      	beq.n	8006ab6 <RCCEx_PLLSAI1_Config+0x72>
 8006a84:	2b03      	cmp	r3, #3
 8006a86:	d825      	bhi.n	8006ad4 <RCCEx_PLLSAI1_Config+0x90>
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d002      	beq.n	8006a92 <RCCEx_PLLSAI1_Config+0x4e>
 8006a8c:	2b02      	cmp	r3, #2
 8006a8e:	d009      	beq.n	8006aa4 <RCCEx_PLLSAI1_Config+0x60>
 8006a90:	e020      	b.n	8006ad4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006a92:	4b62      	ldr	r3, [pc, #392]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d11d      	bne.n	8006ada <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006aa2:	e01a      	b.n	8006ada <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006aa4:	4b5d      	ldr	r3, [pc, #372]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d116      	bne.n	8006ade <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006ab4:	e013      	b.n	8006ade <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006ab6:	4b59      	ldr	r3, [pc, #356]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d10f      	bne.n	8006ae2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006ac2:	4b56      	ldr	r3, [pc, #344]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d109      	bne.n	8006ae2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006ad2:	e006      	b.n	8006ae2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	73fb      	strb	r3, [r7, #15]
      break;
 8006ad8:	e004      	b.n	8006ae4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006ada:	bf00      	nop
 8006adc:	e002      	b.n	8006ae4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006ade:	bf00      	nop
 8006ae0:	e000      	b.n	8006ae4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006ae2:	bf00      	nop
    }

    if(status == HAL_OK)
 8006ae4:	7bfb      	ldrb	r3, [r7, #15]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d108      	bne.n	8006afc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006aea:	4b4c      	ldr	r3, [pc, #304]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	f023 0203 	bic.w	r2, r3, #3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4949      	ldr	r1, [pc, #292]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006af8:	4313      	orrs	r3, r2
 8006afa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006afc:	7bfb      	ldrb	r3, [r7, #15]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	f040 8086 	bne.w	8006c10 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006b04:	4b45      	ldr	r3, [pc, #276]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a44      	ldr	r2, [pc, #272]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b10:	f7fc fa3a 	bl	8002f88 <HAL_GetTick>
 8006b14:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006b16:	e009      	b.n	8006b2c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006b18:	f7fc fa36 	bl	8002f88 <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	2b02      	cmp	r3, #2
 8006b24:	d902      	bls.n	8006b2c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	73fb      	strb	r3, [r7, #15]
        break;
 8006b2a:	e005      	b.n	8006b38 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006b2c:	4b3b      	ldr	r3, [pc, #236]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d1ef      	bne.n	8006b18 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006b38:	7bfb      	ldrb	r3, [r7, #15]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d168      	bne.n	8006c10 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d113      	bne.n	8006b6c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006b44:	4b35      	ldr	r3, [pc, #212]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b46:	691a      	ldr	r2, [r3, #16]
 8006b48:	4b35      	ldr	r3, [pc, #212]	@ (8006c20 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	687a      	ldr	r2, [r7, #4]
 8006b4e:	6892      	ldr	r2, [r2, #8]
 8006b50:	0211      	lsls	r1, r2, #8
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	68d2      	ldr	r2, [r2, #12]
 8006b56:	06d2      	lsls	r2, r2, #27
 8006b58:	4311      	orrs	r1, r2
 8006b5a:	687a      	ldr	r2, [r7, #4]
 8006b5c:	6852      	ldr	r2, [r2, #4]
 8006b5e:	3a01      	subs	r2, #1
 8006b60:	0112      	lsls	r2, r2, #4
 8006b62:	430a      	orrs	r2, r1
 8006b64:	492d      	ldr	r1, [pc, #180]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b66:	4313      	orrs	r3, r2
 8006b68:	610b      	str	r3, [r1, #16]
 8006b6a:	e02d      	b.n	8006bc8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d115      	bne.n	8006b9e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006b72:	4b2a      	ldr	r3, [pc, #168]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b74:	691a      	ldr	r2, [r3, #16]
 8006b76:	4b2b      	ldr	r3, [pc, #172]	@ (8006c24 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b78:	4013      	ands	r3, r2
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	6892      	ldr	r2, [r2, #8]
 8006b7e:	0211      	lsls	r1, r2, #8
 8006b80:	687a      	ldr	r2, [r7, #4]
 8006b82:	6912      	ldr	r2, [r2, #16]
 8006b84:	0852      	lsrs	r2, r2, #1
 8006b86:	3a01      	subs	r2, #1
 8006b88:	0552      	lsls	r2, r2, #21
 8006b8a:	4311      	orrs	r1, r2
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	6852      	ldr	r2, [r2, #4]
 8006b90:	3a01      	subs	r2, #1
 8006b92:	0112      	lsls	r2, r2, #4
 8006b94:	430a      	orrs	r2, r1
 8006b96:	4921      	ldr	r1, [pc, #132]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	610b      	str	r3, [r1, #16]
 8006b9c:	e014      	b.n	8006bc8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006b9e:	4b1f      	ldr	r3, [pc, #124]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006ba0:	691a      	ldr	r2, [r3, #16]
 8006ba2:	4b21      	ldr	r3, [pc, #132]	@ (8006c28 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ba4:	4013      	ands	r3, r2
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	6892      	ldr	r2, [r2, #8]
 8006baa:	0211      	lsls	r1, r2, #8
 8006bac:	687a      	ldr	r2, [r7, #4]
 8006bae:	6952      	ldr	r2, [r2, #20]
 8006bb0:	0852      	lsrs	r2, r2, #1
 8006bb2:	3a01      	subs	r2, #1
 8006bb4:	0652      	lsls	r2, r2, #25
 8006bb6:	4311      	orrs	r1, r2
 8006bb8:	687a      	ldr	r2, [r7, #4]
 8006bba:	6852      	ldr	r2, [r2, #4]
 8006bbc:	3a01      	subs	r2, #1
 8006bbe:	0112      	lsls	r2, r2, #4
 8006bc0:	430a      	orrs	r2, r1
 8006bc2:	4916      	ldr	r1, [pc, #88]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006bc8:	4b14      	ldr	r3, [pc, #80]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a13      	ldr	r2, [pc, #76]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006bd2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bd4:	f7fc f9d8 	bl	8002f88 <HAL_GetTick>
 8006bd8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006bda:	e009      	b.n	8006bf0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006bdc:	f7fc f9d4 	bl	8002f88 <HAL_GetTick>
 8006be0:	4602      	mov	r2, r0
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d902      	bls.n	8006bf0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006bea:	2303      	movs	r3, #3
 8006bec:	73fb      	strb	r3, [r7, #15]
          break;
 8006bee:	e005      	b.n	8006bfc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d0ef      	beq.n	8006bdc <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006bfc:	7bfb      	ldrb	r3, [r7, #15]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d106      	bne.n	8006c10 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006c02:	4b06      	ldr	r3, [pc, #24]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c04:	691a      	ldr	r2, [r3, #16]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	699b      	ldr	r3, [r3, #24]
 8006c0a:	4904      	ldr	r1, [pc, #16]	@ (8006c1c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3710      	adds	r7, #16
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	40021000 	.word	0x40021000
 8006c20:	07ff800f 	.word	0x07ff800f
 8006c24:	ff9f800f 	.word	0xff9f800f
 8006c28:	f9ff800f 	.word	0xf9ff800f

08006c2c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b084      	sub	sp, #16
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006c36:	2300      	movs	r3, #0
 8006c38:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006c3a:	4b72      	ldr	r3, [pc, #456]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	f003 0303 	and.w	r3, r3, #3
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d00e      	beq.n	8006c64 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006c46:	4b6f      	ldr	r3, [pc, #444]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	f003 0203 	and.w	r2, r3, #3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d103      	bne.n	8006c5e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
       ||
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d142      	bne.n	8006ce4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	73fb      	strb	r3, [r7, #15]
 8006c62:	e03f      	b.n	8006ce4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2b03      	cmp	r3, #3
 8006c6a:	d018      	beq.n	8006c9e <RCCEx_PLLSAI2_Config+0x72>
 8006c6c:	2b03      	cmp	r3, #3
 8006c6e:	d825      	bhi.n	8006cbc <RCCEx_PLLSAI2_Config+0x90>
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d002      	beq.n	8006c7a <RCCEx_PLLSAI2_Config+0x4e>
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	d009      	beq.n	8006c8c <RCCEx_PLLSAI2_Config+0x60>
 8006c78:	e020      	b.n	8006cbc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006c7a:	4b62      	ldr	r3, [pc, #392]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 0302 	and.w	r3, r3, #2
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d11d      	bne.n	8006cc2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c8a:	e01a      	b.n	8006cc2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006c8c:	4b5d      	ldr	r3, [pc, #372]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d116      	bne.n	8006cc6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c9c:	e013      	b.n	8006cc6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006c9e:	4b59      	ldr	r3, [pc, #356]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d10f      	bne.n	8006cca <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006caa:	4b56      	ldr	r3, [pc, #344]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d109      	bne.n	8006cca <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006cba:	e006      	b.n	8006cca <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	73fb      	strb	r3, [r7, #15]
      break;
 8006cc0:	e004      	b.n	8006ccc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006cc2:	bf00      	nop
 8006cc4:	e002      	b.n	8006ccc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006cc6:	bf00      	nop
 8006cc8:	e000      	b.n	8006ccc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006cca:	bf00      	nop
    }

    if(status == HAL_OK)
 8006ccc:	7bfb      	ldrb	r3, [r7, #15]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d108      	bne.n	8006ce4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006cd2:	4b4c      	ldr	r3, [pc, #304]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	f023 0203 	bic.w	r2, r3, #3
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4949      	ldr	r1, [pc, #292]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006ce4:	7bfb      	ldrb	r3, [r7, #15]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	f040 8086 	bne.w	8006df8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006cec:	4b45      	ldr	r3, [pc, #276]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a44      	ldr	r2, [pc, #272]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006cf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cf6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cf8:	f7fc f946 	bl	8002f88 <HAL_GetTick>
 8006cfc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006cfe:	e009      	b.n	8006d14 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006d00:	f7fc f942 	bl	8002f88 <HAL_GetTick>
 8006d04:	4602      	mov	r2, r0
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	1ad3      	subs	r3, r2, r3
 8006d0a:	2b02      	cmp	r3, #2
 8006d0c:	d902      	bls.n	8006d14 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	73fb      	strb	r3, [r7, #15]
        break;
 8006d12:	e005      	b.n	8006d20 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006d14:	4b3b      	ldr	r3, [pc, #236]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d1ef      	bne.n	8006d00 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006d20:	7bfb      	ldrb	r3, [r7, #15]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d168      	bne.n	8006df8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d113      	bne.n	8006d54 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006d2c:	4b35      	ldr	r3, [pc, #212]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d2e:	695a      	ldr	r2, [r3, #20]
 8006d30:	4b35      	ldr	r3, [pc, #212]	@ (8006e08 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006d32:	4013      	ands	r3, r2
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	6892      	ldr	r2, [r2, #8]
 8006d38:	0211      	lsls	r1, r2, #8
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	68d2      	ldr	r2, [r2, #12]
 8006d3e:	06d2      	lsls	r2, r2, #27
 8006d40:	4311      	orrs	r1, r2
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	6852      	ldr	r2, [r2, #4]
 8006d46:	3a01      	subs	r2, #1
 8006d48:	0112      	lsls	r2, r2, #4
 8006d4a:	430a      	orrs	r2, r1
 8006d4c:	492d      	ldr	r1, [pc, #180]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d4e:	4313      	orrs	r3, r2
 8006d50:	614b      	str	r3, [r1, #20]
 8006d52:	e02d      	b.n	8006db0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	2b01      	cmp	r3, #1
 8006d58:	d115      	bne.n	8006d86 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d5c:	695a      	ldr	r2, [r3, #20]
 8006d5e:	4b2b      	ldr	r3, [pc, #172]	@ (8006e0c <RCCEx_PLLSAI2_Config+0x1e0>)
 8006d60:	4013      	ands	r3, r2
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	6892      	ldr	r2, [r2, #8]
 8006d66:	0211      	lsls	r1, r2, #8
 8006d68:	687a      	ldr	r2, [r7, #4]
 8006d6a:	6912      	ldr	r2, [r2, #16]
 8006d6c:	0852      	lsrs	r2, r2, #1
 8006d6e:	3a01      	subs	r2, #1
 8006d70:	0552      	lsls	r2, r2, #21
 8006d72:	4311      	orrs	r1, r2
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	6852      	ldr	r2, [r2, #4]
 8006d78:	3a01      	subs	r2, #1
 8006d7a:	0112      	lsls	r2, r2, #4
 8006d7c:	430a      	orrs	r2, r1
 8006d7e:	4921      	ldr	r1, [pc, #132]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d80:	4313      	orrs	r3, r2
 8006d82:	614b      	str	r3, [r1, #20]
 8006d84:	e014      	b.n	8006db0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006d86:	4b1f      	ldr	r3, [pc, #124]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006d88:	695a      	ldr	r2, [r3, #20]
 8006d8a:	4b21      	ldr	r3, [pc, #132]	@ (8006e10 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	6892      	ldr	r2, [r2, #8]
 8006d92:	0211      	lsls	r1, r2, #8
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	6952      	ldr	r2, [r2, #20]
 8006d98:	0852      	lsrs	r2, r2, #1
 8006d9a:	3a01      	subs	r2, #1
 8006d9c:	0652      	lsls	r2, r2, #25
 8006d9e:	4311      	orrs	r1, r2
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	6852      	ldr	r2, [r2, #4]
 8006da4:	3a01      	subs	r2, #1
 8006da6:	0112      	lsls	r2, r2, #4
 8006da8:	430a      	orrs	r2, r1
 8006daa:	4916      	ldr	r1, [pc, #88]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dac:	4313      	orrs	r3, r2
 8006dae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006db0:	4b14      	ldr	r3, [pc, #80]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a13      	ldr	r2, [pc, #76]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006db6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006dbc:	f7fc f8e4 	bl	8002f88 <HAL_GetTick>
 8006dc0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006dc2:	e009      	b.n	8006dd8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006dc4:	f7fc f8e0 	bl	8002f88 <HAL_GetTick>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	2b02      	cmp	r3, #2
 8006dd0:	d902      	bls.n	8006dd8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	73fb      	strb	r3, [r7, #15]
          break;
 8006dd6:	e005      	b.n	8006de4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d0ef      	beq.n	8006dc4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006de4:	7bfb      	ldrb	r3, [r7, #15]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d106      	bne.n	8006df8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006dea:	4b06      	ldr	r3, [pc, #24]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006dec:	695a      	ldr	r2, [r3, #20]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	4904      	ldr	r1, [pc, #16]	@ (8006e04 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006df4:	4313      	orrs	r3, r2
 8006df6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3710      	adds	r7, #16
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	40021000 	.word	0x40021000
 8006e08:	07ff800f 	.word	0x07ff800f
 8006e0c:	ff9f800f 	.word	0xff9f800f
 8006e10:	f9ff800f 	.word	0xf9ff800f

08006e14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d101      	bne.n	8006e26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e095      	b.n	8006f52 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d108      	bne.n	8006e40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e36:	d009      	beq.n	8006e4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	61da      	str	r2, [r3, #28]
 8006e3e:	e005      	b.n	8006e4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d106      	bne.n	8006e6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f7fb fac0 	bl	80023ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2202      	movs	r2, #2
 8006e70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e82:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006e8c:	d902      	bls.n	8006e94 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	60fb      	str	r3, [r7, #12]
 8006e92:	e002      	b.n	8006e9a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006e94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e98:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006ea2:	d007      	beq.n	8006eb4 <HAL_SPI_Init+0xa0>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006eac:	d002      	beq.n	8006eb4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006ec4:	431a      	orrs	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	691b      	ldr	r3, [r3, #16]
 8006eca:	f003 0302 	and.w	r3, r3, #2
 8006ece:	431a      	orrs	r2, r3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	695b      	ldr	r3, [r3, #20]
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	431a      	orrs	r2, r3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	699b      	ldr	r3, [r3, #24]
 8006ede:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ee2:	431a      	orrs	r2, r3
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	69db      	ldr	r3, [r3, #28]
 8006ee8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006eec:	431a      	orrs	r2, r3
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a1b      	ldr	r3, [r3, #32]
 8006ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ef6:	ea42 0103 	orr.w	r1, r2, r3
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006efe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	430a      	orrs	r2, r1
 8006f08:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	699b      	ldr	r3, [r3, #24]
 8006f0e:	0c1b      	lsrs	r3, r3, #16
 8006f10:	f003 0204 	and.w	r2, r3, #4
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f18:	f003 0310 	and.w	r3, r3, #16
 8006f1c:	431a      	orrs	r2, r3
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f22:	f003 0308 	and.w	r3, r3, #8
 8006f26:	431a      	orrs	r2, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006f30:	ea42 0103 	orr.w	r1, r2, r3
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	430a      	orrs	r2, r1
 8006f40:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2200      	movs	r2, #0
 8006f46:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006f50:	2300      	movs	r3, #0
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3710      	adds	r7, #16
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006f5a:	b580      	push	{r7, lr}
 8006f5c:	b08a      	sub	sp, #40	@ 0x28
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	60f8      	str	r0, [r7, #12]
 8006f62:	60b9      	str	r1, [r7, #8]
 8006f64:	607a      	str	r2, [r7, #4]
 8006f66:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f6c:	f7fc f80c 	bl	8002f88 <HAL_GetTick>
 8006f70:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006f78:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006f80:	887b      	ldrh	r3, [r7, #2]
 8006f82:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006f84:	887b      	ldrh	r3, [r7, #2]
 8006f86:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006f88:	7ffb      	ldrb	r3, [r7, #31]
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d00c      	beq.n	8006fa8 <HAL_SPI_TransmitReceive+0x4e>
 8006f8e:	69bb      	ldr	r3, [r7, #24]
 8006f90:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f94:	d106      	bne.n	8006fa4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d102      	bne.n	8006fa4 <HAL_SPI_TransmitReceive+0x4a>
 8006f9e:	7ffb      	ldrb	r3, [r7, #31]
 8006fa0:	2b04      	cmp	r3, #4
 8006fa2:	d001      	beq.n	8006fa8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006fa4:	2302      	movs	r3, #2
 8006fa6:	e1f3      	b.n	8007390 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d005      	beq.n	8006fba <HAL_SPI_TransmitReceive+0x60>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d002      	beq.n	8006fba <HAL_SPI_TransmitReceive+0x60>
 8006fb4:	887b      	ldrh	r3, [r7, #2]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d101      	bne.n	8006fbe <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e1e8      	b.n	8007390 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d101      	bne.n	8006fcc <HAL_SPI_TransmitReceive+0x72>
 8006fc8:	2302      	movs	r3, #2
 8006fca:	e1e1      	b.n	8007390 <HAL_SPI_TransmitReceive+0x436>
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2201      	movs	r2, #1
 8006fd0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	2b04      	cmp	r3, #4
 8006fde:	d003      	beq.n	8006fe8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2205      	movs	r2, #5
 8006fe4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2200      	movs	r2, #0
 8006fec:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	687a      	ldr	r2, [r7, #4]
 8006ff2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	887a      	ldrh	r2, [r7, #2]
 8006ff8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	887a      	ldrh	r2, [r7, #2]
 8007000:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	68ba      	ldr	r2, [r7, #8]
 8007008:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	887a      	ldrh	r2, [r7, #2]
 800700e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	887a      	ldrh	r2, [r7, #2]
 8007014:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2200      	movs	r2, #0
 800701a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2200      	movs	r2, #0
 8007020:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800702a:	d802      	bhi.n	8007032 <HAL_SPI_TransmitReceive+0xd8>
 800702c:	8abb      	ldrh	r3, [r7, #20]
 800702e:	2b01      	cmp	r3, #1
 8007030:	d908      	bls.n	8007044 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	685a      	ldr	r2, [r3, #4]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007040:	605a      	str	r2, [r3, #4]
 8007042:	e007      	b.n	8007054 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	685a      	ldr	r2, [r3, #4]
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007052:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800705e:	2b40      	cmp	r3, #64	@ 0x40
 8007060:	d007      	beq.n	8007072 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007070:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800707a:	f240 8083 	bls.w	8007184 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d002      	beq.n	800708c <HAL_SPI_TransmitReceive+0x132>
 8007086:	8afb      	ldrh	r3, [r7, #22]
 8007088:	2b01      	cmp	r3, #1
 800708a:	d16f      	bne.n	800716c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007090:	881a      	ldrh	r2, [r3, #0]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800709c:	1c9a      	adds	r2, r3, #2
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	3b01      	subs	r3, #1
 80070aa:	b29a      	uxth	r2, r3
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80070b0:	e05c      	b.n	800716c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	f003 0302 	and.w	r3, r3, #2
 80070bc:	2b02      	cmp	r3, #2
 80070be:	d11b      	bne.n	80070f8 <HAL_SPI_TransmitReceive+0x19e>
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d016      	beq.n	80070f8 <HAL_SPI_TransmitReceive+0x19e>
 80070ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d113      	bne.n	80070f8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070d4:	881a      	ldrh	r2, [r3, #0]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070e0:	1c9a      	adds	r2, r3, #2
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	3b01      	subs	r3, #1
 80070ee:	b29a      	uxth	r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80070f4:	2300      	movs	r3, #0
 80070f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	689b      	ldr	r3, [r3, #8]
 80070fe:	f003 0301 	and.w	r3, r3, #1
 8007102:	2b01      	cmp	r3, #1
 8007104:	d11c      	bne.n	8007140 <HAL_SPI_TransmitReceive+0x1e6>
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800710c:	b29b      	uxth	r3, r3
 800710e:	2b00      	cmp	r3, #0
 8007110:	d016      	beq.n	8007140 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	68da      	ldr	r2, [r3, #12]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800711c:	b292      	uxth	r2, r2
 800711e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007124:	1c9a      	adds	r2, r3, #2
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007130:	b29b      	uxth	r3, r3
 8007132:	3b01      	subs	r3, #1
 8007134:	b29a      	uxth	r2, r3
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800713c:	2301      	movs	r3, #1
 800713e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007140:	f7fb ff22 	bl	8002f88 <HAL_GetTick>
 8007144:	4602      	mov	r2, r0
 8007146:	6a3b      	ldr	r3, [r7, #32]
 8007148:	1ad3      	subs	r3, r2, r3
 800714a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800714c:	429a      	cmp	r2, r3
 800714e:	d80d      	bhi.n	800716c <HAL_SPI_TransmitReceive+0x212>
 8007150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007156:	d009      	beq.n	800716c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2200      	movs	r2, #0
 8007164:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e111      	b.n	8007390 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007170:	b29b      	uxth	r3, r3
 8007172:	2b00      	cmp	r3, #0
 8007174:	d19d      	bne.n	80070b2 <HAL_SPI_TransmitReceive+0x158>
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800717c:	b29b      	uxth	r3, r3
 800717e:	2b00      	cmp	r3, #0
 8007180:	d197      	bne.n	80070b2 <HAL_SPI_TransmitReceive+0x158>
 8007182:	e0e5      	b.n	8007350 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d003      	beq.n	8007194 <HAL_SPI_TransmitReceive+0x23a>
 800718c:	8afb      	ldrh	r3, [r7, #22]
 800718e:	2b01      	cmp	r3, #1
 8007190:	f040 80d1 	bne.w	8007336 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007198:	b29b      	uxth	r3, r3
 800719a:	2b01      	cmp	r3, #1
 800719c:	d912      	bls.n	80071c4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a2:	881a      	ldrh	r2, [r3, #0]
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071ae:	1c9a      	adds	r2, r3, #2
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	3b02      	subs	r3, #2
 80071bc:	b29a      	uxth	r2, r3
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80071c2:	e0b8      	b.n	8007336 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	330c      	adds	r3, #12
 80071ce:	7812      	ldrb	r2, [r2, #0]
 80071d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071d6:	1c5a      	adds	r2, r3, #1
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	3b01      	subs	r3, #1
 80071e4:	b29a      	uxth	r2, r3
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80071ea:	e0a4      	b.n	8007336 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	f003 0302 	and.w	r3, r3, #2
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	d134      	bne.n	8007264 <HAL_SPI_TransmitReceive+0x30a>
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071fe:	b29b      	uxth	r3, r3
 8007200:	2b00      	cmp	r3, #0
 8007202:	d02f      	beq.n	8007264 <HAL_SPI_TransmitReceive+0x30a>
 8007204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007206:	2b01      	cmp	r3, #1
 8007208:	d12c      	bne.n	8007264 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800720e:	b29b      	uxth	r3, r3
 8007210:	2b01      	cmp	r3, #1
 8007212:	d912      	bls.n	800723a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007218:	881a      	ldrh	r2, [r3, #0]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007224:	1c9a      	adds	r2, r3, #2
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800722e:	b29b      	uxth	r3, r3
 8007230:	3b02      	subs	r3, #2
 8007232:	b29a      	uxth	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007238:	e012      	b.n	8007260 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	330c      	adds	r3, #12
 8007244:	7812      	ldrb	r2, [r2, #0]
 8007246:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800724c:	1c5a      	adds	r2, r3, #1
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007256:	b29b      	uxth	r3, r3
 8007258:	3b01      	subs	r3, #1
 800725a:	b29a      	uxth	r2, r3
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007260:	2300      	movs	r3, #0
 8007262:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	f003 0301 	and.w	r3, r3, #1
 800726e:	2b01      	cmp	r3, #1
 8007270:	d148      	bne.n	8007304 <HAL_SPI_TransmitReceive+0x3aa>
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007278:	b29b      	uxth	r3, r3
 800727a:	2b00      	cmp	r3, #0
 800727c:	d042      	beq.n	8007304 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007284:	b29b      	uxth	r3, r3
 8007286:	2b01      	cmp	r3, #1
 8007288:	d923      	bls.n	80072d2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68da      	ldr	r2, [r3, #12]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007294:	b292      	uxth	r2, r2
 8007296:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800729c:	1c9a      	adds	r2, r3, #2
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	3b02      	subs	r3, #2
 80072ac:	b29a      	uxth	r2, r3
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d81f      	bhi.n	8007300 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	685a      	ldr	r2, [r3, #4]
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80072ce:	605a      	str	r2, [r3, #4]
 80072d0:	e016      	b.n	8007300 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f103 020c 	add.w	r2, r3, #12
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072de:	7812      	ldrb	r2, [r2, #0]
 80072e0:	b2d2      	uxtb	r2, r2
 80072e2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072e8:	1c5a      	adds	r2, r3, #1
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	3b01      	subs	r3, #1
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007300:	2301      	movs	r3, #1
 8007302:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007304:	f7fb fe40 	bl	8002f88 <HAL_GetTick>
 8007308:	4602      	mov	r2, r0
 800730a:	6a3b      	ldr	r3, [r7, #32]
 800730c:	1ad3      	subs	r3, r2, r3
 800730e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007310:	429a      	cmp	r2, r3
 8007312:	d803      	bhi.n	800731c <HAL_SPI_TransmitReceive+0x3c2>
 8007314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800731a:	d102      	bne.n	8007322 <HAL_SPI_TransmitReceive+0x3c8>
 800731c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731e:	2b00      	cmp	r3, #0
 8007320:	d109      	bne.n	8007336 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2201      	movs	r2, #1
 8007326:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e02c      	b.n	8007390 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800733a:	b29b      	uxth	r3, r3
 800733c:	2b00      	cmp	r3, #0
 800733e:	f47f af55 	bne.w	80071ec <HAL_SPI_TransmitReceive+0x292>
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007348:	b29b      	uxth	r3, r3
 800734a:	2b00      	cmp	r3, #0
 800734c:	f47f af4e 	bne.w	80071ec <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007350:	6a3a      	ldr	r2, [r7, #32]
 8007352:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f000 f94b 	bl	80075f0 <SPI_EndRxTxTransaction>
 800735a:	4603      	mov	r3, r0
 800735c:	2b00      	cmp	r3, #0
 800735e:	d008      	beq.n	8007372 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2220      	movs	r2, #32
 8007364:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	e00e      	b.n	8007390 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2201      	movs	r2, #1
 8007376:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2200      	movs	r2, #0
 800737e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007386:	2b00      	cmp	r3, #0
 8007388:	d001      	beq.n	800738e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800738a:	2301      	movs	r3, #1
 800738c:	e000      	b.n	8007390 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800738e:	2300      	movs	r3, #0
  }
}
 8007390:	4618      	mov	r0, r3
 8007392:	3728      	adds	r7, #40	@ 0x28
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80073a6:	b2db      	uxtb	r3, r3
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	370c      	adds	r7, #12
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr

080073b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b088      	sub	sp, #32
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	60f8      	str	r0, [r7, #12]
 80073bc:	60b9      	str	r1, [r7, #8]
 80073be:	603b      	str	r3, [r7, #0]
 80073c0:	4613      	mov	r3, r2
 80073c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80073c4:	f7fb fde0 	bl	8002f88 <HAL_GetTick>
 80073c8:	4602      	mov	r2, r0
 80073ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073cc:	1a9b      	subs	r3, r3, r2
 80073ce:	683a      	ldr	r2, [r7, #0]
 80073d0:	4413      	add	r3, r2
 80073d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80073d4:	f7fb fdd8 	bl	8002f88 <HAL_GetTick>
 80073d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80073da:	4b39      	ldr	r3, [pc, #228]	@ (80074c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	015b      	lsls	r3, r3, #5
 80073e0:	0d1b      	lsrs	r3, r3, #20
 80073e2:	69fa      	ldr	r2, [r7, #28]
 80073e4:	fb02 f303 	mul.w	r3, r2, r3
 80073e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80073ea:	e054      	b.n	8007496 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073f2:	d050      	beq.n	8007496 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80073f4:	f7fb fdc8 	bl	8002f88 <HAL_GetTick>
 80073f8:	4602      	mov	r2, r0
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	69fa      	ldr	r2, [r7, #28]
 8007400:	429a      	cmp	r2, r3
 8007402:	d902      	bls.n	800740a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007404:	69fb      	ldr	r3, [r7, #28]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d13d      	bne.n	8007486 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	685a      	ldr	r2, [r3, #4]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007418:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007422:	d111      	bne.n	8007448 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	689b      	ldr	r3, [r3, #8]
 8007428:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800742c:	d004      	beq.n	8007438 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007436:	d107      	bne.n	8007448 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007446:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800744c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007450:	d10f      	bne.n	8007472 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681a      	ldr	r2, [r3, #0]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007460:	601a      	str	r2, [r3, #0]
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007470:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2201      	movs	r2, #1
 8007476:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2200      	movs	r2, #0
 800747e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007482:	2303      	movs	r3, #3
 8007484:	e017      	b.n	80074b6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d101      	bne.n	8007490 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800748c:	2300      	movs	r3, #0
 800748e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	3b01      	subs	r3, #1
 8007494:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	689a      	ldr	r2, [r3, #8]
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	4013      	ands	r3, r2
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	bf0c      	ite	eq
 80074a6:	2301      	moveq	r3, #1
 80074a8:	2300      	movne	r3, #0
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	461a      	mov	r2, r3
 80074ae:	79fb      	ldrb	r3, [r7, #7]
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d19b      	bne.n	80073ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80074b4:	2300      	movs	r3, #0
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3720      	adds	r7, #32
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
 80074be:	bf00      	nop
 80074c0:	20000004 	.word	0x20000004

080074c4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b08a      	sub	sp, #40	@ 0x28
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	60f8      	str	r0, [r7, #12]
 80074cc:	60b9      	str	r1, [r7, #8]
 80074ce:	607a      	str	r2, [r7, #4]
 80074d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80074d2:	2300      	movs	r3, #0
 80074d4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80074d6:	f7fb fd57 	bl	8002f88 <HAL_GetTick>
 80074da:	4602      	mov	r2, r0
 80074dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074de:	1a9b      	subs	r3, r3, r2
 80074e0:	683a      	ldr	r2, [r7, #0]
 80074e2:	4413      	add	r3, r2
 80074e4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80074e6:	f7fb fd4f 	bl	8002f88 <HAL_GetTick>
 80074ea:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	330c      	adds	r3, #12
 80074f2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80074f4:	4b3d      	ldr	r3, [pc, #244]	@ (80075ec <SPI_WaitFifoStateUntilTimeout+0x128>)
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	4613      	mov	r3, r2
 80074fa:	009b      	lsls	r3, r3, #2
 80074fc:	4413      	add	r3, r2
 80074fe:	00da      	lsls	r2, r3, #3
 8007500:	1ad3      	subs	r3, r2, r3
 8007502:	0d1b      	lsrs	r3, r3, #20
 8007504:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007506:	fb02 f303 	mul.w	r3, r2, r3
 800750a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800750c:	e060      	b.n	80075d0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007514:	d107      	bne.n	8007526 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d104      	bne.n	8007526 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800751c:	69fb      	ldr	r3, [r7, #28]
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	b2db      	uxtb	r3, r3
 8007522:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007524:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800752c:	d050      	beq.n	80075d0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800752e:	f7fb fd2b 	bl	8002f88 <HAL_GetTick>
 8007532:	4602      	mov	r2, r0
 8007534:	6a3b      	ldr	r3, [r7, #32]
 8007536:	1ad3      	subs	r3, r2, r3
 8007538:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800753a:	429a      	cmp	r2, r3
 800753c:	d902      	bls.n	8007544 <SPI_WaitFifoStateUntilTimeout+0x80>
 800753e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007540:	2b00      	cmp	r3, #0
 8007542:	d13d      	bne.n	80075c0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	685a      	ldr	r2, [r3, #4]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007552:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800755c:	d111      	bne.n	8007582 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007566:	d004      	beq.n	8007572 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	689b      	ldr	r3, [r3, #8]
 800756c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007570:	d107      	bne.n	8007582 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007580:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007586:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800758a:	d10f      	bne.n	80075ac <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800759a:	601a      	str	r2, [r3, #0]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80075aa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2201      	movs	r2, #1
 80075b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2200      	movs	r2, #0
 80075b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80075bc:	2303      	movs	r3, #3
 80075be:	e010      	b.n	80075e2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80075c0:	69bb      	ldr	r3, [r7, #24]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d101      	bne.n	80075ca <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80075c6:	2300      	movs	r3, #0
 80075c8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80075ca:	69bb      	ldr	r3, [r7, #24]
 80075cc:	3b01      	subs	r3, #1
 80075ce:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	689a      	ldr	r2, [r3, #8]
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	4013      	ands	r3, r2
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	429a      	cmp	r2, r3
 80075de:	d196      	bne.n	800750e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80075e0:	2300      	movs	r3, #0
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3728      	adds	r7, #40	@ 0x28
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	bf00      	nop
 80075ec:	20000004 	.word	0x20000004

080075f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b086      	sub	sp, #24
 80075f4:	af02      	add	r7, sp, #8
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	60b9      	str	r1, [r7, #8]
 80075fa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	9300      	str	r3, [sp, #0]
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	2200      	movs	r2, #0
 8007604:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007608:	68f8      	ldr	r0, [r7, #12]
 800760a:	f7ff ff5b 	bl	80074c4 <SPI_WaitFifoStateUntilTimeout>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d007      	beq.n	8007624 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007618:	f043 0220 	orr.w	r2, r3, #32
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007620:	2303      	movs	r3, #3
 8007622:	e027      	b.n	8007674 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	9300      	str	r3, [sp, #0]
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	2200      	movs	r2, #0
 800762c:	2180      	movs	r1, #128	@ 0x80
 800762e:	68f8      	ldr	r0, [r7, #12]
 8007630:	f7ff fec0 	bl	80073b4 <SPI_WaitFlagStateUntilTimeout>
 8007634:	4603      	mov	r3, r0
 8007636:	2b00      	cmp	r3, #0
 8007638:	d007      	beq.n	800764a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800763e:	f043 0220 	orr.w	r2, r3, #32
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007646:	2303      	movs	r3, #3
 8007648:	e014      	b.n	8007674 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	9300      	str	r3, [sp, #0]
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	2200      	movs	r2, #0
 8007652:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007656:	68f8      	ldr	r0, [r7, #12]
 8007658:	f7ff ff34 	bl	80074c4 <SPI_WaitFifoStateUntilTimeout>
 800765c:	4603      	mov	r3, r0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d007      	beq.n	8007672 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007666:	f043 0220 	orr.w	r2, r3, #32
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e000      	b.n	8007674 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007672:	2300      	movs	r3, #0
}
 8007674:	4618      	mov	r0, r3
 8007676:	3710      	adds	r7, #16
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}

0800767c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b082      	sub	sp, #8
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d101      	bne.n	800768e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e049      	b.n	8007722 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007694:	b2db      	uxtb	r3, r3
 8007696:	2b00      	cmp	r3, #0
 8007698:	d106      	bne.n	80076a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2200      	movs	r2, #0
 800769e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f7fa fee4 	bl	8002470 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2202      	movs	r2, #2
 80076ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	3304      	adds	r3, #4
 80076b8:	4619      	mov	r1, r3
 80076ba:	4610      	mov	r0, r2
 80076bc:	f000 f8fe 	bl	80078bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2201      	movs	r2, #1
 800771c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007720:	2300      	movs	r3, #0
}
 8007722:	4618      	mov	r0, r3
 8007724:	3708      	adds	r7, #8
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}

0800772a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800772a:	b580      	push	{r7, lr}
 800772c:	b084      	sub	sp, #16
 800772e:	af00      	add	r7, sp, #0
 8007730:	6078      	str	r0, [r7, #4]
 8007732:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007734:	2300      	movs	r3, #0
 8007736:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800773e:	2b01      	cmp	r3, #1
 8007740:	d101      	bne.n	8007746 <HAL_TIM_ConfigClockSource+0x1c>
 8007742:	2302      	movs	r3, #2
 8007744:	e0b6      	b.n	80078b4 <HAL_TIM_ConfigClockSource+0x18a>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2201      	movs	r2, #1
 800774a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2202      	movs	r2, #2
 8007752:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007764:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007768:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007770:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	68ba      	ldr	r2, [r7, #8]
 8007778:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007782:	d03e      	beq.n	8007802 <HAL_TIM_ConfigClockSource+0xd8>
 8007784:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007788:	f200 8087 	bhi.w	800789a <HAL_TIM_ConfigClockSource+0x170>
 800778c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007790:	f000 8086 	beq.w	80078a0 <HAL_TIM_ConfigClockSource+0x176>
 8007794:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007798:	d87f      	bhi.n	800789a <HAL_TIM_ConfigClockSource+0x170>
 800779a:	2b70      	cmp	r3, #112	@ 0x70
 800779c:	d01a      	beq.n	80077d4 <HAL_TIM_ConfigClockSource+0xaa>
 800779e:	2b70      	cmp	r3, #112	@ 0x70
 80077a0:	d87b      	bhi.n	800789a <HAL_TIM_ConfigClockSource+0x170>
 80077a2:	2b60      	cmp	r3, #96	@ 0x60
 80077a4:	d050      	beq.n	8007848 <HAL_TIM_ConfigClockSource+0x11e>
 80077a6:	2b60      	cmp	r3, #96	@ 0x60
 80077a8:	d877      	bhi.n	800789a <HAL_TIM_ConfigClockSource+0x170>
 80077aa:	2b50      	cmp	r3, #80	@ 0x50
 80077ac:	d03c      	beq.n	8007828 <HAL_TIM_ConfigClockSource+0xfe>
 80077ae:	2b50      	cmp	r3, #80	@ 0x50
 80077b0:	d873      	bhi.n	800789a <HAL_TIM_ConfigClockSource+0x170>
 80077b2:	2b40      	cmp	r3, #64	@ 0x40
 80077b4:	d058      	beq.n	8007868 <HAL_TIM_ConfigClockSource+0x13e>
 80077b6:	2b40      	cmp	r3, #64	@ 0x40
 80077b8:	d86f      	bhi.n	800789a <HAL_TIM_ConfigClockSource+0x170>
 80077ba:	2b30      	cmp	r3, #48	@ 0x30
 80077bc:	d064      	beq.n	8007888 <HAL_TIM_ConfigClockSource+0x15e>
 80077be:	2b30      	cmp	r3, #48	@ 0x30
 80077c0:	d86b      	bhi.n	800789a <HAL_TIM_ConfigClockSource+0x170>
 80077c2:	2b20      	cmp	r3, #32
 80077c4:	d060      	beq.n	8007888 <HAL_TIM_ConfigClockSource+0x15e>
 80077c6:	2b20      	cmp	r3, #32
 80077c8:	d867      	bhi.n	800789a <HAL_TIM_ConfigClockSource+0x170>
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d05c      	beq.n	8007888 <HAL_TIM_ConfigClockSource+0x15e>
 80077ce:	2b10      	cmp	r3, #16
 80077d0:	d05a      	beq.n	8007888 <HAL_TIM_ConfigClockSource+0x15e>
 80077d2:	e062      	b.n	800789a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80077e4:	f000 f98a 	bl	8007afc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80077f6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	68ba      	ldr	r2, [r7, #8]
 80077fe:	609a      	str	r2, [r3, #8]
      break;
 8007800:	e04f      	b.n	80078a2 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007812:	f000 f973 	bl	8007afc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	689a      	ldr	r2, [r3, #8]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007824:	609a      	str	r2, [r3, #8]
      break;
 8007826:	e03c      	b.n	80078a2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007834:	461a      	mov	r2, r3
 8007836:	f000 f8e7 	bl	8007a08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2150      	movs	r1, #80	@ 0x50
 8007840:	4618      	mov	r0, r3
 8007842:	f000 f940 	bl	8007ac6 <TIM_ITRx_SetConfig>
      break;
 8007846:	e02c      	b.n	80078a2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007854:	461a      	mov	r2, r3
 8007856:	f000 f906 	bl	8007a66 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	2160      	movs	r1, #96	@ 0x60
 8007860:	4618      	mov	r0, r3
 8007862:	f000 f930 	bl	8007ac6 <TIM_ITRx_SetConfig>
      break;
 8007866:	e01c      	b.n	80078a2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007874:	461a      	mov	r2, r3
 8007876:	f000 f8c7 	bl	8007a08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2140      	movs	r1, #64	@ 0x40
 8007880:	4618      	mov	r0, r3
 8007882:	f000 f920 	bl	8007ac6 <TIM_ITRx_SetConfig>
      break;
 8007886:	e00c      	b.n	80078a2 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4619      	mov	r1, r3
 8007892:	4610      	mov	r0, r2
 8007894:	f000 f917 	bl	8007ac6 <TIM_ITRx_SetConfig>
      break;
 8007898:	e003      	b.n	80078a2 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800789a:	2301      	movs	r3, #1
 800789c:	73fb      	strb	r3, [r7, #15]
      break;
 800789e:	e000      	b.n	80078a2 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80078a0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2201      	movs	r2, #1
 80078a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2200      	movs	r2, #0
 80078ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80078b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3710      	adds	r7, #16
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80078bc:	b480      	push	{r7}
 80078be:	b085      	sub	sp, #20
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a46      	ldr	r2, [pc, #280]	@ (80079e8 <TIM_Base_SetConfig+0x12c>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d013      	beq.n	80078fc <TIM_Base_SetConfig+0x40>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078da:	d00f      	beq.n	80078fc <TIM_Base_SetConfig+0x40>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4a43      	ldr	r2, [pc, #268]	@ (80079ec <TIM_Base_SetConfig+0x130>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d00b      	beq.n	80078fc <TIM_Base_SetConfig+0x40>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a42      	ldr	r2, [pc, #264]	@ (80079f0 <TIM_Base_SetConfig+0x134>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d007      	beq.n	80078fc <TIM_Base_SetConfig+0x40>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a41      	ldr	r2, [pc, #260]	@ (80079f4 <TIM_Base_SetConfig+0x138>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d003      	beq.n	80078fc <TIM_Base_SetConfig+0x40>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a40      	ldr	r2, [pc, #256]	@ (80079f8 <TIM_Base_SetConfig+0x13c>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d108      	bne.n	800790e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007902:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	68fa      	ldr	r2, [r7, #12]
 800790a:	4313      	orrs	r3, r2
 800790c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a35      	ldr	r2, [pc, #212]	@ (80079e8 <TIM_Base_SetConfig+0x12c>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d01f      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800791c:	d01b      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a32      	ldr	r2, [pc, #200]	@ (80079ec <TIM_Base_SetConfig+0x130>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d017      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a31      	ldr	r2, [pc, #196]	@ (80079f0 <TIM_Base_SetConfig+0x134>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d013      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	4a30      	ldr	r2, [pc, #192]	@ (80079f4 <TIM_Base_SetConfig+0x138>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d00f      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4a2f      	ldr	r2, [pc, #188]	@ (80079f8 <TIM_Base_SetConfig+0x13c>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d00b      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4a2e      	ldr	r2, [pc, #184]	@ (80079fc <TIM_Base_SetConfig+0x140>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d007      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a2d      	ldr	r2, [pc, #180]	@ (8007a00 <TIM_Base_SetConfig+0x144>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d003      	beq.n	8007956 <TIM_Base_SetConfig+0x9a>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a2c      	ldr	r2, [pc, #176]	@ (8007a04 <TIM_Base_SetConfig+0x148>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d108      	bne.n	8007968 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800795c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	4313      	orrs	r3, r2
 8007966:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	695b      	ldr	r3, [r3, #20]
 8007972:	4313      	orrs	r3, r2
 8007974:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	68fa      	ldr	r2, [r7, #12]
 800797a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	689a      	ldr	r2, [r3, #8]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a16      	ldr	r2, [pc, #88]	@ (80079e8 <TIM_Base_SetConfig+0x12c>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d00f      	beq.n	80079b4 <TIM_Base_SetConfig+0xf8>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	4a18      	ldr	r2, [pc, #96]	@ (80079f8 <TIM_Base_SetConfig+0x13c>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d00b      	beq.n	80079b4 <TIM_Base_SetConfig+0xf8>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	4a17      	ldr	r2, [pc, #92]	@ (80079fc <TIM_Base_SetConfig+0x140>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d007      	beq.n	80079b4 <TIM_Base_SetConfig+0xf8>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4a16      	ldr	r2, [pc, #88]	@ (8007a00 <TIM_Base_SetConfig+0x144>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d003      	beq.n	80079b4 <TIM_Base_SetConfig+0xf8>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	4a15      	ldr	r2, [pc, #84]	@ (8007a04 <TIM_Base_SetConfig+0x148>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d103      	bne.n	80079bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	691a      	ldr	r2, [r3, #16]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2201      	movs	r2, #1
 80079c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	691b      	ldr	r3, [r3, #16]
 80079c6:	f003 0301 	and.w	r3, r3, #1
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d105      	bne.n	80079da <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	f023 0201 	bic.w	r2, r3, #1
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	611a      	str	r2, [r3, #16]
  }
}
 80079da:	bf00      	nop
 80079dc:	3714      	adds	r7, #20
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr
 80079e6:	bf00      	nop
 80079e8:	40012c00 	.word	0x40012c00
 80079ec:	40000400 	.word	0x40000400
 80079f0:	40000800 	.word	0x40000800
 80079f4:	40000c00 	.word	0x40000c00
 80079f8:	40013400 	.word	0x40013400
 80079fc:	40014000 	.word	0x40014000
 8007a00:	40014400 	.word	0x40014400
 8007a04:	40014800 	.word	0x40014800

08007a08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b087      	sub	sp, #28
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	60f8      	str	r0, [r7, #12]
 8007a10:	60b9      	str	r1, [r7, #8]
 8007a12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	6a1b      	ldr	r3, [r3, #32]
 8007a18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	6a1b      	ldr	r3, [r3, #32]
 8007a1e:	f023 0201 	bic.w	r2, r3, #1
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	699b      	ldr	r3, [r3, #24]
 8007a2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	011b      	lsls	r3, r3, #4
 8007a38:	693a      	ldr	r2, [r7, #16]
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	f023 030a 	bic.w	r3, r3, #10
 8007a44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a46:	697a      	ldr	r2, [r7, #20]
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	693a      	ldr	r2, [r7, #16]
 8007a52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	697a      	ldr	r2, [r7, #20]
 8007a58:	621a      	str	r2, [r3, #32]
}
 8007a5a:	bf00      	nop
 8007a5c:	371c      	adds	r7, #28
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a66:	b480      	push	{r7}
 8007a68:	b087      	sub	sp, #28
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	60f8      	str	r0, [r7, #12]
 8007a6e:	60b9      	str	r1, [r7, #8]
 8007a70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	6a1b      	ldr	r3, [r3, #32]
 8007a76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	6a1b      	ldr	r3, [r3, #32]
 8007a7c:	f023 0210 	bic.w	r2, r3, #16
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	699b      	ldr	r3, [r3, #24]
 8007a88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007a90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	031b      	lsls	r3, r3, #12
 8007a96:	693a      	ldr	r2, [r7, #16]
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007aa2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	011b      	lsls	r3, r3, #4
 8007aa8:	697a      	ldr	r2, [r7, #20]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	693a      	ldr	r2, [r7, #16]
 8007ab2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	697a      	ldr	r2, [r7, #20]
 8007ab8:	621a      	str	r2, [r3, #32]
}
 8007aba:	bf00      	nop
 8007abc:	371c      	adds	r7, #28
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr

08007ac6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007ac6:	b480      	push	{r7}
 8007ac8:	b085      	sub	sp, #20
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
 8007ace:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	689b      	ldr	r3, [r3, #8]
 8007ad4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007adc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ade:	683a      	ldr	r2, [r7, #0]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	f043 0307 	orr.w	r3, r3, #7
 8007ae8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	68fa      	ldr	r2, [r7, #12]
 8007aee:	609a      	str	r2, [r3, #8]
}
 8007af0:	bf00      	nop
 8007af2:	3714      	adds	r7, #20
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b087      	sub	sp, #28
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	60f8      	str	r0, [r7, #12]
 8007b04:	60b9      	str	r1, [r7, #8]
 8007b06:	607a      	str	r2, [r7, #4]
 8007b08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	021a      	lsls	r2, r3, #8
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	431a      	orrs	r2, r3
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	697a      	ldr	r2, [r7, #20]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	697a      	ldr	r2, [r7, #20]
 8007b2e:	609a      	str	r2, [r3, #8]
}
 8007b30:	bf00      	nop
 8007b32:	371c      	adds	r7, #28
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr

08007b3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b085      	sub	sp, #20
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
 8007b44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d101      	bne.n	8007b54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b50:	2302      	movs	r3, #2
 8007b52:	e068      	b.n	8007c26 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2202      	movs	r2, #2
 8007b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a2e      	ldr	r2, [pc, #184]	@ (8007c34 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d004      	beq.n	8007b88 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a2d      	ldr	r2, [pc, #180]	@ (8007c38 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d108      	bne.n	8007b9a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007b8e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	68fa      	ldr	r2, [r7, #12]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ba0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68fa      	ldr	r2, [r7, #12]
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	68fa      	ldr	r2, [r7, #12]
 8007bb2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a1e      	ldr	r2, [pc, #120]	@ (8007c34 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d01d      	beq.n	8007bfa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bc6:	d018      	beq.n	8007bfa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a1b      	ldr	r2, [pc, #108]	@ (8007c3c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d013      	beq.n	8007bfa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a1a      	ldr	r2, [pc, #104]	@ (8007c40 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d00e      	beq.n	8007bfa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a18      	ldr	r2, [pc, #96]	@ (8007c44 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d009      	beq.n	8007bfa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a13      	ldr	r2, [pc, #76]	@ (8007c38 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d004      	beq.n	8007bfa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a14      	ldr	r2, [pc, #80]	@ (8007c48 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d10c      	bne.n	8007c14 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	68ba      	ldr	r2, [r7, #8]
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	68ba      	ldr	r2, [r7, #8]
 8007c12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c24:	2300      	movs	r3, #0
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3714      	adds	r7, #20
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c30:	4770      	bx	lr
 8007c32:	bf00      	nop
 8007c34:	40012c00 	.word	0x40012c00
 8007c38:	40013400 	.word	0x40013400
 8007c3c:	40000400 	.word	0x40000400
 8007c40:	40000800 	.word	0x40000800
 8007c44:	40000c00 	.word	0x40000c00
 8007c48:	40014000 	.word	0x40014000

08007c4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b082      	sub	sp, #8
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d101      	bne.n	8007c5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e042      	b.n	8007ce4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d106      	bne.n	8007c76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f7fa fc1d 	bl	80024b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2224      	movs	r2, #36	@ 0x24
 8007c7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f022 0201 	bic.w	r2, r2, #1
 8007c8c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d002      	beq.n	8007c9c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f000 fb24 	bl	80082e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f000 f825 	bl	8007cec <UART_SetConfig>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d101      	bne.n	8007cac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e01b      	b.n	8007ce4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	685a      	ldr	r2, [r3, #4]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007cba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	689a      	ldr	r2, [r3, #8]
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007cca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681a      	ldr	r2, [r3, #0]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f042 0201 	orr.w	r2, r2, #1
 8007cda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f000 fba3 	bl	8008428 <UART_CheckIdleState>
 8007ce2:	4603      	mov	r3, r0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3708      	adds	r7, #8
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007cec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007cf0:	b08c      	sub	sp, #48	@ 0x30
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	689a      	ldr	r2, [r3, #8]
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	691b      	ldr	r3, [r3, #16]
 8007d04:	431a      	orrs	r2, r3
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	695b      	ldr	r3, [r3, #20]
 8007d0a:	431a      	orrs	r2, r3
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	69db      	ldr	r3, [r3, #28]
 8007d10:	4313      	orrs	r3, r2
 8007d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	681a      	ldr	r2, [r3, #0]
 8007d1a:	4baa      	ldr	r3, [pc, #680]	@ (8007fc4 <UART_SetConfig+0x2d8>)
 8007d1c:	4013      	ands	r3, r2
 8007d1e:	697a      	ldr	r2, [r7, #20]
 8007d20:	6812      	ldr	r2, [r2, #0]
 8007d22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d24:	430b      	orrs	r3, r1
 8007d26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	68da      	ldr	r2, [r3, #12]
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	430a      	orrs	r2, r1
 8007d3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	699b      	ldr	r3, [r3, #24]
 8007d42:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a9f      	ldr	r2, [pc, #636]	@ (8007fc8 <UART_SetConfig+0x2dc>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d004      	beq.n	8007d58 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	6a1b      	ldr	r3, [r3, #32]
 8007d52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d54:	4313      	orrs	r3, r2
 8007d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007d62:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007d66:	697a      	ldr	r2, [r7, #20]
 8007d68:	6812      	ldr	r2, [r2, #0]
 8007d6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d6c:	430b      	orrs	r3, r1
 8007d6e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d76:	f023 010f 	bic.w	r1, r3, #15
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	430a      	orrs	r2, r1
 8007d84:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a90      	ldr	r2, [pc, #576]	@ (8007fcc <UART_SetConfig+0x2e0>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d125      	bne.n	8007ddc <UART_SetConfig+0xf0>
 8007d90:	4b8f      	ldr	r3, [pc, #572]	@ (8007fd0 <UART_SetConfig+0x2e4>)
 8007d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d96:	f003 0303 	and.w	r3, r3, #3
 8007d9a:	2b03      	cmp	r3, #3
 8007d9c:	d81a      	bhi.n	8007dd4 <UART_SetConfig+0xe8>
 8007d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007da4 <UART_SetConfig+0xb8>)
 8007da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da4:	08007db5 	.word	0x08007db5
 8007da8:	08007dc5 	.word	0x08007dc5
 8007dac:	08007dbd 	.word	0x08007dbd
 8007db0:	08007dcd 	.word	0x08007dcd
 8007db4:	2301      	movs	r3, #1
 8007db6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dba:	e116      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007dbc:	2302      	movs	r3, #2
 8007dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dc2:	e112      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007dc4:	2304      	movs	r3, #4
 8007dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dca:	e10e      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007dcc:	2308      	movs	r3, #8
 8007dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dd2:	e10a      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007dd4:	2310      	movs	r3, #16
 8007dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dda:	e106      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a7c      	ldr	r2, [pc, #496]	@ (8007fd4 <UART_SetConfig+0x2e8>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d138      	bne.n	8007e58 <UART_SetConfig+0x16c>
 8007de6:	4b7a      	ldr	r3, [pc, #488]	@ (8007fd0 <UART_SetConfig+0x2e4>)
 8007de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dec:	f003 030c 	and.w	r3, r3, #12
 8007df0:	2b0c      	cmp	r3, #12
 8007df2:	d82d      	bhi.n	8007e50 <UART_SetConfig+0x164>
 8007df4:	a201      	add	r2, pc, #4	@ (adr r2, 8007dfc <UART_SetConfig+0x110>)
 8007df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dfa:	bf00      	nop
 8007dfc:	08007e31 	.word	0x08007e31
 8007e00:	08007e51 	.word	0x08007e51
 8007e04:	08007e51 	.word	0x08007e51
 8007e08:	08007e51 	.word	0x08007e51
 8007e0c:	08007e41 	.word	0x08007e41
 8007e10:	08007e51 	.word	0x08007e51
 8007e14:	08007e51 	.word	0x08007e51
 8007e18:	08007e51 	.word	0x08007e51
 8007e1c:	08007e39 	.word	0x08007e39
 8007e20:	08007e51 	.word	0x08007e51
 8007e24:	08007e51 	.word	0x08007e51
 8007e28:	08007e51 	.word	0x08007e51
 8007e2c:	08007e49 	.word	0x08007e49
 8007e30:	2300      	movs	r3, #0
 8007e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e36:	e0d8      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007e38:	2302      	movs	r3, #2
 8007e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e3e:	e0d4      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007e40:	2304      	movs	r3, #4
 8007e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e46:	e0d0      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007e48:	2308      	movs	r3, #8
 8007e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e4e:	e0cc      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007e50:	2310      	movs	r3, #16
 8007e52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e56:	e0c8      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a5e      	ldr	r2, [pc, #376]	@ (8007fd8 <UART_SetConfig+0x2ec>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d125      	bne.n	8007eae <UART_SetConfig+0x1c2>
 8007e62:	4b5b      	ldr	r3, [pc, #364]	@ (8007fd0 <UART_SetConfig+0x2e4>)
 8007e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e68:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007e6c:	2b30      	cmp	r3, #48	@ 0x30
 8007e6e:	d016      	beq.n	8007e9e <UART_SetConfig+0x1b2>
 8007e70:	2b30      	cmp	r3, #48	@ 0x30
 8007e72:	d818      	bhi.n	8007ea6 <UART_SetConfig+0x1ba>
 8007e74:	2b20      	cmp	r3, #32
 8007e76:	d00a      	beq.n	8007e8e <UART_SetConfig+0x1a2>
 8007e78:	2b20      	cmp	r3, #32
 8007e7a:	d814      	bhi.n	8007ea6 <UART_SetConfig+0x1ba>
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d002      	beq.n	8007e86 <UART_SetConfig+0x19a>
 8007e80:	2b10      	cmp	r3, #16
 8007e82:	d008      	beq.n	8007e96 <UART_SetConfig+0x1aa>
 8007e84:	e00f      	b.n	8007ea6 <UART_SetConfig+0x1ba>
 8007e86:	2300      	movs	r3, #0
 8007e88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e8c:	e0ad      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007e8e:	2302      	movs	r3, #2
 8007e90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e94:	e0a9      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007e96:	2304      	movs	r3, #4
 8007e98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e9c:	e0a5      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007e9e:	2308      	movs	r3, #8
 8007ea0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ea4:	e0a1      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007ea6:	2310      	movs	r3, #16
 8007ea8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eac:	e09d      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a4a      	ldr	r2, [pc, #296]	@ (8007fdc <UART_SetConfig+0x2f0>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d125      	bne.n	8007f04 <UART_SetConfig+0x218>
 8007eb8:	4b45      	ldr	r3, [pc, #276]	@ (8007fd0 <UART_SetConfig+0x2e4>)
 8007eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ebe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007ec2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ec4:	d016      	beq.n	8007ef4 <UART_SetConfig+0x208>
 8007ec6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ec8:	d818      	bhi.n	8007efc <UART_SetConfig+0x210>
 8007eca:	2b80      	cmp	r3, #128	@ 0x80
 8007ecc:	d00a      	beq.n	8007ee4 <UART_SetConfig+0x1f8>
 8007ece:	2b80      	cmp	r3, #128	@ 0x80
 8007ed0:	d814      	bhi.n	8007efc <UART_SetConfig+0x210>
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d002      	beq.n	8007edc <UART_SetConfig+0x1f0>
 8007ed6:	2b40      	cmp	r3, #64	@ 0x40
 8007ed8:	d008      	beq.n	8007eec <UART_SetConfig+0x200>
 8007eda:	e00f      	b.n	8007efc <UART_SetConfig+0x210>
 8007edc:	2300      	movs	r3, #0
 8007ede:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ee2:	e082      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007ee4:	2302      	movs	r3, #2
 8007ee6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eea:	e07e      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007eec:	2304      	movs	r3, #4
 8007eee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ef2:	e07a      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007ef4:	2308      	movs	r3, #8
 8007ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007efa:	e076      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007efc:	2310      	movs	r3, #16
 8007efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f02:	e072      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a35      	ldr	r2, [pc, #212]	@ (8007fe0 <UART_SetConfig+0x2f4>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d12a      	bne.n	8007f64 <UART_SetConfig+0x278>
 8007f0e:	4b30      	ldr	r3, [pc, #192]	@ (8007fd0 <UART_SetConfig+0x2e4>)
 8007f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f1c:	d01a      	beq.n	8007f54 <UART_SetConfig+0x268>
 8007f1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f22:	d81b      	bhi.n	8007f5c <UART_SetConfig+0x270>
 8007f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f28:	d00c      	beq.n	8007f44 <UART_SetConfig+0x258>
 8007f2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f2e:	d815      	bhi.n	8007f5c <UART_SetConfig+0x270>
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d003      	beq.n	8007f3c <UART_SetConfig+0x250>
 8007f34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f38:	d008      	beq.n	8007f4c <UART_SetConfig+0x260>
 8007f3a:	e00f      	b.n	8007f5c <UART_SetConfig+0x270>
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f42:	e052      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007f44:	2302      	movs	r3, #2
 8007f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f4a:	e04e      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007f4c:	2304      	movs	r3, #4
 8007f4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f52:	e04a      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007f54:	2308      	movs	r3, #8
 8007f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f5a:	e046      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007f5c:	2310      	movs	r3, #16
 8007f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f62:	e042      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a17      	ldr	r2, [pc, #92]	@ (8007fc8 <UART_SetConfig+0x2dc>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d13a      	bne.n	8007fe4 <UART_SetConfig+0x2f8>
 8007f6e:	4b18      	ldr	r3, [pc, #96]	@ (8007fd0 <UART_SetConfig+0x2e4>)
 8007f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f74:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007f78:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f7c:	d01a      	beq.n	8007fb4 <UART_SetConfig+0x2c8>
 8007f7e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f82:	d81b      	bhi.n	8007fbc <UART_SetConfig+0x2d0>
 8007f84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f88:	d00c      	beq.n	8007fa4 <UART_SetConfig+0x2b8>
 8007f8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f8e:	d815      	bhi.n	8007fbc <UART_SetConfig+0x2d0>
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d003      	beq.n	8007f9c <UART_SetConfig+0x2b0>
 8007f94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f98:	d008      	beq.n	8007fac <UART_SetConfig+0x2c0>
 8007f9a:	e00f      	b.n	8007fbc <UART_SetConfig+0x2d0>
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fa2:	e022      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007fa4:	2302      	movs	r3, #2
 8007fa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007faa:	e01e      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007fac:	2304      	movs	r3, #4
 8007fae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fb2:	e01a      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007fb4:	2308      	movs	r3, #8
 8007fb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fba:	e016      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007fbc:	2310      	movs	r3, #16
 8007fbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fc2:	e012      	b.n	8007fea <UART_SetConfig+0x2fe>
 8007fc4:	cfff69f3 	.word	0xcfff69f3
 8007fc8:	40008000 	.word	0x40008000
 8007fcc:	40013800 	.word	0x40013800
 8007fd0:	40021000 	.word	0x40021000
 8007fd4:	40004400 	.word	0x40004400
 8007fd8:	40004800 	.word	0x40004800
 8007fdc:	40004c00 	.word	0x40004c00
 8007fe0:	40005000 	.word	0x40005000
 8007fe4:	2310      	movs	r3, #16
 8007fe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4aae      	ldr	r2, [pc, #696]	@ (80082a8 <UART_SetConfig+0x5bc>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	f040 8097 	bne.w	8008124 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007ff6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007ffa:	2b08      	cmp	r3, #8
 8007ffc:	d823      	bhi.n	8008046 <UART_SetConfig+0x35a>
 8007ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8008004 <UART_SetConfig+0x318>)
 8008000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008004:	08008029 	.word	0x08008029
 8008008:	08008047 	.word	0x08008047
 800800c:	08008031 	.word	0x08008031
 8008010:	08008047 	.word	0x08008047
 8008014:	08008037 	.word	0x08008037
 8008018:	08008047 	.word	0x08008047
 800801c:	08008047 	.word	0x08008047
 8008020:	08008047 	.word	0x08008047
 8008024:	0800803f 	.word	0x0800803f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008028:	f7fe f8e0 	bl	80061ec <HAL_RCC_GetPCLK1Freq>
 800802c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800802e:	e010      	b.n	8008052 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008030:	4b9e      	ldr	r3, [pc, #632]	@ (80082ac <UART_SetConfig+0x5c0>)
 8008032:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008034:	e00d      	b.n	8008052 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008036:	f7fe f841 	bl	80060bc <HAL_RCC_GetSysClockFreq>
 800803a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800803c:	e009      	b.n	8008052 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800803e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008042:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008044:	e005      	b.n	8008052 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008046:	2300      	movs	r3, #0
 8008048:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008050:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008054:	2b00      	cmp	r3, #0
 8008056:	f000 8130 	beq.w	80082ba <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800805e:	4a94      	ldr	r2, [pc, #592]	@ (80082b0 <UART_SetConfig+0x5c4>)
 8008060:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008064:	461a      	mov	r2, r3
 8008066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008068:	fbb3 f3f2 	udiv	r3, r3, r2
 800806c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	685a      	ldr	r2, [r3, #4]
 8008072:	4613      	mov	r3, r2
 8008074:	005b      	lsls	r3, r3, #1
 8008076:	4413      	add	r3, r2
 8008078:	69ba      	ldr	r2, [r7, #24]
 800807a:	429a      	cmp	r2, r3
 800807c:	d305      	bcc.n	800808a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800807e:	697b      	ldr	r3, [r7, #20]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008084:	69ba      	ldr	r2, [r7, #24]
 8008086:	429a      	cmp	r2, r3
 8008088:	d903      	bls.n	8008092 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008090:	e113      	b.n	80082ba <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008094:	2200      	movs	r2, #0
 8008096:	60bb      	str	r3, [r7, #8]
 8008098:	60fa      	str	r2, [r7, #12]
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800809e:	4a84      	ldr	r2, [pc, #528]	@ (80082b0 <UART_SetConfig+0x5c4>)
 80080a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080a4:	b29b      	uxth	r3, r3
 80080a6:	2200      	movs	r2, #0
 80080a8:	603b      	str	r3, [r7, #0]
 80080aa:	607a      	str	r2, [r7, #4]
 80080ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80080b4:	f7f8 fb08 	bl	80006c8 <__aeabi_uldivmod>
 80080b8:	4602      	mov	r2, r0
 80080ba:	460b      	mov	r3, r1
 80080bc:	4610      	mov	r0, r2
 80080be:	4619      	mov	r1, r3
 80080c0:	f04f 0200 	mov.w	r2, #0
 80080c4:	f04f 0300 	mov.w	r3, #0
 80080c8:	020b      	lsls	r3, r1, #8
 80080ca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80080ce:	0202      	lsls	r2, r0, #8
 80080d0:	6979      	ldr	r1, [r7, #20]
 80080d2:	6849      	ldr	r1, [r1, #4]
 80080d4:	0849      	lsrs	r1, r1, #1
 80080d6:	2000      	movs	r0, #0
 80080d8:	460c      	mov	r4, r1
 80080da:	4605      	mov	r5, r0
 80080dc:	eb12 0804 	adds.w	r8, r2, r4
 80080e0:	eb43 0905 	adc.w	r9, r3, r5
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	469a      	mov	sl, r3
 80080ec:	4693      	mov	fp, r2
 80080ee:	4652      	mov	r2, sl
 80080f0:	465b      	mov	r3, fp
 80080f2:	4640      	mov	r0, r8
 80080f4:	4649      	mov	r1, r9
 80080f6:	f7f8 fae7 	bl	80006c8 <__aeabi_uldivmod>
 80080fa:	4602      	mov	r2, r0
 80080fc:	460b      	mov	r3, r1
 80080fe:	4613      	mov	r3, r2
 8008100:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008102:	6a3b      	ldr	r3, [r7, #32]
 8008104:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008108:	d308      	bcc.n	800811c <UART_SetConfig+0x430>
 800810a:	6a3b      	ldr	r3, [r7, #32]
 800810c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008110:	d204      	bcs.n	800811c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	6a3a      	ldr	r2, [r7, #32]
 8008118:	60da      	str	r2, [r3, #12]
 800811a:	e0ce      	b.n	80082ba <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008122:	e0ca      	b.n	80082ba <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	69db      	ldr	r3, [r3, #28]
 8008128:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800812c:	d166      	bne.n	80081fc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800812e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008132:	2b08      	cmp	r3, #8
 8008134:	d827      	bhi.n	8008186 <UART_SetConfig+0x49a>
 8008136:	a201      	add	r2, pc, #4	@ (adr r2, 800813c <UART_SetConfig+0x450>)
 8008138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800813c:	08008161 	.word	0x08008161
 8008140:	08008169 	.word	0x08008169
 8008144:	08008171 	.word	0x08008171
 8008148:	08008187 	.word	0x08008187
 800814c:	08008177 	.word	0x08008177
 8008150:	08008187 	.word	0x08008187
 8008154:	08008187 	.word	0x08008187
 8008158:	08008187 	.word	0x08008187
 800815c:	0800817f 	.word	0x0800817f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008160:	f7fe f844 	bl	80061ec <HAL_RCC_GetPCLK1Freq>
 8008164:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008166:	e014      	b.n	8008192 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008168:	f7fe f856 	bl	8006218 <HAL_RCC_GetPCLK2Freq>
 800816c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800816e:	e010      	b.n	8008192 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008170:	4b4e      	ldr	r3, [pc, #312]	@ (80082ac <UART_SetConfig+0x5c0>)
 8008172:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008174:	e00d      	b.n	8008192 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008176:	f7fd ffa1 	bl	80060bc <HAL_RCC_GetSysClockFreq>
 800817a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800817c:	e009      	b.n	8008192 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800817e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008182:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008184:	e005      	b.n	8008192 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008186:	2300      	movs	r3, #0
 8008188:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008190:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008194:	2b00      	cmp	r3, #0
 8008196:	f000 8090 	beq.w	80082ba <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800819e:	4a44      	ldr	r2, [pc, #272]	@ (80082b0 <UART_SetConfig+0x5c4>)
 80081a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081a4:	461a      	mov	r2, r3
 80081a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80081ac:	005a      	lsls	r2, r3, #1
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	085b      	lsrs	r3, r3, #1
 80081b4:	441a      	add	r2, r3
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80081be:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081c0:	6a3b      	ldr	r3, [r7, #32]
 80081c2:	2b0f      	cmp	r3, #15
 80081c4:	d916      	bls.n	80081f4 <UART_SetConfig+0x508>
 80081c6:	6a3b      	ldr	r3, [r7, #32]
 80081c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081cc:	d212      	bcs.n	80081f4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80081ce:	6a3b      	ldr	r3, [r7, #32]
 80081d0:	b29b      	uxth	r3, r3
 80081d2:	f023 030f 	bic.w	r3, r3, #15
 80081d6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081d8:	6a3b      	ldr	r3, [r7, #32]
 80081da:	085b      	lsrs	r3, r3, #1
 80081dc:	b29b      	uxth	r3, r3
 80081de:	f003 0307 	and.w	r3, r3, #7
 80081e2:	b29a      	uxth	r2, r3
 80081e4:	8bfb      	ldrh	r3, [r7, #30]
 80081e6:	4313      	orrs	r3, r2
 80081e8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	8bfa      	ldrh	r2, [r7, #30]
 80081f0:	60da      	str	r2, [r3, #12]
 80081f2:	e062      	b.n	80082ba <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80081f4:	2301      	movs	r3, #1
 80081f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80081fa:	e05e      	b.n	80082ba <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80081fc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008200:	2b08      	cmp	r3, #8
 8008202:	d828      	bhi.n	8008256 <UART_SetConfig+0x56a>
 8008204:	a201      	add	r2, pc, #4	@ (adr r2, 800820c <UART_SetConfig+0x520>)
 8008206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800820a:	bf00      	nop
 800820c:	08008231 	.word	0x08008231
 8008210:	08008239 	.word	0x08008239
 8008214:	08008241 	.word	0x08008241
 8008218:	08008257 	.word	0x08008257
 800821c:	08008247 	.word	0x08008247
 8008220:	08008257 	.word	0x08008257
 8008224:	08008257 	.word	0x08008257
 8008228:	08008257 	.word	0x08008257
 800822c:	0800824f 	.word	0x0800824f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008230:	f7fd ffdc 	bl	80061ec <HAL_RCC_GetPCLK1Freq>
 8008234:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008236:	e014      	b.n	8008262 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008238:	f7fd ffee 	bl	8006218 <HAL_RCC_GetPCLK2Freq>
 800823c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800823e:	e010      	b.n	8008262 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008240:	4b1a      	ldr	r3, [pc, #104]	@ (80082ac <UART_SetConfig+0x5c0>)
 8008242:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008244:	e00d      	b.n	8008262 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008246:	f7fd ff39 	bl	80060bc <HAL_RCC_GetSysClockFreq>
 800824a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800824c:	e009      	b.n	8008262 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800824e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008252:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008254:	e005      	b.n	8008262 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008256:	2300      	movs	r3, #0
 8008258:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008260:	bf00      	nop
    }

    if (pclk != 0U)
 8008262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008264:	2b00      	cmp	r3, #0
 8008266:	d028      	beq.n	80082ba <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800826c:	4a10      	ldr	r2, [pc, #64]	@ (80082b0 <UART_SetConfig+0x5c4>)
 800826e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008272:	461a      	mov	r2, r3
 8008274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008276:	fbb3 f2f2 	udiv	r2, r3, r2
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	085b      	lsrs	r3, r3, #1
 8008280:	441a      	add	r2, r3
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	fbb2 f3f3 	udiv	r3, r2, r3
 800828a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800828c:	6a3b      	ldr	r3, [r7, #32]
 800828e:	2b0f      	cmp	r3, #15
 8008290:	d910      	bls.n	80082b4 <UART_SetConfig+0x5c8>
 8008292:	6a3b      	ldr	r3, [r7, #32]
 8008294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008298:	d20c      	bcs.n	80082b4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800829a:	6a3b      	ldr	r3, [r7, #32]
 800829c:	b29a      	uxth	r2, r3
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	60da      	str	r2, [r3, #12]
 80082a4:	e009      	b.n	80082ba <UART_SetConfig+0x5ce>
 80082a6:	bf00      	nop
 80082a8:	40008000 	.word	0x40008000
 80082ac:	00f42400 	.word	0x00f42400
 80082b0:	0800bf30 	.word	0x0800bf30
      }
      else
      {
        ret = HAL_ERROR;
 80082b4:	2301      	movs	r3, #1
 80082b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	2201      	movs	r2, #1
 80082be:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	2201      	movs	r2, #1
 80082c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	2200      	movs	r2, #0
 80082ce:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	2200      	movs	r2, #0
 80082d4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80082d6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80082da:	4618      	mov	r0, r3
 80082dc:	3730      	adds	r7, #48	@ 0x30
 80082de:	46bd      	mov	sp, r7
 80082e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080082e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b083      	sub	sp, #12
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f0:	f003 0308 	and.w	r3, r3, #8
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d00a      	beq.n	800830e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	685b      	ldr	r3, [r3, #4]
 80082fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	430a      	orrs	r2, r1
 800830c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008312:	f003 0301 	and.w	r3, r3, #1
 8008316:	2b00      	cmp	r3, #0
 8008318:	d00a      	beq.n	8008330 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	430a      	orrs	r2, r1
 800832e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008334:	f003 0302 	and.w	r3, r3, #2
 8008338:	2b00      	cmp	r3, #0
 800833a:	d00a      	beq.n	8008352 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	685b      	ldr	r3, [r3, #4]
 8008342:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	430a      	orrs	r2, r1
 8008350:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008356:	f003 0304 	and.w	r3, r3, #4
 800835a:	2b00      	cmp	r3, #0
 800835c:	d00a      	beq.n	8008374 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	430a      	orrs	r2, r1
 8008372:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008378:	f003 0310 	and.w	r3, r3, #16
 800837c:	2b00      	cmp	r3, #0
 800837e:	d00a      	beq.n	8008396 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	430a      	orrs	r2, r1
 8008394:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800839a:	f003 0320 	and.w	r3, r3, #32
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00a      	beq.n	80083b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	430a      	orrs	r2, r1
 80083b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d01a      	beq.n	80083fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	430a      	orrs	r2, r1
 80083d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80083e2:	d10a      	bne.n	80083fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	430a      	orrs	r2, r1
 80083f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008402:	2b00      	cmp	r3, #0
 8008404:	d00a      	beq.n	800841c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	430a      	orrs	r2, r1
 800841a:	605a      	str	r2, [r3, #4]
  }
}
 800841c:	bf00      	nop
 800841e:	370c      	adds	r7, #12
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr

08008428 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b098      	sub	sp, #96	@ 0x60
 800842c:	af02      	add	r7, sp, #8
 800842e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2200      	movs	r2, #0
 8008434:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008438:	f7fa fda6 	bl	8002f88 <HAL_GetTick>
 800843c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f003 0308 	and.w	r3, r3, #8
 8008448:	2b08      	cmp	r3, #8
 800844a:	d12f      	bne.n	80084ac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800844c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008450:	9300      	str	r3, [sp, #0]
 8008452:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008454:	2200      	movs	r2, #0
 8008456:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 f88e 	bl	800857c <UART_WaitOnFlagUntilTimeout>
 8008460:	4603      	mov	r3, r0
 8008462:	2b00      	cmp	r3, #0
 8008464:	d022      	beq.n	80084ac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800846e:	e853 3f00 	ldrex	r3, [r3]
 8008472:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008476:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800847a:	653b      	str	r3, [r7, #80]	@ 0x50
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	461a      	mov	r2, r3
 8008482:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008484:	647b      	str	r3, [r7, #68]	@ 0x44
 8008486:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008488:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800848a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800848c:	e841 2300 	strex	r3, r2, [r1]
 8008490:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008494:	2b00      	cmp	r3, #0
 8008496:	d1e6      	bne.n	8008466 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2220      	movs	r2, #32
 800849c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2200      	movs	r2, #0
 80084a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084a8:	2303      	movs	r3, #3
 80084aa:	e063      	b.n	8008574 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f003 0304 	and.w	r3, r3, #4
 80084b6:	2b04      	cmp	r3, #4
 80084b8:	d149      	bne.n	800854e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80084ba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80084be:	9300      	str	r3, [sp, #0]
 80084c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084c2:	2200      	movs	r2, #0
 80084c4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f000 f857 	bl	800857c <UART_WaitOnFlagUntilTimeout>
 80084ce:	4603      	mov	r3, r0
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d03c      	beq.n	800854e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084dc:	e853 3f00 	ldrex	r3, [r3]
 80084e0:	623b      	str	r3, [r7, #32]
   return(result);
 80084e2:	6a3b      	ldr	r3, [r7, #32]
 80084e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	461a      	mov	r2, r3
 80084f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80084f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084fa:	e841 2300 	strex	r3, r2, [r1]
 80084fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1e6      	bne.n	80084d4 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	3308      	adds	r3, #8
 800850c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	e853 3f00 	ldrex	r3, [r3]
 8008514:	60fb      	str	r3, [r7, #12]
   return(result);
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f023 0301 	bic.w	r3, r3, #1
 800851c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	3308      	adds	r3, #8
 8008524:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008526:	61fa      	str	r2, [r7, #28]
 8008528:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852a:	69b9      	ldr	r1, [r7, #24]
 800852c:	69fa      	ldr	r2, [r7, #28]
 800852e:	e841 2300 	strex	r3, r2, [r1]
 8008532:	617b      	str	r3, [r7, #20]
   return(result);
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1e5      	bne.n	8008506 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2220      	movs	r2, #32
 800853e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2200      	movs	r2, #0
 8008546:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800854a:	2303      	movs	r3, #3
 800854c:	e012      	b.n	8008574 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2220      	movs	r2, #32
 8008552:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2220      	movs	r2, #32
 800855a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2200      	movs	r2, #0
 8008568:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2200      	movs	r2, #0
 800856e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008572:	2300      	movs	r3, #0
}
 8008574:	4618      	mov	r0, r3
 8008576:	3758      	adds	r7, #88	@ 0x58
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	603b      	str	r3, [r7, #0]
 8008588:	4613      	mov	r3, r2
 800858a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800858c:	e04f      	b.n	800862e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800858e:	69bb      	ldr	r3, [r7, #24]
 8008590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008594:	d04b      	beq.n	800862e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008596:	f7fa fcf7 	bl	8002f88 <HAL_GetTick>
 800859a:	4602      	mov	r2, r0
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	1ad3      	subs	r3, r2, r3
 80085a0:	69ba      	ldr	r2, [r7, #24]
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d302      	bcc.n	80085ac <UART_WaitOnFlagUntilTimeout+0x30>
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d101      	bne.n	80085b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80085ac:	2303      	movs	r3, #3
 80085ae:	e04e      	b.n	800864e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f003 0304 	and.w	r3, r3, #4
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d037      	beq.n	800862e <UART_WaitOnFlagUntilTimeout+0xb2>
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	2b80      	cmp	r3, #128	@ 0x80
 80085c2:	d034      	beq.n	800862e <UART_WaitOnFlagUntilTimeout+0xb2>
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	2b40      	cmp	r3, #64	@ 0x40
 80085c8:	d031      	beq.n	800862e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	69db      	ldr	r3, [r3, #28]
 80085d0:	f003 0308 	and.w	r3, r3, #8
 80085d4:	2b08      	cmp	r3, #8
 80085d6:	d110      	bne.n	80085fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	2208      	movs	r2, #8
 80085de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80085e0:	68f8      	ldr	r0, [r7, #12]
 80085e2:	f000 f838 	bl	8008656 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2208      	movs	r2, #8
 80085ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2200      	movs	r2, #0
 80085f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80085f6:	2301      	movs	r3, #1
 80085f8:	e029      	b.n	800864e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	69db      	ldr	r3, [r3, #28]
 8008600:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008604:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008608:	d111      	bne.n	800862e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008612:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008614:	68f8      	ldr	r0, [r7, #12]
 8008616:	f000 f81e 	bl	8008656 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	2220      	movs	r2, #32
 800861e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2200      	movs	r2, #0
 8008626:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800862a:	2303      	movs	r3, #3
 800862c:	e00f      	b.n	800864e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	69da      	ldr	r2, [r3, #28]
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	4013      	ands	r3, r2
 8008638:	68ba      	ldr	r2, [r7, #8]
 800863a:	429a      	cmp	r2, r3
 800863c:	bf0c      	ite	eq
 800863e:	2301      	moveq	r3, #1
 8008640:	2300      	movne	r3, #0
 8008642:	b2db      	uxtb	r3, r3
 8008644:	461a      	mov	r2, r3
 8008646:	79fb      	ldrb	r3, [r7, #7]
 8008648:	429a      	cmp	r2, r3
 800864a:	d0a0      	beq.n	800858e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800864c:	2300      	movs	r3, #0
}
 800864e:	4618      	mov	r0, r3
 8008650:	3710      	adds	r7, #16
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}

08008656 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008656:	b480      	push	{r7}
 8008658:	b095      	sub	sp, #84	@ 0x54
 800865a:	af00      	add	r7, sp, #0
 800865c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008664:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008666:	e853 3f00 	ldrex	r3, [r3]
 800866a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800866c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008672:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	461a      	mov	r2, r3
 800867a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800867c:	643b      	str	r3, [r7, #64]	@ 0x40
 800867e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008680:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008682:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008684:	e841 2300 	strex	r3, r2, [r1]
 8008688:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800868a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800868c:	2b00      	cmp	r3, #0
 800868e:	d1e6      	bne.n	800865e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	3308      	adds	r3, #8
 8008696:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008698:	6a3b      	ldr	r3, [r7, #32]
 800869a:	e853 3f00 	ldrex	r3, [r3]
 800869e:	61fb      	str	r3, [r7, #28]
   return(result);
 80086a0:	69fb      	ldr	r3, [r7, #28]
 80086a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80086a6:	f023 0301 	bic.w	r3, r3, #1
 80086aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	3308      	adds	r3, #8
 80086b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80086b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086bc:	e841 2300 	strex	r3, r2, [r1]
 80086c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80086c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d1e3      	bne.n	8008690 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d118      	bne.n	8008702 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	e853 3f00 	ldrex	r3, [r3]
 80086dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	f023 0310 	bic.w	r3, r3, #16
 80086e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	461a      	mov	r2, r3
 80086ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086ee:	61bb      	str	r3, [r7, #24]
 80086f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f2:	6979      	ldr	r1, [r7, #20]
 80086f4:	69ba      	ldr	r2, [r7, #24]
 80086f6:	e841 2300 	strex	r3, r2, [r1]
 80086fa:	613b      	str	r3, [r7, #16]
   return(result);
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d1e6      	bne.n	80086d0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2220      	movs	r2, #32
 8008706:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2200      	movs	r2, #0
 800870e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2200      	movs	r2, #0
 8008714:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008716:	bf00      	nop
 8008718:	3754      	adds	r7, #84	@ 0x54
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr

08008722 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008722:	b480      	push	{r7}
 8008724:	b085      	sub	sp, #20
 8008726:	af00      	add	r7, sp, #0
 8008728:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008730:	2b01      	cmp	r3, #1
 8008732:	d101      	bne.n	8008738 <HAL_UARTEx_DisableFifoMode+0x16>
 8008734:	2302      	movs	r3, #2
 8008736:	e027      	b.n	8008788 <HAL_UARTEx_DisableFifoMode+0x66>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2201      	movs	r2, #1
 800873c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2224      	movs	r2, #36	@ 0x24
 8008744:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	681a      	ldr	r2, [r3, #0]
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f022 0201 	bic.w	r2, r2, #1
 800875e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008766:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2200      	movs	r2, #0
 800876c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	68fa      	ldr	r2, [r7, #12]
 8008774:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2220      	movs	r2, #32
 800877a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008786:	2300      	movs	r3, #0
}
 8008788:	4618      	mov	r0, r3
 800878a:	3714      	adds	r7, #20
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr

08008794 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b084      	sub	sp, #16
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	d101      	bne.n	80087ac <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80087a8:	2302      	movs	r3, #2
 80087aa:	e02d      	b.n	8008808 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2201      	movs	r2, #1
 80087b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2224      	movs	r2, #36	@ 0x24
 80087b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	681a      	ldr	r2, [r3, #0]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f022 0201 	bic.w	r2, r2, #1
 80087d2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	683a      	ldr	r2, [r7, #0]
 80087e4:	430a      	orrs	r2, r1
 80087e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f000 f84f 	bl	800888c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	68fa      	ldr	r2, [r7, #12]
 80087f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2220      	movs	r2, #32
 80087fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2200      	movs	r2, #0
 8008802:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008806:	2300      	movs	r3, #0
}
 8008808:	4618      	mov	r0, r3
 800880a:	3710      	adds	r7, #16
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}

08008810 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008820:	2b01      	cmp	r3, #1
 8008822:	d101      	bne.n	8008828 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008824:	2302      	movs	r3, #2
 8008826:	e02d      	b.n	8008884 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2201      	movs	r2, #1
 800882c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2224      	movs	r2, #36	@ 0x24
 8008834:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	681a      	ldr	r2, [r3, #0]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f022 0201 	bic.w	r2, r2, #1
 800884e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	689b      	ldr	r3, [r3, #8]
 8008856:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	683a      	ldr	r2, [r7, #0]
 8008860:	430a      	orrs	r2, r1
 8008862:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 f811 	bl	800888c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	68fa      	ldr	r2, [r7, #12]
 8008870:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2220      	movs	r2, #32
 8008876:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008882:	2300      	movs	r3, #0
}
 8008884:	4618      	mov	r0, r3
 8008886:	3710      	adds	r7, #16
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}

0800888c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800888c:	b480      	push	{r7}
 800888e:	b085      	sub	sp, #20
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008898:	2b00      	cmp	r3, #0
 800889a:	d108      	bne.n	80088ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80088ac:	e031      	b.n	8008912 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80088ae:	2308      	movs	r3, #8
 80088b0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80088b2:	2308      	movs	r3, #8
 80088b4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	689b      	ldr	r3, [r3, #8]
 80088bc:	0e5b      	lsrs	r3, r3, #25
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	f003 0307 	and.w	r3, r3, #7
 80088c4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	0f5b      	lsrs	r3, r3, #29
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	f003 0307 	and.w	r3, r3, #7
 80088d4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80088d6:	7bbb      	ldrb	r3, [r7, #14]
 80088d8:	7b3a      	ldrb	r2, [r7, #12]
 80088da:	4911      	ldr	r1, [pc, #68]	@ (8008920 <UARTEx_SetNbDataToProcess+0x94>)
 80088dc:	5c8a      	ldrb	r2, [r1, r2]
 80088de:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80088e2:	7b3a      	ldrb	r2, [r7, #12]
 80088e4:	490f      	ldr	r1, [pc, #60]	@ (8008924 <UARTEx_SetNbDataToProcess+0x98>)
 80088e6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80088e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80088ec:	b29a      	uxth	r2, r3
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088f4:	7bfb      	ldrb	r3, [r7, #15]
 80088f6:	7b7a      	ldrb	r2, [r7, #13]
 80088f8:	4909      	ldr	r1, [pc, #36]	@ (8008920 <UARTEx_SetNbDataToProcess+0x94>)
 80088fa:	5c8a      	ldrb	r2, [r1, r2]
 80088fc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008900:	7b7a      	ldrb	r2, [r7, #13]
 8008902:	4908      	ldr	r1, [pc, #32]	@ (8008924 <UARTEx_SetNbDataToProcess+0x98>)
 8008904:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008906:	fb93 f3f2 	sdiv	r3, r3, r2
 800890a:	b29a      	uxth	r2, r3
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008912:	bf00      	nop
 8008914:	3714      	adds	r7, #20
 8008916:	46bd      	mov	sp, r7
 8008918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop
 8008920:	0800bf48 	.word	0x0800bf48
 8008924:	0800bf50 	.word	0x0800bf50

08008928 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b08c      	sub	sp, #48	@ 0x30
 800892c:	af00      	add	r7, sp, #0
 800892e:	603b      	str	r3, [r7, #0]
 8008930:	4603      	mov	r3, r0
 8008932:	71fb      	strb	r3, [r7, #7]
 8008934:	460b      	mov	r3, r1
 8008936:	71bb      	strb	r3, [r7, #6]
 8008938:	4613      	mov	r3, r2
 800893a:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 800893c:	79fb      	ldrb	r3, [r7, #7]
 800893e:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 8008940:	79bb      	ldrb	r3, [r7, #6]
 8008942:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 8008944:	797b      	ldrb	r3, [r7, #5]
 8008946:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008948:	f107 030c 	add.w	r3, r7, #12
 800894c:	2207      	movs	r2, #7
 800894e:	2100      	movs	r1, #0
 8008950:	4618      	mov	r0, r3
 8008952:	f002 fc6d 	bl	800b230 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008956:	f107 0318 	add.w	r3, r7, #24
 800895a:	2218      	movs	r2, #24
 800895c:	2100      	movs	r1, #0
 800895e:	4618      	mov	r0, r3
 8008960:	f002 fc66 	bl	800b230 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008964:	233f      	movs	r3, #63	@ 0x3f
 8008966:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 8008968:	238a      	movs	r3, #138	@ 0x8a
 800896a:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 800896c:	f107 0314 	add.w	r3, r7, #20
 8008970:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 8008972:	2303      	movs	r3, #3
 8008974:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 8008976:	f107 030c 	add.w	r3, r7, #12
 800897a:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 800897c:	2307      	movs	r3, #7
 800897e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008980:	f107 0318 	add.w	r3, r7, #24
 8008984:	2100      	movs	r1, #0
 8008986:	4618      	mov	r0, r3
 8008988:	f000 fd26 	bl	80093d8 <hci_send_req>
 800898c:	4603      	mov	r3, r0
 800898e:	2b00      	cmp	r3, #0
 8008990:	da01      	bge.n	8008996 <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 8008992:	23ff      	movs	r3, #255	@ 0xff
 8008994:	e014      	b.n	80089c0 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 8008996:	7b3b      	ldrb	r3, [r7, #12]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d001      	beq.n	80089a0 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 800899c:	7b3b      	ldrb	r3, [r7, #12]
 800899e:	e00f      	b.n	80089c0 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 80089a0:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 80089a4:	b29a      	uxth	r2, r3
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80089aa:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 80089ae:	b29a      	uxth	r2, r3
 80089b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b2:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 80089b4:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 80089b8:	b29a      	uxth	r2, r3
 80089ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089bc:	801a      	strh	r2, [r3, #0]
  
  return 0;
 80089be:	2300      	movs	r3, #0
}
 80089c0:	4618      	mov	r0, r3
 80089c2:	3730      	adds	r7, #48	@ 0x30
 80089c4:	46bd      	mov	sp, r7
 80089c6:	bd80      	pop	{r7, pc}

080089c8 <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b08e      	sub	sp, #56	@ 0x38
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	60b9      	str	r1, [r7, #8]
 80089d0:	607a      	str	r2, [r7, #4]
 80089d2:	603b      	str	r3, [r7, #0]
 80089d4:	4603      	mov	r3, r0
 80089d6:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 80089d8:	7bfb      	ldrb	r3, [r7, #15]
 80089da:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80089dc:	f107 0314 	add.w	r3, r7, #20
 80089e0:	2207      	movs	r2, #7
 80089e2:	2100      	movs	r1, #0
 80089e4:	4618      	mov	r0, r3
 80089e6:	f002 fc23 	bl	800b230 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80089ea:	f107 0320 	add.w	r3, r7, #32
 80089ee:	2218      	movs	r2, #24
 80089f0:	2100      	movs	r1, #0
 80089f2:	4618      	mov	r0, r3
 80089f4:	f002 fc1c 	bl	800b230 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80089f8:	233f      	movs	r3, #63	@ 0x3f
 80089fa:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 80089fc:	238a      	movs	r3, #138	@ 0x8a
 80089fe:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 8008a00:	f107 031c 	add.w	r3, r7, #28
 8008a04:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 8008a06:	2301      	movs	r3, #1
 8008a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8008a0a:	f107 0314 	add.w	r3, r7, #20
 8008a0e:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 8008a10:	2307      	movs	r3, #7
 8008a12:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008a14:	f107 0320 	add.w	r3, r7, #32
 8008a18:	2100      	movs	r1, #0
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f000 fcdc 	bl	80093d8 <hci_send_req>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	da01      	bge.n	8008a2a <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 8008a26:	23ff      	movs	r3, #255	@ 0xff
 8008a28:	e014      	b.n	8008a54 <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 8008a2a:	7d3b      	ldrb	r3, [r7, #20]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d001      	beq.n	8008a34 <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 8008a30:	7d3b      	ldrb	r3, [r7, #20]
 8008a32:	e00f      	b.n	8008a54 <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 8008a34:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 8008a38:	b29a      	uxth	r2, r3
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8008a3e:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 8008a42:	b29a      	uxth	r2, r3
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8008a48:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8008a4c:	b29a      	uxth	r2, r3
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8008a52:	2300      	movs	r3, #0
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3738      	adds	r7, #56	@ 0x38
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 8008a5c:	b590      	push	{r4, r7, lr}
 8008a5e:	b091      	sub	sp, #68	@ 0x44
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	603a      	str	r2, [r7, #0]
 8008a64:	461a      	mov	r2, r3
 8008a66:	4603      	mov	r3, r0
 8008a68:	71fb      	strb	r3, [r7, #7]
 8008a6a:	460b      	mov	r3, r1
 8008a6c:	71bb      	strb	r3, [r7, #6]
 8008a6e:	4613      	mov	r3, r2
 8008a70:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 8008a72:	79fb      	ldrb	r3, [r7, #7]
 8008a74:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 8008a76:	79bb      	ldrb	r3, [r7, #6]
 8008a78:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 8008a7a:	79bb      	ldrb	r3, [r7, #6]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d00a      	beq.n	8008a96 <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 8008a80:	683a      	ldr	r2, [r7, #0]
 8008a82:	f107 030e 	add.w	r3, r7, #14
 8008a86:	6814      	ldr	r4, [r2, #0]
 8008a88:	6850      	ldr	r0, [r2, #4]
 8008a8a:	6891      	ldr	r1, [r2, #8]
 8008a8c:	68d2      	ldr	r2, [r2, #12]
 8008a8e:	601c      	str	r4, [r3, #0]
 8008a90:	6058      	str	r0, [r3, #4]
 8008a92:	6099      	str	r1, [r3, #8]
 8008a94:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 8008a96:	797b      	ldrb	r3, [r7, #5]
 8008a98:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 8008a9a:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8008a9e:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 8008aa0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8008aa4:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 8008aa8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008aaa:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 8008aae:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8008ab2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008ab6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008aba:	2218      	movs	r2, #24
 8008abc:	2100      	movs	r1, #0
 8008abe:	4618      	mov	r0, r3
 8008ac0:	f002 fbb6 	bl	800b230 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008ac4:	233f      	movs	r3, #63	@ 0x3f
 8008ac6:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 8008ac8:	2386      	movs	r3, #134	@ 0x86
 8008aca:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 8008acc:	f107 030c 	add.w	r3, r7, #12
 8008ad0:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 8008ad2:	231a      	movs	r3, #26
 8008ad4:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 8008ad6:	f107 030b 	add.w	r3, r7, #11
 8008ada:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 8008adc:	2301      	movs	r3, #1
 8008ade:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 8008ae0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008ae4:	2100      	movs	r1, #0
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	f000 fc76 	bl	80093d8 <hci_send_req>
 8008aec:	4603      	mov	r3, r0
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	da01      	bge.n	8008af6 <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 8008af2:	23ff      	movs	r3, #255	@ 0xff
 8008af4:	e005      	b.n	8008b02 <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 8008af6:	7afb      	ldrb	r3, [r7, #11]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d001      	beq.n	8008b00 <aci_gap_set_auth_requirement+0xa4>
    return status;
 8008afc:	7afb      	ldrb	r3, [r7, #11]
 8008afe:	e000      	b.n	8008b02 <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 8008b00:	2300      	movs	r3, #0
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3744      	adds	r7, #68	@ 0x44
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd90      	pop	{r4, r7, pc}

08008b0a <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b088      	sub	sp, #32
 8008b0e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008b10:	f107 0308 	add.w	r3, r7, #8
 8008b14:	2218      	movs	r2, #24
 8008b16:	2100      	movs	r1, #0
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f002 fb89 	bl	800b230 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008b1e:	233f      	movs	r3, #63	@ 0x3f
 8008b20:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 8008b22:	f240 1301 	movw	r3, #257	@ 0x101
 8008b26:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8008b28:	1dfb      	adds	r3, r7, #7
 8008b2a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 8008b30:	f107 0308 	add.w	r3, r7, #8
 8008b34:	2100      	movs	r1, #0
 8008b36:	4618      	mov	r0, r3
 8008b38:	f000 fc4e 	bl	80093d8 <hci_send_req>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	da01      	bge.n	8008b46 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 8008b42:	23ff      	movs	r3, #255	@ 0xff
 8008b44:	e000      	b.n	8008b48 <aci_gatt_init+0x3e>

  return status;
 8008b46:	79fb      	ldrb	r3, [r7, #7]
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3720      	adds	r7, #32
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b090      	sub	sp, #64	@ 0x40
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6039      	str	r1, [r7, #0]
 8008b58:	4611      	mov	r1, r2
 8008b5a:	461a      	mov	r2, r3
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	71fb      	strb	r3, [r7, #7]
 8008b60:	460b      	mov	r3, r1
 8008b62:	71bb      	strb	r3, [r7, #6]
 8008b64:	4613      	mov	r3, r2
 8008b66:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 8008b6e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008b72:	3340      	adds	r3, #64	@ 0x40
 8008b74:	443b      	add	r3, r7
 8008b76:	79fa      	ldrb	r2, [r7, #7]
 8008b78:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008b7c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008b80:	3301      	adds	r3, #1
 8008b82:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 8008b86:	79fb      	ldrb	r3, [r7, #7]
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	d103      	bne.n	8008b94 <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 8008b8c:	2302      	movs	r3, #2
 8008b8e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008b92:	e002      	b.n	8008b9a <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 8008b94:	2310      	movs	r3, #16
 8008b96:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8008b9a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008b9e:	f107 020c 	add.w	r2, r7, #12
 8008ba2:	4413      	add	r3, r2
 8008ba4:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008ba8:	6839      	ldr	r1, [r7, #0]
 8008baa:	4618      	mov	r0, r3
 8008bac:	f002 fbbb 	bl	800b326 <memcpy>
  indx +=  uuid_len;
 8008bb0:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8008bb4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008bb8:	4413      	add	r3, r2
 8008bba:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 8008bbe:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008bc2:	3340      	adds	r3, #64	@ 0x40
 8008bc4:	443b      	add	r3, r7
 8008bc6:	79ba      	ldrb	r2, [r7, #6]
 8008bc8:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008bcc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008bd0:	3301      	adds	r3, #1
 8008bd2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 8008bd6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008bda:	3340      	adds	r3, #64	@ 0x40
 8008bdc:	443b      	add	r3, r7
 8008bde:	797a      	ldrb	r2, [r7, #5]
 8008be0:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008be4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008be8:	3301      	adds	r3, #1
 8008bea:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008bee:	f107 0320 	add.w	r3, r7, #32
 8008bf2:	2203      	movs	r2, #3
 8008bf4:	2100      	movs	r1, #0
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f002 fb1a 	bl	800b230 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008bfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c00:	2218      	movs	r2, #24
 8008c02:	2100      	movs	r1, #0
 8008c04:	4618      	mov	r0, r3
 8008c06:	f002 fb13 	bl	800b230 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008c0a:	233f      	movs	r3, #63	@ 0x3f
 8008c0c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 8008c0e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8008c12:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 8008c14:	f107 030c 	add.w	r3, r7, #12
 8008c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 8008c1a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008c1e:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 8008c20:	f107 0320 	add.w	r3, r7, #32
 8008c24:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 8008c26:	2303      	movs	r3, #3
 8008c28:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8008c2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c2e:	2100      	movs	r1, #0
 8008c30:	4618      	mov	r0, r3
 8008c32:	f000 fbd1 	bl	80093d8 <hci_send_req>
 8008c36:	4603      	mov	r3, r0
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	da01      	bge.n	8008c40 <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 8008c3c:	23ff      	movs	r3, #255	@ 0xff
 8008c3e:	e00c      	b.n	8008c5a <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 8008c40:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d002      	beq.n	8008c4e <aci_gatt_add_serv+0xfe>
    return resp.status;
 8008c48:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c4c:	e005      	b.n	8008c5a <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 8008c4e:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 8008c52:	b29a      	uxth	r2, r3
 8008c54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c56:	801a      	strh	r2, [r3, #0]

  return 0;
 8008c58:	2300      	movs	r3, #0
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3740      	adds	r7, #64	@ 0x40
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}

08008c62 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 8008c62:	b580      	push	{r7, lr}
 8008c64:	b092      	sub	sp, #72	@ 0x48
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	603a      	str	r2, [r7, #0]
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	80fb      	strh	r3, [r7, #6]
 8008c70:	460b      	mov	r3, r1
 8008c72:	717b      	strb	r3, [r7, #5]
 8008c74:	4613      	mov	r3, r2
 8008c76:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 8008c7e:	88fb      	ldrh	r3, [r7, #6]
 8008c80:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 8008c82:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008c86:	f107 020c 	add.w	r2, r7, #12
 8008c8a:	4413      	add	r3, r2
 8008c8c:	88fa      	ldrh	r2, [r7, #6]
 8008c8e:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008c90:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008c94:	3302      	adds	r3, #2
 8008c96:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 8008c9a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008c9e:	3348      	adds	r3, #72	@ 0x48
 8008ca0:	443b      	add	r3, r7
 8008ca2:	797a      	ldrb	r2, [r7, #5]
 8008ca4:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008ca8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008cac:	3301      	adds	r3, #1
 8008cae:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 8008cb2:	797b      	ldrb	r3, [r7, #5]
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d103      	bne.n	8008cc0 <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 8008cb8:	2302      	movs	r3, #2
 8008cba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008cbe:	e002      	b.n	8008cc6 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 8008cc0:	2310      	movs	r3, #16
 8008cc2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8008cc6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008cca:	f107 020c 	add.w	r2, r7, #12
 8008cce:	4413      	add	r3, r2
 8008cd0:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8008cd4:	6839      	ldr	r1, [r7, #0]
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f002 fb25 	bl	800b326 <memcpy>
  indx +=  uuid_len;
 8008cdc:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8008ce0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008ce4:	4413      	add	r3, r2
 8008ce6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 8008cea:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008cee:	3348      	adds	r3, #72	@ 0x48
 8008cf0:	443b      	add	r3, r7
 8008cf2:	793a      	ldrb	r2, [r7, #4]
 8008cf4:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008cf8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 8008d02:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008d06:	3348      	adds	r3, #72	@ 0x48
 8008d08:	443b      	add	r3, r7
 8008d0a:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8008d0e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008d12:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008d16:	3301      	adds	r3, #1
 8008d18:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 8008d1c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008d20:	3348      	adds	r3, #72	@ 0x48
 8008d22:	443b      	add	r3, r7
 8008d24:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8008d28:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008d2c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008d30:	3301      	adds	r3, #1
 8008d32:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 8008d36:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008d3a:	3348      	adds	r3, #72	@ 0x48
 8008d3c:	443b      	add	r3, r7
 8008d3e:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 8008d42:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008d46:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008d4a:	3301      	adds	r3, #1
 8008d4c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 8008d50:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008d54:	3348      	adds	r3, #72	@ 0x48
 8008d56:	443b      	add	r3, r7
 8008d58:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8008d5c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008d60:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008d64:	3301      	adds	r3, #1
 8008d66:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 8008d6a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008d6e:	3348      	adds	r3, #72	@ 0x48
 8008d70:	443b      	add	r3, r7
 8008d72:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 8008d76:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008d7a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008d7e:	3301      	adds	r3, #1
 8008d80:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008d84:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008d88:	2203      	movs	r2, #3
 8008d8a:	2100      	movs	r1, #0
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f002 fa4f 	bl	800b230 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008d92:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008d96:	2218      	movs	r2, #24
 8008d98:	2100      	movs	r1, #0
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f002 fa48 	bl	800b230 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008da0:	233f      	movs	r3, #63	@ 0x3f
 8008da2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 8008da4:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8008da8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 8008daa:	f107 030c 	add.w	r3, r7, #12
 8008dae:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 8008db0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008db4:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 8008db6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 8008dbc:	2303      	movs	r3, #3
 8008dbe:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 8008dc0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008dc4:	2100      	movs	r1, #0
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f000 fb06 	bl	80093d8 <hci_send_req>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	da01      	bge.n	8008dd6 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 8008dd2:	23ff      	movs	r3, #255	@ 0xff
 8008dd4:	e00c      	b.n	8008df0 <aci_gatt_add_char+0x18e>

  if (resp.status) {
 8008dd6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d002      	beq.n	8008de4 <aci_gatt_add_char+0x182>
    return resp.status;
 8008dde:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008de2:	e005      	b.n	8008df0 <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 8008de4:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 8008de8:	b29a      	uxth	r2, r3
 8008dea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008dec:	801a      	strh	r2, [r3, #0]

  return 0;
 8008dee:	2300      	movs	r3, #0
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3748      	adds	r7, #72	@ 0x48
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 8008df8:	b590      	push	{r4, r7, lr}
 8008dfa:	b0ab      	sub	sp, #172	@ 0xac
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	4604      	mov	r4, r0
 8008e00:	4608      	mov	r0, r1
 8008e02:	4611      	mov	r1, r2
 8008e04:	461a      	mov	r2, r3
 8008e06:	4623      	mov	r3, r4
 8008e08:	80fb      	strh	r3, [r7, #6]
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	80bb      	strh	r3, [r7, #4]
 8008e0e:	460b      	mov	r3, r1
 8008e10:	70fb      	strb	r3, [r7, #3]
 8008e12:	4613      	mov	r3, r2
 8008e14:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8008e16:	2300      	movs	r3, #0
 8008e18:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8008e1c:	78bb      	ldrb	r3, [r7, #2]
 8008e1e:	2b7a      	cmp	r3, #122	@ 0x7a
 8008e20:	d901      	bls.n	8008e26 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 8008e22:	2342      	movs	r3, #66	@ 0x42
 8008e24:	e074      	b.n	8008f10 <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 8008e26:	88fb      	ldrh	r3, [r7, #6]
 8008e28:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 8008e2a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008e2e:	f107 0208 	add.w	r2, r7, #8
 8008e32:	4413      	add	r3, r2
 8008e34:	88fa      	ldrh	r2, [r7, #6]
 8008e36:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008e38:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008e3c:	3302      	adds	r3, #2
 8008e3e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 8008e42:	88bb      	ldrh	r3, [r7, #4]
 8008e44:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 8008e46:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008e4a:	f107 0208 	add.w	r2, r7, #8
 8008e4e:	4413      	add	r3, r2
 8008e50:	88ba      	ldrh	r2, [r7, #4]
 8008e52:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008e54:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008e58:	3302      	adds	r3, #2
 8008e5a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 8008e5e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008e62:	33a8      	adds	r3, #168	@ 0xa8
 8008e64:	443b      	add	r3, r7
 8008e66:	78fa      	ldrb	r2, [r7, #3]
 8008e68:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8008e6c:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008e70:	3301      	adds	r3, #1
 8008e72:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 8008e76:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008e7a:	33a8      	adds	r3, #168	@ 0xa8
 8008e7c:	443b      	add	r3, r7
 8008e7e:	78ba      	ldrb	r2, [r7, #2]
 8008e80:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8008e84:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008e88:	3301      	adds	r3, #1
 8008e8a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 8008e8e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008e92:	f107 0208 	add.w	r2, r7, #8
 8008e96:	4413      	add	r3, r2
 8008e98:	78ba      	ldrb	r2, [r7, #2]
 8008e9a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f002 fa41 	bl	800b326 <memcpy>
  indx +=  charValueLen;
 8008ea4:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8008ea8:	78bb      	ldrb	r3, [r7, #2]
 8008eaa:	4413      	add	r3, r2
 8008eac:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008eb0:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8008eb4:	2218      	movs	r2, #24
 8008eb6:	2100      	movs	r1, #0
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f002 f9b9 	bl	800b230 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008ebe:	233f      	movs	r3, #63	@ 0x3f
 8008ec0:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 8008ec4:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8008ec8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 8008ecc:	f107 0308 	add.w	r3, r7, #8
 8008ed0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 8008ed4:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8008ed8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 8008edc:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 8008ee0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8008eea:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8008eee:	2100      	movs	r1, #0
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	f000 fa71 	bl	80093d8 <hci_send_req>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	da01      	bge.n	8008f00 <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 8008efc:	23ff      	movs	r3, #255	@ 0xff
 8008efe:	e007      	b.n	8008f10 <aci_gatt_update_char_value+0x118>

  if (status) {
 8008f00:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d002      	beq.n	8008f0e <aci_gatt_update_char_value+0x116>
    return status;
 8008f08:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8008f0c:	e000      	b.n	8008f10 <aci_gatt_update_char_value+0x118>
  }

  return 0;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	37ac      	adds	r7, #172	@ 0xac
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd90      	pop	{r4, r7, pc}

08008f18 <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b08a      	sub	sp, #40	@ 0x28
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	4603      	mov	r3, r0
 8008f20:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 8008f22:	88fb      	ldrh	r3, [r7, #6]
 8008f24:	81bb      	strh	r3, [r7, #12]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 8008f26:	f107 0310 	add.w	r3, r7, #16
 8008f2a:	2218      	movs	r2, #24
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f002 f97e 	bl	800b230 <memset>
    rq.ogf = OGF_VENDOR_CMD;
 8008f34:	233f      	movs	r3, #63	@ 0x3f
 8008f36:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 8008f38:	f240 1327 	movw	r3, #295	@ 0x127
 8008f3c:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 8008f3e:	f107 030c 	add.w	r3, r7, #12
 8008f42:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 8008f44:	2302      	movs	r3, #2
 8008f46:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 8008f48:	f107 030b 	add.w	r3, r7, #11
 8008f4c:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	627b      	str	r3, [r7, #36]	@ 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 8008f52:	f107 0310 	add.w	r3, r7, #16
 8008f56:	2100      	movs	r1, #0
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f000 fa3d 	bl	80093d8 <hci_send_req>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	da01      	bge.n	8008f68 <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 8008f64:	23ff      	movs	r3, #255	@ 0xff
 8008f66:	e000      	b.n	8008f6a <aci_gatt_allow_read+0x52>

    return status;
 8008f68:	7afb      	ldrb	r3, [r7, #11]
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3728      	adds	r7, #40	@ 0x28
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}

08008f72 <aci_hal_read_config_data>:

  return status;
}

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 8008f72:	b580      	push	{r7, lr}
 8008f74:	b0ac      	sub	sp, #176	@ 0xb0
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	60ba      	str	r2, [r7, #8]
 8008f7a:	607b      	str	r3, [r7, #4]
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	73fb      	strb	r3, [r7, #15]
 8008f80:	460b      	mov	r3, r1
 8008f82:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 8008f84:	7bfb      	ldrb	r3, [r7, #15]
 8008f86:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008f8a:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8008f8e:	2218      	movs	r2, #24
 8008f90:	2100      	movs	r1, #0
 8008f92:	4618      	mov	r0, r3
 8008f94:	f002 f94c 	bl	800b230 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008f98:	233f      	movs	r3, #63	@ 0x3f
 8008f9a:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 8008f9e:	230d      	movs	r3, #13
 8008fa0:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  rq.cparam = &cp;
 8008fa4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8008fa8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  rq.clen = sizeof(cp);
 8008fac:	2301      	movs	r3, #1
 8008fae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  rq.rparam = &rp;
 8008fb2:	f107 0314 	add.w	r3, r7, #20
 8008fb6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  rq.rlen = sizeof(rp);
 8008fba:	2380      	movs	r3, #128	@ 0x80
 8008fbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008fc0:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8008fc4:	2100      	movs	r1, #0
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f000 fa06 	bl	80093d8 <hci_send_req>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	da01      	bge.n	8008fd6 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 8008fd2:	23ff      	movs	r3, #255	@ 0xff
 8008fd4:	e01e      	b.n	8009014 <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 8008fd6:	7d3b      	ldrb	r3, [r7, #20]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d001      	beq.n	8008fe0 <aci_hal_read_config_data+0x6e>
    return rp.status;
 8008fdc:	7d3b      	ldrb	r3, [r7, #20]
 8008fde:	e019      	b.n	8009014 <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 8008fe0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	3b01      	subs	r3, #1
 8008fe8:	b2da      	uxtb	r2, r3
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	701a      	strb	r2, [r3, #0]
  
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	781b      	ldrb	r3, [r3, #0]
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	89bb      	ldrh	r3, [r7, #12]
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d201      	bcs.n	8008ffe <aci_hal_read_config_data+0x8c>
 8008ffa:	89ba      	ldrh	r2, [r7, #12]
 8008ffc:	e002      	b.n	8009004 <aci_hal_read_config_data+0x92>
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	781b      	ldrb	r3, [r3, #0]
 8009002:	461a      	mov	r2, r3
 8009004:	f107 0314 	add.w	r3, r7, #20
 8009008:	3301      	adds	r3, #1
 800900a:	4619      	mov	r1, r3
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f002 f98a 	bl	800b326 <memcpy>
  
  return 0;
 8009012:	2300      	movs	r3, #0
}
 8009014:	4618      	mov	r0, r3
 8009016:	37b0      	adds	r7, #176	@ 0xb0
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b08a      	sub	sp, #40	@ 0x28
 8009020:	af00      	add	r7, sp, #0
 8009022:	4603      	mov	r3, r0
 8009024:	460a      	mov	r2, r1
 8009026:	71fb      	strb	r3, [r7, #7]
 8009028:	4613      	mov	r3, r2
 800902a:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 800902c:	79fb      	ldrb	r3, [r7, #7]
 800902e:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 8009030:	79bb      	ldrb	r3, [r7, #6]
 8009032:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009034:	f107 0310 	add.w	r3, r7, #16
 8009038:	2218      	movs	r2, #24
 800903a:	2100      	movs	r1, #0
 800903c:	4618      	mov	r0, r3
 800903e:	f002 f8f7 	bl	800b230 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8009042:	233f      	movs	r3, #63	@ 0x3f
 8009044:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 8009046:	230f      	movs	r3, #15
 8009048:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800904a:	f107 030c 	add.w	r3, r7, #12
 800904e:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8009050:	2302      	movs	r3, #2
 8009052:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8009054:	f107 030b 	add.w	r3, r7, #11
 8009058:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800905a:	2301      	movs	r3, #1
 800905c:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 800905e:	f107 0310 	add.w	r3, r7, #16
 8009062:	2100      	movs	r1, #0
 8009064:	4618      	mov	r0, r3
 8009066:	f000 f9b7 	bl	80093d8 <hci_send_req>
 800906a:	4603      	mov	r3, r0
 800906c:	2b00      	cmp	r3, #0
 800906e:	da01      	bge.n	8009074 <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8009070:	23ff      	movs	r3, #255	@ 0xff
 8009072:	e000      	b.n	8009076 <aci_hal_set_tx_power_level+0x5a>

  return status;
 8009074:	7afb      	ldrb	r3, [r7, #11]
}
 8009076:	4618      	mov	r0, r3
 8009078:	3728      	adds	r7, #40	@ 0x28
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}

0800907e <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800907e:	b590      	push	{r4, r7, lr}
 8009080:	b089      	sub	sp, #36	@ 0x24
 8009082:	af02      	add	r7, sp, #8
 8009084:	6078      	str	r0, [r7, #4]
 8009086:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8009088:	f107 0410 	add.w	r4, r7, #16
 800908c:	f107 0215 	add.w	r2, r7, #21
 8009090:	f107 0112 	add.w	r1, r7, #18
 8009094:	f107 0016 	add.w	r0, r7, #22
 8009098:	f107 030e 	add.w	r3, r7, #14
 800909c:	9300      	str	r3, [sp, #0]
 800909e:	4623      	mov	r3, r4
 80090a0:	f000 f851 	bl	8009146 <hci_le_read_local_version>
 80090a4:	4603      	mov	r3, r0
 80090a6:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 80090a8:	7dfb      	ldrb	r3, [r7, #23]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d124      	bne.n	80090f8 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 80090ae:	8a7b      	ldrh	r3, [r7, #18]
 80090b0:	0a1b      	lsrs	r3, r3, #8
 80090b2:	b29b      	uxth	r3, r3
 80090b4:	b2da      	uxtb	r2, r3
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 80090ba:	8a7b      	ldrh	r3, [r7, #18]
 80090bc:	021b      	lsls	r3, r3, #8
 80090be:	b29a      	uxth	r2, r3
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	881b      	ldrh	r3, [r3, #0]
 80090c8:	b21a      	sxth	r2, r3
 80090ca:	89fb      	ldrh	r3, [r7, #14]
 80090cc:	b21b      	sxth	r3, r3
 80090ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80090d2:	b21b      	sxth	r3, r3
 80090d4:	4313      	orrs	r3, r2
 80090d6:	b21b      	sxth	r3, r3
 80090d8:	b29a      	uxth	r2, r3
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	881b      	ldrh	r3, [r3, #0]
 80090e2:	b21a      	sxth	r2, r3
 80090e4:	89fb      	ldrh	r3, [r7, #14]
 80090e6:	b21b      	sxth	r3, r3
 80090e8:	f003 030f 	and.w	r3, r3, #15
 80090ec:	b21b      	sxth	r3, r3
 80090ee:	4313      	orrs	r3, r2
 80090f0:	b21b      	sxth	r3, r3
 80090f2:	b29a      	uxth	r2, r3
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	801a      	strh	r2, [r3, #0]
  }
  return status;
 80090f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	371c      	adds	r7, #28
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd90      	pop	{r4, r7, pc}

08009102 <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8009102:	b580      	push	{r7, lr}
 8009104:	b088      	sub	sp, #32
 8009106:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009108:	f107 0308 	add.w	r3, r7, #8
 800910c:	2218      	movs	r2, #24
 800910e:	2100      	movs	r1, #0
 8009110:	4618      	mov	r0, r3
 8009112:	f002 f88d 	bl	800b230 <memset>
  rq.ogf = OGF_HOST_CTL;
 8009116:	2303      	movs	r3, #3
 8009118:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 800911a:	2303      	movs	r3, #3
 800911c:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800911e:	1dfb      	adds	r3, r7, #7
 8009120:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009122:	2301      	movs	r3, #1
 8009124:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8009126:	f107 0308 	add.w	r3, r7, #8
 800912a:	2100      	movs	r1, #0
 800912c:	4618      	mov	r0, r3
 800912e:	f000 f953 	bl	80093d8 <hci_send_req>
 8009132:	4603      	mov	r3, r0
 8009134:	2b00      	cmp	r3, #0
 8009136:	da01      	bge.n	800913c <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 8009138:	23ff      	movs	r3, #255	@ 0xff
 800913a:	e000      	b.n	800913e <hci_reset+0x3c>
  
  return status;  
 800913c:	79fb      	ldrb	r3, [r7, #7]
}
 800913e:	4618      	mov	r0, r3
 8009140:	3720      	adds	r7, #32
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}

08009146 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 8009146:	b580      	push	{r7, lr}
 8009148:	b08e      	sub	sp, #56	@ 0x38
 800914a:	af00      	add	r7, sp, #0
 800914c:	60f8      	str	r0, [r7, #12]
 800914e:	60b9      	str	r1, [r7, #8]
 8009150:	607a      	str	r2, [r7, #4]
 8009152:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8009154:	f107 0314 	add.w	r3, r7, #20
 8009158:	2209      	movs	r2, #9
 800915a:	2100      	movs	r1, #0
 800915c:	4618      	mov	r0, r3
 800915e:	f002 f867 	bl	800b230 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009162:	f107 0320 	add.w	r3, r7, #32
 8009166:	2218      	movs	r2, #24
 8009168:	2100      	movs	r1, #0
 800916a:	4618      	mov	r0, r3
 800916c:	f002 f860 	bl	800b230 <memset>
  rq.ogf = OGF_INFO_PARAM;
 8009170:	2304      	movs	r3, #4
 8009172:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8009174:	2301      	movs	r3, #1
 8009176:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 8009178:	2300      	movs	r3, #0
 800917a:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 800917c:	2300      	movs	r3, #0
 800917e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8009180:	f107 0314 	add.w	r3, r7, #20
 8009184:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8009186:	2309      	movs	r3, #9
 8009188:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800918a:	f107 0320 	add.w	r3, r7, #32
 800918e:	2100      	movs	r1, #0
 8009190:	4618      	mov	r0, r3
 8009192:	f000 f921 	bl	80093d8 <hci_send_req>
 8009196:	4603      	mov	r3, r0
 8009198:	2b00      	cmp	r3, #0
 800919a:	da01      	bge.n	80091a0 <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 800919c:	23ff      	movs	r3, #255	@ 0xff
 800919e:	e018      	b.n	80091d2 <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 80091a0:	7d3b      	ldrb	r3, [r7, #20]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d001      	beq.n	80091aa <hci_le_read_local_version+0x64>
    return resp.status;
 80091a6:	7d3b      	ldrb	r3, [r7, #20]
 80091a8:	e013      	b.n	80091d2 <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 80091aa:	7d7a      	ldrb	r2, [r7, #21]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 80091b0:	8afa      	ldrh	r2, [r7, #22]
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 80091b6:	7e3a      	ldrb	r2, [r7, #24]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 80091bc:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 80091c0:	b29a      	uxth	r2, r3
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 80091c6:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 80091ca:	b29a      	uxth	r2, r3
 80091cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091ce:	801a      	strh	r2, [r3, #0]
  
  return 0;
 80091d0:	2300      	movs	r3, #0
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3738      	adds	r7, #56	@ 0x38
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 80091da:	b480      	push	{r7}
 80091dc:	b085      	sub	sp, #20
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	3308      	adds	r3, #8
 80091e6:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	781b      	ldrb	r3, [r3, #0]
 80091ec:	2b04      	cmp	r3, #4
 80091ee:	d001      	beq.n	80091f4 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 80091f0:	2301      	movs	r3, #1
 80091f2:	e00c      	b.n	800920e <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	3302      	adds	r3, #2
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	461a      	mov	r2, r3
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009202:	3b03      	subs	r3, #3
 8009204:	429a      	cmp	r2, r3
 8009206:	d001      	beq.n	800920c <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8009208:	2302      	movs	r3, #2
 800920a:	e000      	b.n	800920e <verify_packet+0x34>
  
  return 0;      
 800920c:	2300      	movs	r3, #0
}
 800920e:	4618      	mov	r0, r3
 8009210:	3714      	adds	r7, #20
 8009212:	46bd      	mov	sp, r7
 8009214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009218:	4770      	bx	lr
	...

0800921c <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b0a6      	sub	sp, #152	@ 0x98
 8009220:	af00      	add	r7, sp, #0
 8009222:	607b      	str	r3, [r7, #4]
 8009224:	4603      	mov	r3, r0
 8009226:	81fb      	strh	r3, [r7, #14]
 8009228:	460b      	mov	r3, r1
 800922a:	81bb      	strh	r3, [r7, #12]
 800922c:	4613      	mov	r3, r2
 800922e:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8009230:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009234:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009238:	b21a      	sxth	r2, r3
 800923a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800923e:	029b      	lsls	r3, r3, #10
 8009240:	b21b      	sxth	r3, r3
 8009242:	4313      	orrs	r3, r2
 8009244:	b21b      	sxth	r3, r3
 8009246:	b29b      	uxth	r3, r3
 8009248:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800924a:	7afb      	ldrb	r3, [r7, #11]
 800924c:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800924e:	2301      	movs	r3, #1
 8009250:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8009252:	f107 0318 	add.w	r3, r7, #24
 8009256:	3301      	adds	r3, #1
 8009258:	461a      	mov	r2, r3
 800925a:	f107 0314 	add.w	r3, r7, #20
 800925e:	8819      	ldrh	r1, [r3, #0]
 8009260:	789b      	ldrb	r3, [r3, #2]
 8009262:	8011      	strh	r1, [r2, #0]
 8009264:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8009266:	f107 0318 	add.w	r3, r7, #24
 800926a:	3304      	adds	r3, #4
 800926c:	7afa      	ldrb	r2, [r7, #11]
 800926e:	6879      	ldr	r1, [r7, #4]
 8009270:	4618      	mov	r0, r3
 8009272:	f002 f858 	bl	800b326 <memcpy>
  
  if (hciContext.io.Send)
 8009276:	4b09      	ldr	r3, [pc, #36]	@ (800929c <send_cmd+0x80>)
 8009278:	691b      	ldr	r3, [r3, #16]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d009      	beq.n	8009292 <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800927e:	4b07      	ldr	r3, [pc, #28]	@ (800929c <send_cmd+0x80>)
 8009280:	691b      	ldr	r3, [r3, #16]
 8009282:	7afa      	ldrb	r2, [r7, #11]
 8009284:	b292      	uxth	r2, r2
 8009286:	3204      	adds	r2, #4
 8009288:	b291      	uxth	r1, r2
 800928a:	f107 0218 	add.w	r2, r7, #24
 800928e:	4610      	mov	r0, r2
 8009290:	4798      	blx	r3
  }
}
 8009292:	bf00      	nop
 8009294:	3798      	adds	r7, #152	@ 0x98
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}
 800929a:	bf00      	nop
 800929c:	20000c60 	.word	0x20000c60

080092a0 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b084      	sub	sp, #16
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
 80092a8:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 80092aa:	e00a      	b.n	80092c2 <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 80092ac:	f107 030c 	add.w	r3, r7, #12
 80092b0:	4619      	mov	r1, r3
 80092b2:	6838      	ldr	r0, [r7, #0]
 80092b4:	f000 fabc 	bl	8009830 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	4619      	mov	r1, r3
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f000 fa23 	bl	8009708 <list_insert_head>
  while (!list_is_empty(src_list))
 80092c2:	6838      	ldr	r0, [r7, #0]
 80092c4:	f000 f9fe 	bl	80096c4 <list_is_empty>
 80092c8:	4603      	mov	r3, r0
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d0ee      	beq.n	80092ac <move_list+0xc>
  }
}
 80092ce:	bf00      	nop
 80092d0:	bf00      	nop
 80092d2:	3710      	adds	r7, #16
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}

080092d8 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b082      	sub	sp, #8
 80092dc:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80092de:	e009      	b.n	80092f4 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 80092e0:	1d3b      	adds	r3, r7, #4
 80092e2:	4619      	mov	r1, r3
 80092e4:	4809      	ldr	r0, [pc, #36]	@ (800930c <free_event_list+0x34>)
 80092e6:	f000 fa7c 	bl	80097e2 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	4619      	mov	r1, r3
 80092ee:	4808      	ldr	r0, [pc, #32]	@ (8009310 <free_event_list+0x38>)
 80092f0:	f000 fa30 	bl	8009754 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 80092f4:	4806      	ldr	r0, [pc, #24]	@ (8009310 <free_event_list+0x38>)
 80092f6:	f000 fac2 	bl	800987e <list_get_size>
 80092fa:	4603      	mov	r3, r0
 80092fc:	2b01      	cmp	r3, #1
 80092fe:	ddef      	ble.n	80092e0 <free_event_list+0x8>
  }
}
 8009300:	bf00      	nop
 8009302:	bf00      	nop
 8009304:	3708      	adds	r7, #8
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}
 800930a:	bf00      	nop
 800930c:	2000099c 	.word	0x2000099c
 8009310:	20000994 	.word	0x20000994

08009314 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d002      	beq.n	800932a <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8009324:	4a18      	ldr	r2, [pc, #96]	@ (8009388 <hci_init+0x74>)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800932a:	4818      	ldr	r0, [pc, #96]	@ (800938c <hci_init+0x78>)
 800932c:	f000 f9ba 	bl	80096a4 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8009330:	4817      	ldr	r0, [pc, #92]	@ (8009390 <hci_init+0x7c>)
 8009332:	f000 f9b7 	bl	80096a4 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8009336:	f7f8 f8e3 	bl	8001500 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800933a:	2300      	movs	r3, #0
 800933c:	73fb      	strb	r3, [r7, #15]
 800933e:	e00c      	b.n	800935a <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8009340:	7bfb      	ldrb	r3, [r7, #15]
 8009342:	228c      	movs	r2, #140	@ 0x8c
 8009344:	fb02 f303 	mul.w	r3, r2, r3
 8009348:	4a12      	ldr	r2, [pc, #72]	@ (8009394 <hci_init+0x80>)
 800934a:	4413      	add	r3, r2
 800934c:	4619      	mov	r1, r3
 800934e:	480f      	ldr	r0, [pc, #60]	@ (800938c <hci_init+0x78>)
 8009350:	f000 fa00 	bl	8009754 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8009354:	7bfb      	ldrb	r3, [r7, #15]
 8009356:	3301      	adds	r3, #1
 8009358:	73fb      	strb	r3, [r7, #15]
 800935a:	7bfb      	ldrb	r3, [r7, #15]
 800935c:	2b04      	cmp	r3, #4
 800935e:	d9ef      	bls.n	8009340 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8009360:	4b09      	ldr	r3, [pc, #36]	@ (8009388 <hci_init+0x74>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d003      	beq.n	8009370 <hci_init+0x5c>
 8009368:	4b07      	ldr	r3, [pc, #28]	@ (8009388 <hci_init+0x74>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	2000      	movs	r0, #0
 800936e:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8009370:	4b05      	ldr	r3, [pc, #20]	@ (8009388 <hci_init+0x74>)
 8009372:	689b      	ldr	r3, [r3, #8]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d002      	beq.n	800937e <hci_init+0x6a>
 8009378:	4b03      	ldr	r3, [pc, #12]	@ (8009388 <hci_init+0x74>)
 800937a:	689b      	ldr	r3, [r3, #8]
 800937c:	4798      	blx	r3
}
 800937e:	bf00      	nop
 8009380:	3710      	adds	r7, #16
 8009382:	46bd      	mov	sp, r7
 8009384:	bd80      	pop	{r7, pc}
 8009386:	bf00      	nop
 8009388:	20000c60 	.word	0x20000c60
 800938c:	20000994 	.word	0x20000994
 8009390:	2000099c 	.word	0x2000099c
 8009394:	200009a4 	.word	0x200009a4

08009398 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8009398:	b480      	push	{r7}
 800939a:	b083      	sub	sp, #12
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	4a0b      	ldr	r2, [pc, #44]	@ (80093d4 <hci_register_io_bus+0x3c>)
 80093a6:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	68db      	ldr	r3, [r3, #12]
 80093ac:	4a09      	ldr	r2, [pc, #36]	@ (80093d4 <hci_register_io_bus+0x3c>)
 80093ae:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	691b      	ldr	r3, [r3, #16]
 80093b4:	4a07      	ldr	r2, [pc, #28]	@ (80093d4 <hci_register_io_bus+0x3c>)
 80093b6:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	699b      	ldr	r3, [r3, #24]
 80093bc:	4a05      	ldr	r2, [pc, #20]	@ (80093d4 <hci_register_io_bus+0x3c>)
 80093be:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	4a03      	ldr	r2, [pc, #12]	@ (80093d4 <hci_register_io_bus+0x3c>)
 80093c6:	6093      	str	r3, [r2, #8]
}
 80093c8:	bf00      	nop
 80093ca:	370c      	adds	r7, #12
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr
 80093d4:	20000c60 	.word	0x20000c60

080093d8 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b08e      	sub	sp, #56	@ 0x38
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
 80093e0:	460b      	mov	r3, r1
 80093e2:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	885b      	ldrh	r3, [r3, #2]
 80093e8:	b21b      	sxth	r3, r3
 80093ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093ee:	b21a      	sxth	r2, r3
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	881b      	ldrh	r3, [r3, #0]
 80093f4:	b21b      	sxth	r3, r3
 80093f6:	029b      	lsls	r3, r3, #10
 80093f8:	b21b      	sxth	r3, r3
 80093fa:	4313      	orrs	r3, r2
 80093fc:	b21b      	sxth	r3, r3
 80093fe:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8009400:	2300      	movs	r3, #0
 8009402:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8009404:	f107 0308 	add.w	r3, r7, #8
 8009408:	4618      	mov	r0, r3
 800940a:	f000 f94b 	bl	80096a4 <list_init_head>

  free_event_list();
 800940e:	f7ff ff63 	bl	80092d8 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	8818      	ldrh	r0, [r3, #0]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	8859      	ldrh	r1, [r3, #2]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	68db      	ldr	r3, [r3, #12]
 800941e:	b2da      	uxtb	r2, r3
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	f7ff fefa 	bl	800921c <send_cmd>
  
  if (async)
 8009428:	78fb      	ldrb	r3, [r7, #3]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d001      	beq.n	8009432 <hci_send_req+0x5a>
  {
    return 0;
 800942e:	2300      	movs	r3, #0
 8009430:	e0e2      	b.n	80095f8 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8009432:	f7f9 fda9 	bl	8002f88 <HAL_GetTick>
 8009436:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8009438:	f7f9 fda6 	bl	8002f88 <HAL_GetTick>
 800943c:	4602      	mov	r2, r0
 800943e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009440:	1ad3      	subs	r3, r2, r3
 8009442:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009446:	f200 80b3 	bhi.w	80095b0 <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800944a:	486d      	ldr	r0, [pc, #436]	@ (8009600 <hci_send_req+0x228>)
 800944c:	f000 f93a 	bl	80096c4 <list_is_empty>
 8009450:	4603      	mov	r3, r0
 8009452:	2b00      	cmp	r3, #0
 8009454:	d000      	beq.n	8009458 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8009456:	e7ef      	b.n	8009438 <hci_send_req+0x60>
      {
        break;
 8009458:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800945a:	f107 0310 	add.w	r3, r7, #16
 800945e:	4619      	mov	r1, r3
 8009460:	4867      	ldr	r0, [pc, #412]	@ (8009600 <hci_send_req+0x228>)
 8009462:	f000 f9be 	bl	80097e2 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	3308      	adds	r3, #8
 800946a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800946c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800946e:	781b      	ldrb	r3, [r3, #0]
 8009470:	2b04      	cmp	r3, #4
 8009472:	d17f      	bne.n	8009574 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 8009474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009476:	3301      	adds	r3, #1
 8009478:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800947a:	693b      	ldr	r3, [r7, #16]
 800947c:	3308      	adds	r3, #8
 800947e:	3303      	adds	r3, #3
 8009480:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8009482:	693b      	ldr	r3, [r7, #16]
 8009484:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009488:	3b03      	subs	r3, #3
 800948a:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800948c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	2b3e      	cmp	r3, #62	@ 0x3e
 8009492:	d04c      	beq.n	800952e <hci_send_req+0x156>
 8009494:	2b3e      	cmp	r3, #62	@ 0x3e
 8009496:	dc68      	bgt.n	800956a <hci_send_req+0x192>
 8009498:	2b10      	cmp	r3, #16
 800949a:	f000 808b 	beq.w	80095b4 <hci_send_req+0x1dc>
 800949e:	2b10      	cmp	r3, #16
 80094a0:	dc63      	bgt.n	800956a <hci_send_req+0x192>
 80094a2:	2b0e      	cmp	r3, #14
 80094a4:	d023      	beq.n	80094ee <hci_send_req+0x116>
 80094a6:	2b0f      	cmp	r3, #15
 80094a8:	d15f      	bne.n	800956a <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 80094aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ac:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 80094ae:	69bb      	ldr	r3, [r7, #24]
 80094b0:	885b      	ldrh	r3, [r3, #2]
 80094b2:	b29b      	uxth	r3, r3
 80094b4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d17e      	bne.n	80095b8 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	685b      	ldr	r3, [r3, #4]
 80094be:	2b0f      	cmp	r3, #15
 80094c0:	d004      	beq.n	80094cc <hci_send_req+0xf4>
          if (cs->status) {
 80094c2:	69bb      	ldr	r3, [r7, #24]
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d051      	beq.n	800956e <hci_send_req+0x196>
            goto failed;
 80094ca:	e078      	b.n	80095be <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	695a      	ldr	r2, [r3, #20]
 80094d0:	6a3b      	ldr	r3, [r7, #32]
 80094d2:	429a      	cmp	r2, r3
 80094d4:	bf28      	it	cs
 80094d6:	461a      	movcs	r2, r3
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6918      	ldr	r0, [r3, #16]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	695b      	ldr	r3, [r3, #20]
 80094e4:	461a      	mov	r2, r3
 80094e6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80094e8:	f001 ff1d 	bl	800b326 <memcpy>
        goto done;
 80094ec:	e078      	b.n	80095e0 <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 80094ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f0:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80094f8:	b29b      	uxth	r3, r3
 80094fa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80094fc:	429a      	cmp	r2, r3
 80094fe:	d15d      	bne.n	80095bc <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8009500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009502:	3303      	adds	r3, #3
 8009504:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8009506:	6a3b      	ldr	r3, [r7, #32]
 8009508:	3b03      	subs	r3, #3
 800950a:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	695a      	ldr	r2, [r3, #20]
 8009510:	6a3b      	ldr	r3, [r7, #32]
 8009512:	429a      	cmp	r2, r3
 8009514:	bf28      	it	cs
 8009516:	461a      	movcs	r2, r3
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6918      	ldr	r0, [r3, #16]
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	695b      	ldr	r3, [r3, #20]
 8009524:	461a      	mov	r2, r3
 8009526:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009528:	f001 fefd 	bl	800b326 <memcpy>
        goto done;
 800952c:	e058      	b.n	80095e0 <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800952e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009530:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8009532:	69fb      	ldr	r3, [r7, #28]
 8009534:	781b      	ldrb	r3, [r3, #0]
 8009536:	461a      	mov	r2, r3
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	685b      	ldr	r3, [r3, #4]
 800953c:	429a      	cmp	r2, r3
 800953e:	d118      	bne.n	8009572 <hci_send_req+0x19a>
          break;
      
        len -= 1;
 8009540:	6a3b      	ldr	r3, [r7, #32]
 8009542:	3b01      	subs	r3, #1
 8009544:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	695a      	ldr	r2, [r3, #20]
 800954a:	6a3b      	ldr	r3, [r7, #32]
 800954c:	429a      	cmp	r2, r3
 800954e:	bf28      	it	cs
 8009550:	461a      	movcs	r2, r3
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6918      	ldr	r0, [r3, #16]
 800955a:	69fb      	ldr	r3, [r7, #28]
 800955c:	1c59      	adds	r1, r3, #1
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	695b      	ldr	r3, [r3, #20]
 8009562:	461a      	mov	r2, r3
 8009564:	f001 fedf 	bl	800b326 <memcpy>
        goto done;
 8009568:	e03a      	b.n	80095e0 <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 800956a:	bf00      	nop
 800956c:	e002      	b.n	8009574 <hci_send_req+0x19c>
          break;
 800956e:	bf00      	nop
 8009570:	e000      	b.n	8009574 <hci_send_req+0x19c>
          break;
 8009572:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8009574:	4823      	ldr	r0, [pc, #140]	@ (8009604 <hci_send_req+0x22c>)
 8009576:	f000 f8a5 	bl	80096c4 <list_is_empty>
 800957a:	4603      	mov	r3, r0
 800957c:	2b00      	cmp	r3, #0
 800957e:	d00d      	beq.n	800959c <hci_send_req+0x1c4>
 8009580:	481f      	ldr	r0, [pc, #124]	@ (8009600 <hci_send_req+0x228>)
 8009582:	f000 f89f 	bl	80096c4 <list_is_empty>
 8009586:	4603      	mov	r3, r0
 8009588:	2b00      	cmp	r3, #0
 800958a:	d007      	beq.n	800959c <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800958c:	693b      	ldr	r3, [r7, #16]
 800958e:	4619      	mov	r1, r3
 8009590:	481c      	ldr	r0, [pc, #112]	@ (8009604 <hci_send_req+0x22c>)
 8009592:	f000 f8df 	bl	8009754 <list_insert_tail>
      hciReadPacket=NULL;
 8009596:	2300      	movs	r3, #0
 8009598:	613b      	str	r3, [r7, #16]
 800959a:	e008      	b.n	80095ae <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800959c:	693a      	ldr	r2, [r7, #16]
 800959e:	f107 0308 	add.w	r3, r7, #8
 80095a2:	4611      	mov	r1, r2
 80095a4:	4618      	mov	r0, r3
 80095a6:	f000 f8d5 	bl	8009754 <list_insert_tail>
      hciReadPacket=NULL;
 80095aa:	2300      	movs	r3, #0
 80095ac:	613b      	str	r3, [r7, #16]
  {
 80095ae:	e740      	b.n	8009432 <hci_send_req+0x5a>
        goto failed;
 80095b0:	bf00      	nop
 80095b2:	e004      	b.n	80095be <hci_send_req+0x1e6>
        goto failed;
 80095b4:	bf00      	nop
 80095b6:	e002      	b.n	80095be <hci_send_req+0x1e6>
          goto failed;
 80095b8:	bf00      	nop
 80095ba:	e000      	b.n	80095be <hci_send_req+0x1e6>
          goto failed;
 80095bc:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d004      	beq.n	80095ce <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	4619      	mov	r1, r3
 80095c8:	480e      	ldr	r0, [pc, #56]	@ (8009604 <hci_send_req+0x22c>)
 80095ca:	f000 f89d 	bl	8009708 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 80095ce:	f107 0308 	add.w	r3, r7, #8
 80095d2:	4619      	mov	r1, r3
 80095d4:	480a      	ldr	r0, [pc, #40]	@ (8009600 <hci_send_req+0x228>)
 80095d6:	f7ff fe63 	bl	80092a0 <move_list>

  return -1;
 80095da:	f04f 33ff 	mov.w	r3, #4294967295
 80095de:	e00b      	b.n	80095f8 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 80095e0:	693b      	ldr	r3, [r7, #16]
 80095e2:	4619      	mov	r1, r3
 80095e4:	4807      	ldr	r0, [pc, #28]	@ (8009604 <hci_send_req+0x22c>)
 80095e6:	f000 f88f 	bl	8009708 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 80095ea:	f107 0308 	add.w	r3, r7, #8
 80095ee:	4619      	mov	r1, r3
 80095f0:	4803      	ldr	r0, [pc, #12]	@ (8009600 <hci_send_req+0x228>)
 80095f2:	f7ff fe55 	bl	80092a0 <move_list>

  return 0;
 80095f6:	2300      	movs	r3, #0
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3738      	adds	r7, #56	@ 0x38
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}
 8009600:	2000099c 	.word	0x2000099c
 8009604:	20000994 	.word	0x20000994

08009608 <hci_notify_asynch_evt>:
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
  }
}

int32_t hci_notify_asynch_evt(void* pdata)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b086      	sub	sp, #24
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 8009610:	2300      	movs	r3, #0
 8009612:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 8009614:	2300      	movs	r3, #0
 8009616:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8009618:	481f      	ldr	r0, [pc, #124]	@ (8009698 <hci_notify_asynch_evt+0x90>)
 800961a:	f000 f853 	bl	80096c4 <list_is_empty>
 800961e:	4603      	mov	r3, r0
 8009620:	2b00      	cmp	r3, #0
 8009622:	d132      	bne.n	800968a <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8009624:	f107 030c 	add.w	r3, r7, #12
 8009628:	4619      	mov	r1, r3
 800962a:	481b      	ldr	r0, [pc, #108]	@ (8009698 <hci_notify_asynch_evt+0x90>)
 800962c:	f000 f8d9 	bl	80097e2 <list_remove_head>
    
    if (hciContext.io.Receive)
 8009630:	4b1a      	ldr	r3, [pc, #104]	@ (800969c <hci_notify_asynch_evt+0x94>)
 8009632:	68db      	ldr	r3, [r3, #12]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d02a      	beq.n	800968e <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8009638:	4b18      	ldr	r3, [pc, #96]	@ (800969c <hci_notify_asynch_evt+0x94>)
 800963a:	68db      	ldr	r3, [r3, #12]
 800963c:	68fa      	ldr	r2, [r7, #12]
 800963e:	3208      	adds	r2, #8
 8009640:	2180      	movs	r1, #128	@ 0x80
 8009642:	4610      	mov	r0, r2
 8009644:	4798      	blx	r3
 8009646:	4603      	mov	r3, r0
 8009648:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800964a:	7cfb      	ldrb	r3, [r7, #19]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d016      	beq.n	800967e <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	7cfa      	ldrb	r2, [r7, #19]
 8009654:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	4618      	mov	r0, r3
 800965c:	f7ff fdbd 	bl	80091da <verify_packet>
 8009660:	4603      	mov	r3, r0
 8009662:	2b00      	cmp	r3, #0
 8009664:	d105      	bne.n	8009672 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	4619      	mov	r1, r3
 800966a:	480d      	ldr	r0, [pc, #52]	@ (80096a0 <hci_notify_asynch_evt+0x98>)
 800966c:	f000 f872 	bl	8009754 <list_insert_tail>
 8009670:	e00d      	b.n	800968e <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	4619      	mov	r1, r3
 8009676:	4808      	ldr	r0, [pc, #32]	@ (8009698 <hci_notify_asynch_evt+0x90>)
 8009678:	f000 f846 	bl	8009708 <list_insert_head>
 800967c:	e007      	b.n	800968e <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	4619      	mov	r1, r3
 8009682:	4805      	ldr	r0, [pc, #20]	@ (8009698 <hci_notify_asynch_evt+0x90>)
 8009684:	f000 f840 	bl	8009708 <list_insert_head>
 8009688:	e001      	b.n	800968e <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800968a:	2301      	movs	r3, #1
 800968c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800968e:	697b      	ldr	r3, [r7, #20]

}
 8009690:	4618      	mov	r0, r3
 8009692:	3718      	adds	r7, #24
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}
 8009698:	20000994 	.word	0x20000994
 800969c:	20000c60 	.word	0x20000c60
 80096a0:	2000099c 	.word	0x2000099c

080096a4 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b083      	sub	sp, #12
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	687a      	ldr	r2, [r7, #4]
 80096b0:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	687a      	ldr	r2, [r7, #4]
 80096b6:	605a      	str	r2, [r3, #4]
}
 80096b8:	bf00      	nop
 80096ba:	370c      	adds	r7, #12
 80096bc:	46bd      	mov	sp, r7
 80096be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c2:	4770      	bx	lr

080096c4 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 80096c4:	b480      	push	{r7}
 80096c6:	b087      	sub	sp, #28
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80096cc:	f3ef 8310 	mrs	r3, PRIMASK
 80096d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80096d2:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80096d4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80096d6:	b672      	cpsid	i
}
 80096d8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	687a      	ldr	r2, [r7, #4]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d102      	bne.n	80096ea <list_is_empty+0x26>
  {
    return_value = 1;
 80096e4:	2301      	movs	r3, #1
 80096e6:	75fb      	strb	r3, [r7, #23]
 80096e8:	e001      	b.n	80096ee <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 80096ea:	2300      	movs	r3, #0
 80096ec:	75fb      	strb	r3, [r7, #23]
 80096ee:	693b      	ldr	r3, [r7, #16]
 80096f0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	f383 8810 	msr	PRIMASK, r3
}
 80096f8:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 80096fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	371c      	adds	r7, #28
 8009700:	46bd      	mov	sp, r7
 8009702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009706:	4770      	bx	lr

08009708 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8009708:	b480      	push	{r7}
 800970a:	b087      	sub	sp, #28
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009712:	f3ef 8310 	mrs	r3, PRIMASK
 8009716:	60fb      	str	r3, [r7, #12]
  return(result);
 8009718:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800971a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800971c:	b672      	cpsid	i
}
 800971e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681a      	ldr	r2, [r3, #0]
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	687a      	ldr	r2, [r7, #4]
 800972c:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	683a      	ldr	r2, [r7, #0]
 8009732:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	683a      	ldr	r2, [r7, #0]
 800973a:	605a      	str	r2, [r3, #4]
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	f383 8810 	msr	PRIMASK, r3
}
 8009746:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009748:	bf00      	nop
 800974a:	371c      	adds	r7, #28
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr

08009754 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8009754:	b480      	push	{r7}
 8009756:	b087      	sub	sp, #28
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800975e:	f3ef 8310 	mrs	r3, PRIMASK
 8009762:	60fb      	str	r3, [r7, #12]
  return(result);
 8009764:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009766:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009768:	b672      	cpsid	i
}
 800976a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	687a      	ldr	r2, [r7, #4]
 8009770:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	685a      	ldr	r2, [r3, #4]
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	683a      	ldr	r2, [r7, #0]
 800977e:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	683a      	ldr	r2, [r7, #0]
 8009786:	601a      	str	r2, [r3, #0]
 8009788:	697b      	ldr	r3, [r7, #20]
 800978a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800978c:	693b      	ldr	r3, [r7, #16]
 800978e:	f383 8810 	msr	PRIMASK, r3
}
 8009792:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009794:	bf00      	nop
 8009796:	371c      	adds	r7, #28
 8009798:	46bd      	mov	sp, r7
 800979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979e:	4770      	bx	lr

080097a0 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 80097a0:	b480      	push	{r7}
 80097a2:	b087      	sub	sp, #28
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097a8:	f3ef 8310 	mrs	r3, PRIMASK
 80097ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80097ae:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80097b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80097b2:	b672      	cpsid	i
}
 80097b4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	685b      	ldr	r3, [r3, #4]
 80097ba:	687a      	ldr	r2, [r7, #4]
 80097bc:	6812      	ldr	r2, [r2, #0]
 80097be:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	687a      	ldr	r2, [r7, #4]
 80097c6:	6852      	ldr	r2, [r2, #4]
 80097c8:	605a      	str	r2, [r3, #4]
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80097ce:	693b      	ldr	r3, [r7, #16]
 80097d0:	f383 8810 	msr	PRIMASK, r3
}
 80097d4:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80097d6:	bf00      	nop
 80097d8:	371c      	adds	r7, #28
 80097da:	46bd      	mov	sp, r7
 80097dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e0:	4770      	bx	lr

080097e2 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 80097e2:	b580      	push	{r7, lr}
 80097e4:	b086      	sub	sp, #24
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	6078      	str	r0, [r7, #4]
 80097ea:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097ec:	f3ef 8310 	mrs	r3, PRIMASK
 80097f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80097f2:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80097f4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80097f6:	b672      	cpsid	i
}
 80097f8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681a      	ldr	r2, [r3, #0]
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4618      	mov	r0, r3
 8009808:	f7ff ffca 	bl	80097a0 <list_remove_node>
  (*node)->next = NULL;
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	2200      	movs	r2, #0
 8009812:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	2200      	movs	r2, #0
 800981a:	605a      	str	r2, [r3, #4]
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	f383 8810 	msr	PRIMASK, r3
}
 8009826:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009828:	bf00      	nop
 800982a:	3718      	adds	r7, #24
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}

08009830 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b086      	sub	sp, #24
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800983a:	f3ef 8310 	mrs	r3, PRIMASK
 800983e:	60fb      	str	r3, [r7, #12]
  return(result);
 8009840:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009842:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009844:	b672      	cpsid	i
}
 8009846:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	685a      	ldr	r2, [r3, #4]
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	685b      	ldr	r3, [r3, #4]
 8009854:	4618      	mov	r0, r3
 8009856:	f7ff ffa3 	bl	80097a0 <list_remove_node>
  (*node)->next = NULL;
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	2200      	movs	r2, #0
 8009860:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	2200      	movs	r2, #0
 8009868:	605a      	str	r2, [r3, #4]
 800986a:	697b      	ldr	r3, [r7, #20]
 800986c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	f383 8810 	msr	PRIMASK, r3
}
 8009874:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009876:	bf00      	nop
 8009878:	3718      	adds	r7, #24
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}

0800987e <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800987e:	b480      	push	{r7}
 8009880:	b089      	sub	sp, #36	@ 0x24
 8009882:	af00      	add	r7, sp, #0
 8009884:	6078      	str	r0, [r7, #4]
  int size = 0;
 8009886:	2300      	movs	r3, #0
 8009888:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800988a:	f3ef 8310 	mrs	r3, PRIMASK
 800988e:	613b      	str	r3, [r7, #16]
  return(result);
 8009890:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009892:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009894:	b672      	cpsid	i
}
 8009896:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800989e:	e005      	b.n	80098ac <list_get_size+0x2e>
  {
    size++;
 80098a0:	69fb      	ldr	r3, [r7, #28]
 80098a2:	3301      	adds	r3, #1
 80098a4:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80098ac:	69ba      	ldr	r2, [r7, #24]
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d1f5      	bne.n	80098a0 <list_get_size+0x22>
 80098b4:	697b      	ldr	r3, [r7, #20]
 80098b6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	f383 8810 	msr	PRIMASK, r3
}
 80098be:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 80098c0:	69fb      	ldr	r3, [r7, #28]
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3724      	adds	r7, #36	@ 0x24
 80098c6:	46bd      	mov	sp, r7
 80098c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098cc:	4770      	bx	lr

080098ce <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80098ce:	b480      	push	{r7}
 80098d0:	b085      	sub	sp, #20
 80098d2:	af00      	add	r7, sp, #0
 80098d4:	4603      	mov	r3, r0
 80098d6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80098d8:	2300      	movs	r3, #0
 80098da:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80098dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80098e0:	2b84      	cmp	r3, #132	@ 0x84
 80098e2:	d005      	beq.n	80098f0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80098e4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	4413      	add	r3, r2
 80098ec:	3303      	adds	r3, #3
 80098ee:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80098f0:	68fb      	ldr	r3, [r7, #12]
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3714      	adds	r7, #20
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr

080098fe <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80098fe:	b580      	push	{r7, lr}
 8009900:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009902:	f000 fae5 	bl	8009ed0 <vTaskStartScheduler>
  
  return osOK;
 8009906:	2300      	movs	r3, #0
}
 8009908:	4618      	mov	r0, r3
 800990a:	bd80      	pop	{r7, pc}

0800990c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800990c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800990e:	b089      	sub	sp, #36	@ 0x24
 8009910:	af04      	add	r7, sp, #16
 8009912:	6078      	str	r0, [r7, #4]
 8009914:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	695b      	ldr	r3, [r3, #20]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d020      	beq.n	8009960 <osThreadCreate+0x54>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	699b      	ldr	r3, [r3, #24]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d01c      	beq.n	8009960 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	685c      	ldr	r4, [r3, #4]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	691e      	ldr	r6, [r3, #16]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009938:	4618      	mov	r0, r3
 800993a:	f7ff ffc8 	bl	80098ce <makeFreeRtosPriority>
 800993e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	695b      	ldr	r3, [r3, #20]
 8009944:	687a      	ldr	r2, [r7, #4]
 8009946:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009948:	9202      	str	r2, [sp, #8]
 800994a:	9301      	str	r3, [sp, #4]
 800994c:	9100      	str	r1, [sp, #0]
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	4632      	mov	r2, r6
 8009952:	4629      	mov	r1, r5
 8009954:	4620      	mov	r0, r4
 8009956:	f000 f8ed 	bl	8009b34 <xTaskCreateStatic>
 800995a:	4603      	mov	r3, r0
 800995c:	60fb      	str	r3, [r7, #12]
 800995e:	e01c      	b.n	800999a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	685c      	ldr	r4, [r3, #4]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800996c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009974:	4618      	mov	r0, r3
 8009976:	f7ff ffaa 	bl	80098ce <makeFreeRtosPriority>
 800997a:	4602      	mov	r2, r0
 800997c:	f107 030c 	add.w	r3, r7, #12
 8009980:	9301      	str	r3, [sp, #4]
 8009982:	9200      	str	r2, [sp, #0]
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	4632      	mov	r2, r6
 8009988:	4629      	mov	r1, r5
 800998a:	4620      	mov	r0, r4
 800998c:	f000 f932 	bl	8009bf4 <xTaskCreate>
 8009990:	4603      	mov	r3, r0
 8009992:	2b01      	cmp	r3, #1
 8009994:	d001      	beq.n	800999a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009996:	2300      	movs	r3, #0
 8009998:	e000      	b.n	800999c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800999a:	68fb      	ldr	r3, [r7, #12]
}
 800999c:	4618      	mov	r0, r3
 800999e:	3714      	adds	r7, #20
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080099a4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b084      	sub	sp, #16
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d001      	beq.n	80099ba <osDelay+0x16>
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	e000      	b.n	80099bc <osDelay+0x18>
 80099ba:	2301      	movs	r3, #1
 80099bc:	4618      	mov	r0, r3
 80099be:	f000 fa51 	bl	8009e64 <vTaskDelay>
  
  return osOK;
 80099c2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3710      	adds	r7, #16
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80099cc:	b480      	push	{r7}
 80099ce:	b083      	sub	sp, #12
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	f103 0208 	add.w	r2, r3, #8
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f04f 32ff 	mov.w	r2, #4294967295
 80099e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f103 0208 	add.w	r2, r3, #8
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f103 0208 	add.w	r2, r3, #8
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2200      	movs	r2, #0
 80099fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009a00:	bf00      	nop
 8009a02:	370c      	adds	r7, #12
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr

08009a0c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b083      	sub	sp, #12
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2200      	movs	r2, #0
 8009a18:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009a1a:	bf00      	nop
 8009a1c:	370c      	adds	r7, #12
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a24:	4770      	bx	lr

08009a26 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009a26:	b480      	push	{r7}
 8009a28:	b085      	sub	sp, #20
 8009a2a:	af00      	add	r7, sp, #0
 8009a2c:	6078      	str	r0, [r7, #4]
 8009a2e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	685b      	ldr	r3, [r3, #4]
 8009a34:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	68fa      	ldr	r2, [r7, #12]
 8009a3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	689a      	ldr	r2, [r3, #8]
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	683a      	ldr	r2, [r7, #0]
 8009a4a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	683a      	ldr	r2, [r7, #0]
 8009a50:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	687a      	ldr	r2, [r7, #4]
 8009a56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	1c5a      	adds	r2, r3, #1
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	601a      	str	r2, [r3, #0]
}
 8009a62:	bf00      	nop
 8009a64:	3714      	adds	r7, #20
 8009a66:	46bd      	mov	sp, r7
 8009a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6c:	4770      	bx	lr

08009a6e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009a6e:	b480      	push	{r7}
 8009a70:	b085      	sub	sp, #20
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	6078      	str	r0, [r7, #4]
 8009a76:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a84:	d103      	bne.n	8009a8e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	691b      	ldr	r3, [r3, #16]
 8009a8a:	60fb      	str	r3, [r7, #12]
 8009a8c:	e00c      	b.n	8009aa8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	3308      	adds	r3, #8
 8009a92:	60fb      	str	r3, [r7, #12]
 8009a94:	e002      	b.n	8009a9c <vListInsert+0x2e>
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	685b      	ldr	r3, [r3, #4]
 8009a9a:	60fb      	str	r3, [r7, #12]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	685b      	ldr	r3, [r3, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	68ba      	ldr	r2, [r7, #8]
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	d2f6      	bcs.n	8009a96 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	685a      	ldr	r2, [r3, #4]
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	685b      	ldr	r3, [r3, #4]
 8009ab4:	683a      	ldr	r2, [r7, #0]
 8009ab6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	68fa      	ldr	r2, [r7, #12]
 8009abc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	683a      	ldr	r2, [r7, #0]
 8009ac2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	687a      	ldr	r2, [r7, #4]
 8009ac8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	1c5a      	adds	r2, r3, #1
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	601a      	str	r2, [r3, #0]
}
 8009ad4:	bf00      	nop
 8009ad6:	3714      	adds	r7, #20
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr

08009ae0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b085      	sub	sp, #20
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	691b      	ldr	r3, [r3, #16]
 8009aec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	685b      	ldr	r3, [r3, #4]
 8009af2:	687a      	ldr	r2, [r7, #4]
 8009af4:	6892      	ldr	r2, [r2, #8]
 8009af6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	689b      	ldr	r3, [r3, #8]
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	6852      	ldr	r2, [r2, #4]
 8009b00:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	685b      	ldr	r3, [r3, #4]
 8009b06:	687a      	ldr	r2, [r7, #4]
 8009b08:	429a      	cmp	r2, r3
 8009b0a:	d103      	bne.n	8009b14 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	689a      	ldr	r2, [r3, #8]
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2200      	movs	r2, #0
 8009b18:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	1e5a      	subs	r2, r3, #1
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	3714      	adds	r7, #20
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b32:	4770      	bx	lr

08009b34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b08e      	sub	sp, #56	@ 0x38
 8009b38:	af04      	add	r7, sp, #16
 8009b3a:	60f8      	str	r0, [r7, #12]
 8009b3c:	60b9      	str	r1, [r7, #8]
 8009b3e:	607a      	str	r2, [r7, #4]
 8009b40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d10b      	bne.n	8009b60 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b4c:	f383 8811 	msr	BASEPRI, r3
 8009b50:	f3bf 8f6f 	isb	sy
 8009b54:	f3bf 8f4f 	dsb	sy
 8009b58:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009b5a:	bf00      	nop
 8009b5c:	bf00      	nop
 8009b5e:	e7fd      	b.n	8009b5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d10b      	bne.n	8009b7e <xTaskCreateStatic+0x4a>
	__asm volatile
 8009b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b6a:	f383 8811 	msr	BASEPRI, r3
 8009b6e:	f3bf 8f6f 	isb	sy
 8009b72:	f3bf 8f4f 	dsb	sy
 8009b76:	61fb      	str	r3, [r7, #28]
}
 8009b78:	bf00      	nop
 8009b7a:	bf00      	nop
 8009b7c:	e7fd      	b.n	8009b7a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009b7e:	2354      	movs	r3, #84	@ 0x54
 8009b80:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	2b54      	cmp	r3, #84	@ 0x54
 8009b86:	d00b      	beq.n	8009ba0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b8c:	f383 8811 	msr	BASEPRI, r3
 8009b90:	f3bf 8f6f 	isb	sy
 8009b94:	f3bf 8f4f 	dsb	sy
 8009b98:	61bb      	str	r3, [r7, #24]
}
 8009b9a:	bf00      	nop
 8009b9c:	bf00      	nop
 8009b9e:	e7fd      	b.n	8009b9c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009ba0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d01e      	beq.n	8009be6 <xTaskCreateStatic+0xb2>
 8009ba8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d01b      	beq.n	8009be6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bb0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009bb6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bba:	2202      	movs	r2, #2
 8009bbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	9303      	str	r3, [sp, #12]
 8009bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc6:	9302      	str	r3, [sp, #8]
 8009bc8:	f107 0314 	add.w	r3, r7, #20
 8009bcc:	9301      	str	r3, [sp, #4]
 8009bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd0:	9300      	str	r3, [sp, #0]
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	687a      	ldr	r2, [r7, #4]
 8009bd6:	68b9      	ldr	r1, [r7, #8]
 8009bd8:	68f8      	ldr	r0, [r7, #12]
 8009bda:	f000 f850 	bl	8009c7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009bde:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009be0:	f000 f8d6 	bl	8009d90 <prvAddNewTaskToReadyList>
 8009be4:	e001      	b.n	8009bea <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009be6:	2300      	movs	r3, #0
 8009be8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009bea:	697b      	ldr	r3, [r7, #20]
	}
 8009bec:	4618      	mov	r0, r3
 8009bee:	3728      	adds	r7, #40	@ 0x28
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b08c      	sub	sp, #48	@ 0x30
 8009bf8:	af04      	add	r7, sp, #16
 8009bfa:	60f8      	str	r0, [r7, #12]
 8009bfc:	60b9      	str	r1, [r7, #8]
 8009bfe:	603b      	str	r3, [r7, #0]
 8009c00:	4613      	mov	r3, r2
 8009c02:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009c04:	88fb      	ldrh	r3, [r7, #6]
 8009c06:	009b      	lsls	r3, r3, #2
 8009c08:	4618      	mov	r0, r3
 8009c0a:	f000 feed 	bl	800a9e8 <pvPortMalloc>
 8009c0e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009c10:	697b      	ldr	r3, [r7, #20]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d00e      	beq.n	8009c34 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009c16:	2054      	movs	r0, #84	@ 0x54
 8009c18:	f000 fee6 	bl	800a9e8 <pvPortMalloc>
 8009c1c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009c1e:	69fb      	ldr	r3, [r7, #28]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d003      	beq.n	8009c2c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009c24:	69fb      	ldr	r3, [r7, #28]
 8009c26:	697a      	ldr	r2, [r7, #20]
 8009c28:	631a      	str	r2, [r3, #48]	@ 0x30
 8009c2a:	e005      	b.n	8009c38 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009c2c:	6978      	ldr	r0, [r7, #20]
 8009c2e:	f000 ffa9 	bl	800ab84 <vPortFree>
 8009c32:	e001      	b.n	8009c38 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009c34:	2300      	movs	r3, #0
 8009c36:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009c38:	69fb      	ldr	r3, [r7, #28]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d017      	beq.n	8009c6e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009c3e:	69fb      	ldr	r3, [r7, #28]
 8009c40:	2200      	movs	r2, #0
 8009c42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009c46:	88fa      	ldrh	r2, [r7, #6]
 8009c48:	2300      	movs	r3, #0
 8009c4a:	9303      	str	r3, [sp, #12]
 8009c4c:	69fb      	ldr	r3, [r7, #28]
 8009c4e:	9302      	str	r3, [sp, #8]
 8009c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c52:	9301      	str	r3, [sp, #4]
 8009c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c56:	9300      	str	r3, [sp, #0]
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	68b9      	ldr	r1, [r7, #8]
 8009c5c:	68f8      	ldr	r0, [r7, #12]
 8009c5e:	f000 f80e 	bl	8009c7e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009c62:	69f8      	ldr	r0, [r7, #28]
 8009c64:	f000 f894 	bl	8009d90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009c68:	2301      	movs	r3, #1
 8009c6a:	61bb      	str	r3, [r7, #24]
 8009c6c:	e002      	b.n	8009c74 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8009c72:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009c74:	69bb      	ldr	r3, [r7, #24]
	}
 8009c76:	4618      	mov	r0, r3
 8009c78:	3720      	adds	r7, #32
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}

08009c7e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009c7e:	b580      	push	{r7, lr}
 8009c80:	b088      	sub	sp, #32
 8009c82:	af00      	add	r7, sp, #0
 8009c84:	60f8      	str	r0, [r7, #12]
 8009c86:	60b9      	str	r1, [r7, #8]
 8009c88:	607a      	str	r2, [r7, #4]
 8009c8a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009c96:	3b01      	subs	r3, #1
 8009c98:	009b      	lsls	r3, r3, #2
 8009c9a:	4413      	add	r3, r2
 8009c9c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009c9e:	69bb      	ldr	r3, [r7, #24]
 8009ca0:	f023 0307 	bic.w	r3, r3, #7
 8009ca4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009ca6:	69bb      	ldr	r3, [r7, #24]
 8009ca8:	f003 0307 	and.w	r3, r3, #7
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d00b      	beq.n	8009cc8 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cb4:	f383 8811 	msr	BASEPRI, r3
 8009cb8:	f3bf 8f6f 	isb	sy
 8009cbc:	f3bf 8f4f 	dsb	sy
 8009cc0:	617b      	str	r3, [r7, #20]
}
 8009cc2:	bf00      	nop
 8009cc4:	bf00      	nop
 8009cc6:	e7fd      	b.n	8009cc4 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d01f      	beq.n	8009d0e <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009cce:	2300      	movs	r3, #0
 8009cd0:	61fb      	str	r3, [r7, #28]
 8009cd2:	e012      	b.n	8009cfa <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009cd4:	68ba      	ldr	r2, [r7, #8]
 8009cd6:	69fb      	ldr	r3, [r7, #28]
 8009cd8:	4413      	add	r3, r2
 8009cda:	7819      	ldrb	r1, [r3, #0]
 8009cdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cde:	69fb      	ldr	r3, [r7, #28]
 8009ce0:	4413      	add	r3, r2
 8009ce2:	3334      	adds	r3, #52	@ 0x34
 8009ce4:	460a      	mov	r2, r1
 8009ce6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009ce8:	68ba      	ldr	r2, [r7, #8]
 8009cea:	69fb      	ldr	r3, [r7, #28]
 8009cec:	4413      	add	r3, r2
 8009cee:	781b      	ldrb	r3, [r3, #0]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d006      	beq.n	8009d02 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009cf4:	69fb      	ldr	r3, [r7, #28]
 8009cf6:	3301      	adds	r3, #1
 8009cf8:	61fb      	str	r3, [r7, #28]
 8009cfa:	69fb      	ldr	r3, [r7, #28]
 8009cfc:	2b0f      	cmp	r3, #15
 8009cfe:	d9e9      	bls.n	8009cd4 <prvInitialiseNewTask+0x56>
 8009d00:	e000      	b.n	8009d04 <prvInitialiseNewTask+0x86>
			{
				break;
 8009d02:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d06:	2200      	movs	r2, #0
 8009d08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009d0c:	e003      	b.n	8009d16 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d10:	2200      	movs	r2, #0
 8009d12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d18:	2b06      	cmp	r3, #6
 8009d1a:	d901      	bls.n	8009d20 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009d1c:	2306      	movs	r3, #6
 8009d1e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d24:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d2a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d2e:	2200      	movs	r2, #0
 8009d30:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d34:	3304      	adds	r3, #4
 8009d36:	4618      	mov	r0, r3
 8009d38:	f7ff fe68 	bl	8009a0c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d3e:	3318      	adds	r3, #24
 8009d40:	4618      	mov	r0, r3
 8009d42:	f7ff fe63 	bl	8009a0c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d4a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d4e:	f1c3 0207 	rsb	r2, r3, #7
 8009d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d54:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d5a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d5e:	2200      	movs	r2, #0
 8009d60:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d64:	2200      	movs	r2, #0
 8009d66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009d6a:	683a      	ldr	r2, [r7, #0]
 8009d6c:	68f9      	ldr	r1, [r7, #12]
 8009d6e:	69b8      	ldr	r0, [r7, #24]
 8009d70:	f000 fc2c 	bl	800a5cc <pxPortInitialiseStack>
 8009d74:	4602      	mov	r2, r0
 8009d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d78:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d002      	beq.n	8009d86 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d86:	bf00      	nop
 8009d88:	3720      	adds	r7, #32
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}
	...

08009d90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b082      	sub	sp, #8
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009d98:	f000 fd46 	bl	800a828 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009d9c:	4b2a      	ldr	r3, [pc, #168]	@ (8009e48 <prvAddNewTaskToReadyList+0xb8>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	3301      	adds	r3, #1
 8009da2:	4a29      	ldr	r2, [pc, #164]	@ (8009e48 <prvAddNewTaskToReadyList+0xb8>)
 8009da4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009da6:	4b29      	ldr	r3, [pc, #164]	@ (8009e4c <prvAddNewTaskToReadyList+0xbc>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d109      	bne.n	8009dc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009dae:	4a27      	ldr	r2, [pc, #156]	@ (8009e4c <prvAddNewTaskToReadyList+0xbc>)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009db4:	4b24      	ldr	r3, [pc, #144]	@ (8009e48 <prvAddNewTaskToReadyList+0xb8>)
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	2b01      	cmp	r3, #1
 8009dba:	d110      	bne.n	8009dde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009dbc:	f000 fac4 	bl	800a348 <prvInitialiseTaskLists>
 8009dc0:	e00d      	b.n	8009dde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009dc2:	4b23      	ldr	r3, [pc, #140]	@ (8009e50 <prvAddNewTaskToReadyList+0xc0>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d109      	bne.n	8009dde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009dca:	4b20      	ldr	r3, [pc, #128]	@ (8009e4c <prvAddNewTaskToReadyList+0xbc>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	d802      	bhi.n	8009dde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009dd8:	4a1c      	ldr	r2, [pc, #112]	@ (8009e4c <prvAddNewTaskToReadyList+0xbc>)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009dde:	4b1d      	ldr	r3, [pc, #116]	@ (8009e54 <prvAddNewTaskToReadyList+0xc4>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	3301      	adds	r3, #1
 8009de4:	4a1b      	ldr	r2, [pc, #108]	@ (8009e54 <prvAddNewTaskToReadyList+0xc4>)
 8009de6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dec:	2201      	movs	r2, #1
 8009dee:	409a      	lsls	r2, r3
 8009df0:	4b19      	ldr	r3, [pc, #100]	@ (8009e58 <prvAddNewTaskToReadyList+0xc8>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	4313      	orrs	r3, r2
 8009df6:	4a18      	ldr	r2, [pc, #96]	@ (8009e58 <prvAddNewTaskToReadyList+0xc8>)
 8009df8:	6013      	str	r3, [r2, #0]
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dfe:	4613      	mov	r3, r2
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	4413      	add	r3, r2
 8009e04:	009b      	lsls	r3, r3, #2
 8009e06:	4a15      	ldr	r2, [pc, #84]	@ (8009e5c <prvAddNewTaskToReadyList+0xcc>)
 8009e08:	441a      	add	r2, r3
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	3304      	adds	r3, #4
 8009e0e:	4619      	mov	r1, r3
 8009e10:	4610      	mov	r0, r2
 8009e12:	f7ff fe08 	bl	8009a26 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009e16:	f000 fd39 	bl	800a88c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8009e50 <prvAddNewTaskToReadyList+0xc0>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d00e      	beq.n	8009e40 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009e22:	4b0a      	ldr	r3, [pc, #40]	@ (8009e4c <prvAddNewTaskToReadyList+0xbc>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e2c:	429a      	cmp	r2, r3
 8009e2e:	d207      	bcs.n	8009e40 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009e30:	4b0b      	ldr	r3, [pc, #44]	@ (8009e60 <prvAddNewTaskToReadyList+0xd0>)
 8009e32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e36:	601a      	str	r2, [r3, #0]
 8009e38:	f3bf 8f4f 	dsb	sy
 8009e3c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e40:	bf00      	nop
 8009e42:	3708      	adds	r7, #8
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	20000d80 	.word	0x20000d80
 8009e4c:	20000c80 	.word	0x20000c80
 8009e50:	20000d8c 	.word	0x20000d8c
 8009e54:	20000d9c 	.word	0x20000d9c
 8009e58:	20000d88 	.word	0x20000d88
 8009e5c:	20000c84 	.word	0x20000c84
 8009e60:	e000ed04 	.word	0xe000ed04

08009e64 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b084      	sub	sp, #16
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d018      	beq.n	8009ea8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009e76:	4b14      	ldr	r3, [pc, #80]	@ (8009ec8 <vTaskDelay+0x64>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d00b      	beq.n	8009e96 <vTaskDelay+0x32>
	__asm volatile
 8009e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e82:	f383 8811 	msr	BASEPRI, r3
 8009e86:	f3bf 8f6f 	isb	sy
 8009e8a:	f3bf 8f4f 	dsb	sy
 8009e8e:	60bb      	str	r3, [r7, #8]
}
 8009e90:	bf00      	nop
 8009e92:	bf00      	nop
 8009e94:	e7fd      	b.n	8009e92 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009e96:	f000 f87d 	bl	8009f94 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009e9a:	2100      	movs	r1, #0
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f000 fb2f 	bl	800a500 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009ea2:	f000 f885 	bl	8009fb0 <xTaskResumeAll>
 8009ea6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d107      	bne.n	8009ebe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009eae:	4b07      	ldr	r3, [pc, #28]	@ (8009ecc <vTaskDelay+0x68>)
 8009eb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009eb4:	601a      	str	r2, [r3, #0]
 8009eb6:	f3bf 8f4f 	dsb	sy
 8009eba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009ebe:	bf00      	nop
 8009ec0:	3710      	adds	r7, #16
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bd80      	pop	{r7, pc}
 8009ec6:	bf00      	nop
 8009ec8:	20000da8 	.word	0x20000da8
 8009ecc:	e000ed04 	.word	0xe000ed04

08009ed0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b08a      	sub	sp, #40	@ 0x28
 8009ed4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009eda:	2300      	movs	r3, #0
 8009edc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009ede:	463a      	mov	r2, r7
 8009ee0:	1d39      	adds	r1, r7, #4
 8009ee2:	f107 0308 	add.w	r3, r7, #8
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	f7f7 fb56 	bl	8001598 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009eec:	6839      	ldr	r1, [r7, #0]
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	68ba      	ldr	r2, [r7, #8]
 8009ef2:	9202      	str	r2, [sp, #8]
 8009ef4:	9301      	str	r3, [sp, #4]
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	9300      	str	r3, [sp, #0]
 8009efa:	2300      	movs	r3, #0
 8009efc:	460a      	mov	r2, r1
 8009efe:	491f      	ldr	r1, [pc, #124]	@ (8009f7c <vTaskStartScheduler+0xac>)
 8009f00:	481f      	ldr	r0, [pc, #124]	@ (8009f80 <vTaskStartScheduler+0xb0>)
 8009f02:	f7ff fe17 	bl	8009b34 <xTaskCreateStatic>
 8009f06:	4603      	mov	r3, r0
 8009f08:	4a1e      	ldr	r2, [pc, #120]	@ (8009f84 <vTaskStartScheduler+0xb4>)
 8009f0a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8009f84 <vTaskStartScheduler+0xb4>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d002      	beq.n	8009f1a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009f14:	2301      	movs	r3, #1
 8009f16:	617b      	str	r3, [r7, #20]
 8009f18:	e001      	b.n	8009f1e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009f1e:	697b      	ldr	r3, [r7, #20]
 8009f20:	2b01      	cmp	r3, #1
 8009f22:	d116      	bne.n	8009f52 <vTaskStartScheduler+0x82>
	__asm volatile
 8009f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f28:	f383 8811 	msr	BASEPRI, r3
 8009f2c:	f3bf 8f6f 	isb	sy
 8009f30:	f3bf 8f4f 	dsb	sy
 8009f34:	613b      	str	r3, [r7, #16]
}
 8009f36:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009f38:	4b13      	ldr	r3, [pc, #76]	@ (8009f88 <vTaskStartScheduler+0xb8>)
 8009f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8009f3e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009f40:	4b12      	ldr	r3, [pc, #72]	@ (8009f8c <vTaskStartScheduler+0xbc>)
 8009f42:	2201      	movs	r2, #1
 8009f44:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009f46:	4b12      	ldr	r3, [pc, #72]	@ (8009f90 <vTaskStartScheduler+0xc0>)
 8009f48:	2200      	movs	r2, #0
 8009f4a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009f4c:	f000 fbc8 	bl	800a6e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009f50:	e00f      	b.n	8009f72 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f58:	d10b      	bne.n	8009f72 <vTaskStartScheduler+0xa2>
	__asm volatile
 8009f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f5e:	f383 8811 	msr	BASEPRI, r3
 8009f62:	f3bf 8f6f 	isb	sy
 8009f66:	f3bf 8f4f 	dsb	sy
 8009f6a:	60fb      	str	r3, [r7, #12]
}
 8009f6c:	bf00      	nop
 8009f6e:	bf00      	nop
 8009f70:	e7fd      	b.n	8009f6e <vTaskStartScheduler+0x9e>
}
 8009f72:	bf00      	nop
 8009f74:	3718      	adds	r7, #24
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}
 8009f7a:	bf00      	nop
 8009f7c:	0800becc 	.word	0x0800becc
 8009f80:	0800a319 	.word	0x0800a319
 8009f84:	20000da4 	.word	0x20000da4
 8009f88:	20000da0 	.word	0x20000da0
 8009f8c:	20000d8c 	.word	0x20000d8c
 8009f90:	20000d84 	.word	0x20000d84

08009f94 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009f94:	b480      	push	{r7}
 8009f96:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009f98:	4b04      	ldr	r3, [pc, #16]	@ (8009fac <vTaskSuspendAll+0x18>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	3301      	adds	r3, #1
 8009f9e:	4a03      	ldr	r2, [pc, #12]	@ (8009fac <vTaskSuspendAll+0x18>)
 8009fa0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009fa2:	bf00      	nop
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr
 8009fac:	20000da8 	.word	0x20000da8

08009fb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b084      	sub	sp, #16
 8009fb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009fbe:	4b42      	ldr	r3, [pc, #264]	@ (800a0c8 <xTaskResumeAll+0x118>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d10b      	bne.n	8009fde <xTaskResumeAll+0x2e>
	__asm volatile
 8009fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fca:	f383 8811 	msr	BASEPRI, r3
 8009fce:	f3bf 8f6f 	isb	sy
 8009fd2:	f3bf 8f4f 	dsb	sy
 8009fd6:	603b      	str	r3, [r7, #0]
}
 8009fd8:	bf00      	nop
 8009fda:	bf00      	nop
 8009fdc:	e7fd      	b.n	8009fda <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009fde:	f000 fc23 	bl	800a828 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009fe2:	4b39      	ldr	r3, [pc, #228]	@ (800a0c8 <xTaskResumeAll+0x118>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	3b01      	subs	r3, #1
 8009fe8:	4a37      	ldr	r2, [pc, #220]	@ (800a0c8 <xTaskResumeAll+0x118>)
 8009fea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009fec:	4b36      	ldr	r3, [pc, #216]	@ (800a0c8 <xTaskResumeAll+0x118>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d161      	bne.n	800a0b8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009ff4:	4b35      	ldr	r3, [pc, #212]	@ (800a0cc <xTaskResumeAll+0x11c>)
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d05d      	beq.n	800a0b8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ffc:	e02e      	b.n	800a05c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ffe:	4b34      	ldr	r3, [pc, #208]	@ (800a0d0 <xTaskResumeAll+0x120>)
 800a000:	68db      	ldr	r3, [r3, #12]
 800a002:	68db      	ldr	r3, [r3, #12]
 800a004:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	3318      	adds	r3, #24
 800a00a:	4618      	mov	r0, r3
 800a00c:	f7ff fd68 	bl	8009ae0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	3304      	adds	r3, #4
 800a014:	4618      	mov	r0, r3
 800a016:	f7ff fd63 	bl	8009ae0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a01e:	2201      	movs	r2, #1
 800a020:	409a      	lsls	r2, r3
 800a022:	4b2c      	ldr	r3, [pc, #176]	@ (800a0d4 <xTaskResumeAll+0x124>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	4313      	orrs	r3, r2
 800a028:	4a2a      	ldr	r2, [pc, #168]	@ (800a0d4 <xTaskResumeAll+0x124>)
 800a02a:	6013      	str	r3, [r2, #0]
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a030:	4613      	mov	r3, r2
 800a032:	009b      	lsls	r3, r3, #2
 800a034:	4413      	add	r3, r2
 800a036:	009b      	lsls	r3, r3, #2
 800a038:	4a27      	ldr	r2, [pc, #156]	@ (800a0d8 <xTaskResumeAll+0x128>)
 800a03a:	441a      	add	r2, r3
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	3304      	adds	r3, #4
 800a040:	4619      	mov	r1, r3
 800a042:	4610      	mov	r0, r2
 800a044:	f7ff fcef 	bl	8009a26 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a04c:	4b23      	ldr	r3, [pc, #140]	@ (800a0dc <xTaskResumeAll+0x12c>)
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a052:	429a      	cmp	r2, r3
 800a054:	d302      	bcc.n	800a05c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a056:	4b22      	ldr	r3, [pc, #136]	@ (800a0e0 <xTaskResumeAll+0x130>)
 800a058:	2201      	movs	r2, #1
 800a05a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a05c:	4b1c      	ldr	r3, [pc, #112]	@ (800a0d0 <xTaskResumeAll+0x120>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d1cc      	bne.n	8009ffe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d001      	beq.n	800a06e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a06a:	f000 fa0b 	bl	800a484 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a06e:	4b1d      	ldr	r3, [pc, #116]	@ (800a0e4 <xTaskResumeAll+0x134>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d010      	beq.n	800a09c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a07a:	f000 f837 	bl	800a0ec <xTaskIncrementTick>
 800a07e:	4603      	mov	r3, r0
 800a080:	2b00      	cmp	r3, #0
 800a082:	d002      	beq.n	800a08a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a084:	4b16      	ldr	r3, [pc, #88]	@ (800a0e0 <xTaskResumeAll+0x130>)
 800a086:	2201      	movs	r2, #1
 800a088:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	3b01      	subs	r3, #1
 800a08e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d1f1      	bne.n	800a07a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a096:	4b13      	ldr	r3, [pc, #76]	@ (800a0e4 <xTaskResumeAll+0x134>)
 800a098:	2200      	movs	r2, #0
 800a09a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a09c:	4b10      	ldr	r3, [pc, #64]	@ (800a0e0 <xTaskResumeAll+0x130>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d009      	beq.n	800a0b8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a0a8:	4b0f      	ldr	r3, [pc, #60]	@ (800a0e8 <xTaskResumeAll+0x138>)
 800a0aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0ae:	601a      	str	r2, [r3, #0]
 800a0b0:	f3bf 8f4f 	dsb	sy
 800a0b4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a0b8:	f000 fbe8 	bl	800a88c <vPortExitCritical>

	return xAlreadyYielded;
 800a0bc:	68bb      	ldr	r3, [r7, #8]
}
 800a0be:	4618      	mov	r0, r3
 800a0c0:	3710      	adds	r7, #16
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}
 800a0c6:	bf00      	nop
 800a0c8:	20000da8 	.word	0x20000da8
 800a0cc:	20000d80 	.word	0x20000d80
 800a0d0:	20000d40 	.word	0x20000d40
 800a0d4:	20000d88 	.word	0x20000d88
 800a0d8:	20000c84 	.word	0x20000c84
 800a0dc:	20000c80 	.word	0x20000c80
 800a0e0:	20000d94 	.word	0x20000d94
 800a0e4:	20000d90 	.word	0x20000d90
 800a0e8:	e000ed04 	.word	0xe000ed04

0800a0ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b086      	sub	sp, #24
 800a0f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0f6:	4b4f      	ldr	r3, [pc, #316]	@ (800a234 <xTaskIncrementTick+0x148>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	f040 808f 	bne.w	800a21e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a100:	4b4d      	ldr	r3, [pc, #308]	@ (800a238 <xTaskIncrementTick+0x14c>)
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	3301      	adds	r3, #1
 800a106:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a108:	4a4b      	ldr	r2, [pc, #300]	@ (800a238 <xTaskIncrementTick+0x14c>)
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d121      	bne.n	800a158 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a114:	4b49      	ldr	r3, [pc, #292]	@ (800a23c <xTaskIncrementTick+0x150>)
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d00b      	beq.n	800a136 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a11e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a122:	f383 8811 	msr	BASEPRI, r3
 800a126:	f3bf 8f6f 	isb	sy
 800a12a:	f3bf 8f4f 	dsb	sy
 800a12e:	603b      	str	r3, [r7, #0]
}
 800a130:	bf00      	nop
 800a132:	bf00      	nop
 800a134:	e7fd      	b.n	800a132 <xTaskIncrementTick+0x46>
 800a136:	4b41      	ldr	r3, [pc, #260]	@ (800a23c <xTaskIncrementTick+0x150>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	60fb      	str	r3, [r7, #12]
 800a13c:	4b40      	ldr	r3, [pc, #256]	@ (800a240 <xTaskIncrementTick+0x154>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a3e      	ldr	r2, [pc, #248]	@ (800a23c <xTaskIncrementTick+0x150>)
 800a142:	6013      	str	r3, [r2, #0]
 800a144:	4a3e      	ldr	r2, [pc, #248]	@ (800a240 <xTaskIncrementTick+0x154>)
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	6013      	str	r3, [r2, #0]
 800a14a:	4b3e      	ldr	r3, [pc, #248]	@ (800a244 <xTaskIncrementTick+0x158>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	3301      	adds	r3, #1
 800a150:	4a3c      	ldr	r2, [pc, #240]	@ (800a244 <xTaskIncrementTick+0x158>)
 800a152:	6013      	str	r3, [r2, #0]
 800a154:	f000 f996 	bl	800a484 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a158:	4b3b      	ldr	r3, [pc, #236]	@ (800a248 <xTaskIncrementTick+0x15c>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	693a      	ldr	r2, [r7, #16]
 800a15e:	429a      	cmp	r2, r3
 800a160:	d348      	bcc.n	800a1f4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a162:	4b36      	ldr	r3, [pc, #216]	@ (800a23c <xTaskIncrementTick+0x150>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d104      	bne.n	800a176 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a16c:	4b36      	ldr	r3, [pc, #216]	@ (800a248 <xTaskIncrementTick+0x15c>)
 800a16e:	f04f 32ff 	mov.w	r2, #4294967295
 800a172:	601a      	str	r2, [r3, #0]
					break;
 800a174:	e03e      	b.n	800a1f4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a176:	4b31      	ldr	r3, [pc, #196]	@ (800a23c <xTaskIncrementTick+0x150>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	68db      	ldr	r3, [r3, #12]
 800a17c:	68db      	ldr	r3, [r3, #12]
 800a17e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	685b      	ldr	r3, [r3, #4]
 800a184:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a186:	693a      	ldr	r2, [r7, #16]
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d203      	bcs.n	800a196 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a18e:	4a2e      	ldr	r2, [pc, #184]	@ (800a248 <xTaskIncrementTick+0x15c>)
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a194:	e02e      	b.n	800a1f4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	3304      	adds	r3, #4
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7ff fca0 	bl	8009ae0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d004      	beq.n	800a1b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	3318      	adds	r3, #24
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	f7ff fc97 	bl	8009ae0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a1b2:	68bb      	ldr	r3, [r7, #8]
 800a1b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	409a      	lsls	r2, r3
 800a1ba:	4b24      	ldr	r3, [pc, #144]	@ (800a24c <xTaskIncrementTick+0x160>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	4a22      	ldr	r2, [pc, #136]	@ (800a24c <xTaskIncrementTick+0x160>)
 800a1c2:	6013      	str	r3, [r2, #0]
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1c8:	4613      	mov	r3, r2
 800a1ca:	009b      	lsls	r3, r3, #2
 800a1cc:	4413      	add	r3, r2
 800a1ce:	009b      	lsls	r3, r3, #2
 800a1d0:	4a1f      	ldr	r2, [pc, #124]	@ (800a250 <xTaskIncrementTick+0x164>)
 800a1d2:	441a      	add	r2, r3
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	3304      	adds	r3, #4
 800a1d8:	4619      	mov	r1, r3
 800a1da:	4610      	mov	r0, r2
 800a1dc:	f7ff fc23 	bl	8009a26 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1e4:	4b1b      	ldr	r3, [pc, #108]	@ (800a254 <xTaskIncrementTick+0x168>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d3b9      	bcc.n	800a162 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a1f2:	e7b6      	b.n	800a162 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a1f4:	4b17      	ldr	r3, [pc, #92]	@ (800a254 <xTaskIncrementTick+0x168>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1fa:	4915      	ldr	r1, [pc, #84]	@ (800a250 <xTaskIncrementTick+0x164>)
 800a1fc:	4613      	mov	r3, r2
 800a1fe:	009b      	lsls	r3, r3, #2
 800a200:	4413      	add	r3, r2
 800a202:	009b      	lsls	r3, r3, #2
 800a204:	440b      	add	r3, r1
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	2b01      	cmp	r3, #1
 800a20a:	d901      	bls.n	800a210 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a20c:	2301      	movs	r3, #1
 800a20e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a210:	4b11      	ldr	r3, [pc, #68]	@ (800a258 <xTaskIncrementTick+0x16c>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d007      	beq.n	800a228 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a218:	2301      	movs	r3, #1
 800a21a:	617b      	str	r3, [r7, #20]
 800a21c:	e004      	b.n	800a228 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a21e:	4b0f      	ldr	r3, [pc, #60]	@ (800a25c <xTaskIncrementTick+0x170>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	3301      	adds	r3, #1
 800a224:	4a0d      	ldr	r2, [pc, #52]	@ (800a25c <xTaskIncrementTick+0x170>)
 800a226:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a228:	697b      	ldr	r3, [r7, #20]
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3718      	adds	r7, #24
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}
 800a232:	bf00      	nop
 800a234:	20000da8 	.word	0x20000da8
 800a238:	20000d84 	.word	0x20000d84
 800a23c:	20000d38 	.word	0x20000d38
 800a240:	20000d3c 	.word	0x20000d3c
 800a244:	20000d98 	.word	0x20000d98
 800a248:	20000da0 	.word	0x20000da0
 800a24c:	20000d88 	.word	0x20000d88
 800a250:	20000c84 	.word	0x20000c84
 800a254:	20000c80 	.word	0x20000c80
 800a258:	20000d94 	.word	0x20000d94
 800a25c:	20000d90 	.word	0x20000d90

0800a260 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a260:	b480      	push	{r7}
 800a262:	b087      	sub	sp, #28
 800a264:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a266:	4b27      	ldr	r3, [pc, #156]	@ (800a304 <vTaskSwitchContext+0xa4>)
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d003      	beq.n	800a276 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a26e:	4b26      	ldr	r3, [pc, #152]	@ (800a308 <vTaskSwitchContext+0xa8>)
 800a270:	2201      	movs	r2, #1
 800a272:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a274:	e040      	b.n	800a2f8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800a276:	4b24      	ldr	r3, [pc, #144]	@ (800a308 <vTaskSwitchContext+0xa8>)
 800a278:	2200      	movs	r2, #0
 800a27a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a27c:	4b23      	ldr	r3, [pc, #140]	@ (800a30c <vTaskSwitchContext+0xac>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	fab3 f383 	clz	r3, r3
 800a288:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a28a:	7afb      	ldrb	r3, [r7, #11]
 800a28c:	f1c3 031f 	rsb	r3, r3, #31
 800a290:	617b      	str	r3, [r7, #20]
 800a292:	491f      	ldr	r1, [pc, #124]	@ (800a310 <vTaskSwitchContext+0xb0>)
 800a294:	697a      	ldr	r2, [r7, #20]
 800a296:	4613      	mov	r3, r2
 800a298:	009b      	lsls	r3, r3, #2
 800a29a:	4413      	add	r3, r2
 800a29c:	009b      	lsls	r3, r3, #2
 800a29e:	440b      	add	r3, r1
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d10b      	bne.n	800a2be <vTaskSwitchContext+0x5e>
	__asm volatile
 800a2a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2aa:	f383 8811 	msr	BASEPRI, r3
 800a2ae:	f3bf 8f6f 	isb	sy
 800a2b2:	f3bf 8f4f 	dsb	sy
 800a2b6:	607b      	str	r3, [r7, #4]
}
 800a2b8:	bf00      	nop
 800a2ba:	bf00      	nop
 800a2bc:	e7fd      	b.n	800a2ba <vTaskSwitchContext+0x5a>
 800a2be:	697a      	ldr	r2, [r7, #20]
 800a2c0:	4613      	mov	r3, r2
 800a2c2:	009b      	lsls	r3, r3, #2
 800a2c4:	4413      	add	r3, r2
 800a2c6:	009b      	lsls	r3, r3, #2
 800a2c8:	4a11      	ldr	r2, [pc, #68]	@ (800a310 <vTaskSwitchContext+0xb0>)
 800a2ca:	4413      	add	r3, r2
 800a2cc:	613b      	str	r3, [r7, #16]
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	685b      	ldr	r3, [r3, #4]
 800a2d2:	685a      	ldr	r2, [r3, #4]
 800a2d4:	693b      	ldr	r3, [r7, #16]
 800a2d6:	605a      	str	r2, [r3, #4]
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	685a      	ldr	r2, [r3, #4]
 800a2dc:	693b      	ldr	r3, [r7, #16]
 800a2de:	3308      	adds	r3, #8
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d104      	bne.n	800a2ee <vTaskSwitchContext+0x8e>
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	685b      	ldr	r3, [r3, #4]
 800a2e8:	685a      	ldr	r2, [r3, #4]
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	605a      	str	r2, [r3, #4]
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	68db      	ldr	r3, [r3, #12]
 800a2f4:	4a07      	ldr	r2, [pc, #28]	@ (800a314 <vTaskSwitchContext+0xb4>)
 800a2f6:	6013      	str	r3, [r2, #0]
}
 800a2f8:	bf00      	nop
 800a2fa:	371c      	adds	r7, #28
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a302:	4770      	bx	lr
 800a304:	20000da8 	.word	0x20000da8
 800a308:	20000d94 	.word	0x20000d94
 800a30c:	20000d88 	.word	0x20000d88
 800a310:	20000c84 	.word	0x20000c84
 800a314:	20000c80 	.word	0x20000c80

0800a318 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b082      	sub	sp, #8
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a320:	f000 f852 	bl	800a3c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a324:	4b06      	ldr	r3, [pc, #24]	@ (800a340 <prvIdleTask+0x28>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	2b01      	cmp	r3, #1
 800a32a:	d9f9      	bls.n	800a320 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a32c:	4b05      	ldr	r3, [pc, #20]	@ (800a344 <prvIdleTask+0x2c>)
 800a32e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a332:	601a      	str	r2, [r3, #0]
 800a334:	f3bf 8f4f 	dsb	sy
 800a338:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a33c:	e7f0      	b.n	800a320 <prvIdleTask+0x8>
 800a33e:	bf00      	nop
 800a340:	20000c84 	.word	0x20000c84
 800a344:	e000ed04 	.word	0xe000ed04

0800a348 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b082      	sub	sp, #8
 800a34c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a34e:	2300      	movs	r3, #0
 800a350:	607b      	str	r3, [r7, #4]
 800a352:	e00c      	b.n	800a36e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a354:	687a      	ldr	r2, [r7, #4]
 800a356:	4613      	mov	r3, r2
 800a358:	009b      	lsls	r3, r3, #2
 800a35a:	4413      	add	r3, r2
 800a35c:	009b      	lsls	r3, r3, #2
 800a35e:	4a12      	ldr	r2, [pc, #72]	@ (800a3a8 <prvInitialiseTaskLists+0x60>)
 800a360:	4413      	add	r3, r2
 800a362:	4618      	mov	r0, r3
 800a364:	f7ff fb32 	bl	80099cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	3301      	adds	r3, #1
 800a36c:	607b      	str	r3, [r7, #4]
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2b06      	cmp	r3, #6
 800a372:	d9ef      	bls.n	800a354 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a374:	480d      	ldr	r0, [pc, #52]	@ (800a3ac <prvInitialiseTaskLists+0x64>)
 800a376:	f7ff fb29 	bl	80099cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a37a:	480d      	ldr	r0, [pc, #52]	@ (800a3b0 <prvInitialiseTaskLists+0x68>)
 800a37c:	f7ff fb26 	bl	80099cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a380:	480c      	ldr	r0, [pc, #48]	@ (800a3b4 <prvInitialiseTaskLists+0x6c>)
 800a382:	f7ff fb23 	bl	80099cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a386:	480c      	ldr	r0, [pc, #48]	@ (800a3b8 <prvInitialiseTaskLists+0x70>)
 800a388:	f7ff fb20 	bl	80099cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a38c:	480b      	ldr	r0, [pc, #44]	@ (800a3bc <prvInitialiseTaskLists+0x74>)
 800a38e:	f7ff fb1d 	bl	80099cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a392:	4b0b      	ldr	r3, [pc, #44]	@ (800a3c0 <prvInitialiseTaskLists+0x78>)
 800a394:	4a05      	ldr	r2, [pc, #20]	@ (800a3ac <prvInitialiseTaskLists+0x64>)
 800a396:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a398:	4b0a      	ldr	r3, [pc, #40]	@ (800a3c4 <prvInitialiseTaskLists+0x7c>)
 800a39a:	4a05      	ldr	r2, [pc, #20]	@ (800a3b0 <prvInitialiseTaskLists+0x68>)
 800a39c:	601a      	str	r2, [r3, #0]
}
 800a39e:	bf00      	nop
 800a3a0:	3708      	adds	r7, #8
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}
 800a3a6:	bf00      	nop
 800a3a8:	20000c84 	.word	0x20000c84
 800a3ac:	20000d10 	.word	0x20000d10
 800a3b0:	20000d24 	.word	0x20000d24
 800a3b4:	20000d40 	.word	0x20000d40
 800a3b8:	20000d54 	.word	0x20000d54
 800a3bc:	20000d6c 	.word	0x20000d6c
 800a3c0:	20000d38 	.word	0x20000d38
 800a3c4:	20000d3c 	.word	0x20000d3c

0800a3c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b082      	sub	sp, #8
 800a3cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a3ce:	e019      	b.n	800a404 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a3d0:	f000 fa2a 	bl	800a828 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3d4:	4b10      	ldr	r3, [pc, #64]	@ (800a418 <prvCheckTasksWaitingTermination+0x50>)
 800a3d6:	68db      	ldr	r3, [r3, #12]
 800a3d8:	68db      	ldr	r3, [r3, #12]
 800a3da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	3304      	adds	r3, #4
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f7ff fb7d 	bl	8009ae0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a3e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a41c <prvCheckTasksWaitingTermination+0x54>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	3b01      	subs	r3, #1
 800a3ec:	4a0b      	ldr	r2, [pc, #44]	@ (800a41c <prvCheckTasksWaitingTermination+0x54>)
 800a3ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a3f0:	4b0b      	ldr	r3, [pc, #44]	@ (800a420 <prvCheckTasksWaitingTermination+0x58>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	3b01      	subs	r3, #1
 800a3f6:	4a0a      	ldr	r2, [pc, #40]	@ (800a420 <prvCheckTasksWaitingTermination+0x58>)
 800a3f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a3fa:	f000 fa47 	bl	800a88c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 f810 	bl	800a424 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a404:	4b06      	ldr	r3, [pc, #24]	@ (800a420 <prvCheckTasksWaitingTermination+0x58>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d1e1      	bne.n	800a3d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a40c:	bf00      	nop
 800a40e:	bf00      	nop
 800a410:	3708      	adds	r7, #8
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
 800a416:	bf00      	nop
 800a418:	20000d54 	.word	0x20000d54
 800a41c:	20000d80 	.word	0x20000d80
 800a420:	20000d68 	.word	0x20000d68

0800a424 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a424:	b580      	push	{r7, lr}
 800a426:	b084      	sub	sp, #16
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a432:	2b00      	cmp	r3, #0
 800a434:	d108      	bne.n	800a448 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a43a:	4618      	mov	r0, r3
 800a43c:	f000 fba2 	bl	800ab84 <vPortFree>
				vPortFree( pxTCB );
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f000 fb9f 	bl	800ab84 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a446:	e019      	b.n	800a47c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a44e:	2b01      	cmp	r3, #1
 800a450:	d103      	bne.n	800a45a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 fb96 	bl	800ab84 <vPortFree>
	}
 800a458:	e010      	b.n	800a47c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a460:	2b02      	cmp	r3, #2
 800a462:	d00b      	beq.n	800a47c <prvDeleteTCB+0x58>
	__asm volatile
 800a464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a468:	f383 8811 	msr	BASEPRI, r3
 800a46c:	f3bf 8f6f 	isb	sy
 800a470:	f3bf 8f4f 	dsb	sy
 800a474:	60fb      	str	r3, [r7, #12]
}
 800a476:	bf00      	nop
 800a478:	bf00      	nop
 800a47a:	e7fd      	b.n	800a478 <prvDeleteTCB+0x54>
	}
 800a47c:	bf00      	nop
 800a47e:	3710      	adds	r7, #16
 800a480:	46bd      	mov	sp, r7
 800a482:	bd80      	pop	{r7, pc}

0800a484 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a484:	b480      	push	{r7}
 800a486:	b083      	sub	sp, #12
 800a488:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a48a:	4b0c      	ldr	r3, [pc, #48]	@ (800a4bc <prvResetNextTaskUnblockTime+0x38>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d104      	bne.n	800a49e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a494:	4b0a      	ldr	r3, [pc, #40]	@ (800a4c0 <prvResetNextTaskUnblockTime+0x3c>)
 800a496:	f04f 32ff 	mov.w	r2, #4294967295
 800a49a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a49c:	e008      	b.n	800a4b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a49e:	4b07      	ldr	r3, [pc, #28]	@ (800a4bc <prvResetNextTaskUnblockTime+0x38>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	68db      	ldr	r3, [r3, #12]
 800a4a4:	68db      	ldr	r3, [r3, #12]
 800a4a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	4a04      	ldr	r2, [pc, #16]	@ (800a4c0 <prvResetNextTaskUnblockTime+0x3c>)
 800a4ae:	6013      	str	r3, [r2, #0]
}
 800a4b0:	bf00      	nop
 800a4b2:	370c      	adds	r7, #12
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr
 800a4bc:	20000d38 	.word	0x20000d38
 800a4c0:	20000da0 	.word	0x20000da0

0800a4c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b083      	sub	sp, #12
 800a4c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a4ca:	4b0b      	ldr	r3, [pc, #44]	@ (800a4f8 <xTaskGetSchedulerState+0x34>)
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d102      	bne.n	800a4d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	607b      	str	r3, [r7, #4]
 800a4d6:	e008      	b.n	800a4ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4d8:	4b08      	ldr	r3, [pc, #32]	@ (800a4fc <xTaskGetSchedulerState+0x38>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d102      	bne.n	800a4e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a4e0:	2302      	movs	r3, #2
 800a4e2:	607b      	str	r3, [r7, #4]
 800a4e4:	e001      	b.n	800a4ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a4ea:	687b      	ldr	r3, [r7, #4]
	}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	370c      	adds	r7, #12
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr
 800a4f8:	20000d8c 	.word	0x20000d8c
 800a4fc:	20000da8 	.word	0x20000da8

0800a500 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b084      	sub	sp, #16
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a50a:	4b29      	ldr	r3, [pc, #164]	@ (800a5b0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a510:	4b28      	ldr	r3, [pc, #160]	@ (800a5b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	3304      	adds	r3, #4
 800a516:	4618      	mov	r0, r3
 800a518:	f7ff fae2 	bl	8009ae0 <uxListRemove>
 800a51c:	4603      	mov	r3, r0
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d10b      	bne.n	800a53a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a522:	4b24      	ldr	r3, [pc, #144]	@ (800a5b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a528:	2201      	movs	r2, #1
 800a52a:	fa02 f303 	lsl.w	r3, r2, r3
 800a52e:	43da      	mvns	r2, r3
 800a530:	4b21      	ldr	r3, [pc, #132]	@ (800a5b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	4013      	ands	r3, r2
 800a536:	4a20      	ldr	r2, [pc, #128]	@ (800a5b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a538:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a540:	d10a      	bne.n	800a558 <prvAddCurrentTaskToDelayedList+0x58>
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d007      	beq.n	800a558 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a548:	4b1a      	ldr	r3, [pc, #104]	@ (800a5b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	3304      	adds	r3, #4
 800a54e:	4619      	mov	r1, r3
 800a550:	481a      	ldr	r0, [pc, #104]	@ (800a5bc <prvAddCurrentTaskToDelayedList+0xbc>)
 800a552:	f7ff fa68 	bl	8009a26 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a556:	e026      	b.n	800a5a6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a558:	68fa      	ldr	r2, [r7, #12]
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	4413      	add	r3, r2
 800a55e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a560:	4b14      	ldr	r3, [pc, #80]	@ (800a5b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	68ba      	ldr	r2, [r7, #8]
 800a566:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a568:	68ba      	ldr	r2, [r7, #8]
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	429a      	cmp	r2, r3
 800a56e:	d209      	bcs.n	800a584 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a570:	4b13      	ldr	r3, [pc, #76]	@ (800a5c0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a572:	681a      	ldr	r2, [r3, #0]
 800a574:	4b0f      	ldr	r3, [pc, #60]	@ (800a5b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	3304      	adds	r3, #4
 800a57a:	4619      	mov	r1, r3
 800a57c:	4610      	mov	r0, r2
 800a57e:	f7ff fa76 	bl	8009a6e <vListInsert>
}
 800a582:	e010      	b.n	800a5a6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a584:	4b0f      	ldr	r3, [pc, #60]	@ (800a5c4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a586:	681a      	ldr	r2, [r3, #0]
 800a588:	4b0a      	ldr	r3, [pc, #40]	@ (800a5b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	3304      	adds	r3, #4
 800a58e:	4619      	mov	r1, r3
 800a590:	4610      	mov	r0, r2
 800a592:	f7ff fa6c 	bl	8009a6e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a596:	4b0c      	ldr	r3, [pc, #48]	@ (800a5c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	68ba      	ldr	r2, [r7, #8]
 800a59c:	429a      	cmp	r2, r3
 800a59e:	d202      	bcs.n	800a5a6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a5a0:	4a09      	ldr	r2, [pc, #36]	@ (800a5c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a5a2:	68bb      	ldr	r3, [r7, #8]
 800a5a4:	6013      	str	r3, [r2, #0]
}
 800a5a6:	bf00      	nop
 800a5a8:	3710      	adds	r7, #16
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}
 800a5ae:	bf00      	nop
 800a5b0:	20000d84 	.word	0x20000d84
 800a5b4:	20000c80 	.word	0x20000c80
 800a5b8:	20000d88 	.word	0x20000d88
 800a5bc:	20000d6c 	.word	0x20000d6c
 800a5c0:	20000d3c 	.word	0x20000d3c
 800a5c4:	20000d38 	.word	0x20000d38
 800a5c8:	20000da0 	.word	0x20000da0

0800a5cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b085      	sub	sp, #20
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	60f8      	str	r0, [r7, #12]
 800a5d4:	60b9      	str	r1, [r7, #8]
 800a5d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	3b04      	subs	r3, #4
 800a5dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a5e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	3b04      	subs	r3, #4
 800a5ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	f023 0201 	bic.w	r2, r3, #1
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	3b04      	subs	r3, #4
 800a5fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a5fc:	4a0c      	ldr	r2, [pc, #48]	@ (800a630 <pxPortInitialiseStack+0x64>)
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	3b14      	subs	r3, #20
 800a606:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a608:	687a      	ldr	r2, [r7, #4]
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	3b04      	subs	r3, #4
 800a612:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	f06f 0202 	mvn.w	r2, #2
 800a61a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	3b20      	subs	r3, #32
 800a620:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a622:	68fb      	ldr	r3, [r7, #12]
}
 800a624:	4618      	mov	r0, r3
 800a626:	3714      	adds	r7, #20
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr
 800a630:	0800a635 	.word	0x0800a635

0800a634 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a634:	b480      	push	{r7}
 800a636:	b085      	sub	sp, #20
 800a638:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a63a:	2300      	movs	r3, #0
 800a63c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a63e:	4b13      	ldr	r3, [pc, #76]	@ (800a68c <prvTaskExitError+0x58>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a646:	d00b      	beq.n	800a660 <prvTaskExitError+0x2c>
	__asm volatile
 800a648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a64c:	f383 8811 	msr	BASEPRI, r3
 800a650:	f3bf 8f6f 	isb	sy
 800a654:	f3bf 8f4f 	dsb	sy
 800a658:	60fb      	str	r3, [r7, #12]
}
 800a65a:	bf00      	nop
 800a65c:	bf00      	nop
 800a65e:	e7fd      	b.n	800a65c <prvTaskExitError+0x28>
	__asm volatile
 800a660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a664:	f383 8811 	msr	BASEPRI, r3
 800a668:	f3bf 8f6f 	isb	sy
 800a66c:	f3bf 8f4f 	dsb	sy
 800a670:	60bb      	str	r3, [r7, #8]
}
 800a672:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a674:	bf00      	nop
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d0fc      	beq.n	800a676 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a67c:	bf00      	nop
 800a67e:	bf00      	nop
 800a680:	3714      	adds	r7, #20
 800a682:	46bd      	mov	sp, r7
 800a684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a688:	4770      	bx	lr
 800a68a:	bf00      	nop
 800a68c:	20000020 	.word	0x20000020

0800a690 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a690:	4b07      	ldr	r3, [pc, #28]	@ (800a6b0 <pxCurrentTCBConst2>)
 800a692:	6819      	ldr	r1, [r3, #0]
 800a694:	6808      	ldr	r0, [r1, #0]
 800a696:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a69a:	f380 8809 	msr	PSP, r0
 800a69e:	f3bf 8f6f 	isb	sy
 800a6a2:	f04f 0000 	mov.w	r0, #0
 800a6a6:	f380 8811 	msr	BASEPRI, r0
 800a6aa:	4770      	bx	lr
 800a6ac:	f3af 8000 	nop.w

0800a6b0 <pxCurrentTCBConst2>:
 800a6b0:	20000c80 	.word	0x20000c80
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a6b4:	bf00      	nop
 800a6b6:	bf00      	nop

0800a6b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a6b8:	4808      	ldr	r0, [pc, #32]	@ (800a6dc <prvPortStartFirstTask+0x24>)
 800a6ba:	6800      	ldr	r0, [r0, #0]
 800a6bc:	6800      	ldr	r0, [r0, #0]
 800a6be:	f380 8808 	msr	MSP, r0
 800a6c2:	f04f 0000 	mov.w	r0, #0
 800a6c6:	f380 8814 	msr	CONTROL, r0
 800a6ca:	b662      	cpsie	i
 800a6cc:	b661      	cpsie	f
 800a6ce:	f3bf 8f4f 	dsb	sy
 800a6d2:	f3bf 8f6f 	isb	sy
 800a6d6:	df00      	svc	0
 800a6d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a6da:	bf00      	nop
 800a6dc:	e000ed08 	.word	0xe000ed08

0800a6e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b086      	sub	sp, #24
 800a6e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a6e6:	4b47      	ldr	r3, [pc, #284]	@ (800a804 <xPortStartScheduler+0x124>)
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a47      	ldr	r2, [pc, #284]	@ (800a808 <xPortStartScheduler+0x128>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d10b      	bne.n	800a708 <xPortStartScheduler+0x28>
	__asm volatile
 800a6f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6f4:	f383 8811 	msr	BASEPRI, r3
 800a6f8:	f3bf 8f6f 	isb	sy
 800a6fc:	f3bf 8f4f 	dsb	sy
 800a700:	60fb      	str	r3, [r7, #12]
}
 800a702:	bf00      	nop
 800a704:	bf00      	nop
 800a706:	e7fd      	b.n	800a704 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a708:	4b3e      	ldr	r3, [pc, #248]	@ (800a804 <xPortStartScheduler+0x124>)
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	4a3f      	ldr	r2, [pc, #252]	@ (800a80c <xPortStartScheduler+0x12c>)
 800a70e:	4293      	cmp	r3, r2
 800a710:	d10b      	bne.n	800a72a <xPortStartScheduler+0x4a>
	__asm volatile
 800a712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a716:	f383 8811 	msr	BASEPRI, r3
 800a71a:	f3bf 8f6f 	isb	sy
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	613b      	str	r3, [r7, #16]
}
 800a724:	bf00      	nop
 800a726:	bf00      	nop
 800a728:	e7fd      	b.n	800a726 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a72a:	4b39      	ldr	r3, [pc, #228]	@ (800a810 <xPortStartScheduler+0x130>)
 800a72c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a72e:	697b      	ldr	r3, [r7, #20]
 800a730:	781b      	ldrb	r3, [r3, #0]
 800a732:	b2db      	uxtb	r3, r3
 800a734:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	22ff      	movs	r2, #255	@ 0xff
 800a73a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	781b      	ldrb	r3, [r3, #0]
 800a740:	b2db      	uxtb	r3, r3
 800a742:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a744:	78fb      	ldrb	r3, [r7, #3]
 800a746:	b2db      	uxtb	r3, r3
 800a748:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a74c:	b2da      	uxtb	r2, r3
 800a74e:	4b31      	ldr	r3, [pc, #196]	@ (800a814 <xPortStartScheduler+0x134>)
 800a750:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a752:	4b31      	ldr	r3, [pc, #196]	@ (800a818 <xPortStartScheduler+0x138>)
 800a754:	2207      	movs	r2, #7
 800a756:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a758:	e009      	b.n	800a76e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a75a:	4b2f      	ldr	r3, [pc, #188]	@ (800a818 <xPortStartScheduler+0x138>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	3b01      	subs	r3, #1
 800a760:	4a2d      	ldr	r2, [pc, #180]	@ (800a818 <xPortStartScheduler+0x138>)
 800a762:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a764:	78fb      	ldrb	r3, [r7, #3]
 800a766:	b2db      	uxtb	r3, r3
 800a768:	005b      	lsls	r3, r3, #1
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a76e:	78fb      	ldrb	r3, [r7, #3]
 800a770:	b2db      	uxtb	r3, r3
 800a772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a776:	2b80      	cmp	r3, #128	@ 0x80
 800a778:	d0ef      	beq.n	800a75a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a77a:	4b27      	ldr	r3, [pc, #156]	@ (800a818 <xPortStartScheduler+0x138>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f1c3 0307 	rsb	r3, r3, #7
 800a782:	2b04      	cmp	r3, #4
 800a784:	d00b      	beq.n	800a79e <xPortStartScheduler+0xbe>
	__asm volatile
 800a786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a78a:	f383 8811 	msr	BASEPRI, r3
 800a78e:	f3bf 8f6f 	isb	sy
 800a792:	f3bf 8f4f 	dsb	sy
 800a796:	60bb      	str	r3, [r7, #8]
}
 800a798:	bf00      	nop
 800a79a:	bf00      	nop
 800a79c:	e7fd      	b.n	800a79a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a79e:	4b1e      	ldr	r3, [pc, #120]	@ (800a818 <xPortStartScheduler+0x138>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	021b      	lsls	r3, r3, #8
 800a7a4:	4a1c      	ldr	r2, [pc, #112]	@ (800a818 <xPortStartScheduler+0x138>)
 800a7a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a7a8:	4b1b      	ldr	r3, [pc, #108]	@ (800a818 <xPortStartScheduler+0x138>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a7b0:	4a19      	ldr	r2, [pc, #100]	@ (800a818 <xPortStartScheduler+0x138>)
 800a7b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	b2da      	uxtb	r2, r3
 800a7b8:	697b      	ldr	r3, [r7, #20]
 800a7ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a7bc:	4b17      	ldr	r3, [pc, #92]	@ (800a81c <xPortStartScheduler+0x13c>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4a16      	ldr	r2, [pc, #88]	@ (800a81c <xPortStartScheduler+0x13c>)
 800a7c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a7c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a7c8:	4b14      	ldr	r3, [pc, #80]	@ (800a81c <xPortStartScheduler+0x13c>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	4a13      	ldr	r2, [pc, #76]	@ (800a81c <xPortStartScheduler+0x13c>)
 800a7ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a7d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a7d4:	f000 f8da 	bl	800a98c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a7d8:	4b11      	ldr	r3, [pc, #68]	@ (800a820 <xPortStartScheduler+0x140>)
 800a7da:	2200      	movs	r2, #0
 800a7dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a7de:	f000 f8f9 	bl	800a9d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a7e2:	4b10      	ldr	r3, [pc, #64]	@ (800a824 <xPortStartScheduler+0x144>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4a0f      	ldr	r2, [pc, #60]	@ (800a824 <xPortStartScheduler+0x144>)
 800a7e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a7ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a7ee:	f7ff ff63 	bl	800a6b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a7f2:	f7ff fd35 	bl	800a260 <vTaskSwitchContext>
	prvTaskExitError();
 800a7f6:	f7ff ff1d 	bl	800a634 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a7fa:	2300      	movs	r3, #0
}
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	3718      	adds	r7, #24
 800a800:	46bd      	mov	sp, r7
 800a802:	bd80      	pop	{r7, pc}
 800a804:	e000ed00 	.word	0xe000ed00
 800a808:	410fc271 	.word	0x410fc271
 800a80c:	410fc270 	.word	0x410fc270
 800a810:	e000e400 	.word	0xe000e400
 800a814:	20000dac 	.word	0x20000dac
 800a818:	20000db0 	.word	0x20000db0
 800a81c:	e000ed20 	.word	0xe000ed20
 800a820:	20000020 	.word	0x20000020
 800a824:	e000ef34 	.word	0xe000ef34

0800a828 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a828:	b480      	push	{r7}
 800a82a:	b083      	sub	sp, #12
 800a82c:	af00      	add	r7, sp, #0
	__asm volatile
 800a82e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a832:	f383 8811 	msr	BASEPRI, r3
 800a836:	f3bf 8f6f 	isb	sy
 800a83a:	f3bf 8f4f 	dsb	sy
 800a83e:	607b      	str	r3, [r7, #4]
}
 800a840:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a842:	4b10      	ldr	r3, [pc, #64]	@ (800a884 <vPortEnterCritical+0x5c>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	3301      	adds	r3, #1
 800a848:	4a0e      	ldr	r2, [pc, #56]	@ (800a884 <vPortEnterCritical+0x5c>)
 800a84a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a84c:	4b0d      	ldr	r3, [pc, #52]	@ (800a884 <vPortEnterCritical+0x5c>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	2b01      	cmp	r3, #1
 800a852:	d110      	bne.n	800a876 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a854:	4b0c      	ldr	r3, [pc, #48]	@ (800a888 <vPortEnterCritical+0x60>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	b2db      	uxtb	r3, r3
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d00b      	beq.n	800a876 <vPortEnterCritical+0x4e>
	__asm volatile
 800a85e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a862:	f383 8811 	msr	BASEPRI, r3
 800a866:	f3bf 8f6f 	isb	sy
 800a86a:	f3bf 8f4f 	dsb	sy
 800a86e:	603b      	str	r3, [r7, #0]
}
 800a870:	bf00      	nop
 800a872:	bf00      	nop
 800a874:	e7fd      	b.n	800a872 <vPortEnterCritical+0x4a>
	}
}
 800a876:	bf00      	nop
 800a878:	370c      	adds	r7, #12
 800a87a:	46bd      	mov	sp, r7
 800a87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a880:	4770      	bx	lr
 800a882:	bf00      	nop
 800a884:	20000020 	.word	0x20000020
 800a888:	e000ed04 	.word	0xe000ed04

0800a88c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a88c:	b480      	push	{r7}
 800a88e:	b083      	sub	sp, #12
 800a890:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a892:	4b12      	ldr	r3, [pc, #72]	@ (800a8dc <vPortExitCritical+0x50>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d10b      	bne.n	800a8b2 <vPortExitCritical+0x26>
	__asm volatile
 800a89a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a89e:	f383 8811 	msr	BASEPRI, r3
 800a8a2:	f3bf 8f6f 	isb	sy
 800a8a6:	f3bf 8f4f 	dsb	sy
 800a8aa:	607b      	str	r3, [r7, #4]
}
 800a8ac:	bf00      	nop
 800a8ae:	bf00      	nop
 800a8b0:	e7fd      	b.n	800a8ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a8b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a8dc <vPortExitCritical+0x50>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	3b01      	subs	r3, #1
 800a8b8:	4a08      	ldr	r2, [pc, #32]	@ (800a8dc <vPortExitCritical+0x50>)
 800a8ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a8bc:	4b07      	ldr	r3, [pc, #28]	@ (800a8dc <vPortExitCritical+0x50>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d105      	bne.n	800a8d0 <vPortExitCritical+0x44>
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a8ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a8d0:	bf00      	nop
 800a8d2:	370c      	adds	r7, #12
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8da:	4770      	bx	lr
 800a8dc:	20000020 	.word	0x20000020

0800a8e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a8e0:	f3ef 8009 	mrs	r0, PSP
 800a8e4:	f3bf 8f6f 	isb	sy
 800a8e8:	4b15      	ldr	r3, [pc, #84]	@ (800a940 <pxCurrentTCBConst>)
 800a8ea:	681a      	ldr	r2, [r3, #0]
 800a8ec:	f01e 0f10 	tst.w	lr, #16
 800a8f0:	bf08      	it	eq
 800a8f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a8f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8fa:	6010      	str	r0, [r2, #0]
 800a8fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a900:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a904:	f380 8811 	msr	BASEPRI, r0
 800a908:	f3bf 8f4f 	dsb	sy
 800a90c:	f3bf 8f6f 	isb	sy
 800a910:	f7ff fca6 	bl	800a260 <vTaskSwitchContext>
 800a914:	f04f 0000 	mov.w	r0, #0
 800a918:	f380 8811 	msr	BASEPRI, r0
 800a91c:	bc09      	pop	{r0, r3}
 800a91e:	6819      	ldr	r1, [r3, #0]
 800a920:	6808      	ldr	r0, [r1, #0]
 800a922:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a926:	f01e 0f10 	tst.w	lr, #16
 800a92a:	bf08      	it	eq
 800a92c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a930:	f380 8809 	msr	PSP, r0
 800a934:	f3bf 8f6f 	isb	sy
 800a938:	4770      	bx	lr
 800a93a:	bf00      	nop
 800a93c:	f3af 8000 	nop.w

0800a940 <pxCurrentTCBConst>:
 800a940:	20000c80 	.word	0x20000c80
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a944:	bf00      	nop
 800a946:	bf00      	nop

0800a948 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b082      	sub	sp, #8
 800a94c:	af00      	add	r7, sp, #0
	__asm volatile
 800a94e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a952:	f383 8811 	msr	BASEPRI, r3
 800a956:	f3bf 8f6f 	isb	sy
 800a95a:	f3bf 8f4f 	dsb	sy
 800a95e:	607b      	str	r3, [r7, #4]
}
 800a960:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a962:	f7ff fbc3 	bl	800a0ec <xTaskIncrementTick>
 800a966:	4603      	mov	r3, r0
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d003      	beq.n	800a974 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a96c:	4b06      	ldr	r3, [pc, #24]	@ (800a988 <xPortSysTickHandler+0x40>)
 800a96e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a972:	601a      	str	r2, [r3, #0]
 800a974:	2300      	movs	r3, #0
 800a976:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	f383 8811 	msr	BASEPRI, r3
}
 800a97e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a980:	bf00      	nop
 800a982:	3708      	adds	r7, #8
 800a984:	46bd      	mov	sp, r7
 800a986:	bd80      	pop	{r7, pc}
 800a988:	e000ed04 	.word	0xe000ed04

0800a98c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a98c:	b480      	push	{r7}
 800a98e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a990:	4b0b      	ldr	r3, [pc, #44]	@ (800a9c0 <vPortSetupTimerInterrupt+0x34>)
 800a992:	2200      	movs	r2, #0
 800a994:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a996:	4b0b      	ldr	r3, [pc, #44]	@ (800a9c4 <vPortSetupTimerInterrupt+0x38>)
 800a998:	2200      	movs	r2, #0
 800a99a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a99c:	4b0a      	ldr	r3, [pc, #40]	@ (800a9c8 <vPortSetupTimerInterrupt+0x3c>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	4a0a      	ldr	r2, [pc, #40]	@ (800a9cc <vPortSetupTimerInterrupt+0x40>)
 800a9a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a9a6:	099b      	lsrs	r3, r3, #6
 800a9a8:	4a09      	ldr	r2, [pc, #36]	@ (800a9d0 <vPortSetupTimerInterrupt+0x44>)
 800a9aa:	3b01      	subs	r3, #1
 800a9ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a9ae:	4b04      	ldr	r3, [pc, #16]	@ (800a9c0 <vPortSetupTimerInterrupt+0x34>)
 800a9b0:	2207      	movs	r2, #7
 800a9b2:	601a      	str	r2, [r3, #0]
}
 800a9b4:	bf00      	nop
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr
 800a9be:	bf00      	nop
 800a9c0:	e000e010 	.word	0xe000e010
 800a9c4:	e000e018 	.word	0xe000e018
 800a9c8:	20000004 	.word	0x20000004
 800a9cc:	10624dd3 	.word	0x10624dd3
 800a9d0:	e000e014 	.word	0xe000e014

0800a9d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a9d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a9e4 <vPortEnableVFP+0x10>
 800a9d8:	6801      	ldr	r1, [r0, #0]
 800a9da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a9de:	6001      	str	r1, [r0, #0]
 800a9e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a9e2:	bf00      	nop
 800a9e4:	e000ed88 	.word	0xe000ed88

0800a9e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b08a      	sub	sp, #40	@ 0x28
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a9f4:	f7ff face 	bl	8009f94 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a9f8:	4b5c      	ldr	r3, [pc, #368]	@ (800ab6c <pvPortMalloc+0x184>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d101      	bne.n	800aa04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800aa00:	f000 f924 	bl	800ac4c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aa04:	4b5a      	ldr	r3, [pc, #360]	@ (800ab70 <pvPortMalloc+0x188>)
 800aa06:	681a      	ldr	r2, [r3, #0]
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	4013      	ands	r3, r2
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	f040 8095 	bne.w	800ab3c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d01e      	beq.n	800aa56 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800aa18:	2208      	movs	r2, #8
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	4413      	add	r3, r2
 800aa1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f003 0307 	and.w	r3, r3, #7
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d015      	beq.n	800aa56 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f023 0307 	bic.w	r3, r3, #7
 800aa30:	3308      	adds	r3, #8
 800aa32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	f003 0307 	and.w	r3, r3, #7
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d00b      	beq.n	800aa56 <pvPortMalloc+0x6e>
	__asm volatile
 800aa3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa42:	f383 8811 	msr	BASEPRI, r3
 800aa46:	f3bf 8f6f 	isb	sy
 800aa4a:	f3bf 8f4f 	dsb	sy
 800aa4e:	617b      	str	r3, [r7, #20]
}
 800aa50:	bf00      	nop
 800aa52:	bf00      	nop
 800aa54:	e7fd      	b.n	800aa52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d06f      	beq.n	800ab3c <pvPortMalloc+0x154>
 800aa5c:	4b45      	ldr	r3, [pc, #276]	@ (800ab74 <pvPortMalloc+0x18c>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	687a      	ldr	r2, [r7, #4]
 800aa62:	429a      	cmp	r2, r3
 800aa64:	d86a      	bhi.n	800ab3c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800aa66:	4b44      	ldr	r3, [pc, #272]	@ (800ab78 <pvPortMalloc+0x190>)
 800aa68:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800aa6a:	4b43      	ldr	r3, [pc, #268]	@ (800ab78 <pvPortMalloc+0x190>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aa70:	e004      	b.n	800aa7c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800aa72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa74:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aa76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aa7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa7e:	685b      	ldr	r3, [r3, #4]
 800aa80:	687a      	ldr	r2, [r7, #4]
 800aa82:	429a      	cmp	r2, r3
 800aa84:	d903      	bls.n	800aa8e <pvPortMalloc+0xa6>
 800aa86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d1f1      	bne.n	800aa72 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aa8e:	4b37      	ldr	r3, [pc, #220]	@ (800ab6c <pvPortMalloc+0x184>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa94:	429a      	cmp	r2, r3
 800aa96:	d051      	beq.n	800ab3c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aa98:	6a3b      	ldr	r3, [r7, #32]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	2208      	movs	r2, #8
 800aa9e:	4413      	add	r3, r2
 800aaa0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aaa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaa4:	681a      	ldr	r2, [r3, #0]
 800aaa6:	6a3b      	ldr	r3, [r7, #32]
 800aaa8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aaaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaac:	685a      	ldr	r2, [r3, #4]
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	1ad2      	subs	r2, r2, r3
 800aab2:	2308      	movs	r3, #8
 800aab4:	005b      	lsls	r3, r3, #1
 800aab6:	429a      	cmp	r2, r3
 800aab8:	d920      	bls.n	800aafc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800aaba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	4413      	add	r3, r2
 800aac0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aac2:	69bb      	ldr	r3, [r7, #24]
 800aac4:	f003 0307 	and.w	r3, r3, #7
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d00b      	beq.n	800aae4 <pvPortMalloc+0xfc>
	__asm volatile
 800aacc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aad0:	f383 8811 	msr	BASEPRI, r3
 800aad4:	f3bf 8f6f 	isb	sy
 800aad8:	f3bf 8f4f 	dsb	sy
 800aadc:	613b      	str	r3, [r7, #16]
}
 800aade:	bf00      	nop
 800aae0:	bf00      	nop
 800aae2:	e7fd      	b.n	800aae0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800aae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aae6:	685a      	ldr	r2, [r3, #4]
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	1ad2      	subs	r2, r2, r3
 800aaec:	69bb      	ldr	r3, [r7, #24]
 800aaee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800aaf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf2:	687a      	ldr	r2, [r7, #4]
 800aaf4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800aaf6:	69b8      	ldr	r0, [r7, #24]
 800aaf8:	f000 f90a 	bl	800ad10 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800aafc:	4b1d      	ldr	r3, [pc, #116]	@ (800ab74 <pvPortMalloc+0x18c>)
 800aafe:	681a      	ldr	r2, [r3, #0]
 800ab00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab02:	685b      	ldr	r3, [r3, #4]
 800ab04:	1ad3      	subs	r3, r2, r3
 800ab06:	4a1b      	ldr	r2, [pc, #108]	@ (800ab74 <pvPortMalloc+0x18c>)
 800ab08:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ab0a:	4b1a      	ldr	r3, [pc, #104]	@ (800ab74 <pvPortMalloc+0x18c>)
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	4b1b      	ldr	r3, [pc, #108]	@ (800ab7c <pvPortMalloc+0x194>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	429a      	cmp	r2, r3
 800ab14:	d203      	bcs.n	800ab1e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ab16:	4b17      	ldr	r3, [pc, #92]	@ (800ab74 <pvPortMalloc+0x18c>)
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	4a18      	ldr	r2, [pc, #96]	@ (800ab7c <pvPortMalloc+0x194>)
 800ab1c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ab1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab20:	685a      	ldr	r2, [r3, #4]
 800ab22:	4b13      	ldr	r3, [pc, #76]	@ (800ab70 <pvPortMalloc+0x188>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	431a      	orrs	r2, r3
 800ab28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ab2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2e:	2200      	movs	r2, #0
 800ab30:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ab32:	4b13      	ldr	r3, [pc, #76]	@ (800ab80 <pvPortMalloc+0x198>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	3301      	adds	r3, #1
 800ab38:	4a11      	ldr	r2, [pc, #68]	@ (800ab80 <pvPortMalloc+0x198>)
 800ab3a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ab3c:	f7ff fa38 	bl	8009fb0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab40:	69fb      	ldr	r3, [r7, #28]
 800ab42:	f003 0307 	and.w	r3, r3, #7
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d00b      	beq.n	800ab62 <pvPortMalloc+0x17a>
	__asm volatile
 800ab4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab4e:	f383 8811 	msr	BASEPRI, r3
 800ab52:	f3bf 8f6f 	isb	sy
 800ab56:	f3bf 8f4f 	dsb	sy
 800ab5a:	60fb      	str	r3, [r7, #12]
}
 800ab5c:	bf00      	nop
 800ab5e:	bf00      	nop
 800ab60:	e7fd      	b.n	800ab5e <pvPortMalloc+0x176>
	return pvReturn;
 800ab62:	69fb      	ldr	r3, [r7, #28]
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3728      	adds	r7, #40	@ 0x28
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}
 800ab6c:	20001974 	.word	0x20001974
 800ab70:	20001988 	.word	0x20001988
 800ab74:	20001978 	.word	0x20001978
 800ab78:	2000196c 	.word	0x2000196c
 800ab7c:	2000197c 	.word	0x2000197c
 800ab80:	20001980 	.word	0x20001980

0800ab84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b086      	sub	sp, #24
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d04f      	beq.n	800ac36 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ab96:	2308      	movs	r3, #8
 800ab98:	425b      	negs	r3, r3
 800ab9a:	697a      	ldr	r2, [r7, #20]
 800ab9c:	4413      	add	r3, r2
 800ab9e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800aba0:	697b      	ldr	r3, [r7, #20]
 800aba2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aba4:	693b      	ldr	r3, [r7, #16]
 800aba6:	685a      	ldr	r2, [r3, #4]
 800aba8:	4b25      	ldr	r3, [pc, #148]	@ (800ac40 <vPortFree+0xbc>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	4013      	ands	r3, r2
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d10b      	bne.n	800abca <vPortFree+0x46>
	__asm volatile
 800abb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abb6:	f383 8811 	msr	BASEPRI, r3
 800abba:	f3bf 8f6f 	isb	sy
 800abbe:	f3bf 8f4f 	dsb	sy
 800abc2:	60fb      	str	r3, [r7, #12]
}
 800abc4:	bf00      	nop
 800abc6:	bf00      	nop
 800abc8:	e7fd      	b.n	800abc6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800abca:	693b      	ldr	r3, [r7, #16]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d00b      	beq.n	800abea <vPortFree+0x66>
	__asm volatile
 800abd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abd6:	f383 8811 	msr	BASEPRI, r3
 800abda:	f3bf 8f6f 	isb	sy
 800abde:	f3bf 8f4f 	dsb	sy
 800abe2:	60bb      	str	r3, [r7, #8]
}
 800abe4:	bf00      	nop
 800abe6:	bf00      	nop
 800abe8:	e7fd      	b.n	800abe6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800abea:	693b      	ldr	r3, [r7, #16]
 800abec:	685a      	ldr	r2, [r3, #4]
 800abee:	4b14      	ldr	r3, [pc, #80]	@ (800ac40 <vPortFree+0xbc>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	4013      	ands	r3, r2
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d01e      	beq.n	800ac36 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800abf8:	693b      	ldr	r3, [r7, #16]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d11a      	bne.n	800ac36 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ac00:	693b      	ldr	r3, [r7, #16]
 800ac02:	685a      	ldr	r2, [r3, #4]
 800ac04:	4b0e      	ldr	r3, [pc, #56]	@ (800ac40 <vPortFree+0xbc>)
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	43db      	mvns	r3, r3
 800ac0a:	401a      	ands	r2, r3
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ac10:	f7ff f9c0 	bl	8009f94 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	685a      	ldr	r2, [r3, #4]
 800ac18:	4b0a      	ldr	r3, [pc, #40]	@ (800ac44 <vPortFree+0xc0>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4413      	add	r3, r2
 800ac1e:	4a09      	ldr	r2, [pc, #36]	@ (800ac44 <vPortFree+0xc0>)
 800ac20:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ac22:	6938      	ldr	r0, [r7, #16]
 800ac24:	f000 f874 	bl	800ad10 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ac28:	4b07      	ldr	r3, [pc, #28]	@ (800ac48 <vPortFree+0xc4>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	3301      	adds	r3, #1
 800ac2e:	4a06      	ldr	r2, [pc, #24]	@ (800ac48 <vPortFree+0xc4>)
 800ac30:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ac32:	f7ff f9bd 	bl	8009fb0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ac36:	bf00      	nop
 800ac38:	3718      	adds	r7, #24
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bd80      	pop	{r7, pc}
 800ac3e:	bf00      	nop
 800ac40:	20001988 	.word	0x20001988
 800ac44:	20001978 	.word	0x20001978
 800ac48:	20001984 	.word	0x20001984

0800ac4c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b085      	sub	sp, #20
 800ac50:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ac52:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800ac56:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ac58:	4b27      	ldr	r3, [pc, #156]	@ (800acf8 <prvHeapInit+0xac>)
 800ac5a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	f003 0307 	and.w	r3, r3, #7
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d00c      	beq.n	800ac80 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	3307      	adds	r3, #7
 800ac6a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	f023 0307 	bic.w	r3, r3, #7
 800ac72:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ac74:	68ba      	ldr	r2, [r7, #8]
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	1ad3      	subs	r3, r2, r3
 800ac7a:	4a1f      	ldr	r2, [pc, #124]	@ (800acf8 <prvHeapInit+0xac>)
 800ac7c:	4413      	add	r3, r2
 800ac7e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ac84:	4a1d      	ldr	r2, [pc, #116]	@ (800acfc <prvHeapInit+0xb0>)
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ac8a:	4b1c      	ldr	r3, [pc, #112]	@ (800acfc <prvHeapInit+0xb0>)
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	68ba      	ldr	r2, [r7, #8]
 800ac94:	4413      	add	r3, r2
 800ac96:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ac98:	2208      	movs	r2, #8
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	1a9b      	subs	r3, r3, r2
 800ac9e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	f023 0307 	bic.w	r3, r3, #7
 800aca6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	4a15      	ldr	r2, [pc, #84]	@ (800ad00 <prvHeapInit+0xb4>)
 800acac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800acae:	4b14      	ldr	r3, [pc, #80]	@ (800ad00 <prvHeapInit+0xb4>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	2200      	movs	r2, #0
 800acb4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800acb6:	4b12      	ldr	r3, [pc, #72]	@ (800ad00 <prvHeapInit+0xb4>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	2200      	movs	r2, #0
 800acbc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	68fa      	ldr	r2, [r7, #12]
 800acc6:	1ad2      	subs	r2, r2, r3
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800accc:	4b0c      	ldr	r3, [pc, #48]	@ (800ad00 <prvHeapInit+0xb4>)
 800acce:	681a      	ldr	r2, [r3, #0]
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	685b      	ldr	r3, [r3, #4]
 800acd8:	4a0a      	ldr	r2, [pc, #40]	@ (800ad04 <prvHeapInit+0xb8>)
 800acda:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	685b      	ldr	r3, [r3, #4]
 800ace0:	4a09      	ldr	r2, [pc, #36]	@ (800ad08 <prvHeapInit+0xbc>)
 800ace2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ace4:	4b09      	ldr	r3, [pc, #36]	@ (800ad0c <prvHeapInit+0xc0>)
 800ace6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800acea:	601a      	str	r2, [r3, #0]
}
 800acec:	bf00      	nop
 800acee:	3714      	adds	r7, #20
 800acf0:	46bd      	mov	sp, r7
 800acf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf6:	4770      	bx	lr
 800acf8:	20000db4 	.word	0x20000db4
 800acfc:	2000196c 	.word	0x2000196c
 800ad00:	20001974 	.word	0x20001974
 800ad04:	2000197c 	.word	0x2000197c
 800ad08:	20001978 	.word	0x20001978
 800ad0c:	20001988 	.word	0x20001988

0800ad10 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ad10:	b480      	push	{r7}
 800ad12:	b085      	sub	sp, #20
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ad18:	4b28      	ldr	r3, [pc, #160]	@ (800adbc <prvInsertBlockIntoFreeList+0xac>)
 800ad1a:	60fb      	str	r3, [r7, #12]
 800ad1c:	e002      	b.n	800ad24 <prvInsertBlockIntoFreeList+0x14>
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	60fb      	str	r3, [r7, #12]
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	687a      	ldr	r2, [r7, #4]
 800ad2a:	429a      	cmp	r2, r3
 800ad2c:	d8f7      	bhi.n	800ad1e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	685b      	ldr	r3, [r3, #4]
 800ad36:	68ba      	ldr	r2, [r7, #8]
 800ad38:	4413      	add	r3, r2
 800ad3a:	687a      	ldr	r2, [r7, #4]
 800ad3c:	429a      	cmp	r2, r3
 800ad3e:	d108      	bne.n	800ad52 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	685a      	ldr	r2, [r3, #4]
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	441a      	add	r2, r3
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	685b      	ldr	r3, [r3, #4]
 800ad5a:	68ba      	ldr	r2, [r7, #8]
 800ad5c:	441a      	add	r2, r3
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	429a      	cmp	r2, r3
 800ad64:	d118      	bne.n	800ad98 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681a      	ldr	r2, [r3, #0]
 800ad6a:	4b15      	ldr	r3, [pc, #84]	@ (800adc0 <prvInsertBlockIntoFreeList+0xb0>)
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	429a      	cmp	r2, r3
 800ad70:	d00d      	beq.n	800ad8e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	685a      	ldr	r2, [r3, #4]
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	685b      	ldr	r3, [r3, #4]
 800ad7c:	441a      	add	r2, r3
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	681a      	ldr	r2, [r3, #0]
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	601a      	str	r2, [r3, #0]
 800ad8c:	e008      	b.n	800ada0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ad8e:	4b0c      	ldr	r3, [pc, #48]	@ (800adc0 <prvInsertBlockIntoFreeList+0xb0>)
 800ad90:	681a      	ldr	r2, [r3, #0]
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	601a      	str	r2, [r3, #0]
 800ad96:	e003      	b.n	800ada0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	681a      	ldr	r2, [r3, #0]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ada0:	68fa      	ldr	r2, [r7, #12]
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	429a      	cmp	r2, r3
 800ada6:	d002      	beq.n	800adae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800adae:	bf00      	nop
 800adb0:	3714      	adds	r7, #20
 800adb2:	46bd      	mov	sp, r7
 800adb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb8:	4770      	bx	lr
 800adba:	bf00      	nop
 800adbc:	2000196c 	.word	0x2000196c
 800adc0:	20001974 	.word	0x20001974

0800adc4 <rand>:
 800adc4:	4b16      	ldr	r3, [pc, #88]	@ (800ae20 <rand+0x5c>)
 800adc6:	b510      	push	{r4, lr}
 800adc8:	681c      	ldr	r4, [r3, #0]
 800adca:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800adcc:	b9b3      	cbnz	r3, 800adfc <rand+0x38>
 800adce:	2018      	movs	r0, #24
 800add0:	f000 fb20 	bl	800b414 <malloc>
 800add4:	4602      	mov	r2, r0
 800add6:	6320      	str	r0, [r4, #48]	@ 0x30
 800add8:	b920      	cbnz	r0, 800ade4 <rand+0x20>
 800adda:	4b12      	ldr	r3, [pc, #72]	@ (800ae24 <rand+0x60>)
 800addc:	4812      	ldr	r0, [pc, #72]	@ (800ae28 <rand+0x64>)
 800adde:	2152      	movs	r1, #82	@ 0x52
 800ade0:	f000 fab0 	bl	800b344 <__assert_func>
 800ade4:	4911      	ldr	r1, [pc, #68]	@ (800ae2c <rand+0x68>)
 800ade6:	4b12      	ldr	r3, [pc, #72]	@ (800ae30 <rand+0x6c>)
 800ade8:	e9c0 1300 	strd	r1, r3, [r0]
 800adec:	4b11      	ldr	r3, [pc, #68]	@ (800ae34 <rand+0x70>)
 800adee:	6083      	str	r3, [r0, #8]
 800adf0:	230b      	movs	r3, #11
 800adf2:	8183      	strh	r3, [r0, #12]
 800adf4:	2100      	movs	r1, #0
 800adf6:	2001      	movs	r0, #1
 800adf8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800adfc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800adfe:	480e      	ldr	r0, [pc, #56]	@ (800ae38 <rand+0x74>)
 800ae00:	690b      	ldr	r3, [r1, #16]
 800ae02:	694c      	ldr	r4, [r1, #20]
 800ae04:	4a0d      	ldr	r2, [pc, #52]	@ (800ae3c <rand+0x78>)
 800ae06:	4358      	muls	r0, r3
 800ae08:	fb02 0004 	mla	r0, r2, r4, r0
 800ae0c:	fba3 3202 	umull	r3, r2, r3, r2
 800ae10:	3301      	adds	r3, #1
 800ae12:	eb40 0002 	adc.w	r0, r0, r2
 800ae16:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800ae1a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800ae1e:	bd10      	pop	{r4, pc}
 800ae20:	20000030 	.word	0x20000030
 800ae24:	0800bf58 	.word	0x0800bf58
 800ae28:	0800bf6f 	.word	0x0800bf6f
 800ae2c:	abcd330e 	.word	0xabcd330e
 800ae30:	e66d1234 	.word	0xe66d1234
 800ae34:	0005deec 	.word	0x0005deec
 800ae38:	5851f42d 	.word	0x5851f42d
 800ae3c:	4c957f2d 	.word	0x4c957f2d

0800ae40 <std>:
 800ae40:	2300      	movs	r3, #0
 800ae42:	b510      	push	{r4, lr}
 800ae44:	4604      	mov	r4, r0
 800ae46:	e9c0 3300 	strd	r3, r3, [r0]
 800ae4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae4e:	6083      	str	r3, [r0, #8]
 800ae50:	8181      	strh	r1, [r0, #12]
 800ae52:	6643      	str	r3, [r0, #100]	@ 0x64
 800ae54:	81c2      	strh	r2, [r0, #14]
 800ae56:	6183      	str	r3, [r0, #24]
 800ae58:	4619      	mov	r1, r3
 800ae5a:	2208      	movs	r2, #8
 800ae5c:	305c      	adds	r0, #92	@ 0x5c
 800ae5e:	f000 f9e7 	bl	800b230 <memset>
 800ae62:	4b0d      	ldr	r3, [pc, #52]	@ (800ae98 <std+0x58>)
 800ae64:	6263      	str	r3, [r4, #36]	@ 0x24
 800ae66:	4b0d      	ldr	r3, [pc, #52]	@ (800ae9c <std+0x5c>)
 800ae68:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ae6a:	4b0d      	ldr	r3, [pc, #52]	@ (800aea0 <std+0x60>)
 800ae6c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ae6e:	4b0d      	ldr	r3, [pc, #52]	@ (800aea4 <std+0x64>)
 800ae70:	6323      	str	r3, [r4, #48]	@ 0x30
 800ae72:	4b0d      	ldr	r3, [pc, #52]	@ (800aea8 <std+0x68>)
 800ae74:	6224      	str	r4, [r4, #32]
 800ae76:	429c      	cmp	r4, r3
 800ae78:	d006      	beq.n	800ae88 <std+0x48>
 800ae7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ae7e:	4294      	cmp	r4, r2
 800ae80:	d002      	beq.n	800ae88 <std+0x48>
 800ae82:	33d0      	adds	r3, #208	@ 0xd0
 800ae84:	429c      	cmp	r4, r3
 800ae86:	d105      	bne.n	800ae94 <std+0x54>
 800ae88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ae8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae90:	f000 ba46 	b.w	800b320 <__retarget_lock_init_recursive>
 800ae94:	bd10      	pop	{r4, pc}
 800ae96:	bf00      	nop
 800ae98:	0800b081 	.word	0x0800b081
 800ae9c:	0800b0a3 	.word	0x0800b0a3
 800aea0:	0800b0db 	.word	0x0800b0db
 800aea4:	0800b0ff 	.word	0x0800b0ff
 800aea8:	2000198c 	.word	0x2000198c

0800aeac <stdio_exit_handler>:
 800aeac:	4a02      	ldr	r2, [pc, #8]	@ (800aeb8 <stdio_exit_handler+0xc>)
 800aeae:	4903      	ldr	r1, [pc, #12]	@ (800aebc <stdio_exit_handler+0x10>)
 800aeb0:	4803      	ldr	r0, [pc, #12]	@ (800aec0 <stdio_exit_handler+0x14>)
 800aeb2:	f000 b869 	b.w	800af88 <_fwalk_sglue>
 800aeb6:	bf00      	nop
 800aeb8:	20000024 	.word	0x20000024
 800aebc:	0800b689 	.word	0x0800b689
 800aec0:	20000034 	.word	0x20000034

0800aec4 <cleanup_stdio>:
 800aec4:	6841      	ldr	r1, [r0, #4]
 800aec6:	4b0c      	ldr	r3, [pc, #48]	@ (800aef8 <cleanup_stdio+0x34>)
 800aec8:	4299      	cmp	r1, r3
 800aeca:	b510      	push	{r4, lr}
 800aecc:	4604      	mov	r4, r0
 800aece:	d001      	beq.n	800aed4 <cleanup_stdio+0x10>
 800aed0:	f000 fbda 	bl	800b688 <_fflush_r>
 800aed4:	68a1      	ldr	r1, [r4, #8]
 800aed6:	4b09      	ldr	r3, [pc, #36]	@ (800aefc <cleanup_stdio+0x38>)
 800aed8:	4299      	cmp	r1, r3
 800aeda:	d002      	beq.n	800aee2 <cleanup_stdio+0x1e>
 800aedc:	4620      	mov	r0, r4
 800aede:	f000 fbd3 	bl	800b688 <_fflush_r>
 800aee2:	68e1      	ldr	r1, [r4, #12]
 800aee4:	4b06      	ldr	r3, [pc, #24]	@ (800af00 <cleanup_stdio+0x3c>)
 800aee6:	4299      	cmp	r1, r3
 800aee8:	d004      	beq.n	800aef4 <cleanup_stdio+0x30>
 800aeea:	4620      	mov	r0, r4
 800aeec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aef0:	f000 bbca 	b.w	800b688 <_fflush_r>
 800aef4:	bd10      	pop	{r4, pc}
 800aef6:	bf00      	nop
 800aef8:	2000198c 	.word	0x2000198c
 800aefc:	200019f4 	.word	0x200019f4
 800af00:	20001a5c 	.word	0x20001a5c

0800af04 <global_stdio_init.part.0>:
 800af04:	b510      	push	{r4, lr}
 800af06:	4b0b      	ldr	r3, [pc, #44]	@ (800af34 <global_stdio_init.part.0+0x30>)
 800af08:	4c0b      	ldr	r4, [pc, #44]	@ (800af38 <global_stdio_init.part.0+0x34>)
 800af0a:	4a0c      	ldr	r2, [pc, #48]	@ (800af3c <global_stdio_init.part.0+0x38>)
 800af0c:	601a      	str	r2, [r3, #0]
 800af0e:	4620      	mov	r0, r4
 800af10:	2200      	movs	r2, #0
 800af12:	2104      	movs	r1, #4
 800af14:	f7ff ff94 	bl	800ae40 <std>
 800af18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800af1c:	2201      	movs	r2, #1
 800af1e:	2109      	movs	r1, #9
 800af20:	f7ff ff8e 	bl	800ae40 <std>
 800af24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800af28:	2202      	movs	r2, #2
 800af2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af2e:	2112      	movs	r1, #18
 800af30:	f7ff bf86 	b.w	800ae40 <std>
 800af34:	20001ac4 	.word	0x20001ac4
 800af38:	2000198c 	.word	0x2000198c
 800af3c:	0800aead 	.word	0x0800aead

0800af40 <__sfp_lock_acquire>:
 800af40:	4801      	ldr	r0, [pc, #4]	@ (800af48 <__sfp_lock_acquire+0x8>)
 800af42:	f000 b9ee 	b.w	800b322 <__retarget_lock_acquire_recursive>
 800af46:	bf00      	nop
 800af48:	20001acd 	.word	0x20001acd

0800af4c <__sfp_lock_release>:
 800af4c:	4801      	ldr	r0, [pc, #4]	@ (800af54 <__sfp_lock_release+0x8>)
 800af4e:	f000 b9e9 	b.w	800b324 <__retarget_lock_release_recursive>
 800af52:	bf00      	nop
 800af54:	20001acd 	.word	0x20001acd

0800af58 <__sinit>:
 800af58:	b510      	push	{r4, lr}
 800af5a:	4604      	mov	r4, r0
 800af5c:	f7ff fff0 	bl	800af40 <__sfp_lock_acquire>
 800af60:	6a23      	ldr	r3, [r4, #32]
 800af62:	b11b      	cbz	r3, 800af6c <__sinit+0x14>
 800af64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af68:	f7ff bff0 	b.w	800af4c <__sfp_lock_release>
 800af6c:	4b04      	ldr	r3, [pc, #16]	@ (800af80 <__sinit+0x28>)
 800af6e:	6223      	str	r3, [r4, #32]
 800af70:	4b04      	ldr	r3, [pc, #16]	@ (800af84 <__sinit+0x2c>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d1f5      	bne.n	800af64 <__sinit+0xc>
 800af78:	f7ff ffc4 	bl	800af04 <global_stdio_init.part.0>
 800af7c:	e7f2      	b.n	800af64 <__sinit+0xc>
 800af7e:	bf00      	nop
 800af80:	0800aec5 	.word	0x0800aec5
 800af84:	20001ac4 	.word	0x20001ac4

0800af88 <_fwalk_sglue>:
 800af88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af8c:	4607      	mov	r7, r0
 800af8e:	4688      	mov	r8, r1
 800af90:	4614      	mov	r4, r2
 800af92:	2600      	movs	r6, #0
 800af94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800af98:	f1b9 0901 	subs.w	r9, r9, #1
 800af9c:	d505      	bpl.n	800afaa <_fwalk_sglue+0x22>
 800af9e:	6824      	ldr	r4, [r4, #0]
 800afa0:	2c00      	cmp	r4, #0
 800afa2:	d1f7      	bne.n	800af94 <_fwalk_sglue+0xc>
 800afa4:	4630      	mov	r0, r6
 800afa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afaa:	89ab      	ldrh	r3, [r5, #12]
 800afac:	2b01      	cmp	r3, #1
 800afae:	d907      	bls.n	800afc0 <_fwalk_sglue+0x38>
 800afb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800afb4:	3301      	adds	r3, #1
 800afb6:	d003      	beq.n	800afc0 <_fwalk_sglue+0x38>
 800afb8:	4629      	mov	r1, r5
 800afba:	4638      	mov	r0, r7
 800afbc:	47c0      	blx	r8
 800afbe:	4306      	orrs	r6, r0
 800afc0:	3568      	adds	r5, #104	@ 0x68
 800afc2:	e7e9      	b.n	800af98 <_fwalk_sglue+0x10>

0800afc4 <_puts_r>:
 800afc4:	6a03      	ldr	r3, [r0, #32]
 800afc6:	b570      	push	{r4, r5, r6, lr}
 800afc8:	6884      	ldr	r4, [r0, #8]
 800afca:	4605      	mov	r5, r0
 800afcc:	460e      	mov	r6, r1
 800afce:	b90b      	cbnz	r3, 800afd4 <_puts_r+0x10>
 800afd0:	f7ff ffc2 	bl	800af58 <__sinit>
 800afd4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800afd6:	07db      	lsls	r3, r3, #31
 800afd8:	d405      	bmi.n	800afe6 <_puts_r+0x22>
 800afda:	89a3      	ldrh	r3, [r4, #12]
 800afdc:	0598      	lsls	r0, r3, #22
 800afde:	d402      	bmi.n	800afe6 <_puts_r+0x22>
 800afe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800afe2:	f000 f99e 	bl	800b322 <__retarget_lock_acquire_recursive>
 800afe6:	89a3      	ldrh	r3, [r4, #12]
 800afe8:	0719      	lsls	r1, r3, #28
 800afea:	d502      	bpl.n	800aff2 <_puts_r+0x2e>
 800afec:	6923      	ldr	r3, [r4, #16]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d135      	bne.n	800b05e <_puts_r+0x9a>
 800aff2:	4621      	mov	r1, r4
 800aff4:	4628      	mov	r0, r5
 800aff6:	f000 f8c5 	bl	800b184 <__swsetup_r>
 800affa:	b380      	cbz	r0, 800b05e <_puts_r+0x9a>
 800affc:	f04f 35ff 	mov.w	r5, #4294967295
 800b000:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b002:	07da      	lsls	r2, r3, #31
 800b004:	d405      	bmi.n	800b012 <_puts_r+0x4e>
 800b006:	89a3      	ldrh	r3, [r4, #12]
 800b008:	059b      	lsls	r3, r3, #22
 800b00a:	d402      	bmi.n	800b012 <_puts_r+0x4e>
 800b00c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b00e:	f000 f989 	bl	800b324 <__retarget_lock_release_recursive>
 800b012:	4628      	mov	r0, r5
 800b014:	bd70      	pop	{r4, r5, r6, pc}
 800b016:	2b00      	cmp	r3, #0
 800b018:	da04      	bge.n	800b024 <_puts_r+0x60>
 800b01a:	69a2      	ldr	r2, [r4, #24]
 800b01c:	429a      	cmp	r2, r3
 800b01e:	dc17      	bgt.n	800b050 <_puts_r+0x8c>
 800b020:	290a      	cmp	r1, #10
 800b022:	d015      	beq.n	800b050 <_puts_r+0x8c>
 800b024:	6823      	ldr	r3, [r4, #0]
 800b026:	1c5a      	adds	r2, r3, #1
 800b028:	6022      	str	r2, [r4, #0]
 800b02a:	7019      	strb	r1, [r3, #0]
 800b02c:	68a3      	ldr	r3, [r4, #8]
 800b02e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b032:	3b01      	subs	r3, #1
 800b034:	60a3      	str	r3, [r4, #8]
 800b036:	2900      	cmp	r1, #0
 800b038:	d1ed      	bne.n	800b016 <_puts_r+0x52>
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	da11      	bge.n	800b062 <_puts_r+0x9e>
 800b03e:	4622      	mov	r2, r4
 800b040:	210a      	movs	r1, #10
 800b042:	4628      	mov	r0, r5
 800b044:	f000 f85f 	bl	800b106 <__swbuf_r>
 800b048:	3001      	adds	r0, #1
 800b04a:	d0d7      	beq.n	800affc <_puts_r+0x38>
 800b04c:	250a      	movs	r5, #10
 800b04e:	e7d7      	b.n	800b000 <_puts_r+0x3c>
 800b050:	4622      	mov	r2, r4
 800b052:	4628      	mov	r0, r5
 800b054:	f000 f857 	bl	800b106 <__swbuf_r>
 800b058:	3001      	adds	r0, #1
 800b05a:	d1e7      	bne.n	800b02c <_puts_r+0x68>
 800b05c:	e7ce      	b.n	800affc <_puts_r+0x38>
 800b05e:	3e01      	subs	r6, #1
 800b060:	e7e4      	b.n	800b02c <_puts_r+0x68>
 800b062:	6823      	ldr	r3, [r4, #0]
 800b064:	1c5a      	adds	r2, r3, #1
 800b066:	6022      	str	r2, [r4, #0]
 800b068:	220a      	movs	r2, #10
 800b06a:	701a      	strb	r2, [r3, #0]
 800b06c:	e7ee      	b.n	800b04c <_puts_r+0x88>
	...

0800b070 <puts>:
 800b070:	4b02      	ldr	r3, [pc, #8]	@ (800b07c <puts+0xc>)
 800b072:	4601      	mov	r1, r0
 800b074:	6818      	ldr	r0, [r3, #0]
 800b076:	f7ff bfa5 	b.w	800afc4 <_puts_r>
 800b07a:	bf00      	nop
 800b07c:	20000030 	.word	0x20000030

0800b080 <__sread>:
 800b080:	b510      	push	{r4, lr}
 800b082:	460c      	mov	r4, r1
 800b084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b088:	f000 f8fc 	bl	800b284 <_read_r>
 800b08c:	2800      	cmp	r0, #0
 800b08e:	bfab      	itete	ge
 800b090:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b092:	89a3      	ldrhlt	r3, [r4, #12]
 800b094:	181b      	addge	r3, r3, r0
 800b096:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b09a:	bfac      	ite	ge
 800b09c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b09e:	81a3      	strhlt	r3, [r4, #12]
 800b0a0:	bd10      	pop	{r4, pc}

0800b0a2 <__swrite>:
 800b0a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0a6:	461f      	mov	r7, r3
 800b0a8:	898b      	ldrh	r3, [r1, #12]
 800b0aa:	05db      	lsls	r3, r3, #23
 800b0ac:	4605      	mov	r5, r0
 800b0ae:	460c      	mov	r4, r1
 800b0b0:	4616      	mov	r6, r2
 800b0b2:	d505      	bpl.n	800b0c0 <__swrite+0x1e>
 800b0b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0b8:	2302      	movs	r3, #2
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	f000 f8d0 	bl	800b260 <_lseek_r>
 800b0c0:	89a3      	ldrh	r3, [r4, #12]
 800b0c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b0ca:	81a3      	strh	r3, [r4, #12]
 800b0cc:	4632      	mov	r2, r6
 800b0ce:	463b      	mov	r3, r7
 800b0d0:	4628      	mov	r0, r5
 800b0d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0d6:	f000 b8e7 	b.w	800b2a8 <_write_r>

0800b0da <__sseek>:
 800b0da:	b510      	push	{r4, lr}
 800b0dc:	460c      	mov	r4, r1
 800b0de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0e2:	f000 f8bd 	bl	800b260 <_lseek_r>
 800b0e6:	1c43      	adds	r3, r0, #1
 800b0e8:	89a3      	ldrh	r3, [r4, #12]
 800b0ea:	bf15      	itete	ne
 800b0ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b0ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b0f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b0f6:	81a3      	strheq	r3, [r4, #12]
 800b0f8:	bf18      	it	ne
 800b0fa:	81a3      	strhne	r3, [r4, #12]
 800b0fc:	bd10      	pop	{r4, pc}

0800b0fe <__sclose>:
 800b0fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b102:	f000 b89d 	b.w	800b240 <_close_r>

0800b106 <__swbuf_r>:
 800b106:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b108:	460e      	mov	r6, r1
 800b10a:	4614      	mov	r4, r2
 800b10c:	4605      	mov	r5, r0
 800b10e:	b118      	cbz	r0, 800b118 <__swbuf_r+0x12>
 800b110:	6a03      	ldr	r3, [r0, #32]
 800b112:	b90b      	cbnz	r3, 800b118 <__swbuf_r+0x12>
 800b114:	f7ff ff20 	bl	800af58 <__sinit>
 800b118:	69a3      	ldr	r3, [r4, #24]
 800b11a:	60a3      	str	r3, [r4, #8]
 800b11c:	89a3      	ldrh	r3, [r4, #12]
 800b11e:	071a      	lsls	r2, r3, #28
 800b120:	d501      	bpl.n	800b126 <__swbuf_r+0x20>
 800b122:	6923      	ldr	r3, [r4, #16]
 800b124:	b943      	cbnz	r3, 800b138 <__swbuf_r+0x32>
 800b126:	4621      	mov	r1, r4
 800b128:	4628      	mov	r0, r5
 800b12a:	f000 f82b 	bl	800b184 <__swsetup_r>
 800b12e:	b118      	cbz	r0, 800b138 <__swbuf_r+0x32>
 800b130:	f04f 37ff 	mov.w	r7, #4294967295
 800b134:	4638      	mov	r0, r7
 800b136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b138:	6823      	ldr	r3, [r4, #0]
 800b13a:	6922      	ldr	r2, [r4, #16]
 800b13c:	1a98      	subs	r0, r3, r2
 800b13e:	6963      	ldr	r3, [r4, #20]
 800b140:	b2f6      	uxtb	r6, r6
 800b142:	4283      	cmp	r3, r0
 800b144:	4637      	mov	r7, r6
 800b146:	dc05      	bgt.n	800b154 <__swbuf_r+0x4e>
 800b148:	4621      	mov	r1, r4
 800b14a:	4628      	mov	r0, r5
 800b14c:	f000 fa9c 	bl	800b688 <_fflush_r>
 800b150:	2800      	cmp	r0, #0
 800b152:	d1ed      	bne.n	800b130 <__swbuf_r+0x2a>
 800b154:	68a3      	ldr	r3, [r4, #8]
 800b156:	3b01      	subs	r3, #1
 800b158:	60a3      	str	r3, [r4, #8]
 800b15a:	6823      	ldr	r3, [r4, #0]
 800b15c:	1c5a      	adds	r2, r3, #1
 800b15e:	6022      	str	r2, [r4, #0]
 800b160:	701e      	strb	r6, [r3, #0]
 800b162:	6962      	ldr	r2, [r4, #20]
 800b164:	1c43      	adds	r3, r0, #1
 800b166:	429a      	cmp	r2, r3
 800b168:	d004      	beq.n	800b174 <__swbuf_r+0x6e>
 800b16a:	89a3      	ldrh	r3, [r4, #12]
 800b16c:	07db      	lsls	r3, r3, #31
 800b16e:	d5e1      	bpl.n	800b134 <__swbuf_r+0x2e>
 800b170:	2e0a      	cmp	r6, #10
 800b172:	d1df      	bne.n	800b134 <__swbuf_r+0x2e>
 800b174:	4621      	mov	r1, r4
 800b176:	4628      	mov	r0, r5
 800b178:	f000 fa86 	bl	800b688 <_fflush_r>
 800b17c:	2800      	cmp	r0, #0
 800b17e:	d0d9      	beq.n	800b134 <__swbuf_r+0x2e>
 800b180:	e7d6      	b.n	800b130 <__swbuf_r+0x2a>
	...

0800b184 <__swsetup_r>:
 800b184:	b538      	push	{r3, r4, r5, lr}
 800b186:	4b29      	ldr	r3, [pc, #164]	@ (800b22c <__swsetup_r+0xa8>)
 800b188:	4605      	mov	r5, r0
 800b18a:	6818      	ldr	r0, [r3, #0]
 800b18c:	460c      	mov	r4, r1
 800b18e:	b118      	cbz	r0, 800b198 <__swsetup_r+0x14>
 800b190:	6a03      	ldr	r3, [r0, #32]
 800b192:	b90b      	cbnz	r3, 800b198 <__swsetup_r+0x14>
 800b194:	f7ff fee0 	bl	800af58 <__sinit>
 800b198:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b19c:	0719      	lsls	r1, r3, #28
 800b19e:	d422      	bmi.n	800b1e6 <__swsetup_r+0x62>
 800b1a0:	06da      	lsls	r2, r3, #27
 800b1a2:	d407      	bmi.n	800b1b4 <__swsetup_r+0x30>
 800b1a4:	2209      	movs	r2, #9
 800b1a6:	602a      	str	r2, [r5, #0]
 800b1a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1ac:	81a3      	strh	r3, [r4, #12]
 800b1ae:	f04f 30ff 	mov.w	r0, #4294967295
 800b1b2:	e033      	b.n	800b21c <__swsetup_r+0x98>
 800b1b4:	0758      	lsls	r0, r3, #29
 800b1b6:	d512      	bpl.n	800b1de <__swsetup_r+0x5a>
 800b1b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1ba:	b141      	cbz	r1, 800b1ce <__swsetup_r+0x4a>
 800b1bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b1c0:	4299      	cmp	r1, r3
 800b1c2:	d002      	beq.n	800b1ca <__swsetup_r+0x46>
 800b1c4:	4628      	mov	r0, r5
 800b1c6:	f000 f8db 	bl	800b380 <_free_r>
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	6363      	str	r3, [r4, #52]	@ 0x34
 800b1ce:	89a3      	ldrh	r3, [r4, #12]
 800b1d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b1d4:	81a3      	strh	r3, [r4, #12]
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	6063      	str	r3, [r4, #4]
 800b1da:	6923      	ldr	r3, [r4, #16]
 800b1dc:	6023      	str	r3, [r4, #0]
 800b1de:	89a3      	ldrh	r3, [r4, #12]
 800b1e0:	f043 0308 	orr.w	r3, r3, #8
 800b1e4:	81a3      	strh	r3, [r4, #12]
 800b1e6:	6923      	ldr	r3, [r4, #16]
 800b1e8:	b94b      	cbnz	r3, 800b1fe <__swsetup_r+0x7a>
 800b1ea:	89a3      	ldrh	r3, [r4, #12]
 800b1ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b1f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1f4:	d003      	beq.n	800b1fe <__swsetup_r+0x7a>
 800b1f6:	4621      	mov	r1, r4
 800b1f8:	4628      	mov	r0, r5
 800b1fa:	f000 faa5 	bl	800b748 <__smakebuf_r>
 800b1fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b202:	f013 0201 	ands.w	r2, r3, #1
 800b206:	d00a      	beq.n	800b21e <__swsetup_r+0x9a>
 800b208:	2200      	movs	r2, #0
 800b20a:	60a2      	str	r2, [r4, #8]
 800b20c:	6962      	ldr	r2, [r4, #20]
 800b20e:	4252      	negs	r2, r2
 800b210:	61a2      	str	r2, [r4, #24]
 800b212:	6922      	ldr	r2, [r4, #16]
 800b214:	b942      	cbnz	r2, 800b228 <__swsetup_r+0xa4>
 800b216:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b21a:	d1c5      	bne.n	800b1a8 <__swsetup_r+0x24>
 800b21c:	bd38      	pop	{r3, r4, r5, pc}
 800b21e:	0799      	lsls	r1, r3, #30
 800b220:	bf58      	it	pl
 800b222:	6962      	ldrpl	r2, [r4, #20]
 800b224:	60a2      	str	r2, [r4, #8]
 800b226:	e7f4      	b.n	800b212 <__swsetup_r+0x8e>
 800b228:	2000      	movs	r0, #0
 800b22a:	e7f7      	b.n	800b21c <__swsetup_r+0x98>
 800b22c:	20000030 	.word	0x20000030

0800b230 <memset>:
 800b230:	4402      	add	r2, r0
 800b232:	4603      	mov	r3, r0
 800b234:	4293      	cmp	r3, r2
 800b236:	d100      	bne.n	800b23a <memset+0xa>
 800b238:	4770      	bx	lr
 800b23a:	f803 1b01 	strb.w	r1, [r3], #1
 800b23e:	e7f9      	b.n	800b234 <memset+0x4>

0800b240 <_close_r>:
 800b240:	b538      	push	{r3, r4, r5, lr}
 800b242:	4d06      	ldr	r5, [pc, #24]	@ (800b25c <_close_r+0x1c>)
 800b244:	2300      	movs	r3, #0
 800b246:	4604      	mov	r4, r0
 800b248:	4608      	mov	r0, r1
 800b24a:	602b      	str	r3, [r5, #0]
 800b24c:	f7f7 facc 	bl	80027e8 <_close>
 800b250:	1c43      	adds	r3, r0, #1
 800b252:	d102      	bne.n	800b25a <_close_r+0x1a>
 800b254:	682b      	ldr	r3, [r5, #0]
 800b256:	b103      	cbz	r3, 800b25a <_close_r+0x1a>
 800b258:	6023      	str	r3, [r4, #0]
 800b25a:	bd38      	pop	{r3, r4, r5, pc}
 800b25c:	20001ac8 	.word	0x20001ac8

0800b260 <_lseek_r>:
 800b260:	b538      	push	{r3, r4, r5, lr}
 800b262:	4d07      	ldr	r5, [pc, #28]	@ (800b280 <_lseek_r+0x20>)
 800b264:	4604      	mov	r4, r0
 800b266:	4608      	mov	r0, r1
 800b268:	4611      	mov	r1, r2
 800b26a:	2200      	movs	r2, #0
 800b26c:	602a      	str	r2, [r5, #0]
 800b26e:	461a      	mov	r2, r3
 800b270:	f7f7 fae1 	bl	8002836 <_lseek>
 800b274:	1c43      	adds	r3, r0, #1
 800b276:	d102      	bne.n	800b27e <_lseek_r+0x1e>
 800b278:	682b      	ldr	r3, [r5, #0]
 800b27a:	b103      	cbz	r3, 800b27e <_lseek_r+0x1e>
 800b27c:	6023      	str	r3, [r4, #0]
 800b27e:	bd38      	pop	{r3, r4, r5, pc}
 800b280:	20001ac8 	.word	0x20001ac8

0800b284 <_read_r>:
 800b284:	b538      	push	{r3, r4, r5, lr}
 800b286:	4d07      	ldr	r5, [pc, #28]	@ (800b2a4 <_read_r+0x20>)
 800b288:	4604      	mov	r4, r0
 800b28a:	4608      	mov	r0, r1
 800b28c:	4611      	mov	r1, r2
 800b28e:	2200      	movs	r2, #0
 800b290:	602a      	str	r2, [r5, #0]
 800b292:	461a      	mov	r2, r3
 800b294:	f7f7 fa6f 	bl	8002776 <_read>
 800b298:	1c43      	adds	r3, r0, #1
 800b29a:	d102      	bne.n	800b2a2 <_read_r+0x1e>
 800b29c:	682b      	ldr	r3, [r5, #0]
 800b29e:	b103      	cbz	r3, 800b2a2 <_read_r+0x1e>
 800b2a0:	6023      	str	r3, [r4, #0]
 800b2a2:	bd38      	pop	{r3, r4, r5, pc}
 800b2a4:	20001ac8 	.word	0x20001ac8

0800b2a8 <_write_r>:
 800b2a8:	b538      	push	{r3, r4, r5, lr}
 800b2aa:	4d07      	ldr	r5, [pc, #28]	@ (800b2c8 <_write_r+0x20>)
 800b2ac:	4604      	mov	r4, r0
 800b2ae:	4608      	mov	r0, r1
 800b2b0:	4611      	mov	r1, r2
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	602a      	str	r2, [r5, #0]
 800b2b6:	461a      	mov	r2, r3
 800b2b8:	f7f7 fa7a 	bl	80027b0 <_write>
 800b2bc:	1c43      	adds	r3, r0, #1
 800b2be:	d102      	bne.n	800b2c6 <_write_r+0x1e>
 800b2c0:	682b      	ldr	r3, [r5, #0]
 800b2c2:	b103      	cbz	r3, 800b2c6 <_write_r+0x1e>
 800b2c4:	6023      	str	r3, [r4, #0]
 800b2c6:	bd38      	pop	{r3, r4, r5, pc}
 800b2c8:	20001ac8 	.word	0x20001ac8

0800b2cc <__errno>:
 800b2cc:	4b01      	ldr	r3, [pc, #4]	@ (800b2d4 <__errno+0x8>)
 800b2ce:	6818      	ldr	r0, [r3, #0]
 800b2d0:	4770      	bx	lr
 800b2d2:	bf00      	nop
 800b2d4:	20000030 	.word	0x20000030

0800b2d8 <__libc_init_array>:
 800b2d8:	b570      	push	{r4, r5, r6, lr}
 800b2da:	4d0d      	ldr	r5, [pc, #52]	@ (800b310 <__libc_init_array+0x38>)
 800b2dc:	4c0d      	ldr	r4, [pc, #52]	@ (800b314 <__libc_init_array+0x3c>)
 800b2de:	1b64      	subs	r4, r4, r5
 800b2e0:	10a4      	asrs	r4, r4, #2
 800b2e2:	2600      	movs	r6, #0
 800b2e4:	42a6      	cmp	r6, r4
 800b2e6:	d109      	bne.n	800b2fc <__libc_init_array+0x24>
 800b2e8:	4d0b      	ldr	r5, [pc, #44]	@ (800b318 <__libc_init_array+0x40>)
 800b2ea:	4c0c      	ldr	r4, [pc, #48]	@ (800b31c <__libc_init_array+0x44>)
 800b2ec:	f000 fdb2 	bl	800be54 <_init>
 800b2f0:	1b64      	subs	r4, r4, r5
 800b2f2:	10a4      	asrs	r4, r4, #2
 800b2f4:	2600      	movs	r6, #0
 800b2f6:	42a6      	cmp	r6, r4
 800b2f8:	d105      	bne.n	800b306 <__libc_init_array+0x2e>
 800b2fa:	bd70      	pop	{r4, r5, r6, pc}
 800b2fc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b300:	4798      	blx	r3
 800b302:	3601      	adds	r6, #1
 800b304:	e7ee      	b.n	800b2e4 <__libc_init_array+0xc>
 800b306:	f855 3b04 	ldr.w	r3, [r5], #4
 800b30a:	4798      	blx	r3
 800b30c:	3601      	adds	r6, #1
 800b30e:	e7f2      	b.n	800b2f6 <__libc_init_array+0x1e>
 800b310:	0800c040 	.word	0x0800c040
 800b314:	0800c040 	.word	0x0800c040
 800b318:	0800c040 	.word	0x0800c040
 800b31c:	0800c044 	.word	0x0800c044

0800b320 <__retarget_lock_init_recursive>:
 800b320:	4770      	bx	lr

0800b322 <__retarget_lock_acquire_recursive>:
 800b322:	4770      	bx	lr

0800b324 <__retarget_lock_release_recursive>:
 800b324:	4770      	bx	lr

0800b326 <memcpy>:
 800b326:	440a      	add	r2, r1
 800b328:	4291      	cmp	r1, r2
 800b32a:	f100 33ff 	add.w	r3, r0, #4294967295
 800b32e:	d100      	bne.n	800b332 <memcpy+0xc>
 800b330:	4770      	bx	lr
 800b332:	b510      	push	{r4, lr}
 800b334:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b338:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b33c:	4291      	cmp	r1, r2
 800b33e:	d1f9      	bne.n	800b334 <memcpy+0xe>
 800b340:	bd10      	pop	{r4, pc}
	...

0800b344 <__assert_func>:
 800b344:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b346:	4614      	mov	r4, r2
 800b348:	461a      	mov	r2, r3
 800b34a:	4b09      	ldr	r3, [pc, #36]	@ (800b370 <__assert_func+0x2c>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	4605      	mov	r5, r0
 800b350:	68d8      	ldr	r0, [r3, #12]
 800b352:	b14c      	cbz	r4, 800b368 <__assert_func+0x24>
 800b354:	4b07      	ldr	r3, [pc, #28]	@ (800b374 <__assert_func+0x30>)
 800b356:	9100      	str	r1, [sp, #0]
 800b358:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b35c:	4906      	ldr	r1, [pc, #24]	@ (800b378 <__assert_func+0x34>)
 800b35e:	462b      	mov	r3, r5
 800b360:	f000 f9ba 	bl	800b6d8 <fiprintf>
 800b364:	f000 fa5e 	bl	800b824 <abort>
 800b368:	4b04      	ldr	r3, [pc, #16]	@ (800b37c <__assert_func+0x38>)
 800b36a:	461c      	mov	r4, r3
 800b36c:	e7f3      	b.n	800b356 <__assert_func+0x12>
 800b36e:	bf00      	nop
 800b370:	20000030 	.word	0x20000030
 800b374:	0800bfc7 	.word	0x0800bfc7
 800b378:	0800bfd4 	.word	0x0800bfd4
 800b37c:	0800c002 	.word	0x0800c002

0800b380 <_free_r>:
 800b380:	b538      	push	{r3, r4, r5, lr}
 800b382:	4605      	mov	r5, r0
 800b384:	2900      	cmp	r1, #0
 800b386:	d041      	beq.n	800b40c <_free_r+0x8c>
 800b388:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b38c:	1f0c      	subs	r4, r1, #4
 800b38e:	2b00      	cmp	r3, #0
 800b390:	bfb8      	it	lt
 800b392:	18e4      	addlt	r4, r4, r3
 800b394:	f000 f8e8 	bl	800b568 <__malloc_lock>
 800b398:	4a1d      	ldr	r2, [pc, #116]	@ (800b410 <_free_r+0x90>)
 800b39a:	6813      	ldr	r3, [r2, #0]
 800b39c:	b933      	cbnz	r3, 800b3ac <_free_r+0x2c>
 800b39e:	6063      	str	r3, [r4, #4]
 800b3a0:	6014      	str	r4, [r2, #0]
 800b3a2:	4628      	mov	r0, r5
 800b3a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3a8:	f000 b8e4 	b.w	800b574 <__malloc_unlock>
 800b3ac:	42a3      	cmp	r3, r4
 800b3ae:	d908      	bls.n	800b3c2 <_free_r+0x42>
 800b3b0:	6820      	ldr	r0, [r4, #0]
 800b3b2:	1821      	adds	r1, r4, r0
 800b3b4:	428b      	cmp	r3, r1
 800b3b6:	bf01      	itttt	eq
 800b3b8:	6819      	ldreq	r1, [r3, #0]
 800b3ba:	685b      	ldreq	r3, [r3, #4]
 800b3bc:	1809      	addeq	r1, r1, r0
 800b3be:	6021      	streq	r1, [r4, #0]
 800b3c0:	e7ed      	b.n	800b39e <_free_r+0x1e>
 800b3c2:	461a      	mov	r2, r3
 800b3c4:	685b      	ldr	r3, [r3, #4]
 800b3c6:	b10b      	cbz	r3, 800b3cc <_free_r+0x4c>
 800b3c8:	42a3      	cmp	r3, r4
 800b3ca:	d9fa      	bls.n	800b3c2 <_free_r+0x42>
 800b3cc:	6811      	ldr	r1, [r2, #0]
 800b3ce:	1850      	adds	r0, r2, r1
 800b3d0:	42a0      	cmp	r0, r4
 800b3d2:	d10b      	bne.n	800b3ec <_free_r+0x6c>
 800b3d4:	6820      	ldr	r0, [r4, #0]
 800b3d6:	4401      	add	r1, r0
 800b3d8:	1850      	adds	r0, r2, r1
 800b3da:	4283      	cmp	r3, r0
 800b3dc:	6011      	str	r1, [r2, #0]
 800b3de:	d1e0      	bne.n	800b3a2 <_free_r+0x22>
 800b3e0:	6818      	ldr	r0, [r3, #0]
 800b3e2:	685b      	ldr	r3, [r3, #4]
 800b3e4:	6053      	str	r3, [r2, #4]
 800b3e6:	4408      	add	r0, r1
 800b3e8:	6010      	str	r0, [r2, #0]
 800b3ea:	e7da      	b.n	800b3a2 <_free_r+0x22>
 800b3ec:	d902      	bls.n	800b3f4 <_free_r+0x74>
 800b3ee:	230c      	movs	r3, #12
 800b3f0:	602b      	str	r3, [r5, #0]
 800b3f2:	e7d6      	b.n	800b3a2 <_free_r+0x22>
 800b3f4:	6820      	ldr	r0, [r4, #0]
 800b3f6:	1821      	adds	r1, r4, r0
 800b3f8:	428b      	cmp	r3, r1
 800b3fa:	bf04      	itt	eq
 800b3fc:	6819      	ldreq	r1, [r3, #0]
 800b3fe:	685b      	ldreq	r3, [r3, #4]
 800b400:	6063      	str	r3, [r4, #4]
 800b402:	bf04      	itt	eq
 800b404:	1809      	addeq	r1, r1, r0
 800b406:	6021      	streq	r1, [r4, #0]
 800b408:	6054      	str	r4, [r2, #4]
 800b40a:	e7ca      	b.n	800b3a2 <_free_r+0x22>
 800b40c:	bd38      	pop	{r3, r4, r5, pc}
 800b40e:	bf00      	nop
 800b410:	20001ad4 	.word	0x20001ad4

0800b414 <malloc>:
 800b414:	4b02      	ldr	r3, [pc, #8]	@ (800b420 <malloc+0xc>)
 800b416:	4601      	mov	r1, r0
 800b418:	6818      	ldr	r0, [r3, #0]
 800b41a:	f000 b825 	b.w	800b468 <_malloc_r>
 800b41e:	bf00      	nop
 800b420:	20000030 	.word	0x20000030

0800b424 <sbrk_aligned>:
 800b424:	b570      	push	{r4, r5, r6, lr}
 800b426:	4e0f      	ldr	r6, [pc, #60]	@ (800b464 <sbrk_aligned+0x40>)
 800b428:	460c      	mov	r4, r1
 800b42a:	6831      	ldr	r1, [r6, #0]
 800b42c:	4605      	mov	r5, r0
 800b42e:	b911      	cbnz	r1, 800b436 <sbrk_aligned+0x12>
 800b430:	f000 f9e8 	bl	800b804 <_sbrk_r>
 800b434:	6030      	str	r0, [r6, #0]
 800b436:	4621      	mov	r1, r4
 800b438:	4628      	mov	r0, r5
 800b43a:	f000 f9e3 	bl	800b804 <_sbrk_r>
 800b43e:	1c43      	adds	r3, r0, #1
 800b440:	d103      	bne.n	800b44a <sbrk_aligned+0x26>
 800b442:	f04f 34ff 	mov.w	r4, #4294967295
 800b446:	4620      	mov	r0, r4
 800b448:	bd70      	pop	{r4, r5, r6, pc}
 800b44a:	1cc4      	adds	r4, r0, #3
 800b44c:	f024 0403 	bic.w	r4, r4, #3
 800b450:	42a0      	cmp	r0, r4
 800b452:	d0f8      	beq.n	800b446 <sbrk_aligned+0x22>
 800b454:	1a21      	subs	r1, r4, r0
 800b456:	4628      	mov	r0, r5
 800b458:	f000 f9d4 	bl	800b804 <_sbrk_r>
 800b45c:	3001      	adds	r0, #1
 800b45e:	d1f2      	bne.n	800b446 <sbrk_aligned+0x22>
 800b460:	e7ef      	b.n	800b442 <sbrk_aligned+0x1e>
 800b462:	bf00      	nop
 800b464:	20001ad0 	.word	0x20001ad0

0800b468 <_malloc_r>:
 800b468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b46c:	1ccd      	adds	r5, r1, #3
 800b46e:	f025 0503 	bic.w	r5, r5, #3
 800b472:	3508      	adds	r5, #8
 800b474:	2d0c      	cmp	r5, #12
 800b476:	bf38      	it	cc
 800b478:	250c      	movcc	r5, #12
 800b47a:	2d00      	cmp	r5, #0
 800b47c:	4606      	mov	r6, r0
 800b47e:	db01      	blt.n	800b484 <_malloc_r+0x1c>
 800b480:	42a9      	cmp	r1, r5
 800b482:	d904      	bls.n	800b48e <_malloc_r+0x26>
 800b484:	230c      	movs	r3, #12
 800b486:	6033      	str	r3, [r6, #0]
 800b488:	2000      	movs	r0, #0
 800b48a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b48e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b564 <_malloc_r+0xfc>
 800b492:	f000 f869 	bl	800b568 <__malloc_lock>
 800b496:	f8d8 3000 	ldr.w	r3, [r8]
 800b49a:	461c      	mov	r4, r3
 800b49c:	bb44      	cbnz	r4, 800b4f0 <_malloc_r+0x88>
 800b49e:	4629      	mov	r1, r5
 800b4a0:	4630      	mov	r0, r6
 800b4a2:	f7ff ffbf 	bl	800b424 <sbrk_aligned>
 800b4a6:	1c43      	adds	r3, r0, #1
 800b4a8:	4604      	mov	r4, r0
 800b4aa:	d158      	bne.n	800b55e <_malloc_r+0xf6>
 800b4ac:	f8d8 4000 	ldr.w	r4, [r8]
 800b4b0:	4627      	mov	r7, r4
 800b4b2:	2f00      	cmp	r7, #0
 800b4b4:	d143      	bne.n	800b53e <_malloc_r+0xd6>
 800b4b6:	2c00      	cmp	r4, #0
 800b4b8:	d04b      	beq.n	800b552 <_malloc_r+0xea>
 800b4ba:	6823      	ldr	r3, [r4, #0]
 800b4bc:	4639      	mov	r1, r7
 800b4be:	4630      	mov	r0, r6
 800b4c0:	eb04 0903 	add.w	r9, r4, r3
 800b4c4:	f000 f99e 	bl	800b804 <_sbrk_r>
 800b4c8:	4581      	cmp	r9, r0
 800b4ca:	d142      	bne.n	800b552 <_malloc_r+0xea>
 800b4cc:	6821      	ldr	r1, [r4, #0]
 800b4ce:	1a6d      	subs	r5, r5, r1
 800b4d0:	4629      	mov	r1, r5
 800b4d2:	4630      	mov	r0, r6
 800b4d4:	f7ff ffa6 	bl	800b424 <sbrk_aligned>
 800b4d8:	3001      	adds	r0, #1
 800b4da:	d03a      	beq.n	800b552 <_malloc_r+0xea>
 800b4dc:	6823      	ldr	r3, [r4, #0]
 800b4de:	442b      	add	r3, r5
 800b4e0:	6023      	str	r3, [r4, #0]
 800b4e2:	f8d8 3000 	ldr.w	r3, [r8]
 800b4e6:	685a      	ldr	r2, [r3, #4]
 800b4e8:	bb62      	cbnz	r2, 800b544 <_malloc_r+0xdc>
 800b4ea:	f8c8 7000 	str.w	r7, [r8]
 800b4ee:	e00f      	b.n	800b510 <_malloc_r+0xa8>
 800b4f0:	6822      	ldr	r2, [r4, #0]
 800b4f2:	1b52      	subs	r2, r2, r5
 800b4f4:	d420      	bmi.n	800b538 <_malloc_r+0xd0>
 800b4f6:	2a0b      	cmp	r2, #11
 800b4f8:	d917      	bls.n	800b52a <_malloc_r+0xc2>
 800b4fa:	1961      	adds	r1, r4, r5
 800b4fc:	42a3      	cmp	r3, r4
 800b4fe:	6025      	str	r5, [r4, #0]
 800b500:	bf18      	it	ne
 800b502:	6059      	strne	r1, [r3, #4]
 800b504:	6863      	ldr	r3, [r4, #4]
 800b506:	bf08      	it	eq
 800b508:	f8c8 1000 	streq.w	r1, [r8]
 800b50c:	5162      	str	r2, [r4, r5]
 800b50e:	604b      	str	r3, [r1, #4]
 800b510:	4630      	mov	r0, r6
 800b512:	f000 f82f 	bl	800b574 <__malloc_unlock>
 800b516:	f104 000b 	add.w	r0, r4, #11
 800b51a:	1d23      	adds	r3, r4, #4
 800b51c:	f020 0007 	bic.w	r0, r0, #7
 800b520:	1ac2      	subs	r2, r0, r3
 800b522:	bf1c      	itt	ne
 800b524:	1a1b      	subne	r3, r3, r0
 800b526:	50a3      	strne	r3, [r4, r2]
 800b528:	e7af      	b.n	800b48a <_malloc_r+0x22>
 800b52a:	6862      	ldr	r2, [r4, #4]
 800b52c:	42a3      	cmp	r3, r4
 800b52e:	bf0c      	ite	eq
 800b530:	f8c8 2000 	streq.w	r2, [r8]
 800b534:	605a      	strne	r2, [r3, #4]
 800b536:	e7eb      	b.n	800b510 <_malloc_r+0xa8>
 800b538:	4623      	mov	r3, r4
 800b53a:	6864      	ldr	r4, [r4, #4]
 800b53c:	e7ae      	b.n	800b49c <_malloc_r+0x34>
 800b53e:	463c      	mov	r4, r7
 800b540:	687f      	ldr	r7, [r7, #4]
 800b542:	e7b6      	b.n	800b4b2 <_malloc_r+0x4a>
 800b544:	461a      	mov	r2, r3
 800b546:	685b      	ldr	r3, [r3, #4]
 800b548:	42a3      	cmp	r3, r4
 800b54a:	d1fb      	bne.n	800b544 <_malloc_r+0xdc>
 800b54c:	2300      	movs	r3, #0
 800b54e:	6053      	str	r3, [r2, #4]
 800b550:	e7de      	b.n	800b510 <_malloc_r+0xa8>
 800b552:	230c      	movs	r3, #12
 800b554:	6033      	str	r3, [r6, #0]
 800b556:	4630      	mov	r0, r6
 800b558:	f000 f80c 	bl	800b574 <__malloc_unlock>
 800b55c:	e794      	b.n	800b488 <_malloc_r+0x20>
 800b55e:	6005      	str	r5, [r0, #0]
 800b560:	e7d6      	b.n	800b510 <_malloc_r+0xa8>
 800b562:	bf00      	nop
 800b564:	20001ad4 	.word	0x20001ad4

0800b568 <__malloc_lock>:
 800b568:	4801      	ldr	r0, [pc, #4]	@ (800b570 <__malloc_lock+0x8>)
 800b56a:	f7ff beda 	b.w	800b322 <__retarget_lock_acquire_recursive>
 800b56e:	bf00      	nop
 800b570:	20001acc 	.word	0x20001acc

0800b574 <__malloc_unlock>:
 800b574:	4801      	ldr	r0, [pc, #4]	@ (800b57c <__malloc_unlock+0x8>)
 800b576:	f7ff bed5 	b.w	800b324 <__retarget_lock_release_recursive>
 800b57a:	bf00      	nop
 800b57c:	20001acc 	.word	0x20001acc

0800b580 <__sflush_r>:
 800b580:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b584:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b588:	0716      	lsls	r6, r2, #28
 800b58a:	4605      	mov	r5, r0
 800b58c:	460c      	mov	r4, r1
 800b58e:	d454      	bmi.n	800b63a <__sflush_r+0xba>
 800b590:	684b      	ldr	r3, [r1, #4]
 800b592:	2b00      	cmp	r3, #0
 800b594:	dc02      	bgt.n	800b59c <__sflush_r+0x1c>
 800b596:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b598:	2b00      	cmp	r3, #0
 800b59a:	dd48      	ble.n	800b62e <__sflush_r+0xae>
 800b59c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b59e:	2e00      	cmp	r6, #0
 800b5a0:	d045      	beq.n	800b62e <__sflush_r+0xae>
 800b5a2:	2300      	movs	r3, #0
 800b5a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b5a8:	682f      	ldr	r7, [r5, #0]
 800b5aa:	6a21      	ldr	r1, [r4, #32]
 800b5ac:	602b      	str	r3, [r5, #0]
 800b5ae:	d030      	beq.n	800b612 <__sflush_r+0x92>
 800b5b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b5b2:	89a3      	ldrh	r3, [r4, #12]
 800b5b4:	0759      	lsls	r1, r3, #29
 800b5b6:	d505      	bpl.n	800b5c4 <__sflush_r+0x44>
 800b5b8:	6863      	ldr	r3, [r4, #4]
 800b5ba:	1ad2      	subs	r2, r2, r3
 800b5bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b5be:	b10b      	cbz	r3, 800b5c4 <__sflush_r+0x44>
 800b5c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b5c2:	1ad2      	subs	r2, r2, r3
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b5c8:	6a21      	ldr	r1, [r4, #32]
 800b5ca:	4628      	mov	r0, r5
 800b5cc:	47b0      	blx	r6
 800b5ce:	1c43      	adds	r3, r0, #1
 800b5d0:	89a3      	ldrh	r3, [r4, #12]
 800b5d2:	d106      	bne.n	800b5e2 <__sflush_r+0x62>
 800b5d4:	6829      	ldr	r1, [r5, #0]
 800b5d6:	291d      	cmp	r1, #29
 800b5d8:	d82b      	bhi.n	800b632 <__sflush_r+0xb2>
 800b5da:	4a2a      	ldr	r2, [pc, #168]	@ (800b684 <__sflush_r+0x104>)
 800b5dc:	40ca      	lsrs	r2, r1
 800b5de:	07d6      	lsls	r6, r2, #31
 800b5e0:	d527      	bpl.n	800b632 <__sflush_r+0xb2>
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	6062      	str	r2, [r4, #4]
 800b5e6:	04d9      	lsls	r1, r3, #19
 800b5e8:	6922      	ldr	r2, [r4, #16]
 800b5ea:	6022      	str	r2, [r4, #0]
 800b5ec:	d504      	bpl.n	800b5f8 <__sflush_r+0x78>
 800b5ee:	1c42      	adds	r2, r0, #1
 800b5f0:	d101      	bne.n	800b5f6 <__sflush_r+0x76>
 800b5f2:	682b      	ldr	r3, [r5, #0]
 800b5f4:	b903      	cbnz	r3, 800b5f8 <__sflush_r+0x78>
 800b5f6:	6560      	str	r0, [r4, #84]	@ 0x54
 800b5f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b5fa:	602f      	str	r7, [r5, #0]
 800b5fc:	b1b9      	cbz	r1, 800b62e <__sflush_r+0xae>
 800b5fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b602:	4299      	cmp	r1, r3
 800b604:	d002      	beq.n	800b60c <__sflush_r+0x8c>
 800b606:	4628      	mov	r0, r5
 800b608:	f7ff feba 	bl	800b380 <_free_r>
 800b60c:	2300      	movs	r3, #0
 800b60e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b610:	e00d      	b.n	800b62e <__sflush_r+0xae>
 800b612:	2301      	movs	r3, #1
 800b614:	4628      	mov	r0, r5
 800b616:	47b0      	blx	r6
 800b618:	4602      	mov	r2, r0
 800b61a:	1c50      	adds	r0, r2, #1
 800b61c:	d1c9      	bne.n	800b5b2 <__sflush_r+0x32>
 800b61e:	682b      	ldr	r3, [r5, #0]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d0c6      	beq.n	800b5b2 <__sflush_r+0x32>
 800b624:	2b1d      	cmp	r3, #29
 800b626:	d001      	beq.n	800b62c <__sflush_r+0xac>
 800b628:	2b16      	cmp	r3, #22
 800b62a:	d11e      	bne.n	800b66a <__sflush_r+0xea>
 800b62c:	602f      	str	r7, [r5, #0]
 800b62e:	2000      	movs	r0, #0
 800b630:	e022      	b.n	800b678 <__sflush_r+0xf8>
 800b632:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b636:	b21b      	sxth	r3, r3
 800b638:	e01b      	b.n	800b672 <__sflush_r+0xf2>
 800b63a:	690f      	ldr	r7, [r1, #16]
 800b63c:	2f00      	cmp	r7, #0
 800b63e:	d0f6      	beq.n	800b62e <__sflush_r+0xae>
 800b640:	0793      	lsls	r3, r2, #30
 800b642:	680e      	ldr	r6, [r1, #0]
 800b644:	bf08      	it	eq
 800b646:	694b      	ldreq	r3, [r1, #20]
 800b648:	600f      	str	r7, [r1, #0]
 800b64a:	bf18      	it	ne
 800b64c:	2300      	movne	r3, #0
 800b64e:	eba6 0807 	sub.w	r8, r6, r7
 800b652:	608b      	str	r3, [r1, #8]
 800b654:	f1b8 0f00 	cmp.w	r8, #0
 800b658:	dde9      	ble.n	800b62e <__sflush_r+0xae>
 800b65a:	6a21      	ldr	r1, [r4, #32]
 800b65c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b65e:	4643      	mov	r3, r8
 800b660:	463a      	mov	r2, r7
 800b662:	4628      	mov	r0, r5
 800b664:	47b0      	blx	r6
 800b666:	2800      	cmp	r0, #0
 800b668:	dc08      	bgt.n	800b67c <__sflush_r+0xfc>
 800b66a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b66e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b672:	81a3      	strh	r3, [r4, #12]
 800b674:	f04f 30ff 	mov.w	r0, #4294967295
 800b678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b67c:	4407      	add	r7, r0
 800b67e:	eba8 0800 	sub.w	r8, r8, r0
 800b682:	e7e7      	b.n	800b654 <__sflush_r+0xd4>
 800b684:	20400001 	.word	0x20400001

0800b688 <_fflush_r>:
 800b688:	b538      	push	{r3, r4, r5, lr}
 800b68a:	690b      	ldr	r3, [r1, #16]
 800b68c:	4605      	mov	r5, r0
 800b68e:	460c      	mov	r4, r1
 800b690:	b913      	cbnz	r3, 800b698 <_fflush_r+0x10>
 800b692:	2500      	movs	r5, #0
 800b694:	4628      	mov	r0, r5
 800b696:	bd38      	pop	{r3, r4, r5, pc}
 800b698:	b118      	cbz	r0, 800b6a2 <_fflush_r+0x1a>
 800b69a:	6a03      	ldr	r3, [r0, #32]
 800b69c:	b90b      	cbnz	r3, 800b6a2 <_fflush_r+0x1a>
 800b69e:	f7ff fc5b 	bl	800af58 <__sinit>
 800b6a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d0f3      	beq.n	800b692 <_fflush_r+0xa>
 800b6aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b6ac:	07d0      	lsls	r0, r2, #31
 800b6ae:	d404      	bmi.n	800b6ba <_fflush_r+0x32>
 800b6b0:	0599      	lsls	r1, r3, #22
 800b6b2:	d402      	bmi.n	800b6ba <_fflush_r+0x32>
 800b6b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6b6:	f7ff fe34 	bl	800b322 <__retarget_lock_acquire_recursive>
 800b6ba:	4628      	mov	r0, r5
 800b6bc:	4621      	mov	r1, r4
 800b6be:	f7ff ff5f 	bl	800b580 <__sflush_r>
 800b6c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b6c4:	07da      	lsls	r2, r3, #31
 800b6c6:	4605      	mov	r5, r0
 800b6c8:	d4e4      	bmi.n	800b694 <_fflush_r+0xc>
 800b6ca:	89a3      	ldrh	r3, [r4, #12]
 800b6cc:	059b      	lsls	r3, r3, #22
 800b6ce:	d4e1      	bmi.n	800b694 <_fflush_r+0xc>
 800b6d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6d2:	f7ff fe27 	bl	800b324 <__retarget_lock_release_recursive>
 800b6d6:	e7dd      	b.n	800b694 <_fflush_r+0xc>

0800b6d8 <fiprintf>:
 800b6d8:	b40e      	push	{r1, r2, r3}
 800b6da:	b503      	push	{r0, r1, lr}
 800b6dc:	4601      	mov	r1, r0
 800b6de:	ab03      	add	r3, sp, #12
 800b6e0:	4805      	ldr	r0, [pc, #20]	@ (800b6f8 <fiprintf+0x20>)
 800b6e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6e6:	6800      	ldr	r0, [r0, #0]
 800b6e8:	9301      	str	r3, [sp, #4]
 800b6ea:	f000 f8cb 	bl	800b884 <_vfiprintf_r>
 800b6ee:	b002      	add	sp, #8
 800b6f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b6f4:	b003      	add	sp, #12
 800b6f6:	4770      	bx	lr
 800b6f8:	20000030 	.word	0x20000030

0800b6fc <__swhatbuf_r>:
 800b6fc:	b570      	push	{r4, r5, r6, lr}
 800b6fe:	460c      	mov	r4, r1
 800b700:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b704:	2900      	cmp	r1, #0
 800b706:	b096      	sub	sp, #88	@ 0x58
 800b708:	4615      	mov	r5, r2
 800b70a:	461e      	mov	r6, r3
 800b70c:	da0d      	bge.n	800b72a <__swhatbuf_r+0x2e>
 800b70e:	89a3      	ldrh	r3, [r4, #12]
 800b710:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b714:	f04f 0100 	mov.w	r1, #0
 800b718:	bf14      	ite	ne
 800b71a:	2340      	movne	r3, #64	@ 0x40
 800b71c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b720:	2000      	movs	r0, #0
 800b722:	6031      	str	r1, [r6, #0]
 800b724:	602b      	str	r3, [r5, #0]
 800b726:	b016      	add	sp, #88	@ 0x58
 800b728:	bd70      	pop	{r4, r5, r6, pc}
 800b72a:	466a      	mov	r2, sp
 800b72c:	f000 f848 	bl	800b7c0 <_fstat_r>
 800b730:	2800      	cmp	r0, #0
 800b732:	dbec      	blt.n	800b70e <__swhatbuf_r+0x12>
 800b734:	9901      	ldr	r1, [sp, #4]
 800b736:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b73a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b73e:	4259      	negs	r1, r3
 800b740:	4159      	adcs	r1, r3
 800b742:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b746:	e7eb      	b.n	800b720 <__swhatbuf_r+0x24>

0800b748 <__smakebuf_r>:
 800b748:	898b      	ldrh	r3, [r1, #12]
 800b74a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b74c:	079d      	lsls	r5, r3, #30
 800b74e:	4606      	mov	r6, r0
 800b750:	460c      	mov	r4, r1
 800b752:	d507      	bpl.n	800b764 <__smakebuf_r+0x1c>
 800b754:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b758:	6023      	str	r3, [r4, #0]
 800b75a:	6123      	str	r3, [r4, #16]
 800b75c:	2301      	movs	r3, #1
 800b75e:	6163      	str	r3, [r4, #20]
 800b760:	b003      	add	sp, #12
 800b762:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b764:	ab01      	add	r3, sp, #4
 800b766:	466a      	mov	r2, sp
 800b768:	f7ff ffc8 	bl	800b6fc <__swhatbuf_r>
 800b76c:	9f00      	ldr	r7, [sp, #0]
 800b76e:	4605      	mov	r5, r0
 800b770:	4639      	mov	r1, r7
 800b772:	4630      	mov	r0, r6
 800b774:	f7ff fe78 	bl	800b468 <_malloc_r>
 800b778:	b948      	cbnz	r0, 800b78e <__smakebuf_r+0x46>
 800b77a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b77e:	059a      	lsls	r2, r3, #22
 800b780:	d4ee      	bmi.n	800b760 <__smakebuf_r+0x18>
 800b782:	f023 0303 	bic.w	r3, r3, #3
 800b786:	f043 0302 	orr.w	r3, r3, #2
 800b78a:	81a3      	strh	r3, [r4, #12]
 800b78c:	e7e2      	b.n	800b754 <__smakebuf_r+0xc>
 800b78e:	89a3      	ldrh	r3, [r4, #12]
 800b790:	6020      	str	r0, [r4, #0]
 800b792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b796:	81a3      	strh	r3, [r4, #12]
 800b798:	9b01      	ldr	r3, [sp, #4]
 800b79a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b79e:	b15b      	cbz	r3, 800b7b8 <__smakebuf_r+0x70>
 800b7a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b7a4:	4630      	mov	r0, r6
 800b7a6:	f000 f81d 	bl	800b7e4 <_isatty_r>
 800b7aa:	b128      	cbz	r0, 800b7b8 <__smakebuf_r+0x70>
 800b7ac:	89a3      	ldrh	r3, [r4, #12]
 800b7ae:	f023 0303 	bic.w	r3, r3, #3
 800b7b2:	f043 0301 	orr.w	r3, r3, #1
 800b7b6:	81a3      	strh	r3, [r4, #12]
 800b7b8:	89a3      	ldrh	r3, [r4, #12]
 800b7ba:	431d      	orrs	r5, r3
 800b7bc:	81a5      	strh	r5, [r4, #12]
 800b7be:	e7cf      	b.n	800b760 <__smakebuf_r+0x18>

0800b7c0 <_fstat_r>:
 800b7c0:	b538      	push	{r3, r4, r5, lr}
 800b7c2:	4d07      	ldr	r5, [pc, #28]	@ (800b7e0 <_fstat_r+0x20>)
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	4604      	mov	r4, r0
 800b7c8:	4608      	mov	r0, r1
 800b7ca:	4611      	mov	r1, r2
 800b7cc:	602b      	str	r3, [r5, #0]
 800b7ce:	f7f7 f817 	bl	8002800 <_fstat>
 800b7d2:	1c43      	adds	r3, r0, #1
 800b7d4:	d102      	bne.n	800b7dc <_fstat_r+0x1c>
 800b7d6:	682b      	ldr	r3, [r5, #0]
 800b7d8:	b103      	cbz	r3, 800b7dc <_fstat_r+0x1c>
 800b7da:	6023      	str	r3, [r4, #0]
 800b7dc:	bd38      	pop	{r3, r4, r5, pc}
 800b7de:	bf00      	nop
 800b7e0:	20001ac8 	.word	0x20001ac8

0800b7e4 <_isatty_r>:
 800b7e4:	b538      	push	{r3, r4, r5, lr}
 800b7e6:	4d06      	ldr	r5, [pc, #24]	@ (800b800 <_isatty_r+0x1c>)
 800b7e8:	2300      	movs	r3, #0
 800b7ea:	4604      	mov	r4, r0
 800b7ec:	4608      	mov	r0, r1
 800b7ee:	602b      	str	r3, [r5, #0]
 800b7f0:	f7f7 f816 	bl	8002820 <_isatty>
 800b7f4:	1c43      	adds	r3, r0, #1
 800b7f6:	d102      	bne.n	800b7fe <_isatty_r+0x1a>
 800b7f8:	682b      	ldr	r3, [r5, #0]
 800b7fa:	b103      	cbz	r3, 800b7fe <_isatty_r+0x1a>
 800b7fc:	6023      	str	r3, [r4, #0]
 800b7fe:	bd38      	pop	{r3, r4, r5, pc}
 800b800:	20001ac8 	.word	0x20001ac8

0800b804 <_sbrk_r>:
 800b804:	b538      	push	{r3, r4, r5, lr}
 800b806:	4d06      	ldr	r5, [pc, #24]	@ (800b820 <_sbrk_r+0x1c>)
 800b808:	2300      	movs	r3, #0
 800b80a:	4604      	mov	r4, r0
 800b80c:	4608      	mov	r0, r1
 800b80e:	602b      	str	r3, [r5, #0]
 800b810:	f7f7 f81e 	bl	8002850 <_sbrk>
 800b814:	1c43      	adds	r3, r0, #1
 800b816:	d102      	bne.n	800b81e <_sbrk_r+0x1a>
 800b818:	682b      	ldr	r3, [r5, #0]
 800b81a:	b103      	cbz	r3, 800b81e <_sbrk_r+0x1a>
 800b81c:	6023      	str	r3, [r4, #0]
 800b81e:	bd38      	pop	{r3, r4, r5, pc}
 800b820:	20001ac8 	.word	0x20001ac8

0800b824 <abort>:
 800b824:	b508      	push	{r3, lr}
 800b826:	2006      	movs	r0, #6
 800b828:	f000 faf8 	bl	800be1c <raise>
 800b82c:	2001      	movs	r0, #1
 800b82e:	f7f6 ff97 	bl	8002760 <_exit>

0800b832 <__sfputc_r>:
 800b832:	6893      	ldr	r3, [r2, #8]
 800b834:	3b01      	subs	r3, #1
 800b836:	2b00      	cmp	r3, #0
 800b838:	b410      	push	{r4}
 800b83a:	6093      	str	r3, [r2, #8]
 800b83c:	da08      	bge.n	800b850 <__sfputc_r+0x1e>
 800b83e:	6994      	ldr	r4, [r2, #24]
 800b840:	42a3      	cmp	r3, r4
 800b842:	db01      	blt.n	800b848 <__sfputc_r+0x16>
 800b844:	290a      	cmp	r1, #10
 800b846:	d103      	bne.n	800b850 <__sfputc_r+0x1e>
 800b848:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b84c:	f7ff bc5b 	b.w	800b106 <__swbuf_r>
 800b850:	6813      	ldr	r3, [r2, #0]
 800b852:	1c58      	adds	r0, r3, #1
 800b854:	6010      	str	r0, [r2, #0]
 800b856:	7019      	strb	r1, [r3, #0]
 800b858:	4608      	mov	r0, r1
 800b85a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b85e:	4770      	bx	lr

0800b860 <__sfputs_r>:
 800b860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b862:	4606      	mov	r6, r0
 800b864:	460f      	mov	r7, r1
 800b866:	4614      	mov	r4, r2
 800b868:	18d5      	adds	r5, r2, r3
 800b86a:	42ac      	cmp	r4, r5
 800b86c:	d101      	bne.n	800b872 <__sfputs_r+0x12>
 800b86e:	2000      	movs	r0, #0
 800b870:	e007      	b.n	800b882 <__sfputs_r+0x22>
 800b872:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b876:	463a      	mov	r2, r7
 800b878:	4630      	mov	r0, r6
 800b87a:	f7ff ffda 	bl	800b832 <__sfputc_r>
 800b87e:	1c43      	adds	r3, r0, #1
 800b880:	d1f3      	bne.n	800b86a <__sfputs_r+0xa>
 800b882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b884 <_vfiprintf_r>:
 800b884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b888:	460d      	mov	r5, r1
 800b88a:	b09d      	sub	sp, #116	@ 0x74
 800b88c:	4614      	mov	r4, r2
 800b88e:	4698      	mov	r8, r3
 800b890:	4606      	mov	r6, r0
 800b892:	b118      	cbz	r0, 800b89c <_vfiprintf_r+0x18>
 800b894:	6a03      	ldr	r3, [r0, #32]
 800b896:	b90b      	cbnz	r3, 800b89c <_vfiprintf_r+0x18>
 800b898:	f7ff fb5e 	bl	800af58 <__sinit>
 800b89c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b89e:	07d9      	lsls	r1, r3, #31
 800b8a0:	d405      	bmi.n	800b8ae <_vfiprintf_r+0x2a>
 800b8a2:	89ab      	ldrh	r3, [r5, #12]
 800b8a4:	059a      	lsls	r2, r3, #22
 800b8a6:	d402      	bmi.n	800b8ae <_vfiprintf_r+0x2a>
 800b8a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8aa:	f7ff fd3a 	bl	800b322 <__retarget_lock_acquire_recursive>
 800b8ae:	89ab      	ldrh	r3, [r5, #12]
 800b8b0:	071b      	lsls	r3, r3, #28
 800b8b2:	d501      	bpl.n	800b8b8 <_vfiprintf_r+0x34>
 800b8b4:	692b      	ldr	r3, [r5, #16]
 800b8b6:	b99b      	cbnz	r3, 800b8e0 <_vfiprintf_r+0x5c>
 800b8b8:	4629      	mov	r1, r5
 800b8ba:	4630      	mov	r0, r6
 800b8bc:	f7ff fc62 	bl	800b184 <__swsetup_r>
 800b8c0:	b170      	cbz	r0, 800b8e0 <_vfiprintf_r+0x5c>
 800b8c2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8c4:	07dc      	lsls	r4, r3, #31
 800b8c6:	d504      	bpl.n	800b8d2 <_vfiprintf_r+0x4e>
 800b8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800b8cc:	b01d      	add	sp, #116	@ 0x74
 800b8ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8d2:	89ab      	ldrh	r3, [r5, #12]
 800b8d4:	0598      	lsls	r0, r3, #22
 800b8d6:	d4f7      	bmi.n	800b8c8 <_vfiprintf_r+0x44>
 800b8d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8da:	f7ff fd23 	bl	800b324 <__retarget_lock_release_recursive>
 800b8de:	e7f3      	b.n	800b8c8 <_vfiprintf_r+0x44>
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8e4:	2320      	movs	r3, #32
 800b8e6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b8ea:	f8cd 800c 	str.w	r8, [sp, #12]
 800b8ee:	2330      	movs	r3, #48	@ 0x30
 800b8f0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800baa0 <_vfiprintf_r+0x21c>
 800b8f4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b8f8:	f04f 0901 	mov.w	r9, #1
 800b8fc:	4623      	mov	r3, r4
 800b8fe:	469a      	mov	sl, r3
 800b900:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b904:	b10a      	cbz	r2, 800b90a <_vfiprintf_r+0x86>
 800b906:	2a25      	cmp	r2, #37	@ 0x25
 800b908:	d1f9      	bne.n	800b8fe <_vfiprintf_r+0x7a>
 800b90a:	ebba 0b04 	subs.w	fp, sl, r4
 800b90e:	d00b      	beq.n	800b928 <_vfiprintf_r+0xa4>
 800b910:	465b      	mov	r3, fp
 800b912:	4622      	mov	r2, r4
 800b914:	4629      	mov	r1, r5
 800b916:	4630      	mov	r0, r6
 800b918:	f7ff ffa2 	bl	800b860 <__sfputs_r>
 800b91c:	3001      	adds	r0, #1
 800b91e:	f000 80a7 	beq.w	800ba70 <_vfiprintf_r+0x1ec>
 800b922:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b924:	445a      	add	r2, fp
 800b926:	9209      	str	r2, [sp, #36]	@ 0x24
 800b928:	f89a 3000 	ldrb.w	r3, [sl]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	f000 809f 	beq.w	800ba70 <_vfiprintf_r+0x1ec>
 800b932:	2300      	movs	r3, #0
 800b934:	f04f 32ff 	mov.w	r2, #4294967295
 800b938:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b93c:	f10a 0a01 	add.w	sl, sl, #1
 800b940:	9304      	str	r3, [sp, #16]
 800b942:	9307      	str	r3, [sp, #28]
 800b944:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b948:	931a      	str	r3, [sp, #104]	@ 0x68
 800b94a:	4654      	mov	r4, sl
 800b94c:	2205      	movs	r2, #5
 800b94e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b952:	4853      	ldr	r0, [pc, #332]	@ (800baa0 <_vfiprintf_r+0x21c>)
 800b954:	f7f4 fc5c 	bl	8000210 <memchr>
 800b958:	9a04      	ldr	r2, [sp, #16]
 800b95a:	b9d8      	cbnz	r0, 800b994 <_vfiprintf_r+0x110>
 800b95c:	06d1      	lsls	r1, r2, #27
 800b95e:	bf44      	itt	mi
 800b960:	2320      	movmi	r3, #32
 800b962:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b966:	0713      	lsls	r3, r2, #28
 800b968:	bf44      	itt	mi
 800b96a:	232b      	movmi	r3, #43	@ 0x2b
 800b96c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b970:	f89a 3000 	ldrb.w	r3, [sl]
 800b974:	2b2a      	cmp	r3, #42	@ 0x2a
 800b976:	d015      	beq.n	800b9a4 <_vfiprintf_r+0x120>
 800b978:	9a07      	ldr	r2, [sp, #28]
 800b97a:	4654      	mov	r4, sl
 800b97c:	2000      	movs	r0, #0
 800b97e:	f04f 0c0a 	mov.w	ip, #10
 800b982:	4621      	mov	r1, r4
 800b984:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b988:	3b30      	subs	r3, #48	@ 0x30
 800b98a:	2b09      	cmp	r3, #9
 800b98c:	d94b      	bls.n	800ba26 <_vfiprintf_r+0x1a2>
 800b98e:	b1b0      	cbz	r0, 800b9be <_vfiprintf_r+0x13a>
 800b990:	9207      	str	r2, [sp, #28]
 800b992:	e014      	b.n	800b9be <_vfiprintf_r+0x13a>
 800b994:	eba0 0308 	sub.w	r3, r0, r8
 800b998:	fa09 f303 	lsl.w	r3, r9, r3
 800b99c:	4313      	orrs	r3, r2
 800b99e:	9304      	str	r3, [sp, #16]
 800b9a0:	46a2      	mov	sl, r4
 800b9a2:	e7d2      	b.n	800b94a <_vfiprintf_r+0xc6>
 800b9a4:	9b03      	ldr	r3, [sp, #12]
 800b9a6:	1d19      	adds	r1, r3, #4
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	9103      	str	r1, [sp, #12]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	bfbb      	ittet	lt
 800b9b0:	425b      	neglt	r3, r3
 800b9b2:	f042 0202 	orrlt.w	r2, r2, #2
 800b9b6:	9307      	strge	r3, [sp, #28]
 800b9b8:	9307      	strlt	r3, [sp, #28]
 800b9ba:	bfb8      	it	lt
 800b9bc:	9204      	strlt	r2, [sp, #16]
 800b9be:	7823      	ldrb	r3, [r4, #0]
 800b9c0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b9c2:	d10a      	bne.n	800b9da <_vfiprintf_r+0x156>
 800b9c4:	7863      	ldrb	r3, [r4, #1]
 800b9c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9c8:	d132      	bne.n	800ba30 <_vfiprintf_r+0x1ac>
 800b9ca:	9b03      	ldr	r3, [sp, #12]
 800b9cc:	1d1a      	adds	r2, r3, #4
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	9203      	str	r2, [sp, #12]
 800b9d2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b9d6:	3402      	adds	r4, #2
 800b9d8:	9305      	str	r3, [sp, #20]
 800b9da:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bab0 <_vfiprintf_r+0x22c>
 800b9de:	7821      	ldrb	r1, [r4, #0]
 800b9e0:	2203      	movs	r2, #3
 800b9e2:	4650      	mov	r0, sl
 800b9e4:	f7f4 fc14 	bl	8000210 <memchr>
 800b9e8:	b138      	cbz	r0, 800b9fa <_vfiprintf_r+0x176>
 800b9ea:	9b04      	ldr	r3, [sp, #16]
 800b9ec:	eba0 000a 	sub.w	r0, r0, sl
 800b9f0:	2240      	movs	r2, #64	@ 0x40
 800b9f2:	4082      	lsls	r2, r0
 800b9f4:	4313      	orrs	r3, r2
 800b9f6:	3401      	adds	r4, #1
 800b9f8:	9304      	str	r3, [sp, #16]
 800b9fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9fe:	4829      	ldr	r0, [pc, #164]	@ (800baa4 <_vfiprintf_r+0x220>)
 800ba00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ba04:	2206      	movs	r2, #6
 800ba06:	f7f4 fc03 	bl	8000210 <memchr>
 800ba0a:	2800      	cmp	r0, #0
 800ba0c:	d03f      	beq.n	800ba8e <_vfiprintf_r+0x20a>
 800ba0e:	4b26      	ldr	r3, [pc, #152]	@ (800baa8 <_vfiprintf_r+0x224>)
 800ba10:	bb1b      	cbnz	r3, 800ba5a <_vfiprintf_r+0x1d6>
 800ba12:	9b03      	ldr	r3, [sp, #12]
 800ba14:	3307      	adds	r3, #7
 800ba16:	f023 0307 	bic.w	r3, r3, #7
 800ba1a:	3308      	adds	r3, #8
 800ba1c:	9303      	str	r3, [sp, #12]
 800ba1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba20:	443b      	add	r3, r7
 800ba22:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba24:	e76a      	b.n	800b8fc <_vfiprintf_r+0x78>
 800ba26:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba2a:	460c      	mov	r4, r1
 800ba2c:	2001      	movs	r0, #1
 800ba2e:	e7a8      	b.n	800b982 <_vfiprintf_r+0xfe>
 800ba30:	2300      	movs	r3, #0
 800ba32:	3401      	adds	r4, #1
 800ba34:	9305      	str	r3, [sp, #20]
 800ba36:	4619      	mov	r1, r3
 800ba38:	f04f 0c0a 	mov.w	ip, #10
 800ba3c:	4620      	mov	r0, r4
 800ba3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba42:	3a30      	subs	r2, #48	@ 0x30
 800ba44:	2a09      	cmp	r2, #9
 800ba46:	d903      	bls.n	800ba50 <_vfiprintf_r+0x1cc>
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d0c6      	beq.n	800b9da <_vfiprintf_r+0x156>
 800ba4c:	9105      	str	r1, [sp, #20]
 800ba4e:	e7c4      	b.n	800b9da <_vfiprintf_r+0x156>
 800ba50:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba54:	4604      	mov	r4, r0
 800ba56:	2301      	movs	r3, #1
 800ba58:	e7f0      	b.n	800ba3c <_vfiprintf_r+0x1b8>
 800ba5a:	ab03      	add	r3, sp, #12
 800ba5c:	9300      	str	r3, [sp, #0]
 800ba5e:	462a      	mov	r2, r5
 800ba60:	4b12      	ldr	r3, [pc, #72]	@ (800baac <_vfiprintf_r+0x228>)
 800ba62:	a904      	add	r1, sp, #16
 800ba64:	4630      	mov	r0, r6
 800ba66:	f3af 8000 	nop.w
 800ba6a:	4607      	mov	r7, r0
 800ba6c:	1c78      	adds	r0, r7, #1
 800ba6e:	d1d6      	bne.n	800ba1e <_vfiprintf_r+0x19a>
 800ba70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ba72:	07d9      	lsls	r1, r3, #31
 800ba74:	d405      	bmi.n	800ba82 <_vfiprintf_r+0x1fe>
 800ba76:	89ab      	ldrh	r3, [r5, #12]
 800ba78:	059a      	lsls	r2, r3, #22
 800ba7a:	d402      	bmi.n	800ba82 <_vfiprintf_r+0x1fe>
 800ba7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ba7e:	f7ff fc51 	bl	800b324 <__retarget_lock_release_recursive>
 800ba82:	89ab      	ldrh	r3, [r5, #12]
 800ba84:	065b      	lsls	r3, r3, #25
 800ba86:	f53f af1f 	bmi.w	800b8c8 <_vfiprintf_r+0x44>
 800ba8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ba8c:	e71e      	b.n	800b8cc <_vfiprintf_r+0x48>
 800ba8e:	ab03      	add	r3, sp, #12
 800ba90:	9300      	str	r3, [sp, #0]
 800ba92:	462a      	mov	r2, r5
 800ba94:	4b05      	ldr	r3, [pc, #20]	@ (800baac <_vfiprintf_r+0x228>)
 800ba96:	a904      	add	r1, sp, #16
 800ba98:	4630      	mov	r0, r6
 800ba9a:	f000 f879 	bl	800bb90 <_printf_i>
 800ba9e:	e7e4      	b.n	800ba6a <_vfiprintf_r+0x1e6>
 800baa0:	0800c003 	.word	0x0800c003
 800baa4:	0800c00d 	.word	0x0800c00d
 800baa8:	00000000 	.word	0x00000000
 800baac:	0800b861 	.word	0x0800b861
 800bab0:	0800c009 	.word	0x0800c009

0800bab4 <_printf_common>:
 800bab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bab8:	4616      	mov	r6, r2
 800baba:	4698      	mov	r8, r3
 800babc:	688a      	ldr	r2, [r1, #8]
 800babe:	690b      	ldr	r3, [r1, #16]
 800bac0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bac4:	4293      	cmp	r3, r2
 800bac6:	bfb8      	it	lt
 800bac8:	4613      	movlt	r3, r2
 800baca:	6033      	str	r3, [r6, #0]
 800bacc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bad0:	4607      	mov	r7, r0
 800bad2:	460c      	mov	r4, r1
 800bad4:	b10a      	cbz	r2, 800bada <_printf_common+0x26>
 800bad6:	3301      	adds	r3, #1
 800bad8:	6033      	str	r3, [r6, #0]
 800bada:	6823      	ldr	r3, [r4, #0]
 800badc:	0699      	lsls	r1, r3, #26
 800bade:	bf42      	ittt	mi
 800bae0:	6833      	ldrmi	r3, [r6, #0]
 800bae2:	3302      	addmi	r3, #2
 800bae4:	6033      	strmi	r3, [r6, #0]
 800bae6:	6825      	ldr	r5, [r4, #0]
 800bae8:	f015 0506 	ands.w	r5, r5, #6
 800baec:	d106      	bne.n	800bafc <_printf_common+0x48>
 800baee:	f104 0a19 	add.w	sl, r4, #25
 800baf2:	68e3      	ldr	r3, [r4, #12]
 800baf4:	6832      	ldr	r2, [r6, #0]
 800baf6:	1a9b      	subs	r3, r3, r2
 800baf8:	42ab      	cmp	r3, r5
 800bafa:	dc26      	bgt.n	800bb4a <_printf_common+0x96>
 800bafc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bb00:	6822      	ldr	r2, [r4, #0]
 800bb02:	3b00      	subs	r3, #0
 800bb04:	bf18      	it	ne
 800bb06:	2301      	movne	r3, #1
 800bb08:	0692      	lsls	r2, r2, #26
 800bb0a:	d42b      	bmi.n	800bb64 <_printf_common+0xb0>
 800bb0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bb10:	4641      	mov	r1, r8
 800bb12:	4638      	mov	r0, r7
 800bb14:	47c8      	blx	r9
 800bb16:	3001      	adds	r0, #1
 800bb18:	d01e      	beq.n	800bb58 <_printf_common+0xa4>
 800bb1a:	6823      	ldr	r3, [r4, #0]
 800bb1c:	6922      	ldr	r2, [r4, #16]
 800bb1e:	f003 0306 	and.w	r3, r3, #6
 800bb22:	2b04      	cmp	r3, #4
 800bb24:	bf02      	ittt	eq
 800bb26:	68e5      	ldreq	r5, [r4, #12]
 800bb28:	6833      	ldreq	r3, [r6, #0]
 800bb2a:	1aed      	subeq	r5, r5, r3
 800bb2c:	68a3      	ldr	r3, [r4, #8]
 800bb2e:	bf0c      	ite	eq
 800bb30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb34:	2500      	movne	r5, #0
 800bb36:	4293      	cmp	r3, r2
 800bb38:	bfc4      	itt	gt
 800bb3a:	1a9b      	subgt	r3, r3, r2
 800bb3c:	18ed      	addgt	r5, r5, r3
 800bb3e:	2600      	movs	r6, #0
 800bb40:	341a      	adds	r4, #26
 800bb42:	42b5      	cmp	r5, r6
 800bb44:	d11a      	bne.n	800bb7c <_printf_common+0xc8>
 800bb46:	2000      	movs	r0, #0
 800bb48:	e008      	b.n	800bb5c <_printf_common+0xa8>
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	4652      	mov	r2, sl
 800bb4e:	4641      	mov	r1, r8
 800bb50:	4638      	mov	r0, r7
 800bb52:	47c8      	blx	r9
 800bb54:	3001      	adds	r0, #1
 800bb56:	d103      	bne.n	800bb60 <_printf_common+0xac>
 800bb58:	f04f 30ff 	mov.w	r0, #4294967295
 800bb5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb60:	3501      	adds	r5, #1
 800bb62:	e7c6      	b.n	800baf2 <_printf_common+0x3e>
 800bb64:	18e1      	adds	r1, r4, r3
 800bb66:	1c5a      	adds	r2, r3, #1
 800bb68:	2030      	movs	r0, #48	@ 0x30
 800bb6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bb6e:	4422      	add	r2, r4
 800bb70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bb74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bb78:	3302      	adds	r3, #2
 800bb7a:	e7c7      	b.n	800bb0c <_printf_common+0x58>
 800bb7c:	2301      	movs	r3, #1
 800bb7e:	4622      	mov	r2, r4
 800bb80:	4641      	mov	r1, r8
 800bb82:	4638      	mov	r0, r7
 800bb84:	47c8      	blx	r9
 800bb86:	3001      	adds	r0, #1
 800bb88:	d0e6      	beq.n	800bb58 <_printf_common+0xa4>
 800bb8a:	3601      	adds	r6, #1
 800bb8c:	e7d9      	b.n	800bb42 <_printf_common+0x8e>
	...

0800bb90 <_printf_i>:
 800bb90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb94:	7e0f      	ldrb	r7, [r1, #24]
 800bb96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bb98:	2f78      	cmp	r7, #120	@ 0x78
 800bb9a:	4691      	mov	r9, r2
 800bb9c:	4680      	mov	r8, r0
 800bb9e:	460c      	mov	r4, r1
 800bba0:	469a      	mov	sl, r3
 800bba2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bba6:	d807      	bhi.n	800bbb8 <_printf_i+0x28>
 800bba8:	2f62      	cmp	r7, #98	@ 0x62
 800bbaa:	d80a      	bhi.n	800bbc2 <_printf_i+0x32>
 800bbac:	2f00      	cmp	r7, #0
 800bbae:	f000 80d1 	beq.w	800bd54 <_printf_i+0x1c4>
 800bbb2:	2f58      	cmp	r7, #88	@ 0x58
 800bbb4:	f000 80b8 	beq.w	800bd28 <_printf_i+0x198>
 800bbb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bbbc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bbc0:	e03a      	b.n	800bc38 <_printf_i+0xa8>
 800bbc2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bbc6:	2b15      	cmp	r3, #21
 800bbc8:	d8f6      	bhi.n	800bbb8 <_printf_i+0x28>
 800bbca:	a101      	add	r1, pc, #4	@ (adr r1, 800bbd0 <_printf_i+0x40>)
 800bbcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bbd0:	0800bc29 	.word	0x0800bc29
 800bbd4:	0800bc3d 	.word	0x0800bc3d
 800bbd8:	0800bbb9 	.word	0x0800bbb9
 800bbdc:	0800bbb9 	.word	0x0800bbb9
 800bbe0:	0800bbb9 	.word	0x0800bbb9
 800bbe4:	0800bbb9 	.word	0x0800bbb9
 800bbe8:	0800bc3d 	.word	0x0800bc3d
 800bbec:	0800bbb9 	.word	0x0800bbb9
 800bbf0:	0800bbb9 	.word	0x0800bbb9
 800bbf4:	0800bbb9 	.word	0x0800bbb9
 800bbf8:	0800bbb9 	.word	0x0800bbb9
 800bbfc:	0800bd3b 	.word	0x0800bd3b
 800bc00:	0800bc67 	.word	0x0800bc67
 800bc04:	0800bcf5 	.word	0x0800bcf5
 800bc08:	0800bbb9 	.word	0x0800bbb9
 800bc0c:	0800bbb9 	.word	0x0800bbb9
 800bc10:	0800bd5d 	.word	0x0800bd5d
 800bc14:	0800bbb9 	.word	0x0800bbb9
 800bc18:	0800bc67 	.word	0x0800bc67
 800bc1c:	0800bbb9 	.word	0x0800bbb9
 800bc20:	0800bbb9 	.word	0x0800bbb9
 800bc24:	0800bcfd 	.word	0x0800bcfd
 800bc28:	6833      	ldr	r3, [r6, #0]
 800bc2a:	1d1a      	adds	r2, r3, #4
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	6032      	str	r2, [r6, #0]
 800bc30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bc38:	2301      	movs	r3, #1
 800bc3a:	e09c      	b.n	800bd76 <_printf_i+0x1e6>
 800bc3c:	6833      	ldr	r3, [r6, #0]
 800bc3e:	6820      	ldr	r0, [r4, #0]
 800bc40:	1d19      	adds	r1, r3, #4
 800bc42:	6031      	str	r1, [r6, #0]
 800bc44:	0606      	lsls	r6, r0, #24
 800bc46:	d501      	bpl.n	800bc4c <_printf_i+0xbc>
 800bc48:	681d      	ldr	r5, [r3, #0]
 800bc4a:	e003      	b.n	800bc54 <_printf_i+0xc4>
 800bc4c:	0645      	lsls	r5, r0, #25
 800bc4e:	d5fb      	bpl.n	800bc48 <_printf_i+0xb8>
 800bc50:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bc54:	2d00      	cmp	r5, #0
 800bc56:	da03      	bge.n	800bc60 <_printf_i+0xd0>
 800bc58:	232d      	movs	r3, #45	@ 0x2d
 800bc5a:	426d      	negs	r5, r5
 800bc5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc60:	4858      	ldr	r0, [pc, #352]	@ (800bdc4 <_printf_i+0x234>)
 800bc62:	230a      	movs	r3, #10
 800bc64:	e011      	b.n	800bc8a <_printf_i+0xfa>
 800bc66:	6821      	ldr	r1, [r4, #0]
 800bc68:	6833      	ldr	r3, [r6, #0]
 800bc6a:	0608      	lsls	r0, r1, #24
 800bc6c:	f853 5b04 	ldr.w	r5, [r3], #4
 800bc70:	d402      	bmi.n	800bc78 <_printf_i+0xe8>
 800bc72:	0649      	lsls	r1, r1, #25
 800bc74:	bf48      	it	mi
 800bc76:	b2ad      	uxthmi	r5, r5
 800bc78:	2f6f      	cmp	r7, #111	@ 0x6f
 800bc7a:	4852      	ldr	r0, [pc, #328]	@ (800bdc4 <_printf_i+0x234>)
 800bc7c:	6033      	str	r3, [r6, #0]
 800bc7e:	bf14      	ite	ne
 800bc80:	230a      	movne	r3, #10
 800bc82:	2308      	moveq	r3, #8
 800bc84:	2100      	movs	r1, #0
 800bc86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bc8a:	6866      	ldr	r6, [r4, #4]
 800bc8c:	60a6      	str	r6, [r4, #8]
 800bc8e:	2e00      	cmp	r6, #0
 800bc90:	db05      	blt.n	800bc9e <_printf_i+0x10e>
 800bc92:	6821      	ldr	r1, [r4, #0]
 800bc94:	432e      	orrs	r6, r5
 800bc96:	f021 0104 	bic.w	r1, r1, #4
 800bc9a:	6021      	str	r1, [r4, #0]
 800bc9c:	d04b      	beq.n	800bd36 <_printf_i+0x1a6>
 800bc9e:	4616      	mov	r6, r2
 800bca0:	fbb5 f1f3 	udiv	r1, r5, r3
 800bca4:	fb03 5711 	mls	r7, r3, r1, r5
 800bca8:	5dc7      	ldrb	r7, [r0, r7]
 800bcaa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bcae:	462f      	mov	r7, r5
 800bcb0:	42bb      	cmp	r3, r7
 800bcb2:	460d      	mov	r5, r1
 800bcb4:	d9f4      	bls.n	800bca0 <_printf_i+0x110>
 800bcb6:	2b08      	cmp	r3, #8
 800bcb8:	d10b      	bne.n	800bcd2 <_printf_i+0x142>
 800bcba:	6823      	ldr	r3, [r4, #0]
 800bcbc:	07df      	lsls	r7, r3, #31
 800bcbe:	d508      	bpl.n	800bcd2 <_printf_i+0x142>
 800bcc0:	6923      	ldr	r3, [r4, #16]
 800bcc2:	6861      	ldr	r1, [r4, #4]
 800bcc4:	4299      	cmp	r1, r3
 800bcc6:	bfde      	ittt	le
 800bcc8:	2330      	movle	r3, #48	@ 0x30
 800bcca:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bcce:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bcd2:	1b92      	subs	r2, r2, r6
 800bcd4:	6122      	str	r2, [r4, #16]
 800bcd6:	f8cd a000 	str.w	sl, [sp]
 800bcda:	464b      	mov	r3, r9
 800bcdc:	aa03      	add	r2, sp, #12
 800bcde:	4621      	mov	r1, r4
 800bce0:	4640      	mov	r0, r8
 800bce2:	f7ff fee7 	bl	800bab4 <_printf_common>
 800bce6:	3001      	adds	r0, #1
 800bce8:	d14a      	bne.n	800bd80 <_printf_i+0x1f0>
 800bcea:	f04f 30ff 	mov.w	r0, #4294967295
 800bcee:	b004      	add	sp, #16
 800bcf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcf4:	6823      	ldr	r3, [r4, #0]
 800bcf6:	f043 0320 	orr.w	r3, r3, #32
 800bcfa:	6023      	str	r3, [r4, #0]
 800bcfc:	4832      	ldr	r0, [pc, #200]	@ (800bdc8 <_printf_i+0x238>)
 800bcfe:	2778      	movs	r7, #120	@ 0x78
 800bd00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bd04:	6823      	ldr	r3, [r4, #0]
 800bd06:	6831      	ldr	r1, [r6, #0]
 800bd08:	061f      	lsls	r7, r3, #24
 800bd0a:	f851 5b04 	ldr.w	r5, [r1], #4
 800bd0e:	d402      	bmi.n	800bd16 <_printf_i+0x186>
 800bd10:	065f      	lsls	r7, r3, #25
 800bd12:	bf48      	it	mi
 800bd14:	b2ad      	uxthmi	r5, r5
 800bd16:	6031      	str	r1, [r6, #0]
 800bd18:	07d9      	lsls	r1, r3, #31
 800bd1a:	bf44      	itt	mi
 800bd1c:	f043 0320 	orrmi.w	r3, r3, #32
 800bd20:	6023      	strmi	r3, [r4, #0]
 800bd22:	b11d      	cbz	r5, 800bd2c <_printf_i+0x19c>
 800bd24:	2310      	movs	r3, #16
 800bd26:	e7ad      	b.n	800bc84 <_printf_i+0xf4>
 800bd28:	4826      	ldr	r0, [pc, #152]	@ (800bdc4 <_printf_i+0x234>)
 800bd2a:	e7e9      	b.n	800bd00 <_printf_i+0x170>
 800bd2c:	6823      	ldr	r3, [r4, #0]
 800bd2e:	f023 0320 	bic.w	r3, r3, #32
 800bd32:	6023      	str	r3, [r4, #0]
 800bd34:	e7f6      	b.n	800bd24 <_printf_i+0x194>
 800bd36:	4616      	mov	r6, r2
 800bd38:	e7bd      	b.n	800bcb6 <_printf_i+0x126>
 800bd3a:	6833      	ldr	r3, [r6, #0]
 800bd3c:	6825      	ldr	r5, [r4, #0]
 800bd3e:	6961      	ldr	r1, [r4, #20]
 800bd40:	1d18      	adds	r0, r3, #4
 800bd42:	6030      	str	r0, [r6, #0]
 800bd44:	062e      	lsls	r6, r5, #24
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	d501      	bpl.n	800bd4e <_printf_i+0x1be>
 800bd4a:	6019      	str	r1, [r3, #0]
 800bd4c:	e002      	b.n	800bd54 <_printf_i+0x1c4>
 800bd4e:	0668      	lsls	r0, r5, #25
 800bd50:	d5fb      	bpl.n	800bd4a <_printf_i+0x1ba>
 800bd52:	8019      	strh	r1, [r3, #0]
 800bd54:	2300      	movs	r3, #0
 800bd56:	6123      	str	r3, [r4, #16]
 800bd58:	4616      	mov	r6, r2
 800bd5a:	e7bc      	b.n	800bcd6 <_printf_i+0x146>
 800bd5c:	6833      	ldr	r3, [r6, #0]
 800bd5e:	1d1a      	adds	r2, r3, #4
 800bd60:	6032      	str	r2, [r6, #0]
 800bd62:	681e      	ldr	r6, [r3, #0]
 800bd64:	6862      	ldr	r2, [r4, #4]
 800bd66:	2100      	movs	r1, #0
 800bd68:	4630      	mov	r0, r6
 800bd6a:	f7f4 fa51 	bl	8000210 <memchr>
 800bd6e:	b108      	cbz	r0, 800bd74 <_printf_i+0x1e4>
 800bd70:	1b80      	subs	r0, r0, r6
 800bd72:	6060      	str	r0, [r4, #4]
 800bd74:	6863      	ldr	r3, [r4, #4]
 800bd76:	6123      	str	r3, [r4, #16]
 800bd78:	2300      	movs	r3, #0
 800bd7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd7e:	e7aa      	b.n	800bcd6 <_printf_i+0x146>
 800bd80:	6923      	ldr	r3, [r4, #16]
 800bd82:	4632      	mov	r2, r6
 800bd84:	4649      	mov	r1, r9
 800bd86:	4640      	mov	r0, r8
 800bd88:	47d0      	blx	sl
 800bd8a:	3001      	adds	r0, #1
 800bd8c:	d0ad      	beq.n	800bcea <_printf_i+0x15a>
 800bd8e:	6823      	ldr	r3, [r4, #0]
 800bd90:	079b      	lsls	r3, r3, #30
 800bd92:	d413      	bmi.n	800bdbc <_printf_i+0x22c>
 800bd94:	68e0      	ldr	r0, [r4, #12]
 800bd96:	9b03      	ldr	r3, [sp, #12]
 800bd98:	4298      	cmp	r0, r3
 800bd9a:	bfb8      	it	lt
 800bd9c:	4618      	movlt	r0, r3
 800bd9e:	e7a6      	b.n	800bcee <_printf_i+0x15e>
 800bda0:	2301      	movs	r3, #1
 800bda2:	4632      	mov	r2, r6
 800bda4:	4649      	mov	r1, r9
 800bda6:	4640      	mov	r0, r8
 800bda8:	47d0      	blx	sl
 800bdaa:	3001      	adds	r0, #1
 800bdac:	d09d      	beq.n	800bcea <_printf_i+0x15a>
 800bdae:	3501      	adds	r5, #1
 800bdb0:	68e3      	ldr	r3, [r4, #12]
 800bdb2:	9903      	ldr	r1, [sp, #12]
 800bdb4:	1a5b      	subs	r3, r3, r1
 800bdb6:	42ab      	cmp	r3, r5
 800bdb8:	dcf2      	bgt.n	800bda0 <_printf_i+0x210>
 800bdba:	e7eb      	b.n	800bd94 <_printf_i+0x204>
 800bdbc:	2500      	movs	r5, #0
 800bdbe:	f104 0619 	add.w	r6, r4, #25
 800bdc2:	e7f5      	b.n	800bdb0 <_printf_i+0x220>
 800bdc4:	0800c014 	.word	0x0800c014
 800bdc8:	0800c025 	.word	0x0800c025

0800bdcc <_raise_r>:
 800bdcc:	291f      	cmp	r1, #31
 800bdce:	b538      	push	{r3, r4, r5, lr}
 800bdd0:	4605      	mov	r5, r0
 800bdd2:	460c      	mov	r4, r1
 800bdd4:	d904      	bls.n	800bde0 <_raise_r+0x14>
 800bdd6:	2316      	movs	r3, #22
 800bdd8:	6003      	str	r3, [r0, #0]
 800bdda:	f04f 30ff 	mov.w	r0, #4294967295
 800bdde:	bd38      	pop	{r3, r4, r5, pc}
 800bde0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bde2:	b112      	cbz	r2, 800bdea <_raise_r+0x1e>
 800bde4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bde8:	b94b      	cbnz	r3, 800bdfe <_raise_r+0x32>
 800bdea:	4628      	mov	r0, r5
 800bdec:	f000 f830 	bl	800be50 <_getpid_r>
 800bdf0:	4622      	mov	r2, r4
 800bdf2:	4601      	mov	r1, r0
 800bdf4:	4628      	mov	r0, r5
 800bdf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdfa:	f000 b817 	b.w	800be2c <_kill_r>
 800bdfe:	2b01      	cmp	r3, #1
 800be00:	d00a      	beq.n	800be18 <_raise_r+0x4c>
 800be02:	1c59      	adds	r1, r3, #1
 800be04:	d103      	bne.n	800be0e <_raise_r+0x42>
 800be06:	2316      	movs	r3, #22
 800be08:	6003      	str	r3, [r0, #0]
 800be0a:	2001      	movs	r0, #1
 800be0c:	e7e7      	b.n	800bdde <_raise_r+0x12>
 800be0e:	2100      	movs	r1, #0
 800be10:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800be14:	4620      	mov	r0, r4
 800be16:	4798      	blx	r3
 800be18:	2000      	movs	r0, #0
 800be1a:	e7e0      	b.n	800bdde <_raise_r+0x12>

0800be1c <raise>:
 800be1c:	4b02      	ldr	r3, [pc, #8]	@ (800be28 <raise+0xc>)
 800be1e:	4601      	mov	r1, r0
 800be20:	6818      	ldr	r0, [r3, #0]
 800be22:	f7ff bfd3 	b.w	800bdcc <_raise_r>
 800be26:	bf00      	nop
 800be28:	20000030 	.word	0x20000030

0800be2c <_kill_r>:
 800be2c:	b538      	push	{r3, r4, r5, lr}
 800be2e:	4d07      	ldr	r5, [pc, #28]	@ (800be4c <_kill_r+0x20>)
 800be30:	2300      	movs	r3, #0
 800be32:	4604      	mov	r4, r0
 800be34:	4608      	mov	r0, r1
 800be36:	4611      	mov	r1, r2
 800be38:	602b      	str	r3, [r5, #0]
 800be3a:	f7f6 fc81 	bl	8002740 <_kill>
 800be3e:	1c43      	adds	r3, r0, #1
 800be40:	d102      	bne.n	800be48 <_kill_r+0x1c>
 800be42:	682b      	ldr	r3, [r5, #0]
 800be44:	b103      	cbz	r3, 800be48 <_kill_r+0x1c>
 800be46:	6023      	str	r3, [r4, #0]
 800be48:	bd38      	pop	{r3, r4, r5, pc}
 800be4a:	bf00      	nop
 800be4c:	20001ac8 	.word	0x20001ac8

0800be50 <_getpid_r>:
 800be50:	f7f6 bc6e 	b.w	8002730 <_getpid>

0800be54 <_init>:
 800be54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be56:	bf00      	nop
 800be58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be5a:	bc08      	pop	{r3}
 800be5c:	469e      	mov	lr, r3
 800be5e:	4770      	bx	lr

0800be60 <_fini>:
 800be60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be62:	bf00      	nop
 800be64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be66:	bc08      	pop	{r3}
 800be68:	469e      	mov	lr, r3
 800be6a:	4770      	bx	lr
