Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb9_complete_long_behav xil_defaultlib.tb9_complete_long -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling architecture dst_arch of entity xil_defaultlib.DeSerializeTransform [deserializetransform_default]
Compiling architecture ds_arch of entity xil_defaultlib.DataSwitch [dataswitch_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture tb10_arch of entity xil_defaultlib.tb9_complete_long
Built simulation snapshot tb9_complete_long_behav
