
    <!DOCTYPE html>
    <html lang="en">
    <head>
        <meta charset="UTF-8">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        <title>MCQ Test</title>
        <style>
            body { font-family: Arial, sans-serif; }
            .question { margin: 20px 0; }
            .options { list-style-type: none; padding: 0; }
            .options li { margin: 5px 0; }
            .answer, .wrong { display: none; font-weight: bold; }
            .answer { color: green; }
            .wrong { color: red; }
            .page { display: none; }
            .active { display: block; }
            .pagination { margin-top: 20px; }
        </style>
    </head>
    <body>
        <h1>MCQ Test</h1>
    <div class="page active" id="page1">
<div class="question" id="question0">
<h3>Q1: Single-bit indicators that may be set or clear to 
show the results of logical or arithmetic 
operations are the−−−−</h3>
<div class="rrb-note">Source: RRB JE- 01.09.2019 </div>
<ul class="options">
<li><label><input type="radio" name="q0" id="q0_opta" data-question="0" data-option="a" data-correct="b" data-explanation="Single-bit indicators that may be set or clear 
to show the results of logical or arithmetic operations 
are the flags."> Data pointer</label></li>
<li><label><input type="radio" name="q0" id="q0_optb" data-question="0" data-option="b" data-correct="b" data-explanation="Single-bit indicators that may be set or clear 
to show the results of logical or arithmetic operations 
are the flags."> Flags</label></li>
<li><label><input type="radio" name="q0" id="q0_optc" data-question="0" data-option="c" data-correct="b" data-explanation="Single-bit indicators that may be set or clear 
to show the results of logical or arithmetic operations 
are the flags."> Accumulator</label></li>
<li><label><input type="radio" name="q0" id="q0_optd" data-question="0" data-option="d" data-correct="b" data-explanation="Single-bit indicators that may be set or clear 
to show the results of logical or arithmetic operations 
are the flags."> Stack pointer</label></li>
</ul>
<div id="answer0" class="answer">Correct! Single-bit indicators that may be set or clear 
to show the results of logical or arithmetic operations 
are the flags.</div>
<div id="wrong0" class="wrong">Incorrect. Single-bit indicators that may be set or clear 
to show the results of logical or arithmetic operations 
are the flags.</div>
</div>
<div class="question" id="question1">
<h3>Q2: An instruction consisting of an operation code 
and operand address(es) is called :</h3>
<div class="rrb-note">Source: RRB SSE (shift-III), 02.09.2015 </div>
<ul class="options">
<li><label><input type="radio" name="q1" id="q1_opta" data-question="1" data-option="a" data-correct="" data-explanation=""> Mnemonics</label></li>
<li><label><input type="radio" name="q1" id="q1_optb" data-question="1" data-option="b" data-correct="" data-explanation=""> Pseudo code</label></li>
<li><label><input type="radio" name="q1" id="q1_optc" data-question="1" data-option="c" data-correct="" data-explanation=""> Assembly language instruction</label></li>
<li><label><input type="radio" name="q1" id="q1_optd" data-question="1" data-option="d" data-correct="" data-explanation=""> Machine language instruction 

Ans :</label></li>
</ul>
<div id="answer1" class="answer">Correct! </div>
<div id="wrong1" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question2">
<h3>Q3: In 8085 microprocessor, the 16-bit registers 
used are:</h3>
<div class="rrb-note">Source: RRB SSE Shift-II, 03.09.2015 </div>
<ul class="options">
<li><label><input type="radio" name="q2" id="q2_opta" data-question="2" data-option="a" data-correct="c" data-explanation="Stack pointer : it is a 16- bit register which is 
use to point top of stack memory.  
Program counter : The program counter   hold the 
address of next  instruction to be executed. It is 16-bit 
register."> Stack pointer and accumulator</label></li>
<li><label><input type="radio" name="q2" id="q2_optb" data-question="2" data-option="b" data-correct="c" data-explanation="Stack pointer : it is a 16- bit register which is 
use to point top of stack memory.  
Program counter : The program counter   hold the 
address of next  instruction to be executed. It is 16-bit 
register."> Program counter and accumulator</label></li>
<li><label><input type="radio" name="q2" id="q2_optc" data-question="2" data-option="c" data-correct="c" data-explanation="Stack pointer : it is a 16- bit register which is 
use to point top of stack memory.  
Program counter : The program counter   hold the 
address of next  instruction to be executed. It is 16-bit 
register."> Stack pointer and program counter</label></li>
<li><label><input type="radio" name="q2" id="q2_optd" data-question="2" data-option="d" data-correct="c" data-explanation="Stack pointer : it is a 16- bit register which is 
use to point top of stack memory.  
Program counter : The program counter   hold the 
address of next  instruction to be executed. It is 16-bit 
register."> Accumulator, stack pointer and program 
counter  

LMRC SCTO (Electronics) 16.04.2018, Shift-II</label></li>
</ul>
<div id="answer2" class="answer">Correct! Stack pointer : it is a 16- bit register which is 
use to point top of stack memory.  
Program counter : The program counter   hold the 
address of next  instruction to be executed. It is 16-bit 
register.</div>
<div id="wrong2" class="wrong">Incorrect. Stack pointer : it is a 16- bit register which is 
use to point top of stack memory.  
Program counter : The program counter   hold the 
address of next  instruction to be executed. It is 16-bit 
register.</div>
</div>
<div class="question" id="question3">
<h3>Q4: Out of the following 8085 signals  
 
 i. ALE  
 
 ii. INTA  
 
 iii. HLDA  
 
 iv. READY 
 
 The active high signals are:</h3>
<div class="rrb-note">Source: RRB Kolkata 06.02.2005 </div>
<ul class="options">
<li><label><input type="radio" name="q3" id="q3_opta" data-question="3" data-option="a" data-correct="b" data-explanation="ALE, HLDA and READY are active high 
signals in 8085 microprocessor.  
ALE- This pin is used to separate the data bus from 
multiplexed (AD0-AD7).  
•  If the ALE pin is high, it selects the address bus from 
A0 to A7. 
•  If the ALE pin is low, it selects the D0-D7 data.  
HLDA- It gives the information of receipt of HOLD 
signal (Acknowledge), after that it comes from high 
logic to low logic.  
READY- If the READY pin is at logic high, it means 
that the peripheral device can transfer data, if READY 
pin is at logic low, the microprocessor ready to wait 
until is high."> i, ii, iii</label></li>
<li><label><input type="radio" name="q3" id="q3_optb" data-question="3" data-option="b" data-correct="b" data-explanation="ALE, HLDA and READY are active high 
signals in 8085 microprocessor.  
ALE- This pin is used to separate the data bus from 
multiplexed (AD0-AD7).  
•  If the ALE pin is high, it selects the address bus from 
A0 to A7. 
•  If the ALE pin is low, it selects the D0-D7 data.  
HLDA- It gives the information of receipt of HOLD 
signal (Acknowledge), after that it comes from high 
logic to low logic.  
READY- If the READY pin is at logic high, it means 
that the peripheral device can transfer data, if READY 
pin is at logic low, the microprocessor ready to wait 
until is high."> i, iii, iv</label></li>
<li><label><input type="radio" name="q3" id="q3_optc" data-question="3" data-option="c" data-correct="b" data-explanation="ALE, HLDA and READY are active high 
signals in 8085 microprocessor.  
ALE- This pin is used to separate the data bus from 
multiplexed (AD0-AD7).  
•  If the ALE pin is high, it selects the address bus from 
A0 to A7. 
•  If the ALE pin is low, it selects the D0-D7 data.  
HLDA- It gives the information of receipt of HOLD 
signal (Acknowledge), after that it comes from high 
logic to low logic.  
READY- If the READY pin is at logic high, it means 
that the peripheral device can transfer data, if READY 
pin is at logic low, the microprocessor ready to wait 
until is high."> ii, iii, iv</label></li>
<li><label><input type="radio" name="q3" id="q3_optd" data-question="3" data-option="d" data-correct="b" data-explanation="ALE, HLDA and READY are active high 
signals in 8085 microprocessor.  
ALE- This pin is used to separate the data bus from 
multiplexed (AD0-AD7).  
•  If the ALE pin is high, it selects the address bus from 
A0 to A7. 
•  If the ALE pin is low, it selects the D0-D7 data.  
HLDA- It gives the information of receipt of HOLD 
signal (Acknowledge), after that it comes from high 
logic to low logic.  
READY- If the READY pin is at logic high, it means 
that the peripheral device can transfer data, if READY 
pin is at logic low, the microprocessor ready to wait 
until is high."> i, ii, iv  
DMRC Electronics 17.02.2017, 12:00 – 2:15 PM 


 
 
Microprocessor  
412 
YCT</label></li>
</ul>
<div id="answer3" class="answer">Correct! ALE, HLDA and READY are active high 
signals in 8085 microprocessor.  
ALE- This pin is used to separate the data bus from 
multiplexed (AD0-AD7).  
•  If the ALE pin is high, it selects the address bus from 
A0 to A7. 
•  If the ALE pin is low, it selects the D0-D7 data.  
HLDA- It gives the information of receipt of HOLD 
signal (Acknowledge), after that it comes from high 
logic to low logic.  
READY- If the READY pin is at logic high, it means 
that the peripheral device can transfer data, if READY 
pin is at logic low, the microprocessor ready to wait 
until is high.</div>
<div id="wrong3" class="wrong">Incorrect. ALE, HLDA and READY are active high 
signals in 8085 microprocessor.  
ALE- This pin is used to separate the data bus from 
multiplexed (AD0-AD7).  
•  If the ALE pin is high, it selects the address bus from 
A0 to A7. 
•  If the ALE pin is low, it selects the D0-D7 data.  
HLDA- It gives the information of receipt of HOLD 
signal (Acknowledge), after that it comes from high 
logic to low logic.  
READY- If the READY pin is at logic high, it means 
that the peripheral device can transfer data, if READY 
pin is at logic low, the microprocessor ready to wait 
until is high.</div>
</div>
<div class="question" id="question4">
<h3>Q5: Microprocessor 8085 can address location up to</h3>
<div class="rrb-note">Source: RRB Allahabad JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q4" id="q4_opta" data-question="4" data-option="a" data-correct="" data-explanation=""> 32K</label></li>
<li><label><input type="radio" name="q4" id="q4_optb" data-question="4" data-option="b" data-correct="" data-explanation=""> 128K</label></li>
<li><label><input type="radio" name="q4" id="q4_optc" data-question="4" data-option="c" data-correct="" data-explanation=""> 64K</label></li>
<li><label><input type="radio" name="q4" id="q4_optd" data-question="4" data-option="d" data-correct="" data-explanation=""> 1M 
 
LMRC JE (S&T) 12.05.2018 

LMRC SCTO (Electronics) 16.04.2018, Shift-II 
NMRC Electronics 09.03.2017, 8:30 – 10:45 AM 
LMRC SCTO Shift-I–2016 
LMRC JE Electronics 2016 
Ans :</label></li>
</ul>
<div id="answer4" class="answer">Correct! </div>
<div id="wrong4" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question5">
<h3>Q6: A program counter is a storage register for:</h3>
<div class="rrb-note">Source: RRB SSE (Shift-I), 03.09.2015 </div>
<ul class="options">
<li><label><input type="radio" name="q5" id="q5_opta" data-question="5" data-option="a" data-correct="d" data-explanation="Program Counter - This register is used to 
sequence the execution of the instructions. The function 
of the program counter is to point to the memory 
address from which the next byte it to be fetched. When 
a byte (machine code) is being fetched. The program 
counter is incremented by one to point to the next 
memory location."> Location of data in memory</label></li>
<li><label><input type="radio" name="q5" id="q5_optb" data-question="5" data-option="b" data-correct="d" data-explanation="Program Counter - This register is used to 
sequence the execution of the instructions. The function 
of the program counter is to point to the memory 
address from which the next byte it to be fetched. When 
a byte (machine code) is being fetched. The program 
counter is incremented by one to point to the next 
memory location."> Location of instruction in memory</label></li>
<li><label><input type="radio" name="q5" id="q5_optc" data-question="5" data-option="c" data-correct="d" data-explanation="Program Counter - This register is used to 
sequence the execution of the instructions. The function 
of the program counter is to point to the memory 
address from which the next byte it to be fetched. When 
a byte (machine code) is being fetched. The program 
counter is incremented by one to point to the next 
memory location."> Binary code for the operation to be performed</label></li>
<li><label><input type="radio" name="q5" id="q5_optd" data-question="5" data-option="d" data-correct="d" data-explanation="Program Counter - This register is used to 
sequence the execution of the instructions. The function 
of the program counter is to point to the memory 
address from which the next byte it to be fetched. When 
a byte (machine code) is being fetched. The program 
counter is incremented by one to point to the next 
memory location."> Address of the next instruction to be executed  
UPMRC (SCTO) 14.04.2021 
DMRC Electronics 17.02.2017, 12:00 – 2:15 PM</label></li>
</ul>
<div id="answer5" class="answer">Correct! Program Counter - This register is used to 
sequence the execution of the instructions. The function 
of the program counter is to point to the memory 
address from which the next byte it to be fetched. When 
a byte (machine code) is being fetched. The program 
counter is incremented by one to point to the next 
memory location.</div>
<div id="wrong5" class="wrong">Incorrect. Program Counter - This register is used to 
sequence the execution of the instructions. The function 
of the program counter is to point to the memory 
address from which the next byte it to be fetched. When 
a byte (machine code) is being fetched. The program 
counter is incremented by one to point to the next 
memory location.</div>
</div>
<div class="question" id="question6">
<h3>Q7: What do the contents of stack pointer (SP) 
specify?</h3>
<div class="rrb-note">Source: RRB Bhubaneswar JE-II, 19.12.2010 </div>
<ul class="options">
<li><label><input type="radio" name="q6" id="q6_opta" data-question="6" data-option="a" data-correct="" data-explanation=""> Address of the bottom of stack</label></li>
<li><label><input type="radio" name="q6" id="q6_optb" data-question="6" data-option="b" data-correct="" data-explanation=""> Address of the top of stack</label></li>
<li><label><input type="radio" name="q6" id="q6_optc" data-question="6" data-option="c" data-correct="" data-explanation=""> contents of the bottom of stack</label></li>
<li><label><input type="radio" name="q6" id="q6_optd" data-question="6" data-option="d" data-correct="" data-explanation=""> contents of the top of stack 
 
LMRC SCTO Shift-I–2016 

Ans :</label></li>
</ul>
<div id="answer6" class="answer">Correct! </div>
<div id="wrong6" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question7">
<h3>Q8: In 
a 
microprocessor 
when 
a 
CPU 
is 
interrupted, it</h3>
<div class="rrb-note">Source: RRB SSE  Bilaspur Yellow paper, 21.12.2014 </div>
<ul class="options">
<li><label><input type="radio" name="q7" id="q7_opta" data-question="7" data-option="a" data-correct="" data-explanation=""> Stop execution of instructions</label></li>
<li><label><input type="radio" name="q7" id="q7_optb" data-question="7" data-option="b" data-correct="" data-explanation=""> Acknowledges interrupt and branches of 
subroutine</label></li>
<li><label><input type="radio" name="q7" id="q7_optc" data-question="7" data-option="c" data-correct="" data-explanation=""> Acknowledges interrupt and continues</label></li>
<li><label><input type="radio" name="q7" id="q7_optd" data-question="7" data-option="d" data-correct="" data-explanation=""> Acknowledges interrupt and waits for the 
next instruction from the interrupting device. 

Ans :</label></li>
</ul>
<div id="answer7" class="answer">Correct! </div>
<div id="wrong7" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question8">
<h3>Q9: The 
number 
of 
status 
flags 
in 
8085 
microprocessor is:</h3>
<div class="rrb-note">Source: RRB Allahabad JE-19.12.2010 </div>
<ul class="options">
<li><label><input type="radio" name="q8" id="q8_opta" data-question="8" data-option="a" data-correct="d" data-explanation="The flags generally reflect the status of 
arithmetic or logical operation. 
  
Carry flag (CY) 
Parity flag (P) 
Auxiliary Carry flag (AC) 
Zero Flag (Z) 
Sign flag (S)"> 6</label></li>
<li><label><input type="radio" name="q8" id="q8_optb" data-question="8" data-option="b" data-correct="d" data-explanation="The flags generally reflect the status of 
arithmetic or logical operation. 
  
Carry flag (CY) 
Parity flag (P) 
Auxiliary Carry flag (AC) 
Zero Flag (Z) 
Sign flag (S)"> 4</label></li>
<li><label><input type="radio" name="q8" id="q8_optc" data-question="8" data-option="c" data-correct="d" data-explanation="The flags generally reflect the status of 
arithmetic or logical operation. 
  
Carry flag (CY) 
Parity flag (P) 
Auxiliary Carry flag (AC) 
Zero Flag (Z) 
Sign flag (S)"> 3</label></li>
<li><label><input type="radio" name="q8" id="q8_optd" data-question="8" data-option="d" data-correct="d" data-explanation="The flags generally reflect the status of 
arithmetic or logical operation. 
  
Carry flag (CY) 
Parity flag (P) 
Auxiliary Carry flag (AC) 
Zero Flag (Z) 
Sign flag (S)"> 5</label></li>
</ul>
<div id="answer8" class="answer">Correct! The flags generally reflect the status of 
arithmetic or logical operation. 
  
Carry flag (CY) 
Parity flag (P) 
Auxiliary Carry flag (AC) 
Zero Flag (Z) 
Sign flag (S)</div>
<div id="wrong8" class="wrong">Incorrect. The flags generally reflect the status of 
arithmetic or logical operation. 
  
Carry flag (CY) 
Parity flag (P) 
Auxiliary Carry flag (AC) 
Zero Flag (Z) 
Sign flag (S)</div>
</div>
<div class="question" id="question9">
<h3>Q10: Which of the following is NOT a General 
purpose Register of the 8085 microprocessor?</h3>
<ul class="options">
<li><label><input type="radio" name="q9" id="q9_opta" data-question="9" data-option="a" data-correct="c" data-explanation="A is NOT a General purpose Register of the 
8085 microprocessor."> D</label></li>
<li><label><input type="radio" name="q9" id="q9_optb" data-question="9" data-option="b" data-correct="c" data-explanation="A is NOT a General purpose Register of the 
8085 microprocessor."> C</label></li>
<li><label><input type="radio" name="q9" id="q9_optc" data-question="9" data-option="c" data-correct="c" data-explanation="A is NOT a General purpose Register of the 
8085 microprocessor."> A</label></li>
<li><label><input type="radio" name="q9" id="q9_optd" data-question="9" data-option="d" data-correct="c" data-explanation="A is NOT a General purpose Register of the 
8085 microprocessor."> B 
DMRC Electronics 19.04.2018, 12:15 to 2:30 PM</label></li>
</ul>
<div id="answer9" class="answer">Correct! A is NOT a General purpose Register of the 
8085 microprocessor.</div>
<div id="wrong9" class="wrong">Incorrect. A is NOT a General purpose Register of the 
8085 microprocessor.</div>
</div>
<div class="question" id="question10">
<h3>Q11: In a processor, pins that can be used as inputs 
as well as outputs are referred to as ____.</h3>
<ul class="options">
<li><label><input type="radio" name="q10" id="q10_opta" data-question="10" data-option="a" data-correct="d" data-explanation="In a processor, pins that can be used as inputs 
as well as outputs are referred to as data path width."> data pins</label></li>
<li><label><input type="radio" name="q10" id="q10_optb" data-question="10" data-option="b" data-correct="d" data-explanation="In a processor, pins that can be used as inputs 
as well as outputs are referred to as data path width."> address path width</label></li>
<li><label><input type="radio" name="q10" id="q10_optc" data-question="10" data-option="c" data-correct="d" data-explanation="In a processor, pins that can be used as inputs 
as well as outputs are referred to as data path width."> address pins</label></li>
<li><label><input type="radio" name="q10" id="q10_optd" data-question="10" data-option="d" data-correct="d" data-explanation="In a processor, pins that can be used as inputs 
as well as outputs are referred to as data path width."> data path width 
UPMRCL JE 03.01.2023, 1:30 PM- 3:30 PM</label></li>
</ul>
<div id="answer10" class="answer">Correct! In a processor, pins that can be used as inputs 
as well as outputs are referred to as data path width.</div>
<div id="wrong10" class="wrong">Incorrect. In a processor, pins that can be used as inputs 
as well as outputs are referred to as data path width.</div>
</div>
<div class="question" id="question11">
<h3>Q12: A program counter is a storage register for:</h3>
<div class="rrb-note">Source: RRB SSE (Shift-I), 03.09.2015 </div>
<ul class="options">
<li><label><input type="radio" name="q11" id="q11_opta" data-question="11" data-option="a" data-correct="d" data-explanation="Program Counter - This register is used to 
sequence the execution of the instructions. The function 
of the program counter is to point to the memory 
address from which the next byte it to be fetched. When 
a byte (machine code) is being fetched. The program 
counter is incremented by one to point to the next 
memory location. 

 
 
Microprocessor  
413 
YCT"> Location of data in memory</label></li>
<li><label><input type="radio" name="q11" id="q11_optb" data-question="11" data-option="b" data-correct="d" data-explanation="Program Counter - This register is used to 
sequence the execution of the instructions. The function 
of the program counter is to point to the memory 
address from which the next byte it to be fetched. When 
a byte (machine code) is being fetched. The program 
counter is incremented by one to point to the next 
memory location. 

 
 
Microprocessor  
413 
YCT"> Location of instruction in memory</label></li>
<li><label><input type="radio" name="q11" id="q11_optc" data-question="11" data-option="c" data-correct="d" data-explanation="Program Counter - This register is used to 
sequence the execution of the instructions. The function 
of the program counter is to point to the memory 
address from which the next byte it to be fetched. When 
a byte (machine code) is being fetched. The program 
counter is incremented by one to point to the next 
memory location. 

 
 
Microprocessor  
413 
YCT"> Binary code for the operation to be performed</label></li>
<li><label><input type="radio" name="q11" id="q11_optd" data-question="11" data-option="d" data-correct="d" data-explanation="Program Counter - This register is used to 
sequence the execution of the instructions. The function 
of the program counter is to point to the memory 
address from which the next byte it to be fetched. When 
a byte (machine code) is being fetched. The program 
counter is incremented by one to point to the next 
memory location. 

 
 
Microprocessor  
413 
YCT"> Address of the next instruction to be executed  
UPMRC (SCTO) 14.04.2021 
DMRC Electronics 17.02.2017, 12:00 – 2:15 PM</label></li>
</ul>
<div id="answer11" class="answer">Correct! Program Counter - This register is used to 
sequence the execution of the instructions. The function 
of the program counter is to point to the memory 
address from which the next byte it to be fetched. When 
a byte (machine code) is being fetched. The program 
counter is incremented by one to point to the next 
memory location. 

 
 
Microprocessor  
413 
YCT</div>
<div id="wrong11" class="wrong">Incorrect. Program Counter - This register is used to 
sequence the execution of the instructions. The function 
of the program counter is to point to the memory 
address from which the next byte it to be fetched. When 
a byte (machine code) is being fetched. The program 
counter is incremented by one to point to the next 
memory location. 

 
 
Microprocessor  
413 
YCT</div>
</div>
<div class="question" id="question12">
<h3>Q13: Which of the following statement is not true?</h3>
<div class="rrb-note">Source: RRB JE Chennai -2014 </div>
<ul class="options">
<li><label><input type="radio" name="q12" id="q12_opta" data-question="12" data-option="a" data-correct="" data-explanation=""> Address bus is bidirectional</label></li>
<li><label><input type="radio" name="q12" id="q12_optb" data-question="12" data-option="b" data-correct="" data-explanation=""> Data bus is bidirectional</label></li>
<li><label><input type="radio" name="q12" id="q12_optc" data-question="12" data-option="c" data-correct="" data-explanation=""> Address bus is unidirectional</label></li>
<li><label><input type="radio" name="q12" id="q12_optd" data-question="12" data-option="d" data-correct="" data-explanation=""> Same data bus is used for both read and write 
operations 

Ans :</label></li>
</ul>
<div id="answer12" class="answer">Correct! </div>
<div id="wrong12" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question13">
<h3>Q14: ALU in a microprocessor executes:</h3>
<ul class="options">
<li><label><input type="radio" name="q13" id="q13_opta" data-question="13" data-option="a" data-correct="c" data-explanation="The ALU is a combinational circuit and is 
that part of the processor that performs arithmetic, logic 
and other necessary related operations."> a few arithmetic instructions only</label></li>
<li><label><input type="radio" name="q13" id="q13_optb" data-question="13" data-option="b" data-correct="c" data-explanation="The ALU is a combinational circuit and is 
that part of the processor that performs arithmetic, logic 
and other necessary related operations."> all arithmetic instructions only</label></li>
<li><label><input type="radio" name="q13" id="q13_optc" data-question="13" data-option="c" data-correct="c" data-explanation="The ALU is a combinational circuit and is 
that part of the processor that performs arithmetic, logic 
and other necessary related operations."> all arithmetic and logic instructions</label></li>
<li><label><input type="radio" name="q13" id="q13_optd" data-question="13" data-option="d" data-correct="c" data-explanation="The ALU is a combinational circuit and is 
that part of the processor that performs arithmetic, logic 
and other necessary related operations."> all arithmetic and few logic instructions 
UPMRC JE- 20.01.2020, 4:00 to 6:00 PM</label></li>
</ul>
<div id="answer13" class="answer">Correct! The ALU is a combinational circuit and is 
that part of the processor that performs arithmetic, logic 
and other necessary related operations.</div>
<div id="wrong13" class="wrong">Incorrect. The ALU is a combinational circuit and is 
that part of the processor that performs arithmetic, logic 
and other necessary related operations.</div>
</div>
<div class="question" id="question14">
<h3>Q15: Accumulator is an integral component of</h3>
<div class="rrb-note">Source: RRB SSE (Shift-III), 03.09.2015) </div>
<ul class="options">
<li><label><input type="radio" name="q14" id="q14_opta" data-question="14" data-option="a" data-correct="" data-explanation=""> CPU</label></li>
<li><label><input type="radio" name="q14" id="q14_optb" data-question="14" data-option="b" data-correct="" data-explanation=""> Hard Disk</label></li>
<li><label><input type="radio" name="q14" id="q14_optc" data-question="14" data-option="c" data-correct="" data-explanation=""> RAM</label></li>
<li><label><input type="radio" name="q14" id="q14_optd" data-question="14" data-option="d" data-correct="" data-explanation=""> Cache memory 
(
Ans :</label></li>
</ul>
<div id="answer14" class="answer">Correct! </div>
<div id="wrong14" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question15">
<h3>Q16: A microcomputer system consists of:</h3>
<ul class="options">
<li><label><input type="radio" name="q15" id="q15_opta" data-question="15" data-option="a" data-correct="d" data-explanation="A microcomputer system consists of control, 
data and address bus. Microcomputer is such a 
computer in which microprocessor works as a central 
processing unit. It is smaller in size in comparison to 
main frame and mini computers."> Control and data bus only</label></li>
<li><label><input type="radio" name="q15" id="q15_optb" data-question="15" data-option="b" data-correct="d" data-explanation="A microcomputer system consists of control, 
data and address bus. Microcomputer is such a 
computer in which microprocessor works as a central 
processing unit. It is smaller in size in comparison to 
main frame and mini computers."> Data and address bus only</label></li>
<li><label><input type="radio" name="q15" id="q15_optc" data-question="15" data-option="c" data-correct="d" data-explanation="A microcomputer system consists of control, 
data and address bus. Microcomputer is such a 
computer in which microprocessor works as a central 
processing unit. It is smaller in size in comparison to 
main frame and mini computers."> Control and address bus only</label></li>
<li><label><input type="radio" name="q15" id="q15_optd" data-question="15" data-option="d" data-correct="d" data-explanation="A microcomputer system consists of control, 
data and address bus. Microcomputer is such a 
computer in which microprocessor works as a central 
processing unit. It is smaller in size in comparison to 
main frame and mini computers."> Control, data and address bus 
LMRC JE (S&T) 12.05.2018</label></li>
</ul>
<div id="answer15" class="answer">Correct! A microcomputer system consists of control, 
data and address bus. Microcomputer is such a 
computer in which microprocessor works as a central 
processing unit. It is smaller in size in comparison to 
main frame and mini computers.</div>
<div id="wrong15" class="wrong">Incorrect. A microcomputer system consists of control, 
data and address bus. Microcomputer is such a 
computer in which microprocessor works as a central 
processing unit. It is smaller in size in comparison to 
main frame and mini computers.</div>
</div>
<div class="question" id="question16">
<h3>Q17: 8085 Microprocessor does not have:–</h3>
<ul class="options">
<li><label><input type="radio" name="q16" id="q16_opta" data-question="16" data-option="a" data-correct="" data-explanation=""> Zero flag</label></li>
<li><label><input type="radio" name="q16" id="q16_optb" data-question="16" data-option="b" data-correct="" data-explanation=""> Parity flag</label></li>
<li><label><input type="radio" name="q16" id="q16_optc" data-question="16" data-option="c" data-correct="" data-explanation=""> Over flag</label></li>
<li><label><input type="radio" name="q16" id="q16_optd" data-question="16" data-option="d" data-correct="" data-explanation=""> Auxiliary carry flag 
DMRC JE-2013 
Ans :</label></li>
</ul>
<div id="answer16" class="answer">Correct! </div>
<div id="wrong16" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question17">
<h3>Q18: What is the direction of the data bus ?</h3>
<div class="rrb-note">Source: RRB Mumbai JE-19.12.2010 </div>
<ul class="options">
<li><label><input type="radio" name="q17" id="q17_opta" data-question="17" data-option="a" data-correct="" data-explanation=""> Uni-directional into µP</label></li>
<li><label><input type="radio" name="q17" id="q17_optb" data-question="17" data-option="b" data-correct="" data-explanation=""> Uni-directional out µP</label></li>
<li><label><input type="radio" name="q17" id="q17_optc" data-question="17" data-option="c" data-correct="" data-explanation=""> Bi -directional</label></li>
<li><label><input type="radio" name="q17" id="q17_optd" data-question="17" data-option="d" data-correct="" data-explanation=""> Mixed direction i.e. some lines into µP and 
some others out of µP 
 
LMRC SCTO Shift-I–2016 

Ans :</label></li>
</ul>
<div id="answer17" class="answer">Correct! </div>
<div id="wrong17" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question18">
<h3>Q19: The data bus width of microprocessor is 
_______.</h3>
<div class="rrb-note">Source: RRB Kolkata JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q18" id="q18_opta" data-question="18" data-option="a" data-correct="b" data-explanation="The data bus width of microprocessor is 8-
bit, 8085 is an 8-bit NMOS microprocessor. It is 
manufactured from a single VLSI chip 40 pin DIP 
package."> 4</label></li>
<li><label><input type="radio" name="q18" id="q18_optb" data-question="18" data-option="b" data-correct="b" data-explanation="The data bus width of microprocessor is 8-
bit, 8085 is an 8-bit NMOS microprocessor. It is 
manufactured from a single VLSI chip 40 pin DIP 
package."> 8</label></li>
<li><label><input type="radio" name="q18" id="q18_optc" data-question="18" data-option="c" data-correct="b" data-explanation="The data bus width of microprocessor is 8-
bit, 8085 is an 8-bit NMOS microprocessor. It is 
manufactured from a single VLSI chip 40 pin DIP 
package."> 32</label></li>
<li><label><input type="radio" name="q18" id="q18_optd" data-question="18" data-option="d" data-correct="b" data-explanation="The data bus width of microprocessor is 8-
bit, 8085 is an 8-bit NMOS microprocessor. It is 
manufactured from a single VLSI chip 40 pin DIP 
package."> 16</label></li>
</ul>
<div id="answer18" class="answer">Correct! The data bus width of microprocessor is 8-
bit, 8085 is an 8-bit NMOS microprocessor. It is 
manufactured from a single VLSI chip 40 pin DIP 
package.</div>
<div id="wrong18" class="wrong">Incorrect. The data bus width of microprocessor is 8-
bit, 8085 is an 8-bit NMOS microprocessor. It is 
manufactured from a single VLSI chip 40 pin DIP 
package.</div>
</div>
<div class="question" id="question19">
<h3>Q20: Ready pin of a Microprocessor is used: –</h3>
<ul class="options">
<li><label><input type="radio" name="q19" id="q19_opta" data-question="19" data-option="a" data-correct="" data-explanation=""> To indicate that the µp is ready to receive I/P</label></li>
<li><label><input type="radio" name="q19" id="q19_optb" data-question="19" data-option="b" data-correct="" data-explanation=""> To indicate that the µp is ready to receive 
O/P</label></li>
<li><label><input type="radio" name="q19" id="q19_optc" data-question="19" data-option="c" data-correct="" data-explanation=""> To introduce wait states</label></li>
<li><label><input type="radio" name="q19" id="q19_optd" data-question="19" data-option="d" data-correct="" data-explanation=""> To provide direct memory access 
DMRC JE-20.04.2018 
Ans :</label></li>
</ul>
<div id="answer19" class="answer">Correct! </div>
<div id="wrong19" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question20">
<h3>Q21: When the signal on RESET IN goes low, which 
of the following happens in 8085?</h3>
<ul class="options">
<li><label><input type="radio" name="q20" id="q20_opta" data-question="20" data-option="a" data-correct="" data-explanation=""> The program counter is set to zero</label></li>
<li><label><input type="radio" name="q20" id="q20_optb" data-question="20" data-option="b" data-correct="" data-explanation=""> The buses are tristated</label></li>
<li><label><input type="radio" name="q20" id="q20_optc" data-question="20" data-option="c" data-correct="" data-explanation=""> The MPU is reset</label></li>
<li><label><input type="radio" name="q20" id="q20_optd" data-question="20" data-option="d" data-correct="" data-explanation=""> All of these 
Konkan Railway STA-2017 
Ans :</label></li>
</ul>
<div id="answer20" class="answer">Correct! </div>
<div id="wrong20" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question21">
<h3>Q22: The address bus of 8085 MPU is a group of:</h3>
<ul class="options">
<li><label><input type="radio" name="q21" id="q21_opta" data-question="21" data-option="a" data-correct="c" data-explanation="In 8085 microprocessor, address bus is of 16-
bits (A0-A15) and can transfer maximum 16-bit address 
and hence can address 65536 different memory 
locations. This bus multiplexed with 8-bit data bus."> 8 lines</label></li>
<li><label><input type="radio" name="q21" id="q21_optb" data-question="21" data-option="b" data-correct="c" data-explanation="In 8085 microprocessor, address bus is of 16-
bits (A0-A15) and can transfer maximum 16-bit address 
and hence can address 65536 different memory 
locations. This bus multiplexed with 8-bit data bus."> 12 lines</label></li>
<li><label><input type="radio" name="q21" id="q21_optc" data-question="21" data-option="c" data-correct="c" data-explanation="In 8085 microprocessor, address bus is of 16-
bits (A0-A15) and can transfer maximum 16-bit address 
and hence can address 65536 different memory 
locations. This bus multiplexed with 8-bit data bus."> 16 lines</label></li>
<li><label><input type="radio" name="q21" id="q21_optd" data-question="21" data-option="d" data-correct="c" data-explanation="In 8085 microprocessor, address bus is of 16-
bits (A0-A15) and can transfer maximum 16-bit address 
and hence can address 65536 different memory 
locations. This bus multiplexed with 8-bit data bus."> 32 lines 
Konkan Railway TA-2017</label></li>
</ul>
<div id="answer21" class="answer">Correct! In 8085 microprocessor, address bus is of 16-
bits (A0-A15) and can transfer maximum 16-bit address 
and hence can address 65536 different memory 
locations. This bus multiplexed with 8-bit data bus.</div>
<div id="wrong21" class="wrong">Incorrect. In 8085 microprocessor, address bus is of 16-
bits (A0-A15) and can transfer maximum 16-bit address 
and hence can address 65536 different memory 
locations. This bus multiplexed with 8-bit data bus.</div>
</div>
<div class="question" id="question22">
<h3>Q23: Which section of the CPU affects and sequences 
all events within the CPU and the entire 
microcomputer?</h3>
<div class="rrb-note">Source: RRB Kolkata JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q22" id="q22_opta" data-question="22" data-option="a" data-correct="d" data-explanation="Control and timing section of the CPU affects 
and sequences all events within the CPU and the entire 
microcomputer."> Registers</label></li>
<li><label><input type="radio" name="q22" id="q22_optb" data-question="22" data-option="b" data-correct="d" data-explanation="Control and timing section of the CPU affects 
and sequences all events within the CPU and the entire 
microcomputer."> ALU</label></li>
<li><label><input type="radio" name="q22" id="q22_optc" data-question="22" data-option="c" data-correct="d" data-explanation="Control and timing section of the CPU affects 
and sequences all events within the CPU and the entire 
microcomputer."> Instruction decoding circuitry 

 
 
Microprocessor  
414 
YCT</label></li>
<li><label><input type="radio" name="q22" id="q22_optd" data-question="22" data-option="d" data-correct="d" data-explanation="Control and timing section of the CPU affects 
and sequences all events within the CPU and the entire 
microcomputer."> Control and timing section</label></li>
</ul>
<div id="answer22" class="answer">Correct! Control and timing section of the CPU affects 
and sequences all events within the CPU and the entire 
microcomputer.</div>
<div id="wrong22" class="wrong">Incorrect. Control and timing section of the CPU affects 
and sequences all events within the CPU and the entire 
microcomputer.</div>
</div>
<div class="question" id="question23">
<h3>Q24: The 8085 MPU can address–</h3>
<div class="rrb-note">Source: RRB Kolkata JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q23" id="q23_opta" data-question="23" data-option="a" data-correct="c" data-explanation="The 8085 MPU with its 16 address lines is 
capable of addressing 216 memory locations. 
  The address bus is a group of 16 lines generally 
identified as A0 to A15. 
  The address bus is unidirectional because Bit flow in 
one direction from MPU to peripheral devices. 
  The address is used to carry 16-bit address. The 
number of address line of MPU determines its 
capacity to identify different memory locations or 
peripherals."> 28 memory locations</label></li>
<li><label><input type="radio" name="q23" id="q23_optb" data-question="23" data-option="b" data-correct="c" data-explanation="The 8085 MPU with its 16 address lines is 
capable of addressing 216 memory locations. 
  The address bus is a group of 16 lines generally 
identified as A0 to A15. 
  The address bus is unidirectional because Bit flow in 
one direction from MPU to peripheral devices. 
  The address is used to carry 16-bit address. The 
number of address line of MPU determines its 
capacity to identify different memory locations or 
peripherals."> 212 memory locations</label></li>
<li><label><input type="radio" name="q23" id="q23_optc" data-question="23" data-option="c" data-correct="c" data-explanation="The 8085 MPU with its 16 address lines is 
capable of addressing 216 memory locations. 
  The address bus is a group of 16 lines generally 
identified as A0 to A15. 
  The address bus is unidirectional because Bit flow in 
one direction from MPU to peripheral devices. 
  The address is used to carry 16-bit address. The 
number of address line of MPU determines its 
capacity to identify different memory locations or 
peripherals."> 216 memory locations</label></li>
<li><label><input type="radio" name="q23" id="q23_optd" data-question="23" data-option="d" data-correct="c" data-explanation="The 8085 MPU with its 16 address lines is 
capable of addressing 216 memory locations. 
  The address bus is a group of 16 lines generally 
identified as A0 to A15. 
  The address bus is unidirectional because Bit flow in 
one direction from MPU to peripheral devices. 
  The address is used to carry 16-bit address. The 
number of address line of MPU determines its 
capacity to identify different memory locations or 
peripherals."> 232 memory locations</label></li>
</ul>
<div id="answer23" class="answer">Correct! The 8085 MPU with its 16 address lines is 
capable of addressing 216 memory locations. 
  The address bus is a group of 16 lines generally 
identified as A0 to A15. 
  The address bus is unidirectional because Bit flow in 
one direction from MPU to peripheral devices. 
  The address is used to carry 16-bit address. The 
number of address line of MPU determines its 
capacity to identify different memory locations or 
peripherals.</div>
<div id="wrong23" class="wrong">Incorrect. The 8085 MPU with its 16 address lines is 
capable of addressing 216 memory locations. 
  The address bus is a group of 16 lines generally 
identified as A0 to A15. 
  The address bus is unidirectional because Bit flow in 
one direction from MPU to peripheral devices. 
  The address is used to carry 16-bit address. The 
number of address line of MPU determines its 
capacity to identify different memory locations or 
peripherals.</div>
</div>
<div class="question" id="question24">
<h3>Q25: Which of the following functions is not 
performed by a microprocessor ?</h3>
<div class="rrb-note">Source: RRB Mumbai C &G JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q24" id="q24_opta" data-question="24" data-option="a" data-correct="" data-explanation=""> Controlling timing of information flow</label></li>
<li><label><input type="radio" name="q24" id="q24_optb" data-question="24" data-option="b" data-correct="" data-explanation=""> Performing the computing tasks specified in 
a program</label></li>
<li><label><input type="radio" name="q24" id="q24_optc" data-question="24" data-option="c" data-correct="" data-explanation=""> Communicating with all peripherals using 
system bus</label></li>
<li><label><input type="radio" name="q24" id="q24_optd" data-question="24" data-option="d" data-correct="" data-explanation=""> Storing results and data 

Ans :</label></li>
</ul>
<div id="answer24" class="answer">Correct! </div>
<div id="wrong24" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question25">
<h3>Q26: The number of bytes in an instruction for 8085 
can be :</h3>
<div class="rrb-note">Source: RRB Mumbai C & G JE -25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q25" id="q25_opta" data-question="25" data-option="a" data-correct="" data-explanation=""> One or two</label></li>
<li><label><input type="radio" name="q25" id="q25_optb" data-question="25" data-option="b" data-correct="" data-explanation=""> One, two or three</label></li>
<li><label><input type="radio" name="q25" id="q25_optc" data-question="25" data-option="c" data-correct="" data-explanation=""> Two only</label></li>
<li><label><input type="radio" name="q25" id="q25_optd" data-question="25" data-option="d" data-correct="" data-explanation=""> One only 

Ans :</label></li>
</ul>
<div id="answer25" class="answer">Correct! </div>
<div id="wrong25" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question26">
<h3>Q27: A 
microprocessor 
is 
called 
an 
'n-bit 
microprocessor' depending on-</h3>
<div class="rrb-note">Source: RRB Allahabad JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q26" id="q26_opta" data-question="26" data-option="a" data-correct="" data-explanation=""> Register length</label></li>
<li><label><input type="radio" name="q26" id="q26_optb" data-question="26" data-option="b" data-correct="" data-explanation=""> Size of the internal data bus</label></li>
<li><label><input type="radio" name="q26" id="q26_optc" data-question="26" data-option="c" data-correct="" data-explanation=""> Size of external data bus</label></li>
<li><label><input type="radio" name="q26" id="q26_optd" data-question="26" data-option="d" data-correct="" data-explanation=""> None of these 

Ans :</label></li>
</ul>
<div id="answer26" class="answer">Correct! </div>
<div id="wrong26" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question27">
<h3>Q28: The 8085 is an enhancement of the popular 
INTEL______ microprocessor:</h3>
<div class="rrb-note">Source: RRB Patna JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q27" id="q27_opta" data-question="27" data-option="a" data-correct="a" data-explanation="The 8085 is an enhancement of the popular 
INTEL 8080 microprocessor. 
8085 is an 8 bit of microprocessor. Which is based on 
N-MOS technology.  
8085 microprocessor = All the instruction of 8080 + 
RIM + SIM"> 8080</label></li>
<li><label><input type="radio" name="q27" id="q27_optb" data-question="27" data-option="b" data-correct="a" data-explanation="The 8085 is an enhancement of the popular 
INTEL 8080 microprocessor. 
8085 is an 8 bit of microprocessor. Which is based on 
N-MOS technology.  
8085 microprocessor = All the instruction of 8080 + 
RIM + SIM"> 8155</label></li>
<li><label><input type="radio" name="q27" id="q27_optc" data-question="27" data-option="c" data-correct="a" data-explanation="The 8085 is an enhancement of the popular 
INTEL 8080 microprocessor. 
8085 is an 8 bit of microprocessor. Which is based on 
N-MOS technology.  
8085 microprocessor = All the instruction of 8080 + 
RIM + SIM"> 8355</label></li>
<li><label><input type="radio" name="q27" id="q27_optd" data-question="27" data-option="d" data-correct="a" data-explanation="The 8085 is an enhancement of the popular 
INTEL 8080 microprocessor. 
8085 is an 8 bit of microprocessor. Which is based on 
N-MOS technology.  
8085 microprocessor = All the instruction of 8080 + 
RIM + SIM"> 8086</label></li>
</ul>
<div id="answer27" class="answer">Correct! The 8085 is an enhancement of the popular 
INTEL 8080 microprocessor. 
8085 is an 8 bit of microprocessor. Which is based on 
N-MOS technology.  
8085 microprocessor = All the instruction of 8080 + 
RIM + SIM</div>
<div id="wrong27" class="wrong">Incorrect. The 8085 is an enhancement of the popular 
INTEL 8080 microprocessor. 
8085 is an 8 bit of microprocessor. Which is based on 
N-MOS technology.  
8085 microprocessor = All the instruction of 8080 + 
RIM + SIM</div>
</div>
<div class="question" id="question28">
<h3>Q29: The address bus of 8085 MPU is-</h3>
<div class="rrb-note">Source: RRB Patna JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q28" id="q28_opta" data-question="28" data-option="a" data-correct="c" data-explanation="The address bus is unidirectional because the 
data is a flow only from µp to memory or I/O device."> Multi directional</label></li>
<li><label><input type="radio" name="q28" id="q28_optb" data-question="28" data-option="b" data-correct="c" data-explanation="The address bus is unidirectional because the 
data is a flow only from µp to memory or I/O device."> Bi-directional</label></li>
<li><label><input type="radio" name="q28" id="q28_optc" data-question="28" data-option="c" data-correct="c" data-explanation="The address bus is unidirectional because the 
data is a flow only from µp to memory or I/O device."> Unidirectional</label></li>
<li><label><input type="radio" name="q28" id="q28_optd" data-question="28" data-option="d" data-correct="c" data-explanation="The address bus is unidirectional because the 
data is a flow only from µp to memory or I/O device."> None of these</label></li>
</ul>
<div id="answer28" class="answer">Correct! The address bus is unidirectional because the 
data is a flow only from µp to memory or I/O device.</div>
<div id="wrong28" class="wrong">Incorrect. The address bus is unidirectional because the 
data is a flow only from µp to memory or I/O device.</div>
</div>
<div class="question" id="question29">
<h3>Q30: ALU, control unit and ______ are the three 
main units of an 8085 microprocessor.</h3>
<div class="rrb-note">Source: RRB Bhopal TM SSE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q29" id="q29_opta" data-question="29" data-option="a" data-correct="a" data-explanation="The microprocessor is made up of 3 main 
units. They are  - 
(i)  Arithmetic and logic unit (ALU) - To perform 
arithmetic and logical instructions based on 
computer instructions. 
(ii)  Control unit - To control the overall operations of 
the computer through signals. 
(iii)  Registers - They are used to hold the instruction of 
the processor."> registers</label></li>
<li><label><input type="radio" name="q29" id="q29_optb" data-question="29" data-option="b" data-correct="a" data-explanation="The microprocessor is made up of 3 main 
units. They are  - 
(i)  Arithmetic and logic unit (ALU) - To perform 
arithmetic and logical instructions based on 
computer instructions. 
(ii)  Control unit - To control the overall operations of 
the computer through signals. 
(iii)  Registers - They are used to hold the instruction of 
the processor."> LED display</label></li>
<li><label><input type="radio" name="q29" id="q29_optc" data-question="29" data-option="c" data-correct="a" data-explanation="The microprocessor is made up of 3 main 
units. They are  - 
(i)  Arithmetic and logic unit (ALU) - To perform 
arithmetic and logical instructions based on 
computer instructions. 
(ii)  Control unit - To control the overall operations of 
the computer through signals. 
(iii)  Registers - They are used to hold the instruction of 
the processor."> RAM</label></li>
<li><label><input type="radio" name="q29" id="q29_optd" data-question="29" data-option="d" data-correct="a" data-explanation="The microprocessor is made up of 3 main 
units. They are  - 
(i)  Arithmetic and logic unit (ALU) - To perform 
arithmetic and logical instructions based on 
computer instructions. 
(ii)  Control unit - To control the overall operations of 
the computer through signals. 
(iii)  Registers - They are used to hold the instruction of 
the processor."> ROM 
UPMRC (SCTO) 14.04.2021</label></li>
</ul>
<div id="answer29" class="answer">Correct! The microprocessor is made up of 3 main 
units. They are  - 
(i)  Arithmetic and logic unit (ALU) - To perform 
arithmetic and logical instructions based on 
computer instructions. 
(ii)  Control unit - To control the overall operations of 
the computer through signals. 
(iii)  Registers - They are used to hold the instruction of 
the processor.</div>
<div id="wrong29" class="wrong">Incorrect. The microprocessor is made up of 3 main 
units. They are  - 
(i)  Arithmetic and logic unit (ALU) - To perform 
arithmetic and logical instructions based on 
computer instructions. 
(ii)  Control unit - To control the overall operations of 
the computer through signals. 
(iii)  Registers - They are used to hold the instruction of 
the processor.</div>
</div>
</div>
<div class="page " id="page2">
<div class="question" id="question30">
<h3>Q31: The clock frequency of 8085 MPU is –––––––– 
MHz</h3>
<div class="rrb-note">Source: RRB Bhopal TM SSE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q30" id="q30_opta" data-question="30" data-option="a" data-correct="c" data-explanation="The clock frequency of 8085 MPU 3 MHz. 
Hence a crystal of 6 MHz crystal gets connected 
between X1 and X2. Every operation in the entire 8085 
system occurs with the given synchronization process 
with the clock."> 6</label></li>
<li><label><input type="radio" name="q30" id="q30_optb" data-question="30" data-option="b" data-correct="c" data-explanation="The clock frequency of 8085 MPU 3 MHz. 
Hence a crystal of 6 MHz crystal gets connected 
between X1 and X2. Every operation in the entire 8085 
system occurs with the given synchronization process 
with the clock."> 4</label></li>
<li><label><input type="radio" name="q30" id="q30_optc" data-question="30" data-option="c" data-correct="c" data-explanation="The clock frequency of 8085 MPU 3 MHz. 
Hence a crystal of 6 MHz crystal gets connected 
between X1 and X2. Every operation in the entire 8085 
system occurs with the given synchronization process 
with the clock."> 3</label></li>
<li><label><input type="radio" name="q30" id="q30_optd" data-question="30" data-option="d" data-correct="c" data-explanation="The clock frequency of 8085 MPU 3 MHz. 
Hence a crystal of 6 MHz crystal gets connected 
between X1 and X2. Every operation in the entire 8085 
system occurs with the given synchronization process 
with the clock."> 2 
UPPCL JE (Trainee) Electronics 2015</label></li>
</ul>
<div id="answer30" class="answer">Correct! The clock frequency of 8085 MPU 3 MHz. 
Hence a crystal of 6 MHz crystal gets connected 
between X1 and X2. Every operation in the entire 8085 
system occurs with the given synchronization process 
with the clock.</div>
<div id="wrong30" class="wrong">Incorrect. The clock frequency of 8085 MPU 3 MHz. 
Hence a crystal of 6 MHz crystal gets connected 
between X1 and X2. Every operation in the entire 8085 
system occurs with the given synchronization process 
with the clock.</div>
</div>
<div class="question" id="question31">
<h3>Q32: Normally a microprocessor cycles between––––</h3>
<div class="rrb-note">Source: RRB Kolkata SSE-09.09.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q31" id="q31_opta" data-question="31" data-option="a" data-correct="c" data-explanation="The microprocessor follows a sequence: 
Fetch, Decode and Execute. Initially, the instructions 
are stored in the memory in a sequential order. The 
microprocessor fetches these instructions from the 
memory, then decodes it and executes those instructions 
till STOP instruction is reached. Later, it sends the 
result in binary to the output port. Between these 
processes, the register stores the temporarily data and 
ALU performs the computing functions. 

 
 
Microprocessor  
415 
YCT"> fetch and halt state</label></li>
<li><label><input type="radio" name="q31" id="q31_optb" data-question="31" data-option="b" data-correct="c" data-explanation="The microprocessor follows a sequence: 
Fetch, Decode and Execute. Initially, the instructions 
are stored in the memory in a sequential order. The 
microprocessor fetches these instructions from the 
memory, then decodes it and executes those instructions 
till STOP instruction is reached. Later, it sends the 
result in binary to the output port. Between these 
processes, the register stores the temporarily data and 
ALU performs the computing functions. 

 
 
Microprocessor  
415 
YCT"> fetch and interrupt state</label></li>
<li><label><input type="radio" name="q31" id="q31_optc" data-question="31" data-option="c" data-correct="c" data-explanation="The microprocessor follows a sequence: 
Fetch, Decode and Execute. Initially, the instructions 
are stored in the memory in a sequential order. The 
microprocessor fetches these instructions from the 
memory, then decodes it and executes those instructions 
till STOP instruction is reached. Later, it sends the 
result in binary to the output port. Between these 
processes, the register stores the temporarily data and 
ALU performs the computing functions. 

 
 
Microprocessor  
415 
YCT"> fetch and execute state</label></li>
<li><label><input type="radio" name="q31" id="q31_optd" data-question="31" data-option="d" data-correct="c" data-explanation="The microprocessor follows a sequence: 
Fetch, Decode and Execute. Initially, the instructions 
are stored in the memory in a sequential order. The 
microprocessor fetches these instructions from the 
memory, then decodes it and executes those instructions 
till STOP instruction is reached. Later, it sends the 
result in binary to the output port. Between these 
processes, the register stores the temporarily data and 
ALU performs the computing functions. 

 
 
Microprocessor  
415 
YCT"> halt and execute state</label></li>
</ul>
<div id="answer31" class="answer">Correct! The microprocessor follows a sequence: 
Fetch, Decode and Execute. Initially, the instructions 
are stored in the memory in a sequential order. The 
microprocessor fetches these instructions from the 
memory, then decodes it and executes those instructions 
till STOP instruction is reached. Later, it sends the 
result in binary to the output port. Between these 
processes, the register stores the temporarily data and 
ALU performs the computing functions. 

 
 
Microprocessor  
415 
YCT</div>
<div id="wrong31" class="wrong">Incorrect. The microprocessor follows a sequence: 
Fetch, Decode and Execute. Initially, the instructions 
are stored in the memory in a sequential order. The 
microprocessor fetches these instructions from the 
memory, then decodes it and executes those instructions 
till STOP instruction is reached. Later, it sends the 
result in binary to the output port. Between these 
processes, the register stores the temporarily data and 
ALU performs the computing functions. 

 
 
Microprocessor  
415 
YCT</div>
</div>
<div class="question" id="question32">
<h3>Q33: The program counter and stack Pointer of 8085 
are of:</h3>
<div class="rrb-note">Source: RRB Bhopal SSE-09.09.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q32" id="q32_opta" data-question="32" data-option="a" data-correct="d" data-explanation="The program counter and stack pointer of 
8085 are of 16 bits each. 
  Stack pointer (SP) is used to point the top of stack 
memory (or hold the address of top of stack memory). 
  It is part of RAM which is use to store temporary data. 
  Stack works on “LIFO” technology. 
  Program counter (PC) hold the address of next 
instruction to be executed."> 16 bit and 8 bits respectively</label></li>
<li><label><input type="radio" name="q32" id="q32_optb" data-question="32" data-option="b" data-correct="d" data-explanation="The program counter and stack pointer of 
8085 are of 16 bits each. 
  Stack pointer (SP) is used to point the top of stack 
memory (or hold the address of top of stack memory). 
  It is part of RAM which is use to store temporary data. 
  Stack works on “LIFO” technology. 
  Program counter (PC) hold the address of next 
instruction to be executed."> 8 bits each</label></li>
<li><label><input type="radio" name="q32" id="q32_optc" data-question="32" data-option="c" data-correct="d" data-explanation="The program counter and stack pointer of 
8085 are of 16 bits each. 
  Stack pointer (SP) is used to point the top of stack 
memory (or hold the address of top of stack memory). 
  It is part of RAM which is use to store temporary data. 
  Stack works on “LIFO” technology. 
  Program counter (PC) hold the address of next 
instruction to be executed."> 8 bits and 16 bits respectively</label></li>
<li><label><input type="radio" name="q32" id="q32_optd" data-question="32" data-option="d" data-correct="d" data-explanation="The program counter and stack pointer of 
8085 are of 16 bits each. 
  Stack pointer (SP) is used to point the top of stack 
memory (or hold the address of top of stack memory). 
  It is part of RAM which is use to store temporary data. 
  Stack works on “LIFO” technology. 
  Program counter (PC) hold the address of next 
instruction to be executed."> 16 bits each  
LMRC SCTO (Electronics) 16.04.2018, Shift-II</label></li>
</ul>
<div id="answer32" class="answer">Correct! The program counter and stack pointer of 
8085 are of 16 bits each. 
  Stack pointer (SP) is used to point the top of stack 
memory (or hold the address of top of stack memory). 
  It is part of RAM which is use to store temporary data. 
  Stack works on “LIFO” technology. 
  Program counter (PC) hold the address of next 
instruction to be executed.</div>
<div id="wrong32" class="wrong">Incorrect. The program counter and stack pointer of 
8085 are of 16 bits each. 
  Stack pointer (SP) is used to point the top of stack 
memory (or hold the address of top of stack memory). 
  It is part of RAM which is use to store temporary data. 
  Stack works on “LIFO” technology. 
  Program counter (PC) hold the address of next 
instruction to be executed.</div>
</div>
<div class="question" id="question33">
<h3>Q34: READY signal in 8085 is useful when the 
processor communicates with</h3>
<div class="rrb-note">Source: RRB Bangalore SSE-01.02.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q33" id="q33_opta" data-question="33" data-option="a" data-correct="" data-explanation=""> A slow peripheral device</label></li>
<li><label><input type="radio" name="q33" id="q33_optb" data-question="33" data-option="b" data-correct="" data-explanation=""> A fast peripheral device</label></li>
<li><label><input type="radio" name="q33" id="q33_optc" data-question="33" data-option="c" data-correct="" data-explanation=""> A DMA controller chip</label></li>
<li><label><input type="radio" name="q33" id="q33_optd" data-question="33" data-option="d" data-correct="" data-explanation=""> A PPI chip</label></li>
</ul>
<div id="answer33" class="answer">Correct! </div>
<div id="wrong33" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question34">
<h3>Q35: In a microprocessor:</h3>
<ul class="options">
<li><label><input type="radio" name="q34" id="q34_opta" data-question="34" data-option="a" data-correct="c" data-explanation="In a microprocessor one machine cycle 
consists of several clock cycles. Each machine cycle 
consists of 3 to 6 T- states."> One machine cycle is equal to one clock cycle</label></li>
<li><label><input type="radio" name="q34" id="q34_optb" data-question="34" data-option="b" data-correct="c" data-explanation="In a microprocessor one machine cycle 
consists of several clock cycles. Each machine cycle 
consists of 3 to 6 T- states."> One clock cycle consists of several machine 
cycles</label></li>
<li><label><input type="radio" name="q34" id="q34_optc" data-question="34" data-option="c" data-correct="c" data-explanation="In a microprocessor one machine cycle 
consists of several clock cycles. Each machine cycle 
consists of 3 to 6 T- states."> One machine cycle consists of several clock 
cycles</label></li>
<li><label><input type="radio" name="q34" id="q34_optd" data-question="34" data-option="d" data-correct="c" data-explanation="In a microprocessor one machine cycle 
consists of several clock cycles. Each machine cycle 
consists of 3 to 6 T- states."> One machine cycle is always less than one 
clock cycle 
DMRC Electronic, 2014</label></li>
</ul>
<div id="answer34" class="answer">Correct! In a microprocessor one machine cycle 
consists of several clock cycles. Each machine cycle 
consists of 3 to 6 T- states.</div>
<div id="wrong34" class="wrong">Incorrect. In a microprocessor one machine cycle 
consists of several clock cycles. Each machine cycle 
consists of 3 to 6 T- states.</div>
</div>
<div class="question" id="question35">
<h3>Q36: In 8085 microprocessor, the accumulator is a :</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-26.02.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q35" id="q35_opta" data-question="35" data-option="a" data-correct="" data-explanation=""> 4 bit register</label></li>
<li><label><input type="radio" name="q35" id="q35_optb" data-question="35" data-option="b" data-correct="" data-explanation=""> 8 bit register</label></li>
<li><label><input type="radio" name="q35" id="q35_optc" data-question="35" data-option="c" data-correct="" data-explanation=""> 16 bit register</label></li>
<li><label><input type="radio" name="q35" id="q35_optd" data-question="35" data-option="d" data-correct="" data-explanation=""> 32 bit register 

Ans :</label></li>
</ul>
<div id="answer35" class="answer">Correct! </div>
<div id="wrong35" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question36">
<h3>Q37: In a stack, we can access the element−−−−</h3>
<div class="rrb-note">Source: RRB JE- 01.09.2019 </div>
<ul class="options">
<li><label><input type="radio" name="q36" id="q36_opta" data-question="36" data-option="a" data-correct="c" data-explanation="In a stack, we can access the element which is 
entered at last. A stack has a restriction that insertion 
and deletion of element can only be done from only one 
end of stack and we call that position as top. The 
element at top position is called top element."> Which is entered at beginning</label></li>
<li><label><input type="radio" name="q36" id="q36_optb" data-question="36" data-option="b" data-correct="c" data-explanation="In a stack, we can access the element which is 
entered at last. A stack has a restriction that insertion 
and deletion of element can only be done from only one 
end of stack and we call that position as top. The 
element at top position is called top element."> All of the options</label></li>
<li><label><input type="radio" name="q36" id="q36_optc" data-question="36" data-option="c" data-correct="c" data-explanation="In a stack, we can access the element which is 
entered at last. A stack has a restriction that insertion 
and deletion of element can only be done from only one 
end of stack and we call that position as top. The 
element at top position is called top element."> Which is entered at last</label></li>
<li><label><input type="radio" name="q36" id="q36_optd" data-question="36" data-option="d" data-correct="c" data-explanation="In a stack, we can access the element which is 
entered at last. A stack has a restriction that insertion 
and deletion of element can only be done from only one 
end of stack and we call that position as top. The 
element at top position is called top element."> From any position</label></li>
</ul>
<div id="answer36" class="answer">Correct! In a stack, we can access the element which is 
entered at last. A stack has a restriction that insertion 
and deletion of element can only be done from only one 
end of stack and we call that position as top. The 
element at top position is called top element.</div>
<div id="wrong36" class="wrong">Incorrect. In a stack, we can access the element which is 
entered at last. A stack has a restriction that insertion 
and deletion of element can only be done from only one 
end of stack and we call that position as top. The 
element at top position is called top element.</div>
</div>
<div class="question" id="question37">
<h3>Q38: The 8085 has two registers known as primary 
data pointers. These are registers:</h3>
<div class="rrb-note">Source: RRB JE 31.08.2019 </div>
<ul class="options">
<li><label><input type="radio" name="q37" id="q37_opta" data-question="37" data-option="a" data-correct="c" data-explanation="The 8085 has two registers known as primary 
data pointers. These are H and L registers. 
The registers W and Z are generally used as a temporary 
registers for the exchange operation."> B and C</label></li>
<li><label><input type="radio" name="q37" id="q37_optb" data-question="37" data-option="b" data-correct="c" data-explanation="The 8085 has two registers known as primary 
data pointers. These are H and L registers. 
The registers W and Z are generally used as a temporary 
registers for the exchange operation."> C and D</label></li>
<li><label><input type="radio" name="q37" id="q37_optc" data-question="37" data-option="c" data-correct="c" data-explanation="The 8085 has two registers known as primary 
data pointers. These are H and L registers. 
The registers W and Z are generally used as a temporary 
registers for the exchange operation."> H and L</label></li>
<li><label><input type="radio" name="q37" id="q37_optd" data-question="37" data-option="d" data-correct="c" data-explanation="The 8085 has two registers known as primary 
data pointers. These are H and L registers. 
The registers W and Z are generally used as a temporary 
registers for the exchange operation."> D and E</label></li>
</ul>
<div id="answer37" class="answer">Correct! The 8085 has two registers known as primary 
data pointers. These are H and L registers. 
The registers W and Z are generally used as a temporary 
registers for the exchange operation.</div>
<div id="wrong37" class="wrong">Incorrect. The 8085 has two registers known as primary 
data pointers. These are H and L registers. 
The registers W and Z are generally used as a temporary 
registers for the exchange operation.</div>
</div>
<div class="question" id="question38">
<h3>Q39: Maximum memory accessed by 8085 is-</h3>
<div class="rrb-note">Source: RRB Kolkata JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q38" id="q38_opta" data-question="38" data-option="a" data-correct="" data-explanation=""> 64 MB</label></li>
<li><label><input type="radio" name="q38" id="q38_optb" data-question="38" data-option="b" data-correct="" data-explanation=""> 64 KB</label></li>
<li><label><input type="radio" name="q38" id="q38_optc" data-question="38" data-option="c" data-correct="" data-explanation=""> 80 MB</label></li>
<li><label><input type="radio" name="q38" id="q38_optd" data-question="38" data-option="d" data-correct="" data-explanation=""> 85 MB 


Ans :</label></li>
</ul>
<div id="answer38" class="answer">Correct! </div>
<div id="wrong38" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question39">
<h3>Q40: In a 8085 microprocessor system with memory 
mapped I/O</h3>
<div class="rrb-note">Source: RRB BHUBANESWAR SSE-19.08.2001 </div>
<ul class="options">
<li><label><input type="radio" name="q39" id="q39_opta" data-question="39" data-option="a" data-correct="d" data-explanation="In a 8085 microprocessor system with 
memory mapped input/output arithmetic and logic 
operations can be directly performed with input/output 
data. 8085 microprocessor has a 16 bit address. The 
memory map (64 k) is shared between the input/output 
device and system memory."> I/O devices have 8 bit address</label></li>
<li><label><input type="radio" name="q39" id="q39_optb" data-question="39" data-option="b" data-correct="d" data-explanation="In a 8085 microprocessor system with 
memory mapped input/output arithmetic and logic 
operations can be directly performed with input/output 
data. 8085 microprocessor has a 16 bit address. The 
memory map (64 k) is shared between the input/output 
device and system memory."> I/O devices are accessed using IN and OUT 
instruction</label></li>
<li><label><input type="radio" name="q39" id="q39_optc" data-question="39" data-option="c" data-correct="d" data-explanation="In a 8085 microprocessor system with 
memory mapped input/output arithmetic and logic 
operations can be directly performed with input/output 
data. 8085 microprocessor has a 16 bit address. The 
memory map (64 k) is shared between the input/output 
device and system memory."> There can be maximum 256 input and 256 
output devices</label></li>
<li><label><input type="radio" name="q39" id="q39_optd" data-question="39" data-option="d" data-correct="d" data-explanation="In a 8085 microprocessor system with 
memory mapped input/output arithmetic and logic 
operations can be directly performed with input/output 
data. 8085 microprocessor has a 16 bit address. The 
memory map (64 k) is shared between the input/output 
device and system memory."> Arithmetic and logic operations can be 
directly performed with I/O data  
DMRC Electronic, 2014</label></li>
</ul>
<div id="answer39" class="answer">Correct! In a 8085 microprocessor system with 
memory mapped input/output arithmetic and logic 
operations can be directly performed with input/output 
data. 8085 microprocessor has a 16 bit address. The 
memory map (64 k) is shared between the input/output 
device and system memory.</div>
<div id="wrong39" class="wrong">Incorrect. In a 8085 microprocessor system with 
memory mapped input/output arithmetic and logic 
operations can be directly performed with input/output 
data. 8085 microprocessor has a 16 bit address. The 
memory map (64 k) is shared between the input/output 
device and system memory.</div>
</div>
<div class="question" id="question40">
<h3>Q41: If READY pin of 8085 is low it means :</h3>
<div class="rrb-note">Source: RRB Kolkata Engg. 20.02.2000 </div>
<ul class="options">
<li><label><input type="radio" name="q40" id="q40_opta" data-question="40" data-option="a" data-correct="" data-explanation=""> 8085 is ready but peripheral device is not ready</label></li>
<li><label><input type="radio" name="q40" id="q40_optb" data-question="40" data-option="b" data-correct="" data-explanation=""> Both 8085 and peripheral device are not ready</label></li>
<li><label><input type="radio" name="q40" id="q40_optc" data-question="40" data-option="c" data-correct="" data-explanation=""> 8085 is not ready but peripheral device is ready</label></li>
<li><label><input type="radio" name="q40" id="q40_optd" data-question="40" data-option="d" data-correct="" data-explanation=""> Both 8085 and peripheral device are ready  
 

Ans :</label></li>
</ul>
<div id="answer40" class="answer">Correct! </div>
<div id="wrong40" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question41">
<h3>Q42: The pins available for Direct Memory access in 
8085 are:</h3>
<ul class="options">
<li><label><input type="radio" name="q41" id="q41_opta" data-question="41" data-option="a" data-correct="d" data-explanation="HOLD and HLDA pins available for DMA in"> SID and SOD</label></li>
<li><label><input type="radio" name="q41" id="q41_optb" data-question="41" data-option="b" data-correct="d" data-explanation="HOLD and HLDA pins available for DMA in"> INTR and INTA</label></li>
<li><label><input type="radio" name="q41" id="q41_optc" data-question="41" data-option="c" data-correct="d" data-explanation="HOLD and HLDA pins available for DMA in"> S0 and S1</label></li>
<li><label><input type="radio" name="q41" id="q41_optd" data-question="41" data-option="d" data-correct="d" data-explanation="HOLD and HLDA pins available for DMA in"> HOLD and HLDA 
DMRC Electronics 11.04.2018, 12:15 to 2:30 PM</label></li>
</ul>
<div id="answer41" class="answer">Correct! HOLD and HLDA pins available for DMA in</div>
<div id="wrong41" class="wrong">Incorrect. HOLD and HLDA pins available for DMA in</div>
</div>
<div class="question" id="question42">
<h3>Q43: Consider the following operations in an 8085 
microprocessor,  
 
MVI A, A9H 
MVI B, 57H 
ADDB 
ORA A 
The carry flag status after last instruction is:</h3>
<div class="rrb-note">Source: RRB Kolkata JE-II, 11.06.2006 </div>
<ul class="options">
<li><label><input type="radio" name="q42" id="q42_opta" data-question="42" data-option="a" data-correct="" data-explanation=""> 10</label></li>
<li><label><input type="radio" name="q42" id="q42_optb" data-question="42" data-option="b" data-correct="" data-explanation=""> 1</label></li>
<li><label><input type="radio" name="q42" id="q42_optc" data-question="42" data-option="c" data-correct="" data-explanation=""> 0</label></li>
<li><label><input type="radio" name="q42" id="q42_optd" data-question="42" data-option="d" data-correct="" data-explanation=""> cannot be determined  

Ans :</label></li>
</ul>
<div id="answer42" class="answer">Correct! </div>
<div id="wrong42" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question43">
<h3>Q44: In 8085 microprocessor, after the execution of 
XRA A instruction:–</h3>
<div class="rrb-note">Source: RRB Mumbai SSE-19.12.2010 </div>
<ul class="options">
<li><label><input type="radio" name="q43" id="q43_opta" data-question="43" data-option="a" data-correct="" data-explanation=""> The carry flag is set</label></li>
<li><label><input type="radio" name="q43" id="q43_optb" data-question="43" data-option="b" data-correct="" data-explanation=""> The accumulator contain FFH</label></li>
<li><label><input type="radio" name="q43" id="q43_optc" data-question="43" data-option="c" data-correct="" data-explanation=""> The zero flag is set</label></li>
<li><label><input type="radio" name="q43" id="q43_optd" data-question="43" data-option="d" data-correct="" data-explanation=""> The accumulator contents are shifted left by 
one bit 

 

Ans :</label></li>
</ul>
<div id="answer43" class="answer">Correct! </div>
<div id="wrong43" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question44">
<h3>Q45: The instruction that exchanges stack-top with 
HL pair is:–</h3>
<div class="rrb-note">Source: RRB Kolkata Technical-III, 20.08.2006 </div>
<ul class="options">
<li><label><input type="radio" name="q44" id="q44_opta" data-question="44" data-option="a" data-correct="" data-explanation=""> PUSH H</label></li>
<li><label><input type="radio" name="q44" id="q44_optb" data-question="44" data-option="b" data-correct="" data-explanation=""> S P H L</label></li>
<li><label><input type="radio" name="q44" id="q44_optc" data-question="44" data-option="c" data-correct="" data-explanation=""> X T H L</label></li>
<li><label><input type="radio" name="q44" id="q44_optd" data-question="44" data-option="d" data-correct="" data-explanation=""> P C H L 
 

Ans :</label></li>
</ul>
<div id="answer44" class="answer">Correct! </div>
<div id="wrong44" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question45">
<h3>Q46: Out of the following.  
 
 i. SPHL  
 
 ii. LHLD 2000H  
 
 iii. PUSH H  
 
 iv. RAR 
 
 The instructions in which flags are not affected, 
are</h3>
<div class="rrb-note">Source: RRB Kolkata Technical III, 20.08.2006 </div>
<ul class="options">
<li><label><input type="radio" name="q45" id="q45_opta" data-question="45" data-option="a" data-correct="a" data-explanation="SPHL, LHLD 2000H, PUSH instruction do 
not affect the flag. 
In RAR instruction only CY flag is affected rest the flag 
remains the same."> i, ii, iii</label></li>
<li><label><input type="radio" name="q45" id="q45_optb" data-question="45" data-option="b" data-correct="a" data-explanation="SPHL, LHLD 2000H, PUSH instruction do 
not affect the flag. 
In RAR instruction only CY flag is affected rest the flag 
remains the same."> i, ii, iv</label></li>
<li><label><input type="radio" name="q45" id="q45_optc" data-question="45" data-option="c" data-correct="a" data-explanation="SPHL, LHLD 2000H, PUSH instruction do 
not affect the flag. 
In RAR instruction only CY flag is affected rest the flag 
remains the same."> ii, iii, iv</label></li>
<li><label><input type="radio" name="q45" id="q45_optd" data-question="45" data-option="d" data-correct="a" data-explanation="SPHL, LHLD 2000H, PUSH instruction do 
not affect the flag. 
In RAR instruction only CY flag is affected rest the flag 
remains the same."> i, iii, iv 
DMRC Electronics 17.02.2017, 12:00 – 2:15 PM</label></li>
</ul>
<div id="answer45" class="answer">Correct! SPHL, LHLD 2000H, PUSH instruction do 
not affect the flag. 
In RAR instruction only CY flag is affected rest the flag 
remains the same.</div>
<div id="wrong45" class="wrong">Incorrect. SPHL, LHLD 2000H, PUSH instruction do 
not affect the flag. 
In RAR instruction only CY flag is affected rest the flag 
remains the same.</div>
</div>
<div class="question" id="question46">
<h3>Q47: Which instruction is one byte instruction?</h3>
<div class="rrb-note">Source: RRB Chennai Technical Engg. 15.04.2007 </div>
<ul class="options">
<li><label><input type="radio" name="q46" id="q46_opta" data-question="46" data-option="a" data-correct="" data-explanation=""> SPHL</label></li>
<li><label><input type="radio" name="q46" id="q46_optb" data-question="46" data-option="b" data-correct="" data-explanation=""> SHLD</label></li>
<li><label><input type="radio" name="q46" id="q46_optc" data-question="46" data-option="c" data-correct="" data-explanation=""> JMP</label></li>
<li><label><input type="radio" name="q46" id="q46_optd" data-question="46" data-option="d" data-correct="" data-explanation=""> XRI 
Delhi Metro Electronics JE 2017 

Ans :</label></li>
</ul>
<div id="answer46" class="answer">Correct! </div>
<div id="wrong46" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question47">
<h3>Q48: Which statement is correct :</h3>
<div class="rrb-note">Source: RRB Chennai Technical Engg. 15.04.2007 </div>
<ul class="options">
<li><label><input type="radio" name="q47" id="q47_opta" data-question="47" data-option="a" data-correct="" data-explanation=""> HLDA signal generated by DMA controller 
for peripherals</label></li>
<li><label><input type="radio" name="q47" id="q47_optb" data-question="47" data-option="b" data-correct="" data-explanation=""> HLDA signal is generated by 8085 for DMA 
controller</label></li>
<li><label><input type="radio" name="q47" id="q47_optc" data-question="47" data-option="c" data-correct="" data-explanation=""> HLDA signal generated by DMA controller 
for 8085</label></li>
<li><label><input type="radio" name="q47" id="q47_optd" data-question="47" data-option="d" data-correct="" data-explanation=""> HOLD signal is generated by 8085 for DMA 
controller 

Ans :</label></li>
</ul>
<div id="answer47" class="answer">Correct! </div>
<div id="wrong47" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question48">
<h3>Q49: The content of the accumulator of 8085 
microprocessor after execution of the following 
instructions will be: 
 
MVI A, A7H 
 
ORA A 
 
RLC</h3>
<div class="rrb-note">Source: RRB Kolkata Apprentice Engg. 14.10.2001 </div>
<ul class="options">
<li><label><input type="radio" name="q48" id="q48_opta" data-question="48" data-option="a" data-correct="" data-explanation=""> FFH</label></li>
<li><label><input type="radio" name="q48" id="q48_optb" data-question="48" data-option="b" data-correct="" data-explanation=""> 4FH</label></li>
<li><label><input type="radio" name="q48" id="q48_optc" data-question="48" data-option="c" data-correct="" data-explanation=""> 3FH</label></li>
<li><label><input type="radio" name="q48" id="q48_optd" data-question="48" data-option="d" data-correct="" data-explanation=""> CEH 

Ans :</label></li>
</ul>
<div id="answer48" class="answer">Correct! </div>
<div id="wrong48" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question49">
<h3>Q50: Which instruction in an 8085 processor can set 
a flag?</h3>
<div class="rrb-note">Source: RRB Bangalore 21.11.2004 </div>
<ul class="options">
<li><label><input type="radio" name="q49" id="q49_opta" data-question="49" data-option="a" data-correct="" data-explanation=""> MOV B, C</label></li>
<li><label><input type="radio" name="q49" id="q49_optb" data-question="49" data-option="b" data-correct="" data-explanation=""> JNZ 21 00H</label></li>
<li><label><input type="radio" name="q49" id="q49_optc" data-question="49" data-option="c" data-correct="" data-explanation=""> STA 20 00H</label></li>
<li><label><input type="radio" name="q49" id="q49_optd" data-question="49" data-option="d" data-correct="" data-explanation=""> ADD B  

Ans :</label></li>
</ul>
<div id="answer49" class="answer">Correct! </div>
<div id="wrong49" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question50">
<h3>Q51: How many machine cycles will the execution of 
instruction STA 20 00H instruction take in an 
8085 processor</h3>
<div class="rrb-note">Source: RRB Bangalore- 21.11.2004 </div>
<ul class="options">
<li><label><input type="radio" name="q50" id="q50_opta" data-question="50" data-option="a" data-correct="" data-explanation=""> 3</label></li>
<li><label><input type="radio" name="q50" id="q50_optb" data-question="50" data-option="b" data-correct="" data-explanation=""> 4</label></li>
<li><label><input type="radio" name="q50" id="q50_optc" data-question="50" data-option="c" data-correct="" data-explanation=""> 5</label></li>
<li><label><input type="radio" name="q50" id="q50_optd" data-question="50" data-option="d" data-correct="" data-explanation=""> 6 

Ans :</label></li>
</ul>
<div id="answer50" class="answer">Correct! </div>
<div id="wrong50" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question51">
<h3>Q52: Let the content of the memory location 3501 H 
be 72H. Now consider the following program 
with 8085 microprocessor  
 
LDA 3501H 
 
CMA 
 
STA 3502H 
 
HLT 
 
The content of the memory location 3502H 
after execution of program  will be:</h3>
<div class="rrb-note">Source: RRB Patna/Allahabad ESM-II, 30.01.2011 </div>
<ul class="options">
<li><label><input type="radio" name="q51" id="q51_opta" data-question="51" data-option="a" data-correct="" data-explanation=""> 27 H</label></li>
<li><label><input type="radio" name="q51" id="q51_optb" data-question="51" data-option="b" data-correct="" data-explanation=""> D8 H</label></li>
<li><label><input type="radio" name="q51" id="q51_optc" data-question="51" data-option="c" data-correct="" data-explanation=""> 8D H</label></li>
<li><label><input type="radio" name="q51" id="q51_optd" data-question="51" data-option="d" data-correct="" data-explanation=""> 72 H 

Ans :</label></li>
</ul>
<div id="answer51" class="answer">Correct! </div>
<div id="wrong51" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question52">
<h3>Q53: In the register indirect addressing mode of 
8085 microprocessor, data is stored–</h3>
<div class="rrb-note">Source: RRB Patna/Allahabad ESM-II, 30.01.2011 </div>
<ul class="options">
<li><label><input type="radio" name="q52" id="q52_opta" data-question="52" data-option="a" data-correct="" data-explanation=""> at the address contained in the register pair</label></li>
<li><label><input type="radio" name="q52" id="q52_optb" data-question="52" data-option="b" data-correct="" data-explanation=""> in the register pair</label></li>
<li><label><input type="radio" name="q52" id="q52_optc" data-question="52" data-option="c" data-correct="" data-explanation=""> in the accumulator</label></li>
<li><label><input type="radio" name="q52" id="q52_optd" data-question="52" data-option="d" data-correct="" data-explanation=""> in a fixed location of the memory 
 

Ans :</label></li>
</ul>
<div id="answer52" class="answer">Correct! </div>
<div id="wrong52" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question53">
<h3>Q54: In 8085 microprocessor the contents of the 
accumulator, after the following instruction 
executed will become:– 
 
X RA 
A 
 
MVI B 
F0H 
 
SUB 
B</h3>
<div class="rrb-note">Source: RRB Kolkata 06.02.2005 </div>
<ul class="options">
<li><label><input type="radio" name="q53" id="q53_opta" data-question="53" data-option="a" data-correct="" data-explanation=""> 01 H</label></li>
<li><label><input type="radio" name="q53" id="q53_optb" data-question="53" data-option="b" data-correct="" data-explanation=""> 0F H</label></li>
<li><label><input type="radio" name="q53" id="q53_optc" data-question="53" data-option="c" data-correct="" data-explanation=""> F0 H</label></li>
<li><label><input type="radio" name="q53" id="q53_optd" data-question="53" data-option="d" data-correct="" data-explanation=""> 10 H 

Ans :</label></li>
</ul>
<div id="answer53" class="answer">Correct! </div>
<div id="wrong53" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question54">
<h3>Q55: In 8085, instruction ADD immediate to 
accumulator with carry is represented by the 
opcode-</h3>
<div class="rrb-note">Source: RRB Kolkata JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q54" id="q54_opta" data-question="54" data-option="a" data-correct="" data-explanation=""> ADC</label></li>
<li><label><input type="radio" name="q54" id="q54_optb" data-question="54" data-option="b" data-correct="" data-explanation=""> ACI</label></li>
<li><label><input type="radio" name="q54" id="q54_optc" data-question="54" data-option="c" data-correct="" data-explanation=""> ADD</label></li>
<li><label><input type="radio" name="q54" id="q54_optd" data-question="54" data-option="d" data-correct="" data-explanation=""> ADI 

Ans :</label></li>
</ul>
<div id="answer54" class="answer">Correct! </div>
<div id="wrong54" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question55">
<h3>Q56: In an 8085 microprocessor, the instruction CMP 
B has been executed while the content of the 
accumulator is less than that of register B. As a 
result</h3>
<ul class="options">
<li><label><input type="radio" name="q55" id="q55_opta" data-question="55" data-option="a" data-correct="a" data-explanation="In CMP R instruction, accumulator register 
and R are compared i.e. (A–R) subtraction does the 
operation.  
(i) if  
A > R 
 
CY = 0, Z = 0 
(ii) if  
A < R 
 
CY = 1, Z = 0 
(i) if  
A = R 
 
CY = 0, Z = 1"> Carry flag will be set but Zero flag will be reset</label></li>
<li><label><input type="radio" name="q55" id="q55_optb" data-question="55" data-option="b" data-correct="a" data-explanation="In CMP R instruction, accumulator register 
and R are compared i.e. (A–R) subtraction does the 
operation.  
(i) if  
A > R 
 
CY = 0, Z = 0 
(ii) if  
A < R 
 
CY = 1, Z = 0 
(i) if  
A = R 
 
CY = 0, Z = 1"> Carry flag will be reset but Zero flag will be set</label></li>
<li><label><input type="radio" name="q55" id="q55_optc" data-question="55" data-option="c" data-correct="a" data-explanation="In CMP R instruction, accumulator register 
and R are compared i.e. (A–R) subtraction does the 
operation.  
(i) if  
A > R 
 
CY = 0, Z = 0 
(ii) if  
A < R 
 
CY = 1, Z = 0 
(i) if  
A = R 
 
CY = 0, Z = 1"> Both Carry flag and Zero flag will be reset</label></li>
<li><label><input type="radio" name="q55" id="q55_optd" data-question="55" data-option="d" data-correct="a" data-explanation="In CMP R instruction, accumulator register 
and R are compared i.e. (A–R) subtraction does the 
operation.  
(i) if  
A > R 
 
CY = 0, Z = 0 
(ii) if  
A < R 
 
CY = 1, Z = 0 
(i) if  
A = R 
 
CY = 0, Z = 1"> Both Carry flag and Zero flag will be set 
Konkan Railway STA-2017</label></li>
</ul>
<div id="answer55" class="answer">Correct! In CMP R instruction, accumulator register 
and R are compared i.e. (A–R) subtraction does the 
operation.  
(i) if  
A > R 
 
CY = 0, Z = 0 
(ii) if  
A < R 
 
CY = 1, Z = 0 
(i) if  
A = R 
 
CY = 0, Z = 1</div>
<div id="wrong55" class="wrong">Incorrect. In CMP R instruction, accumulator register 
and R are compared i.e. (A–R) subtraction does the 
operation.  
(i) if  
A > R 
 
CY = 0, Z = 0 
(ii) if  
A < R 
 
CY = 1, Z = 0 
(i) if  
A = R 
 
CY = 0, Z = 1</div>
</div>
<div class="question" id="question56">
<h3>Q57: The stack in microprocessor operates as-</h3>
<ul class="options">
<li><label><input type="radio" name="q56" id="q56_opta" data-question="56" data-option="a" data-correct="b" data-explanation="Stack operation is given the form of Last In 
First Out. It is also known as LIFO. On a stack, we can 
perform two operations PUSH and POP."> FIFO</label></li>
<li><label><input type="radio" name="q56" id="q56_optb" data-question="56" data-option="b" data-correct="b" data-explanation="Stack operation is given the form of Last In 
First Out. It is also known as LIFO. On a stack, we can 
perform two operations PUSH and POP."> LIFO</label></li>
<li><label><input type="radio" name="q56" id="q56_optc" data-question="56" data-option="c" data-correct="b" data-explanation="Stack operation is given the form of Last In 
First Out. It is also known as LIFO. On a stack, we can 
perform two operations PUSH and POP."> FILO</label></li>
<li><label><input type="radio" name="q56" id="q56_optd" data-question="56" data-option="d" data-correct="b" data-explanation="Stack operation is given the form of Last In 
First Out. It is also known as LIFO. On a stack, we can 
perform two operations PUSH and POP."> None of these  
Konkan Railway TA-2017</label></li>
</ul>
<div id="answer56" class="answer">Correct! Stack operation is given the form of Last In 
First Out. It is also known as LIFO. On a stack, we can 
perform two operations PUSH and POP.</div>
<div id="wrong56" class="wrong">Incorrect. Stack operation is given the form of Last In 
First Out. It is also known as LIFO. On a stack, we can 
perform two operations PUSH and POP.</div>
</div>
<div class="question" id="question57">
<h3>Q58: Which of the following are 3 byte instruction set?</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-15.03.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q57" id="q57_opta" data-question="57" data-option="a" data-correct="" data-explanation=""> MV 1A, 32 H</label></li>
<li><label><input type="radio" name="q57" id="q57_optb" data-question="57" data-option="b" data-correct="" data-explanation=""> JMP 2085 H</label></li>
<li><label><input type="radio" name="q57" id="q57_optc" data-question="57" data-option="c" data-correct="" data-explanation=""> MOV C, A</label></li>
<li><label><input type="radio" name="q57" id="q57_optd" data-question="57" data-option="d" data-correct="" data-explanation=""> ADD B 

Ans :</label></li>
</ul>
<div id="answer57" class="answer">Correct! </div>
<div id="wrong57" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question58">
<h3>Q59: In 8085 microprocessor, PSW stands for 
_______.</h3>
<div class="rrb-note">Source: RRB Bhubaneswar JE-II, 19.12.2010 </div>
<ul class="options">
<li><label><input type="radio" name="q58" id="q58_opta" data-question="58" data-option="a" data-correct="b" data-explanation="In 8085 microprocessor, PSW stands for 
Program Status Word.  
• Accumulator and flag register together called PSW."> Program Stored Word</label></li>
<li><label><input type="radio" name="q58" id="q58_optb" data-question="58" data-option="b" data-correct="b" data-explanation="In 8085 microprocessor, PSW stands for 
Program Status Word.  
• Accumulator and flag register together called PSW."> Program Status Word</label></li>
<li><label><input type="radio" name="q58" id="q58_optc" data-question="58" data-option="c" data-correct="b" data-explanation="In 8085 microprocessor, PSW stands for 
Program Status Word.  
• Accumulator and flag register together called PSW."> Program Stack Word</label></li>
<li><label><input type="radio" name="q58" id="q58_optd" data-question="58" data-option="d" data-correct="b" data-explanation="In 8085 microprocessor, PSW stands for 
Program Status Word.  
• Accumulator and flag register together called PSW."> Program Set Word  


 
 
Microprocessor  
418 
YCT</label></li>
</ul>
<div id="answer58" class="answer">Correct! In 8085 microprocessor, PSW stands for 
Program Status Word.  
• Accumulator and flag register together called PSW.</div>
<div id="wrong58" class="wrong">Incorrect. In 8085 microprocessor, PSW stands for 
Program Status Word.  
• Accumulator and flag register together called PSW.</div>
</div>
<div class="question" id="question59">
<h3>Q60: When an instruction is read from the memory, 
it is called?</h3>
<div class="rrb-note">Source: RRB Jammu SSE-2013 </div>
<ul class="options">
<li><label><input type="radio" name="q59" id="q59_opta" data-question="59" data-option="a" data-correct="" data-explanation=""> Memory read cycle</label></li>
<li><label><input type="radio" name="q59" id="q59_optb" data-question="59" data-option="b" data-correct="" data-explanation=""> Fetch cycle</label></li>
<li><label><input type="radio" name="q59" id="q59_optc" data-question="59" data-option="c" data-correct="" data-explanation=""> Instruction cycle</label></li>
<li><label><input type="radio" name="q59" id="q59_optd" data-question="59" data-option="d" data-correct="" data-explanation=""> Memory write cycle  

Ans :</label></li>
</ul>
<div id="answer59" class="answer">Correct! </div>
<div id="wrong59" class="wrong">Incorrect. </div>
</div>
</div>
<div class="page " id="page3">
<div class="question" id="question60">
<h3>Q61: After 
completing 
the 
execution, 
the 
microprocessor returns to</h3>
<div class="rrb-note">Source: RRB Bangalore SSE-01.02.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q60" id="q60_opta" data-question="60" data-option="a" data-correct="" data-explanation=""> Halt state</label></li>
<li><label><input type="radio" name="q60" id="q60_optb" data-question="60" data-option="b" data-correct="" data-explanation=""> Fetch state</label></li>
<li><label><input type="radio" name="q60" id="q60_optc" data-question="60" data-option="c" data-correct="" data-explanation=""> Execute state</label></li>
<li><label><input type="radio" name="q60" id="q60_optd" data-question="60" data-option="d" data-correct="" data-explanation=""> Interrupt state</label></li>
</ul>
<div id="answer60" class="answer">Correct! </div>
<div id="wrong60" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question61">
<h3>Q62: Register which is used to store values of 
arithmetic and logical operations is termed?</h3>
<div class="rrb-note">Source: RRB JE- 01.09.2019 </div>
<ul class="options">
<li><label><input type="radio" name="q61" id="q61_opta" data-question="61" data-option="a" data-correct="d" data-explanation="The accumulator is an 8-bit register that is a 
part of arithmetic logic unit (ALU). This register is used 
to store 8-bit data to perform arithmetic and logical 
operations. The result of an operation is stored in the 
accumulator."> Logical register</label></li>
<li><label><input type="radio" name="q61" id="q61_optb" data-question="61" data-option="b" data-correct="d" data-explanation="The accumulator is an 8-bit register that is a 
part of arithmetic logic unit (ALU). This register is used 
to store 8-bit data to perform arithmetic and logical 
operations. The result of an operation is stored in the 
accumulator."> Controller</label></li>
<li><label><input type="radio" name="q61" id="q61_optc" data-question="61" data-option="c" data-correct="d" data-explanation="The accumulator is an 8-bit register that is a 
part of arithmetic logic unit (ALU). This register is used 
to store 8-bit data to perform arithmetic and logical 
operations. The result of an operation is stored in the 
accumulator."> Arithmetic register</label></li>
<li><label><input type="radio" name="q61" id="q61_optd" data-question="61" data-option="d" data-correct="d" data-explanation="The accumulator is an 8-bit register that is a 
part of arithmetic logic unit (ALU). This register is used 
to store 8-bit data to perform arithmetic and logical 
operations. The result of an operation is stored in the 
accumulator."> Accumulator 

DMRC JE-2013</label></li>
</ul>
<div id="answer61" class="answer">Correct! The accumulator is an 8-bit register that is a 
part of arithmetic logic unit (ALU). This register is used 
to store 8-bit data to perform arithmetic and logical 
operations. The result of an operation is stored in the 
accumulator.</div>
<div id="wrong61" class="wrong">Incorrect. The accumulator is an 8-bit register that is a 
part of arithmetic logic unit (ALU). This register is used 
to store 8-bit data to perform arithmetic and logical 
operations. The result of an operation is stored in the 
accumulator.</div>
</div>
<div class="question" id="question62">
<h3>Q63: A High on RESET OUT indicates that:</h3>
<div class="rrb-note">Source: RRB Jammu SSE-2013 </div>
<ul class="options">
<li><label><input type="radio" name="q62" id="q62_opta" data-question="62" data-option="a" data-correct="b" data-explanation="A high on RESET OUT signifies that all the 
registers and counters are being reset and in addition this 
signal can be used to reset external support chip."> Processing can begin when this signal goes 
high</label></li>
<li><label><input type="radio" name="q62" id="q62_optb" data-question="62" data-option="b" data-correct="b" data-explanation="A high on RESET OUT signifies that all the 
registers and counters are being reset and in addition this 
signal can be used to reset external support chip."> All the register and counters are being reset 
and in addition this signal can be used to 
reset external support chip</label></li>
<li><label><input type="radio" name="q62" id="q62_optc" data-question="62" data-option="c" data-correct="b" data-explanation="A high on RESET OUT signifies that all the 
registers and counters are being reset and in addition this 
signal can be used to reset external support chip."> All the register of the CPU are being reset</label></li>
<li><label><input type="radio" name="q62" id="q62_optd" data-question="62" data-option="d" data-correct="b" data-explanation="A high on RESET OUT signifies that all the 
registers and counters are being reset and in addition this 
signal can be used to reset external support chip."> All the register and counters are being reset 
NMRC Electronics 09.03.2017, 8:30 – 10:45 AM 

Ans</label></li>
</ul>
<div id="answer62" class="answer">Correct! A high on RESET OUT signifies that all the 
registers and counters are being reset and in addition this 
signal can be used to reset external support chip.</div>
<div id="wrong62" class="wrong">Incorrect. A high on RESET OUT signifies that all the 
registers and counters are being reset and in addition this 
signal can be used to reset external support chip.</div>
</div>
<div class="question" id="question63">
<h3>Q64: A sequence of two instruction that multiples 
the contents of the DE register pair by 2 and 
stores the result in the HL register pair</h3>
<div class="rrb-note">Source: RRB Allahabad SSE-19.12.2010 </div>
<ul class="options">
<li><label><input type="radio" name="q63" id="q63_opta" data-question="63" data-option="a" data-correct="d" data-explanation="A sequence of two instructions that multiplies 
the contents of the DE register pair by 2 and stores the 
result in the HL register pair XCHG and DAD H."> XCHG and DAD B</label></li>
<li><label><input type="radio" name="q63" id="q63_optb" data-question="63" data-option="b" data-correct="d" data-explanation="A sequence of two instructions that multiplies 
the contents of the DE register pair by 2 and stores the 
result in the HL register pair XCHG and DAD H."> XTHL and DAD H</label></li>
<li><label><input type="radio" name="q63" id="q63_optc" data-question="63" data-option="c" data-correct="d" data-explanation="A sequence of two instructions that multiplies 
the contents of the DE register pair by 2 and stores the 
result in the HL register pair XCHG and DAD H."> PCHL and DAD D</label></li>
<li><label><input type="radio" name="q63" id="q63_optd" data-question="63" data-option="d" data-correct="d" data-explanation="A sequence of two instructions that multiplies 
the contents of the DE register pair by 2 and stores the 
result in the HL register pair XCHG and DAD H."> XCHG and DAD H</label></li>
</ul>
<div id="answer63" class="answer">Correct! A sequence of two instructions that multiplies 
the contents of the DE register pair by 2 and stores the 
result in the HL register pair XCHG and DAD H.</div>
<div id="wrong63" class="wrong">Incorrect. A sequence of two instructions that multiplies 
the contents of the DE register pair by 2 and stores the 
result in the HL register pair XCHG and DAD H.</div>
</div>
<div class="question" id="question64">
<h3>Q65: 8085 is a /an ____ bit processor</h3>
<ul class="options">
<li><label><input type="radio" name="q64" id="q64_opta" data-question="64" data-option="a" data-correct="a" data-explanation="The microprocessor is the CPU (Central 
Processing Unit) of a computer. It is the heart of the 
computer. Here we will describe Intel 8085 as it is one 
of the most popular 8-bit microprocessor."> 8</label></li>
<li><label><input type="radio" name="q64" id="q64_optb" data-question="64" data-option="b" data-correct="a" data-explanation="The microprocessor is the CPU (Central 
Processing Unit) of a computer. It is the heart of the 
computer. Here we will describe Intel 8085 as it is one 
of the most popular 8-bit microprocessor."> 16</label></li>
<li><label><input type="radio" name="q64" id="q64_optc" data-question="64" data-option="c" data-correct="a" data-explanation="The microprocessor is the CPU (Central 
Processing Unit) of a computer. It is the heart of the 
computer. Here we will describe Intel 8085 as it is one 
of the most popular 8-bit microprocessor."> 24</label></li>
<li><label><input type="radio" name="q64" id="q64_optd" data-question="64" data-option="d" data-correct="a" data-explanation="The microprocessor is the CPU (Central 
Processing Unit) of a computer. It is the heart of the 
computer. Here we will describe Intel 8085 as it is one 
of the most popular 8-bit microprocessor."> 64 
LMRC SCTO (Electronics) 16.04.2018, Shift-II</label></li>
</ul>
<div id="answer64" class="answer">Correct! The microprocessor is the CPU (Central 
Processing Unit) of a computer. It is the heart of the 
computer. Here we will describe Intel 8085 as it is one 
of the most popular 8-bit microprocessor.</div>
<div id="wrong64" class="wrong">Incorrect. The microprocessor is the CPU (Central 
Processing Unit) of a computer. It is the heart of the 
computer. Here we will describe Intel 8085 as it is one 
of the most popular 8-bit microprocessor.</div>
</div>
<div class="question" id="question65">
<h3>Q66: A signed number will be viewed as a negative 
number if, in the Flag Register of 8085,____.</h3>
<ul class="options">
<li><label><input type="radio" name="q65" id="q65_opta" data-question="65" data-option="a" data-correct="a" data-explanation="In the 8085 µP flag register if the result 
obtained after any mathematical operation is the eight 
bit i.e. D7 = 1 the sign flag  is set (1). Reset when D7 = 0 
• D7 = 1 the number is considered negative and when 
D7 = 0 the number is considered positive."> D7 = 1</label></li>
<li><label><input type="radio" name="q65" id="q65_optb" data-question="65" data-option="b" data-correct="a" data-explanation="In the 8085 µP flag register if the result 
obtained after any mathematical operation is the eight 
bit i.e. D7 = 1 the sign flag  is set (1). Reset when D7 = 0 
• D7 = 1 the number is considered negative and when 
D7 = 0 the number is considered positive."> D7 = 0</label></li>
<li><label><input type="radio" name="q65" id="q65_optc" data-question="65" data-option="c" data-correct="a" data-explanation="In the 8085 µP flag register if the result 
obtained after any mathematical operation is the eight 
bit i.e. D7 = 1 the sign flag  is set (1). Reset when D7 = 0 
• D7 = 1 the number is considered negative and when 
D7 = 0 the number is considered positive."> D0 = 1</label></li>
<li><label><input type="radio" name="q65" id="q65_optd" data-question="65" data-option="d" data-correct="a" data-explanation="In the 8085 µP flag register if the result 
obtained after any mathematical operation is the eight 
bit i.e. D7 = 1 the sign flag  is set (1). Reset when D7 = 0 
• D7 = 1 the number is considered negative and when 
D7 = 0 the number is considered positive."> D0 = 0 
DMRC Electronics 11.04.2018, 12:15 to 2:30 PM</label></li>
</ul>
<div id="answer65" class="answer">Correct! In the 8085 µP flag register if the result 
obtained after any mathematical operation is the eight 
bit i.e. D7 = 1 the sign flag  is set (1). Reset when D7 = 0 
• D7 = 1 the number is considered negative and when 
D7 = 0 the number is considered positive.</div>
<div id="wrong65" class="wrong">Incorrect. In the 8085 µP flag register if the result 
obtained after any mathematical operation is the eight 
bit i.e. D7 = 1 the sign flag  is set (1). Reset when D7 = 0 
• D7 = 1 the number is considered negative and when 
D7 = 0 the number is considered positive.</div>
</div>
<div class="question" id="question66">
<h3>Q67: The size of the directly addressable memory 
space with INTEL microprocessor is</h3>
<ul class="options">
<li><label><input type="radio" name="q66" id="q66_opta" data-question="66" data-option="a" data-correct="a" data-explanation="Main features of 8085 microprocessor- 
• 8-bit microprocessor 
• 16-bit address line 
• 40-pin microprocessor 
• 21 pin in 
• 27 pin out  
• 3 MHz clock speed 
• 64k = 64000 Direct Addressable Memory"> 64000</label></li>
<li><label><input type="radio" name="q66" id="q66_optb" data-question="66" data-option="b" data-correct="a" data-explanation="Main features of 8085 microprocessor- 
• 8-bit microprocessor 
• 16-bit address line 
• 40-pin microprocessor 
• 21 pin in 
• 27 pin out  
• 3 MHz clock speed 
• 64k = 64000 Direct Addressable Memory"> 32000</label></li>
<li><label><input type="radio" name="q66" id="q66_optc" data-question="66" data-option="c" data-correct="a" data-explanation="Main features of 8085 microprocessor- 
• 8-bit microprocessor 
• 16-bit address line 
• 40-pin microprocessor 
• 21 pin in 
• 27 pin out  
• 3 MHz clock speed 
• 64k = 64000 Direct Addressable Memory"> 44000</label></li>
<li><label><input type="radio" name="q66" id="q66_optd" data-question="66" data-option="d" data-correct="a" data-explanation="Main features of 8085 microprocessor- 
• 8-bit microprocessor 
• 16-bit address line 
• 40-pin microprocessor 
• 21 pin in 
• 27 pin out  
• 3 MHz clock speed 
• 64k = 64000 Direct Addressable Memory"> 16000 
DMRC (Regular)-2020</label></li>
</ul>
<div id="answer66" class="answer">Correct! Main features of 8085 microprocessor- 
• 8-bit microprocessor 
• 16-bit address line 
• 40-pin microprocessor 
• 21 pin in 
• 27 pin out  
• 3 MHz clock speed 
• 64k = 64000 Direct Addressable Memory</div>
<div id="wrong66" class="wrong">Incorrect. Main features of 8085 microprocessor- 
• 8-bit microprocessor 
• 16-bit address line 
• 40-pin microprocessor 
• 21 pin in 
• 27 pin out  
• 3 MHz clock speed 
• 64k = 64000 Direct Addressable Memory</div>
</div>
<div class="question" id="question67">
<h3>Q68: The Extended Industry Standard Architecture 
(EISA) also known as PC/AT expansion has 
bus size of</h3>
<ul class="options">
<li><label><input type="radio" name="q67" id="q67_opta" data-question="67" data-option="a" data-correct="b" data-explanation="The Extended Industry Standard Architecture 
(EISA) has bus size of 32 bit and also known as PC/AT 
expansion.  
EISA is also improved Data Transfer Rate (DTR) up to 
33 MB, automatic configuration, Synchronous Data 
Transfer Protocol (SDTP) and a compatible structure 
for older ISA buses with 8 or 16 bit data paths."> 4 bit</label></li>
<li><label><input type="radio" name="q67" id="q67_optb" data-question="67" data-option="b" data-correct="b" data-explanation="The Extended Industry Standard Architecture 
(EISA) has bus size of 32 bit and also known as PC/AT 
expansion.  
EISA is also improved Data Transfer Rate (DTR) up to 
33 MB, automatic configuration, Synchronous Data 
Transfer Protocol (SDTP) and a compatible structure 
for older ISA buses with 8 or 16 bit data paths."> 32 bit</label></li>
<li><label><input type="radio" name="q67" id="q67_optc" data-question="67" data-option="c" data-correct="b" data-explanation="The Extended Industry Standard Architecture 
(EISA) has bus size of 32 bit and also known as PC/AT 
expansion.  
EISA is also improved Data Transfer Rate (DTR) up to 
33 MB, automatic configuration, Synchronous Data 
Transfer Protocol (SDTP) and a compatible structure 
for older ISA buses with 8 or 16 bit data paths."> 8 bit</label></li>
<li><label><input type="radio" name="q67" id="q67_optd" data-question="67" data-option="d" data-correct="b" data-explanation="The Extended Industry Standard Architecture 
(EISA) has bus size of 32 bit and also known as PC/AT 
expansion.  
EISA is also improved Data Transfer Rate (DTR) up to 
33 MB, automatic configuration, Synchronous Data 
Transfer Protocol (SDTP) and a compatible structure 
for older ISA buses with 8 or 16 bit data paths."> 64 bit 
UPMRCL JE 03.01.2023, 1:30 PM- 3:30 PM</label></li>
</ul>
<div id="answer67" class="answer">Correct! The Extended Industry Standard Architecture 
(EISA) has bus size of 32 bit and also known as PC/AT 
expansion.  
EISA is also improved Data Transfer Rate (DTR) up to 
33 MB, automatic configuration, Synchronous Data 
Transfer Protocol (SDTP) and a compatible structure 
for older ISA buses with 8 or 16 bit data paths.</div>
<div id="wrong67" class="wrong">Incorrect. The Extended Industry Standard Architecture 
(EISA) has bus size of 32 bit and also known as PC/AT 
expansion.  
EISA is also improved Data Transfer Rate (DTR) up to 
33 MB, automatic configuration, Synchronous Data 
Transfer Protocol (SDTP) and a compatible structure 
for older ISA buses with 8 or 16 bit data paths.</div>
</div>
<div class="question" id="question68">
<h3>Q69: ______ address instruction is supplied to the 
microprocessor by an external device for INTR 
signal acknowledgement.</h3>
<ul class="options">
<li><label><input type="radio" name="q68" id="q68_opta" data-question="68" data-option="a" data-correct="d" data-explanation="The address instruction is given by the 
external device for INTR signal acknowledgment is 
CALL. The use of the instruction CALL in the main 
program is the subroutine instruction.1-byte is for 
opcode and 2-byte is for address subroutine. 

 
 
Microprocessor  
419 
YCT"> HLDA</label></li>
<li><label><input type="radio" name="q68" id="q68_optb" data-question="68" data-option="b" data-correct="d" data-explanation="The address instruction is given by the 
external device for INTR signal acknowledgment is 
CALL. The use of the instruction CALL in the main 
program is the subroutine instruction.1-byte is for 
opcode and 2-byte is for address subroutine. 

 
 
Microprocessor  
419 
YCT"> INTA</label></li>
<li><label><input type="radio" name="q68" id="q68_optc" data-question="68" data-option="c" data-correct="d" data-explanation="The address instruction is given by the 
external device for INTR signal acknowledgment is 
CALL. The use of the instruction CALL in the main 
program is the subroutine instruction.1-byte is for 
opcode and 2-byte is for address subroutine. 

 
 
Microprocessor  
419 
YCT"> HOLD</label></li>
<li><label><input type="radio" name="q68" id="q68_optd" data-question="68" data-option="d" data-correct="d" data-explanation="The address instruction is given by the 
external device for INTR signal acknowledgment is 
CALL. The use of the instruction CALL in the main 
program is the subroutine instruction.1-byte is for 
opcode and 2-byte is for address subroutine. 

 
 
Microprocessor  
419 
YCT"> CALL 
UPMRC JE (S&T) 03.01.2023, 1:30 PM-3:30 PM</label></li>
</ul>
<div id="answer68" class="answer">Correct! The address instruction is given by the 
external device for INTR signal acknowledgment is 
CALL. The use of the instruction CALL in the main 
program is the subroutine instruction.1-byte is for 
opcode and 2-byte is for address subroutine. 

 
 
Microprocessor  
419 
YCT</div>
<div id="wrong68" class="wrong">Incorrect. The address instruction is given by the 
external device for INTR signal acknowledgment is 
CALL. The use of the instruction CALL in the main 
program is the subroutine instruction.1-byte is for 
opcode and 2-byte is for address subroutine. 

 
 
Microprocessor  
419 
YCT</div>
</div>
<div class="question" id="question69">
<h3>Q70: What is the mnemonics for instruction XTHL?</h3>
<ul class="options">
<li><label><input type="radio" name="q69" id="q69_opta" data-question="69" data-option="a" data-correct="b" data-explanation="Mnemonics for the instruction XTHL is E3. 
XTHL in the 8085 instruction set is a mnemonics that 
stands for Exchange Top of Stack with HL. This 
instruction exchanges the contents of the top two locations 
of the stack with the contents of register pair HL.  
Mnemonics 
Opcode (in Hex) 
     Bytes 
Operand 
XTHL 
E3 
       1"> C5</label></li>
<li><label><input type="radio" name="q69" id="q69_optb" data-question="69" data-option="b" data-correct="b" data-explanation="Mnemonics for the instruction XTHL is E3. 
XTHL in the 8085 instruction set is a mnemonics that 
stands for Exchange Top of Stack with HL. This 
instruction exchanges the contents of the top two locations 
of the stack with the contents of register pair HL.  
Mnemonics 
Opcode (in Hex) 
     Bytes 
Operand 
XTHL 
E3 
       1"> E3</label></li>
<li><label><input type="radio" name="q69" id="q69_optc" data-question="69" data-option="c" data-correct="b" data-explanation="Mnemonics for the instruction XTHL is E3. 
XTHL in the 8085 instruction set is a mnemonics that 
stands for Exchange Top of Stack with HL. This 
instruction exchanges the contents of the top two locations 
of the stack with the contents of register pair HL.  
Mnemonics 
Opcode (in Hex) 
     Bytes 
Operand 
XTHL 
E3 
       1"> F9</label></li>
<li><label><input type="radio" name="q69" id="q69_optd" data-question="69" data-option="d" data-correct="b" data-explanation="Mnemonics for the instruction XTHL is E3. 
XTHL in the 8085 instruction set is a mnemonics that 
stands for Exchange Top of Stack with HL. This 
instruction exchanges the contents of the top two locations 
of the stack with the contents of register pair HL.  
Mnemonics 
Opcode (in Hex) 
     Bytes 
Operand 
XTHL 
E3 
       1"> F5 
UPMRC JE (S&T) 03.01.2023, 1:30 PM-3:30 PM</label></li>
</ul>
<div id="answer69" class="answer">Correct! Mnemonics for the instruction XTHL is E3. 
XTHL in the 8085 instruction set is a mnemonics that 
stands for Exchange Top of Stack with HL. This 
instruction exchanges the contents of the top two locations 
of the stack with the contents of register pair HL.  
Mnemonics 
Opcode (in Hex) 
     Bytes 
Operand 
XTHL 
E3 
       1</div>
<div id="wrong69" class="wrong">Incorrect. Mnemonics for the instruction XTHL is E3. 
XTHL in the 8085 instruction set is a mnemonics that 
stands for Exchange Top of Stack with HL. This 
instruction exchanges the contents of the top two locations 
of the stack with the contents of register pair HL.  
Mnemonics 
Opcode (in Hex) 
     Bytes 
Operand 
XTHL 
E3 
       1</div>
</div>
<div class="question" id="question70">
<h3>Q71: ………is included in a microprocessor which 
stores the sequence of operations, referred to as 
the ……. in the form of binary codes.</h3>
<ul class="options">
<li><label><input type="radio" name="q70" id="q70_opta" data-question="70" data-option="a" data-correct="b" data-explanation="ROM is included in a microprocessor which 
stores the sequence of operations, referred to as the 
program in the form of binary codes"> RAM; program</label></li>
<li><label><input type="radio" name="q70" id="q70_optb" data-question="70" data-option="b" data-correct="b" data-explanation="ROM is included in a microprocessor which 
stores the sequence of operations, referred to as the 
program in the form of binary codes"> ROM; program</label></li>
<li><label><input type="radio" name="q70" id="q70_optc" data-question="70" data-option="c" data-correct="b" data-explanation="ROM is included in a microprocessor which 
stores the sequence of operations, referred to as the 
program in the form of binary codes"> RAM; instruction</label></li>
<li><label><input type="radio" name="q70" id="q70_optd" data-question="70" data-option="d" data-correct="b" data-explanation="ROM is included in a microprocessor which 
stores the sequence of operations, referred to as the 
program in the form of binary codes"> ROM; instruction 
UPMRC JE (S&T) 03.01.2023, 1:30 PM-3:30 PM</label></li>
</ul>
<div id="answer70" class="answer">Correct! ROM is included in a microprocessor which 
stores the sequence of operations, referred to as the 
program in the form of binary codes</div>
<div id="wrong70" class="wrong">Incorrect. ROM is included in a microprocessor which 
stores the sequence of operations, referred to as the 
program in the form of binary codes</div>
</div>
<div class="question" id="question71">
<h3>Q72: Which of the following will be done in an 8085 
microprocessor when an instruction LXI H 
2070H is executed?</h3>
<ul class="options">
<li><label><input type="radio" name="q71" id="q71_opta" data-question="71" data-option="a" data-correct="d" data-explanation="When the instruction LXI H 2070H is 
executed, 20H is loaded into the H register and 70H is  
loaded into the L register in the 8085 microprocessor. 
20H and 70H are in hexadecimal."> Content of the memory 2070H is loaded in H 
register</label></li>
<li><label><input type="radio" name="q71" id="q71_optb" data-question="71" data-option="b" data-correct="d" data-explanation="When the instruction LXI H 2070H is 
executed, 20H is loaded into the H register and 70H is  
loaded into the L register in the 8085 microprocessor. 
20H and 70H are in hexadecimal."> 70 H is loaded in H register and 20 H is 
loaded in L register.</label></li>
<li><label><input type="radio" name="q71" id="q71_optc" data-question="71" data-option="c" data-correct="d" data-explanation="When the instruction LXI H 2070H is 
executed, 20H is loaded into the H register and 70H is  
loaded into the L register in the 8085 microprocessor. 
20H and 70H are in hexadecimal."> 2070H is loaded in H register.</label></li>
<li><label><input type="radio" name="q71" id="q71_optd" data-question="71" data-option="d" data-correct="d" data-explanation="When the instruction LXI H 2070H is 
executed, 20H is loaded into the H register and 70H is  
loaded into the L register in the 8085 microprocessor. 
20H and 70H are in hexadecimal."> 20 H is loaded in H register and 70 H is 
loaded in L register  
UPMRC (SCTO) 14.04.2021</label></li>
</ul>
<div id="answer71" class="answer">Correct! When the instruction LXI H 2070H is 
executed, 20H is loaded into the H register and 70H is  
loaded into the L register in the 8085 microprocessor. 
20H and 70H are in hexadecimal.</div>
<div id="wrong71" class="wrong">Incorrect. When the instruction LXI H 2070H is 
executed, 20H is loaded into the H register and 70H is  
loaded into the L register in the 8085 microprocessor. 
20H and 70H are in hexadecimal.</div>
</div>
<div class="question" id="question72">
<h3>Q73: The number of T-states used by the Intel 8085 
instruction CMA is.</h3>
<ul class="options">
<li><label><input type="radio" name="q72" id="q72_opta" data-question="72" data-option="a" data-correct="b" data-explanation="The number of T-states used by the Intel 
8085 instruction CMA is 4. 
Complement of the contents of the accumulator in CMA 
(Complement Accumulator) instruction is done. 
Op Code 
Operand 
Bytes 
M- Cycles 
T- 
State 
CMA 
None 
1 
1 (F) 
4T"> 2</label></li>
<li><label><input type="radio" name="q72" id="q72_optb" data-question="72" data-option="b" data-correct="b" data-explanation="The number of T-states used by the Intel 
8085 instruction CMA is 4. 
Complement of the contents of the accumulator in CMA 
(Complement Accumulator) instruction is done. 
Op Code 
Operand 
Bytes 
M- Cycles 
T- 
State 
CMA 
None 
1 
1 (F) 
4T"> 4</label></li>
<li><label><input type="radio" name="q72" id="q72_optc" data-question="72" data-option="c" data-correct="b" data-explanation="The number of T-states used by the Intel 
8085 instruction CMA is 4. 
Complement of the contents of the accumulator in CMA 
(Complement Accumulator) instruction is done. 
Op Code 
Operand 
Bytes 
M- Cycles 
T- 
State 
CMA 
None 
1 
1 (F) 
4T"> 6</label></li>
<li><label><input type="radio" name="q72" id="q72_optd" data-question="72" data-option="d" data-correct="b" data-explanation="The number of T-states used by the Intel 
8085 instruction CMA is 4. 
Complement of the contents of the accumulator in CMA 
(Complement Accumulator) instruction is done. 
Op Code 
Operand 
Bytes 
M- Cycles 
T- 
State 
CMA 
None 
1 
1 (F) 
4T"> 8 
DMRC 23.02.2020, Shift-I</label></li>
</ul>
<div id="answer72" class="answer">Correct! The number of T-states used by the Intel 
8085 instruction CMA is 4. 
Complement of the contents of the accumulator in CMA 
(Complement Accumulator) instruction is done. 
Op Code 
Operand 
Bytes 
M- Cycles 
T- 
State 
CMA 
None 
1 
1 (F) 
4T</div>
<div id="wrong72" class="wrong">Incorrect. The number of T-states used by the Intel 
8085 instruction CMA is 4. 
Complement of the contents of the accumulator in CMA 
(Complement Accumulator) instruction is done. 
Op Code 
Operand 
Bytes 
M- Cycles 
T- 
State 
CMA 
None 
1 
1 (F) 
4T</div>
</div>
<div class="question" id="question73">
<h3>Q74: Identify 
one 
byte 
instruction 
from 
the 
following:</h3>
<ul class="options">
<li><label><input type="radio" name="q73" id="q73_opta" data-question="73" data-option="a" data-correct="" data-explanation=""> JMP 2085H</label></li>
<li><label><input type="radio" name="q73" id="q73_optb" data-question="73" data-option="b" data-correct="" data-explanation=""> LDA 2050H</label></li>
<li><label><input type="radio" name="q73" id="q73_optc" data-question="73" data-option="c" data-correct="" data-explanation=""> MOV C, A</label></li>
<li><label><input type="radio" name="q73" id="q73_optd" data-question="73" data-option="d" data-correct="" data-explanation=""> MVI A, 32H 
 
Noida Metro Electronic JE 2017 
Ans :</label></li>
</ul>
<div id="answer73" class="answer">Correct! </div>
<div id="wrong73" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question74">
<h3>Q75: Which instruction is one byte instruction?</h3>
<ul class="options">
<li><label><input type="radio" name="q74" id="q74_opta" data-question="74" data-option="a" data-correct="" data-explanation=""> SPHL</label></li>
<li><label><input type="radio" name="q74" id="q74_optb" data-question="74" data-option="b" data-correct="" data-explanation=""> SHLD</label></li>
<li><label><input type="radio" name="q74" id="q74_optc" data-question="74" data-option="c" data-correct="" data-explanation=""> JMP</label></li>
<li><label><input type="radio" name="q74" id="q74_optd" data-question="74" data-option="d" data-correct="" data-explanation=""> XRI 
Delhi Metro Electronics JE 2017 
Ans :</label></li>
</ul>
<div id="answer74" class="answer">Correct! </div>
<div id="wrong74" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question75">
<h3>Q76: JMP addr 16 is a: 
 
 (Note: addr 16 is any 16 bit address)</h3>
<ul class="options">
<li><label><input type="radio" name="q75" id="q75_opta" data-question="75" data-option="a" data-correct="c" data-explanation="Jump instruction:- The program sequence is 
transferred to the memory address given in the operand.  
Opcode      Operand     Bytes       M-cycles      T-states 
JMP            16-bit        3                  3                10"> 2- byte  instruction</label></li>
<li><label><input type="radio" name="q75" id="q75_optb" data-question="75" data-option="b" data-correct="c" data-explanation="Jump instruction:- The program sequence is 
transferred to the memory address given in the operand.  
Opcode      Operand     Bytes       M-cycles      T-states 
JMP            16-bit        3                  3                10"> 1- byte instruction</label></li>
<li><label><input type="radio" name="q75" id="q75_optc" data-question="75" data-option="c" data-correct="c" data-explanation="Jump instruction:- The program sequence is 
transferred to the memory address given in the operand.  
Opcode      Operand     Bytes       M-cycles      T-states 
JMP            16-bit        3                  3                10"> 3- byte instruction</label></li>
<li><label><input type="radio" name="q75" id="q75_optd" data-question="75" data-option="d" data-correct="c" data-explanation="Jump instruction:- The program sequence is 
transferred to the memory address given in the operand.  
Opcode      Operand     Bytes       M-cycles      T-states 
JMP            16-bit        3                  3                10"> 4- byte instruction 
UPMRC JE- 20.01.2020, 4:00 to 6:00 PM</label></li>
</ul>
<div id="answer75" class="answer">Correct! Jump instruction:- The program sequence is 
transferred to the memory address given in the operand.  
Opcode      Operand     Bytes       M-cycles      T-states 
JMP            16-bit        3                  3                10</div>
<div id="wrong75" class="wrong">Incorrect. Jump instruction:- The program sequence is 
transferred to the memory address given in the operand.  
Opcode      Operand     Bytes       M-cycles      T-states 
JMP            16-bit        3                  3                10</div>
</div>
<div class="question" id="question76">
<h3>Q77: What is the number of T-states required to 
execute the following instruction?  
 
 LHLD addr16 
 
 (Note: addr16 is any 16-bit address)</h3>
<ul class="options">
<li><label><input type="radio" name="q76" id="q76_opta" data-question="76" data-option="a" data-correct="" data-explanation=""> 10T</label></li>
<li><label><input type="radio" name="q76" id="q76_optb" data-question="76" data-option="b" data-correct="" data-explanation=""> 6T</label></li>
<li><label><input type="radio" name="q76" id="q76_optc" data-question="76" data-option="c" data-correct="" data-explanation=""> 7T</label></li>
<li><label><input type="radio" name="q76" id="q76_optd" data-question="76" data-option="d" data-correct="" data-explanation=""> 13T 
UPMRC JE- 20.01.2020, 4:00 to 6:00 PM</label></li>
</ul>
<div id="answer76" class="answer">Correct! </div>
<div id="wrong76" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question77">
<h3>Q78: Instruction HLT is for:</h3>
<ul class="options">
<li><label><input type="radio" name="q77" id="q77_opta" data-question="77" data-option="a" data-correct="c" data-explanation="Instruction HLT is a Machine Control Instruction. 
HLT: 
•   This instruction is used at the end of the program. 
• When 
HLT 
instruction 
executed 
in 
8085 
microprocessor . The processor reaches HALT state 
and the buses go into tri-state. 
•  This is 1-byte instruction 
•  Machine cycle =2(Fetch) 
•  Total instruction execution time = 5T 
•   Addressing mode = Implicit"> Logic operations</label></li>
<li><label><input type="radio" name="q77" id="q77_optb" data-question="77" data-option="b" data-correct="c" data-explanation="Instruction HLT is a Machine Control Instruction. 
HLT: 
•   This instruction is used at the end of the program. 
• When 
HLT 
instruction 
executed 
in 
8085 
microprocessor . The processor reaches HALT state 
and the buses go into tri-state. 
•  This is 1-byte instruction 
•  Machine cycle =2(Fetch) 
•  Total instruction execution time = 5T 
•   Addressing mode = Implicit"> Arithmetic operations</label></li>
<li><label><input type="radio" name="q77" id="q77_optc" data-question="77" data-option="c" data-correct="c" data-explanation="Instruction HLT is a Machine Control Instruction. 
HLT: 
•   This instruction is used at the end of the program. 
• When 
HLT 
instruction 
executed 
in 
8085 
microprocessor . The processor reaches HALT state 
and the buses go into tri-state. 
•  This is 1-byte instruction 
•  Machine cycle =2(Fetch) 
•  Total instruction execution time = 5T 
•   Addressing mode = Implicit"> Machine control</label></li>
<li><label><input type="radio" name="q77" id="q77_optd" data-question="77" data-option="d" data-correct="c" data-explanation="Instruction HLT is a Machine Control Instruction. 
HLT: 
•   This instruction is used at the end of the program. 
• When 
HLT 
instruction 
executed 
in 
8085 
microprocessor . The processor reaches HALT state 
and the buses go into tri-state. 
•  This is 1-byte instruction 
•  Machine cycle =2(Fetch) 
•  Total instruction execution time = 5T 
•   Addressing mode = Implicit"> Data transfer 
LMRC JE (S&T) 12.05.2018 
Ans:(c) Instruction HLT is a Machine Control Instruction. 
HLT: 
•   This instruction is used at the end of the program. 
• When 
HLT 
instruction 
executed 
in 
8085 
microprocessor . The processor reaches HALT state 
and the buses go into tri-state. 
•  This is 1-byte instruction 
•  Machine cycle =2(Fetch) 
•  Total instruction execution time = 5T 
•   Addressing mode = Implicit</label></li>
</ul>
<div id="answer77" class="answer">Correct! Instruction HLT is a Machine Control Instruction. 
HLT: 
•   This instruction is used at the end of the program. 
• When 
HLT 
instruction 
executed 
in 
8085 
microprocessor . The processor reaches HALT state 
and the buses go into tri-state. 
•  This is 1-byte instruction 
•  Machine cycle =2(Fetch) 
•  Total instruction execution time = 5T 
•   Addressing mode = Implicit</div>
<div id="wrong77" class="wrong">Incorrect. Instruction HLT is a Machine Control Instruction. 
HLT: 
•   This instruction is used at the end of the program. 
• When 
HLT 
instruction 
executed 
in 
8085 
microprocessor . The processor reaches HALT state 
and the buses go into tri-state. 
•  This is 1-byte instruction 
•  Machine cycle =2(Fetch) 
•  Total instruction execution time = 5T 
•   Addressing mode = Implicit</div>
</div>
<div class="question" id="question78">
<h3>Q79: Instruction XRI FFH will:</h3>
<ul class="options">
<li><label><input type="radio" name="q78" id="q78_opta" data-question="78" data-option="a" data-correct="b" data-explanation="XRI FFH is used complement the 8-bit (FFH) 
of the accumulator. 
••••  XRI F0H is used to complement the upper four bits 
of the accumulator. 
••••  XRI 0FH is used to complement the lower four bits 
of the accumulator.  

 
 
Microprocessor  
420 
YCT"> Reset the accumulator</label></li>
<li><label><input type="radio" name="q78" id="q78_optb" data-question="78" data-option="b" data-correct="b" data-explanation="XRI FFH is used complement the 8-bit (FFH) 
of the accumulator. 
••••  XRI F0H is used to complement the upper four bits 
of the accumulator. 
••••  XRI 0FH is used to complement the lower four bits 
of the accumulator.  

 
 
Microprocessor  
420 
YCT"> Complement the accumulator</label></li>
<li><label><input type="radio" name="q78" id="q78_optc" data-question="78" data-option="c" data-correct="b" data-explanation="XRI FFH is used complement the 8-bit (FFH) 
of the accumulator. 
••••  XRI F0H is used to complement the upper four bits 
of the accumulator. 
••••  XRI 0FH is used to complement the lower four bits 
of the accumulator.  

 
 
Microprocessor  
420 
YCT"> Clear the accumulator</label></li>
<li><label><input type="radio" name="q78" id="q78_optd" data-question="78" data-option="d" data-correct="b" data-explanation="XRI FFH is used complement the 8-bit (FFH) 
of the accumulator. 
••••  XRI F0H is used to complement the upper four bits 
of the accumulator. 
••••  XRI 0FH is used to complement the lower four bits 
of the accumulator.  

 
 
Microprocessor  
420 
YCT"> Set the accumulator 
DMRC Electronics 17.02.2017, 8:30 to 10:45 AM</label></li>
</ul>
<div id="answer78" class="answer">Correct! XRI FFH is used complement the 8-bit (FFH) 
of the accumulator. 
••••  XRI F0H is used to complement the upper four bits 
of the accumulator. 
••••  XRI 0FH is used to complement the lower four bits 
of the accumulator.  

 
 
Microprocessor  
420 
YCT</div>
<div id="wrong78" class="wrong">Incorrect. XRI FFH is used complement the 8-bit (FFH) 
of the accumulator. 
••••  XRI F0H is used to complement the upper four bits 
of the accumulator. 
••••  XRI 0FH is used to complement the lower four bits 
of the accumulator.  

 
 
Microprocessor  
420 
YCT</div>
</div>
<div class="question" id="question79">
<h3>Q80: The maximum number of bytes and machine 
cycle of 8085 instruction are:</h3>
<div class="rrb-note">Source: RRB Jammu SSE-2013 </div>
<ul class="options">
<li><label><input type="radio" name="q79" id="q79_opta" data-question="79" data-option="a" data-correct="a" data-explanation="The maximum number of bytes and machine 
cycles of 8085 instruction are 3 bytes and 5 machine 
cycles respectively. Instruction format used in Intel"> 3 bytes, 5 machine-cycles</label></li>
<li><label><input type="radio" name="q79" id="q79_optb" data-question="79" data-option="b" data-correct="a" data-explanation="The maximum number of bytes and machine 
cycles of 8085 instruction are 3 bytes and 5 machine 
cycles respectively. Instruction format used in Intel"> 3 bytes, 3 machine cycle</label></li>
<li><label><input type="radio" name="q79" id="q79_optc" data-question="79" data-option="c" data-correct="a" data-explanation="The maximum number of bytes and machine 
cycles of 8085 instruction are 3 bytes and 5 machine 
cycles respectively. Instruction format used in Intel"> 5 bytes, 3 machine cycles</label></li>
<li><label><input type="radio" name="q79" id="q79_optd" data-question="79" data-option="d" data-correct="a" data-explanation="The maximum number of bytes and machine 
cycles of 8085 instruction are 3 bytes and 5 machine 
cycles respectively. Instruction format used in Intel"> 5 bytes, 5 machine cycles  
DMRC Electronics 17.02.2017, 8:30 to 10:45 AM 
DMRC Electronics 17.02.2017, 12:00 – 2:15 PM</label></li>
</ul>
<div id="answer79" class="answer">Correct! The maximum number of bytes and machine 
cycles of 8085 instruction are 3 bytes and 5 machine 
cycles respectively. Instruction format used in Intel</div>
<div id="wrong79" class="wrong">Incorrect. The maximum number of bytes and machine 
cycles of 8085 instruction are 3 bytes and 5 machine 
cycles respectively. Instruction format used in Intel</div>
</div>
<div class="question" id="question80">
<h3>Q81: Which of the following is an output signal to 
Microprocessor 8085?</h3>
<ul class="options">
<li><label><input type="radio" name="q80" id="q80_opta" data-question="80" data-option="a" data-correct="a" data-explanation="In 8085 microprocessor, SOD (Serial Output 
Data) pin is used to output data serially from the 
microprocessor.   
• The 8085 microprocessor has on 1-bit output port. 
•  Data is written to this port using the SIM instruction. 
•  The data to be written in the port is stored on 7th bit.  
• The 6th bit of the accumulator is known as SDE 
(Serial Data Enable). 
•  To enable this bit must be set to 1."> SOD</label></li>
<li><label><input type="radio" name="q80" id="q80_optb" data-question="80" data-option="b" data-correct="a" data-explanation="In 8085 microprocessor, SOD (Serial Output 
Data) pin is used to output data serially from the 
microprocessor.   
• The 8085 microprocessor has on 1-bit output port. 
•  Data is written to this port using the SIM instruction. 
•  The data to be written in the port is stored on 7th bit.  
• The 6th bit of the accumulator is known as SDE 
(Serial Data Enable). 
•  To enable this bit must be set to 1."> HOLD</label></li>
<li><label><input type="radio" name="q80" id="q80_optc" data-question="80" data-option="c" data-correct="a" data-explanation="In 8085 microprocessor, SOD (Serial Output 
Data) pin is used to output data serially from the 
microprocessor.   
• The 8085 microprocessor has on 1-bit output port. 
•  Data is written to this port using the SIM instruction. 
•  The data to be written in the port is stored on 7th bit.  
• The 6th bit of the accumulator is known as SDE 
(Serial Data Enable). 
•  To enable this bit must be set to 1."> SID</label></li>
<li><label><input type="radio" name="q80" id="q80_optd" data-question="80" data-option="d" data-correct="a" data-explanation="In 8085 microprocessor, SOD (Serial Output 
Data) pin is used to output data serially from the 
microprocessor.   
• The 8085 microprocessor has on 1-bit output port. 
•  Data is written to this port using the SIM instruction. 
•  The data to be written in the port is stored on 7th bit.  
• The 6th bit of the accumulator is known as SDE 
(Serial Data Enable). 
•  To enable this bit must be set to 1."> READY 
DMRC Electronics  11.04.2018, 4:30 to 6.45 PM 
DMRC (Regular)-2020</label></li>
</ul>
<div id="answer80" class="answer">Correct! In 8085 microprocessor, SOD (Serial Output 
Data) pin is used to output data serially from the 
microprocessor.   
• The 8085 microprocessor has on 1-bit output port. 
•  Data is written to this port using the SIM instruction. 
•  The data to be written in the port is stored on 7th bit.  
• The 6th bit of the accumulator is known as SDE 
(Serial Data Enable). 
•  To enable this bit must be set to 1.</div>
<div id="wrong80" class="wrong">Incorrect. In 8085 microprocessor, SOD (Serial Output 
Data) pin is used to output data serially from the 
microprocessor.   
• The 8085 microprocessor has on 1-bit output port. 
•  Data is written to this port using the SIM instruction. 
•  The data to be written in the port is stored on 7th bit.  
• The 6th bit of the accumulator is known as SDE 
(Serial Data Enable). 
•  To enable this bit must be set to 1.</div>
</div>
<div class="question" id="question81">
<h3>Q82: Which of the following instructions can change 
the program sequence.</h3>
<ul class="options">
<li><label><input type="radio" name="q81" id="q81_opta" data-question="81" data-option="a" data-correct="b" data-explanation="PCHL instruction can change the program 
sequence.  
PCHL: Load program counter with HL contents   
Opcode  
Operand 
Byte 
m-
cycles 
T-
states 
PCHL 
None 
1 
1 
6 
The contents of register H and L are copied into the 
program counter. The contents of H are placed as the 
high order byte and content of L as the lower order 
byte."> SPHL</label></li>
<li><label><input type="radio" name="q81" id="q81_optb" data-question="81" data-option="b" data-correct="b" data-explanation="PCHL instruction can change the program 
sequence.  
PCHL: Load program counter with HL contents   
Opcode  
Operand 
Byte 
m-
cycles 
T-
states 
PCHL 
None 
1 
1 
6 
The contents of register H and L are copied into the 
program counter. The contents of H are placed as the 
high order byte and content of L as the lower order 
byte."> PCHL</label></li>
<li><label><input type="radio" name="q81" id="q81_optc" data-question="81" data-option="c" data-correct="b" data-explanation="PCHL instruction can change the program 
sequence.  
PCHL: Load program counter with HL contents   
Opcode  
Operand 
Byte 
m-
cycles 
T-
states 
PCHL 
None 
1 
1 
6 
The contents of register H and L are copied into the 
program counter. The contents of H are placed as the 
high order byte and content of L as the lower order 
byte."> XTHL</label></li>
<li><label><input type="radio" name="q81" id="q81_optd" data-question="81" data-option="d" data-correct="b" data-explanation="PCHL instruction can change the program 
sequence.  
PCHL: Load program counter with HL contents   
Opcode  
Operand 
Byte 
m-
cycles 
T-
states 
PCHL 
None 
1 
1 
6 
The contents of register H and L are copied into the 
program counter. The contents of H are placed as the 
high order byte and content of L as the lower order 
byte."> XCHG 
DMRC Electronics  11.04.2018, 4:30 to 6.45 PM</label></li>
</ul>
<div id="answer81" class="answer">Correct! PCHL instruction can change the program 
sequence.  
PCHL: Load program counter with HL contents   
Opcode  
Operand 
Byte 
m-
cycles 
T-
states 
PCHL 
None 
1 
1 
6 
The contents of register H and L are copied into the 
program counter. The contents of H are placed as the 
high order byte and content of L as the lower order 
byte.</div>
<div id="wrong81" class="wrong">Incorrect. PCHL instruction can change the program 
sequence.  
PCHL: Load program counter with HL contents   
Opcode  
Operand 
Byte 
m-
cycles 
T-
states 
PCHL 
None 
1 
1 
6 
The contents of register H and L are copied into the 
program counter. The contents of H are placed as the 
high order byte and content of L as the lower order 
byte.</div>
</div>
<div class="question" id="question82">
<h3>Q83: Which register pair of 8085 is used to store the 
memory 
address 
for 
memory-related 
instructions.</h3>
<ul class="options">
<li><label><input type="radio" name="q82" id="q82_opta" data-question="82" data-option="a" data-correct="a" data-explanation="HL register pair of 8085 is used to store 
memory address for memory related instruction. As- 
•  SHLD (Store HL Register Direct) This is a 3byte 
instruction.  
•  LHLD (Load HL register direct )"> H, L registers</label></li>
<li><label><input type="radio" name="q82" id="q82_optb" data-question="82" data-option="b" data-correct="a" data-explanation="HL register pair of 8085 is used to store 
memory address for memory related instruction. As- 
•  SHLD (Store HL Register Direct) This is a 3byte 
instruction.  
•  LHLD (Load HL register direct )"> A, Flag register</label></li>
<li><label><input type="radio" name="q82" id="q82_optc" data-question="82" data-option="c" data-correct="a" data-explanation="HL register pair of 8085 is used to store 
memory address for memory related instruction. As- 
•  SHLD (Store HL Register Direct) This is a 3byte 
instruction.  
•  LHLD (Load HL register direct )"> B, C registers</label></li>
<li><label><input type="radio" name="q82" id="q82_optd" data-question="82" data-option="d" data-correct="a" data-explanation="HL register pair of 8085 is used to store 
memory address for memory related instruction. As- 
•  SHLD (Store HL Register Direct) This is a 3byte 
instruction.  
•  LHLD (Load HL register direct )"> D, E registers  
DMRC Electronics 11.04.2018, 12:15 to 2:30 PM</label></li>
</ul>
<div id="answer82" class="answer">Correct! HL register pair of 8085 is used to store 
memory address for memory related instruction. As- 
•  SHLD (Store HL Register Direct) This is a 3byte 
instruction.  
•  LHLD (Load HL register direct )</div>
<div id="wrong82" class="wrong">Incorrect. HL register pair of 8085 is used to store 
memory address for memory related instruction. As- 
•  SHLD (Store HL Register Direct) This is a 3byte 
instruction.  
•  LHLD (Load HL register direct )</div>
</div>
<div class="question" id="question83">
<h3>Q84: Which addressing system in LXI B 034H 
instruction is used to?</h3>
<div class="rrb-note">Source: RRB Allahabad JE -II, 08.01.2006 </div>
<ul class="options">
<li><label><input type="radio" name="q83" id="q83_opta" data-question="83" data-option="a" data-correct="c" data-explanation="In 8085microprocessor, instruction LXI B 
034H means 034H is loaded in to the BC register pair. 
•••• LXI is a type of immediate addressing mode.  
•••• It can load 16-bit data into the register pair. 
•••• It is a 3-byte instruction."> Indirect</label></li>
<li><label><input type="radio" name="q83" id="q83_optb" data-question="83" data-option="b" data-correct="c" data-explanation="In 8085microprocessor, instruction LXI B 
034H means 034H is loaded in to the BC register pair. 
•••• LXI is a type of immediate addressing mode.  
•••• It can load 16-bit data into the register pair. 
•••• It is a 3-byte instruction."> Direct</label></li>
<li><label><input type="radio" name="q83" id="q83_optc" data-question="83" data-option="c" data-correct="c" data-explanation="In 8085microprocessor, instruction LXI B 
034H means 034H is loaded in to the BC register pair. 
•••• LXI is a type of immediate addressing mode.  
•••• It can load 16-bit data into the register pair. 
•••• It is a 3-byte instruction."> Immediate</label></li>
<li><label><input type="radio" name="q83" id="q83_optd" data-question="83" data-option="d" data-correct="c" data-explanation="In 8085microprocessor, instruction LXI B 
034H means 034H is loaded in to the BC register pair. 
•••• LXI is a type of immediate addressing mode.  
•••• It can load 16-bit data into the register pair. 
•••• It is a 3-byte instruction."> Register 
NMRC Electronics 09.03.2017, 8:30 – 10:45 AM 

Ans</label></li>
</ul>
<div id="answer83" class="answer">Correct! In 8085microprocessor, instruction LXI B 
034H means 034H is loaded in to the BC register pair. 
•••• LXI is a type of immediate addressing mode.  
•••• It can load 16-bit data into the register pair. 
•••• It is a 3-byte instruction.</div>
<div id="wrong83" class="wrong">Incorrect. In 8085microprocessor, instruction LXI B 
034H means 034H is loaded in to the BC register pair. 
•••• LXI is a type of immediate addressing mode.  
•••• It can load 16-bit data into the register pair. 
•••• It is a 3-byte instruction.</div>
</div>
<div class="question" id="question84">
<h3>Q85: A single instruction to clear the lower four bits 
of the accumulator in 8085 assembly language 
is−−−−</h3>
<div class="rrb-note">Source: RRB JE- 01.09.2019 </div>
<ul class="options">
<li><label><input type="radio" name="q84" id="q84_opta" data-question="84" data-option="a" data-correct="d" data-explanation="ANI F0H is used to clear the lower four bits 
of the accumulator. 
•  ANI 0FH is used to clear the upper four bits of the 
accumulator. 
•  XRI F0H is used to complement the upper four bits 
of the accumulator. 
•  XRI 0FH is used to complement the lower four bits 
of the accumulator."> XRI F0H</label></li>
<li><label><input type="radio" name="q84" id="q84_optb" data-question="84" data-option="b" data-correct="d" data-explanation="ANI F0H is used to clear the lower four bits 
of the accumulator. 
•  ANI 0FH is used to clear the upper four bits of the 
accumulator. 
•  XRI F0H is used to complement the upper four bits 
of the accumulator. 
•  XRI 0FH is used to complement the lower four bits 
of the accumulator."> ANI 0FH</label></li>
<li><label><input type="radio" name="q84" id="q84_optc" data-question="84" data-option="c" data-correct="d" data-explanation="ANI F0H is used to clear the lower four bits 
of the accumulator. 
•  ANI 0FH is used to clear the upper four bits of the 
accumulator. 
•  XRI F0H is used to complement the upper four bits 
of the accumulator. 
•  XRI 0FH is used to complement the lower four bits 
of the accumulator."> XRI 0FH</label></li>
<li><label><input type="radio" name="q84" id="q84_optd" data-question="84" data-option="d" data-correct="d" data-explanation="ANI F0H is used to clear the lower four bits 
of the accumulator. 
•  ANI 0FH is used to clear the upper four bits of the 
accumulator. 
•  XRI F0H is used to complement the upper four bits 
of the accumulator. 
•  XRI 0FH is used to complement the lower four bits 
of the accumulator."> ANI F0H</label></li>
</ul>
<div id="answer84" class="answer">Correct! ANI F0H is used to clear the lower four bits 
of the accumulator. 
•  ANI 0FH is used to clear the upper four bits of the 
accumulator. 
•  XRI F0H is used to complement the upper four bits 
of the accumulator. 
•  XRI 0FH is used to complement the lower four bits 
of the accumulator.</div>
<div id="wrong84" class="wrong">Incorrect. ANI F0H is used to clear the lower four bits 
of the accumulator. 
•  ANI 0FH is used to clear the upper four bits of the 
accumulator. 
•  XRI F0H is used to complement the upper four bits 
of the accumulator. 
•  XRI 0FH is used to complement the lower four bits 
of the accumulator.</div>
</div>
<div class="question" id="question85">
<h3>Q86: Which is NOT a control instruction?</h3>
<div class="rrb-note">Source: RRB JE- 01.09.2019 </div>
<ul class="options">
<li><label><input type="radio" name="q85" id="q85_opta" data-question="85" data-option="a" data-correct="c" data-explanation="Control instructions are- 
NOP - No operation is performed. 
HLT - It stands for Halt. The CPU finishes executing 
the current instruction and stops further execution.  
DI - Disable Interrupts 
EI - Enable Interrupts 
RIM- Read Interrupt Mask 
SIM- Set Interrupt Mask 
Note: CMP is not a control instruction. CMP is type of 
compare instruction- 
CMP- It compares the data byte in the register or 
memory with the contents, of accumulator. It is 1-byte 
instruction. 
CPI-  It compare immediate with accumulator. It is a 2-
byte instruction."> RIM</label></li>
<li><label><input type="radio" name="q85" id="q85_optb" data-question="85" data-option="b" data-correct="c" data-explanation="Control instructions are- 
NOP - No operation is performed. 
HLT - It stands for Halt. The CPU finishes executing 
the current instruction and stops further execution.  
DI - Disable Interrupts 
EI - Enable Interrupts 
RIM- Read Interrupt Mask 
SIM- Set Interrupt Mask 
Note: CMP is not a control instruction. CMP is type of 
compare instruction- 
CMP- It compares the data byte in the register or 
memory with the contents, of accumulator. It is 1-byte 
instruction. 
CPI-  It compare immediate with accumulator. It is a 2-
byte instruction."> HLT</label></li>
<li><label><input type="radio" name="q85" id="q85_optc" data-question="85" data-option="c" data-correct="c" data-explanation="Control instructions are- 
NOP - No operation is performed. 
HLT - It stands for Halt. The CPU finishes executing 
the current instruction and stops further execution.  
DI - Disable Interrupts 
EI - Enable Interrupts 
RIM- Read Interrupt Mask 
SIM- Set Interrupt Mask 
Note: CMP is not a control instruction. CMP is type of 
compare instruction- 
CMP- It compares the data byte in the register or 
memory with the contents, of accumulator. It is 1-byte 
instruction. 
CPI-  It compare immediate with accumulator. It is a 2-
byte instruction."> CMP</label></li>
<li><label><input type="radio" name="q85" id="q85_optd" data-question="85" data-option="d" data-correct="c" data-explanation="Control instructions are- 
NOP - No operation is performed. 
HLT - It stands for Halt. The CPU finishes executing 
the current instruction and stops further execution.  
DI - Disable Interrupts 
EI - Enable Interrupts 
RIM- Read Interrupt Mask 
SIM- Set Interrupt Mask 
Note: CMP is not a control instruction. CMP is type of 
compare instruction- 
CMP- It compares the data byte in the register or 
memory with the contents, of accumulator. It is 1-byte 
instruction. 
CPI-  It compare immediate with accumulator. It is a 2-
byte instruction."> SIM</label></li>
</ul>
<div id="answer85" class="answer">Correct! Control instructions are- 
NOP - No operation is performed. 
HLT - It stands for Halt. The CPU finishes executing 
the current instruction and stops further execution.  
DI - Disable Interrupts 
EI - Enable Interrupts 
RIM- Read Interrupt Mask 
SIM- Set Interrupt Mask 
Note: CMP is not a control instruction. CMP is type of 
compare instruction- 
CMP- It compares the data byte in the register or 
memory with the contents, of accumulator. It is 1-byte 
instruction. 
CPI-  It compare immediate with accumulator. It is a 2-
byte instruction.</div>
<div id="wrong85" class="wrong">Incorrect. Control instructions are- 
NOP - No operation is performed. 
HLT - It stands for Halt. The CPU finishes executing 
the current instruction and stops further execution.  
DI - Disable Interrupts 
EI - Enable Interrupts 
RIM- Read Interrupt Mask 
SIM- Set Interrupt Mask 
Note: CMP is not a control instruction. CMP is type of 
compare instruction- 
CMP- It compares the data byte in the register or 
memory with the contents, of accumulator. It is 1-byte 
instruction. 
CPI-  It compare immediate with accumulator. It is a 2-
byte instruction.</div>
</div>
<div class="question" id="question86">
<h3>Q87: In an 8085 microprocessor, the instruction 
CMP B has been executed while the contents of 
accumulator is less than that of register B. As a 
result, carry flag and zero flag will be 
respectively– 

 
 
Microprocessor  
421 
YCT</h3>
<div class="rrb-note">Source: RRB JE 31.08.2019 </div>
<ul class="options">
<li><label><input type="radio" name="q86" id="q86_opta" data-question="86" data-option="a" data-correct="b" data-explanation="The instruction CMP B is executed by an 8085 
microprocessor when the contents of the accumulator is 
less than the contents of register B. As a result, the carry 
flag will be set and the zero flag will be reset."> Set, set</label></li>
<li><label><input type="radio" name="q86" id="q86_optb" data-question="86" data-option="b" data-correct="b" data-explanation="The instruction CMP B is executed by an 8085 
microprocessor when the contents of the accumulator is 
less than the contents of register B. As a result, the carry 
flag will be set and the zero flag will be reset."> Set, reset</label></li>
<li><label><input type="radio" name="q86" id="q86_optc" data-question="86" data-option="c" data-correct="b" data-explanation="The instruction CMP B is executed by an 8085 
microprocessor when the contents of the accumulator is 
less than the contents of register B. As a result, the carry 
flag will be set and the zero flag will be reset."> Reset, set</label></li>
<li><label><input type="radio" name="q86" id="q86_optd" data-question="86" data-option="d" data-correct="b" data-explanation="The instruction CMP B is executed by an 8085 
microprocessor when the contents of the accumulator is 
less than the contents of register B. As a result, the carry 
flag will be set and the zero flag will be reset."> Reset, reset</label></li>
</ul>
<div id="answer86" class="answer">Correct! The instruction CMP B is executed by an 8085 
microprocessor when the contents of the accumulator is 
less than the contents of register B. As a result, the carry 
flag will be set and the zero flag will be reset.</div>
<div id="wrong86" class="wrong">Incorrect. The instruction CMP B is executed by an 8085 
microprocessor when the contents of the accumulator is 
less than the contents of register B. As a result, the carry 
flag will be set and the zero flag will be reset.</div>
</div>
<div class="question" id="question87">
<h3>Q88: The register in the 8085A that is used to keep 
track of the memory address of the next op-
code to be run in the program is the-</h3>
<div class="rrb-note">Source: RRB JE 31.08.2019 </div>
<ul class="options">
<li><label><input type="radio" name="q87" id="q87_opta" data-question="87" data-option="a" data-correct="a" data-explanation="The register in 8085A, which is used to track 
the memory address of the next op-code to be executed 
in the program, is called Program Counter (PC).  
PC is a 16-bit register. This register is used to sequence 
the execution of the instructions. It is automatically 
incremented by 1."> Program counter</label></li>
<li><label><input type="radio" name="q87" id="q87_optb" data-question="87" data-option="b" data-correct="a" data-explanation="The register in 8085A, which is used to track 
the memory address of the next op-code to be executed 
in the program, is called Program Counter (PC).  
PC is a 16-bit register. This register is used to sequence 
the execution of the instructions. It is automatically 
incremented by 1."> Accumulator</label></li>
<li><label><input type="radio" name="q87" id="q87_optc" data-question="87" data-option="c" data-correct="a" data-explanation="The register in 8085A, which is used to track 
the memory address of the next op-code to be executed 
in the program, is called Program Counter (PC).  
PC is a 16-bit register. This register is used to sequence 
the execution of the instructions. It is automatically 
incremented by 1."> Stack pointer</label></li>
<li><label><input type="radio" name="q87" id="q87_optd" data-question="87" data-option="d" data-correct="a" data-explanation="The register in 8085A, which is used to track 
the memory address of the next op-code to be executed 
in the program, is called Program Counter (PC).  
PC is a 16-bit register. This register is used to sequence 
the execution of the instructions. It is automatically 
incremented by 1."> Instruction pointer</label></li>
</ul>
<div id="answer87" class="answer">Correct! The register in 8085A, which is used to track 
the memory address of the next op-code to be executed 
in the program, is called Program Counter (PC).  
PC is a 16-bit register. This register is used to sequence 
the execution of the instructions. It is automatically 
incremented by 1.</div>
<div id="wrong87" class="wrong">Incorrect. The register in 8085A, which is used to track 
the memory address of the next op-code to be executed 
in the program, is called Program Counter (PC).  
PC is a 16-bit register. This register is used to sequence 
the execution of the instructions. It is automatically 
incremented by 1.</div>
</div>
<div class="question" id="question88">
<h3>Q89: To 
multiply 
a 
number 
by 
8 
in 
8085 
Microprocessor we have to use RAL instruction:</h3>
<ul class="options">
<li><label><input type="radio" name="q88" id="q88_opta" data-question="88" data-option="a" data-correct="c" data-explanation="1st time → RAL ⇒ Previous Value × 2  
2nd time → RAL  ⇒ [Previous value × 2] × 2 
3rd time → RAL  ⇒ [(Previous value × 2) × 2]× 2 
 
 
 = 8  
or 
 
 
N = 2n 
 
8 = 2n   
 
23 = 2n 
 
 n = 3"> Once</label></li>
<li><label><input type="radio" name="q88" id="q88_optb" data-question="88" data-option="b" data-correct="c" data-explanation="1st time → RAL ⇒ Previous Value × 2  
2nd time → RAL  ⇒ [Previous value × 2] × 2 
3rd time → RAL  ⇒ [(Previous value × 2) × 2]× 2 
 
 
 = 8  
or 
 
 
N = 2n 
 
8 = 2n   
 
23 = 2n 
 
 n = 3"> Twice</label></li>
<li><label><input type="radio" name="q88" id="q88_optc" data-question="88" data-option="c" data-correct="c" data-explanation="1st time → RAL ⇒ Previous Value × 2  
2nd time → RAL  ⇒ [Previous value × 2] × 2 
3rd time → RAL  ⇒ [(Previous value × 2) × 2]× 2 
 
 
 = 8  
or 
 
 
N = 2n 
 
8 = 2n   
 
23 = 2n 
 
 n = 3"> Thrice</label></li>
<li><label><input type="radio" name="q88" id="q88_optd" data-question="88" data-option="d" data-correct="c" data-explanation="1st time → RAL ⇒ Previous Value × 2  
2nd time → RAL  ⇒ [Previous value × 2] × 2 
3rd time → RAL  ⇒ [(Previous value × 2) × 2]× 2 
 
 
 = 8  
or 
 
 
N = 2n 
 
8 = 2n   
 
23 = 2n 
 
 n = 3"> Four times 
DMRC Electronic, 2017</label></li>
</ul>
<div id="answer88" class="answer">Correct! 1st time → RAL ⇒ Previous Value × 2  
2nd time → RAL  ⇒ [Previous value × 2] × 2 
3rd time → RAL  ⇒ [(Previous value × 2) × 2]× 2 
 
 
 = 8  
or 
 
 
N = 2n 
 
8 = 2n   
 
23 = 2n 
 
 n = 3</div>
<div id="wrong88" class="wrong">Incorrect. 1st time → RAL ⇒ Previous Value × 2  
2nd time → RAL  ⇒ [Previous value × 2] × 2 
3rd time → RAL  ⇒ [(Previous value × 2) × 2]× 2 
 
 
 = 8  
or 
 
 
N = 2n 
 
8 = 2n   
 
23 = 2n 
 
 n = 3</div>
</div>
<div class="question" id="question89">
<h3>Q90: The 
input 
signal 
to 
the 
Intel 
8085 
microprocessor that serves to delay the 
microprocessor read/write signals until a slow 
responding peripheral is able to send or accept 
data is</h3>
<ul class="options">
<li><label><input type="radio" name="q89" id="q89_opta" data-question="89" data-option="a" data-correct="a" data-explanation="READY: When READY pin of 8085 is low, 
8085 microprocessor becomes ready but peripheral 
devices are not ready where the READY pin is used to 
delay the completion of the bus transfer cycle and allow 
slow peripheral devices to become fast used to 
synchronize with the microprocessor. If the peripheral 
device is slow, so the microprocessor has to remain in 
waiting state."> READY</label></li>
<li><label><input type="radio" name="q89" id="q89_optb" data-question="89" data-option="b" data-correct="a" data-explanation="READY: When READY pin of 8085 is low, 
8085 microprocessor becomes ready but peripheral 
devices are not ready where the READY pin is used to 
delay the completion of the bus transfer cycle and allow 
slow peripheral devices to become fast used to 
synchronize with the microprocessor. If the peripheral 
device is slow, so the microprocessor has to remain in 
waiting state."> INTR</label></li>
<li><label><input type="radio" name="q89" id="q89_optc" data-question="89" data-option="c" data-correct="a" data-explanation="READY: When READY pin of 8085 is low, 
8085 microprocessor becomes ready but peripheral 
devices are not ready where the READY pin is used to 
delay the completion of the bus transfer cycle and allow 
slow peripheral devices to become fast used to 
synchronize with the microprocessor. If the peripheral 
device is slow, so the microprocessor has to remain in 
waiting state."> RESET OUT</label></li>
<li><label><input type="radio" name="q89" id="q89_optd" data-question="89" data-option="d" data-correct="a" data-explanation="READY: When READY pin of 8085 is low, 
8085 microprocessor becomes ready but peripheral 
devices are not ready where the READY pin is used to 
delay the completion of the bus transfer cycle and allow 
slow peripheral devices to become fast used to 
synchronize with the microprocessor. If the peripheral 
device is slow, so the microprocessor has to remain in 
waiting state."> TRAP 
DMRC (Regular)-2020</label></li>
</ul>
<div id="answer89" class="answer">Correct! READY: When READY pin of 8085 is low, 
8085 microprocessor becomes ready but peripheral 
devices are not ready where the READY pin is used to 
delay the completion of the bus transfer cycle and allow 
slow peripheral devices to become fast used to 
synchronize with the microprocessor. If the peripheral 
device is slow, so the microprocessor has to remain in 
waiting state.</div>
<div id="wrong89" class="wrong">Incorrect. READY: When READY pin of 8085 is low, 
8085 microprocessor becomes ready but peripheral 
devices are not ready where the READY pin is used to 
delay the completion of the bus transfer cycle and allow 
slow peripheral devices to become fast used to 
synchronize with the microprocessor. If the peripheral 
device is slow, so the microprocessor has to remain in 
waiting state.</div>
</div>
</div>
<div class="page " id="page4">
<div class="question" id="question90">
<h3>Q91: The number of t-states required to executes the 
instruction MOV A, A is.</h3>
<ul class="options">
<li><label><input type="radio" name="q90" id="q90_opta" data-question="90" data-option="a" data-correct="c" data-explanation="MOV A, A  have- 
 
Length = 1-Byte 
 
Machine Cycle =1 (Fetch) 
 
T-States = 4"> 2</label></li>
<li><label><input type="radio" name="q90" id="q90_optb" data-question="90" data-option="b" data-correct="c" data-explanation="MOV A, A  have- 
 
Length = 1-Byte 
 
Machine Cycle =1 (Fetch) 
 
T-States = 4"> 3</label></li>
<li><label><input type="radio" name="q90" id="q90_optc" data-question="90" data-option="c" data-correct="c" data-explanation="MOV A, A  have- 
 
Length = 1-Byte 
 
Machine Cycle =1 (Fetch) 
 
T-States = 4"> 4</label></li>
<li><label><input type="radio" name="q90" id="q90_optd" data-question="90" data-option="d" data-correct="c" data-explanation="MOV A, A  have- 
 
Length = 1-Byte 
 
Machine Cycle =1 (Fetch) 
 
T-States = 4"> 1 
DMRC (Regular)-2020</label></li>
</ul>
<div id="answer90" class="answer">Correct! MOV A, A  have- 
 
Length = 1-Byte 
 
Machine Cycle =1 (Fetch) 
 
T-States = 4</div>
<div id="wrong90" class="wrong">Incorrect. MOV A, A  have- 
 
Length = 1-Byte 
 
Machine Cycle =1 (Fetch) 
 
T-States = 4</div>
</div>
<div class="question" id="question91">
<h3>Q92: The size of the HL register pair in an Intel 8085 
microprocessor is.</h3>
<ul class="options">
<li><label><input type="radio" name="q91" id="q91_opta" data-question="91" data-option="a" data-correct="c" data-explanation="In the 8085 microprocessor, the size of HL 
register pair is 16-bit. It can be implemented in two way 
by a single 16-bit number or by two 8-bit numbers. 
These registers are used to store or copy temporary data 
by using instructions during the execution of the 
program."> 32 bits</label></li>
<li><label><input type="radio" name="q91" id="q91_optb" data-question="91" data-option="b" data-correct="c" data-explanation="In the 8085 microprocessor, the size of HL 
register pair is 16-bit. It can be implemented in two way 
by a single 16-bit number or by two 8-bit numbers. 
These registers are used to store or copy temporary data 
by using instructions during the execution of the 
program."> 4 bits</label></li>
<li><label><input type="radio" name="q91" id="q91_optc" data-question="91" data-option="c" data-correct="c" data-explanation="In the 8085 microprocessor, the size of HL 
register pair is 16-bit. It can be implemented in two way 
by a single 16-bit number or by two 8-bit numbers. 
These registers are used to store or copy temporary data 
by using instructions during the execution of the 
program."> 16 bits</label></li>
<li><label><input type="radio" name="q91" id="q91_optd" data-question="91" data-option="d" data-correct="c" data-explanation="In the 8085 microprocessor, the size of HL 
register pair is 16-bit. It can be implemented in two way 
by a single 16-bit number or by two 8-bit numbers. 
These registers are used to store or copy temporary data 
by using instructions during the execution of the 
program."> 8 bits 
DMRC 23.02.2020, Shift-I</label></li>
</ul>
<div id="answer91" class="answer">Correct! In the 8085 microprocessor, the size of HL 
register pair is 16-bit. It can be implemented in two way 
by a single 16-bit number or by two 8-bit numbers. 
These registers are used to store or copy temporary data 
by using instructions during the execution of the 
program.</div>
<div id="wrong91" class="wrong">Incorrect. In the 8085 microprocessor, the size of HL 
register pair is 16-bit. It can be implemented in two way 
by a single 16-bit number or by two 8-bit numbers. 
These registers are used to store or copy temporary data 
by using instructions during the execution of the 
program.</div>
</div>
<div class="question" id="question92">
<h3>Q93: In a microprocessor, the address of next 
instruction to be executed is stored in</h3>
<ul class="options">
<li><label><input type="radio" name="q92" id="q92_opta" data-question="92" data-option="a" data-correct="c" data-explanation="In a microprocessor, the address of next 
instruction to be executed is stored in program counter. 
Program counter is a 16-bit special-purpose register 
that is used to sequence the execution of the 
instructions."> Stack pointer</label></li>
<li><label><input type="radio" name="q92" id="q92_optb" data-question="92" data-option="b" data-correct="c" data-explanation="In a microprocessor, the address of next 
instruction to be executed is stored in program counter. 
Program counter is a 16-bit special-purpose register 
that is used to sequence the execution of the 
instructions."> Address latch</label></li>
<li><label><input type="radio" name="q92" id="q92_optc" data-question="92" data-option="c" data-correct="c" data-explanation="In a microprocessor, the address of next 
instruction to be executed is stored in program counter. 
Program counter is a 16-bit special-purpose register 
that is used to sequence the execution of the 
instructions."> Program counter</label></li>
<li><label><input type="radio" name="q92" id="q92_optd" data-question="92" data-option="d" data-correct="c" data-explanation="In a microprocessor, the address of next 
instruction to be executed is stored in program counter. 
Program counter is a 16-bit special-purpose register 
that is used to sequence the execution of the 
instructions."> Any general purpose resistor  
Delhi Metro Electronics JE-2017</label></li>
</ul>
<div id="answer92" class="answer">Correct! In a microprocessor, the address of next 
instruction to be executed is stored in program counter. 
Program counter is a 16-bit special-purpose register 
that is used to sequence the execution of the 
instructions.</div>
<div id="wrong92" class="wrong">Incorrect. In a microprocessor, the address of next 
instruction to be executed is stored in program counter. 
Program counter is a 16-bit special-purpose register 
that is used to sequence the execution of the 
instructions.</div>
</div>
<div class="question" id="question93">
<h3>Q94: The serial data can be input through SID line by:</h3>
<ul class="options">
<li><label><input type="radio" name="q93" id="q93_opta" data-question="93" data-option="a" data-correct="a" data-explanation="The serial data can be input through SID 
line by executing a RIM instruction. In 8085 
instruction set, RIM stands for "Read Interrupt Mask". 
It is a 1-byte multi-purpose instruction."> executing a RIM instruction</label></li>
<li><label><input type="radio" name="q93" id="q93_optb" data-question="93" data-option="b" data-correct="a" data-explanation="The serial data can be input through SID 
line by executing a RIM instruction. In 8085 
instruction set, RIM stands for "Read Interrupt Mask". 
It is a 1-byte multi-purpose instruction."> using TRAP</label></li>
<li><label><input type="radio" name="q93" id="q93_optc" data-question="93" data-option="c" data-correct="a" data-explanation="The serial data can be input through SID 
line by executing a RIM instruction. In 8085 
instruction set, RIM stands for "Read Interrupt Mask". 
It is a 1-byte multi-purpose instruction."> executing RST1</label></li>
<li><label><input type="radio" name="q93" id="q93_optd" data-question="93" data-option="d" data-correct="a" data-explanation="The serial data can be input through SID 
line by executing a RIM instruction. In 8085 
instruction set, RIM stands for "Read Interrupt Mask". 
It is a 1-byte multi-purpose instruction."> executing a SIM instruction  
DMRC Electronics 17.02.2017, 8:30 to 10:45 AM 
DMRC Electronics 17.02.2017, 12:00 – 2:15 PM 
Delhi Metro Electronic JE 2017</label></li>
</ul>
<div id="answer93" class="answer">Correct! The serial data can be input through SID 
line by executing a RIM instruction. In 8085 
instruction set, RIM stands for "Read Interrupt Mask". 
It is a 1-byte multi-purpose instruction.</div>
<div id="wrong93" class="wrong">Incorrect. The serial data can be input through SID 
line by executing a RIM instruction. In 8085 
instruction set, RIM stands for "Read Interrupt Mask". 
It is a 1-byte multi-purpose instruction.</div>
</div>
<div class="question" id="question94">
<h3>Q95: ______ 
is 
a 
control 
signal 
of 
8085 
microprocessor, in which, when the pulse goes 
high, it indicates address. When the pulse goes 
down it indicates data.</h3>
<ul class="options">
<li><label><input type="radio" name="q94" id="q94_opta" data-question="94" data-option="a" data-correct="b" data-explanation="ALE ( Address Latch Enable) is a Control 
Signal of 8085 microprocessor, in which, when the 
pulse goes high, it indicates address. When the pulse 
goes down it indicates data, 
If  ALE = 1 then address bus (AD0 - AD7) enable.  
If  ALE = 0 then Data bus (AD8 – AD15) enable."> WR</label></li>
<li><label><input type="radio" name="q94" id="q94_optb" data-question="94" data-option="b" data-correct="b" data-explanation="ALE ( Address Latch Enable) is a Control 
Signal of 8085 microprocessor, in which, when the 
pulse goes high, it indicates address. When the pulse 
goes down it indicates data, 
If  ALE = 1 then address bus (AD0 - AD7) enable.  
If  ALE = 0 then Data bus (AD8 – AD15) enable."> ALE</label></li>
<li><label><input type="radio" name="q94" id="q94_optc" data-question="94" data-option="c" data-correct="b" data-explanation="ALE ( Address Latch Enable) is a Control 
Signal of 8085 microprocessor, in which, when the 
pulse goes high, it indicates address. When the pulse 
goes down it indicates data, 
If  ALE = 1 then address bus (AD0 - AD7) enable.  
If  ALE = 0 then Data bus (AD8 – AD15) enable."> Clock</label></li>
<li><label><input type="radio" name="q94" id="q94_optd" data-question="94" data-option="d" data-correct="b" data-explanation="ALE ( Address Latch Enable) is a Control 
Signal of 8085 microprocessor, in which, when the 
pulse goes high, it indicates address. When the pulse 
goes down it indicates data, 
If  ALE = 1 then address bus (AD0 - AD7) enable.  
If  ALE = 0 then Data bus (AD8 – AD15) enable."> RD 
Konkan Railway SSE-2015</label></li>
</ul>
<div id="answer94" class="answer">Correct! ALE ( Address Latch Enable) is a Control 
Signal of 8085 microprocessor, in which, when the 
pulse goes high, it indicates address. When the pulse 
goes down it indicates data, 
If  ALE = 1 then address bus (AD0 - AD7) enable.  
If  ALE = 0 then Data bus (AD8 – AD15) enable.</div>
<div id="wrong94" class="wrong">Incorrect. ALE ( Address Latch Enable) is a Control 
Signal of 8085 microprocessor, in which, when the 
pulse goes high, it indicates address. When the pulse 
goes down it indicates data, 
If  ALE = 1 then address bus (AD0 - AD7) enable.  
If  ALE = 0 then Data bus (AD8 – AD15) enable.</div>
</div>
<div class="question" id="question95">
<h3>Q96: The synchronization between microprocessor 
and memory is done by-</h3>
<div class="rrb-note">Source: RRB Malda SSE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q95" id="q95_opta" data-question="95" data-option="a" data-correct="" data-explanation=""> READY signal</label></li>
<li><label><input type="radio" name="q95" id="q95_optb" data-question="95" data-option="b" data-correct="" data-explanation=""> ALE signal</label></li>
<li><label><input type="radio" name="q95" id="q95_optc" data-question="95" data-option="c" data-correct="" data-explanation=""> HOLD signal</label></li>
<li><label><input type="radio" name="q95" id="q95_optd" data-question="95" data-option="d" data-correct="" data-explanation=""> None of these 
 


 
 
Microprocessor  
422 
YCT 
Ans :</label></li>
</ul>
<div id="answer95" class="answer">Correct! </div>
<div id="wrong95" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question96">
<h3>Q97: Which of the following does not constitute the 
minimum 
architectural 
unit 
of 
a 
microprocessor?</h3>
<div class="rrb-note">Source: RRB Allahabad SSE-09.09.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q96" id="q96_opta" data-question="96" data-option="a" data-correct="c" data-explanation="Programmable timer is not the minimum 
structural unit of a microprocessor whereas ALU, 
program counter, bus buffers and latches are the 
structural unit of a microprocessor."> ALU</label></li>
<li><label><input type="radio" name="q96" id="q96_optb" data-question="96" data-option="b" data-correct="c" data-explanation="Programmable timer is not the minimum 
structural unit of a microprocessor whereas ALU, 
program counter, bus buffers and latches are the 
structural unit of a microprocessor."> Program Counter</label></li>
<li><label><input type="radio" name="q96" id="q96_optc" data-question="96" data-option="c" data-correct="c" data-explanation="Programmable timer is not the minimum 
structural unit of a microprocessor whereas ALU, 
program counter, bus buffers and latches are the 
structural unit of a microprocessor."> Programmable Timers</label></li>
<li><label><input type="radio" name="q96" id="q96_optd" data-question="96" data-option="d" data-correct="c" data-explanation="Programmable timer is not the minimum 
structural unit of a microprocessor whereas ALU, 
program counter, bus buffers and latches are the 
structural unit of a microprocessor."> BUS Buffer and Latches</label></li>
</ul>
<div id="answer96" class="answer">Correct! Programmable timer is not the minimum 
structural unit of a microprocessor whereas ALU, 
program counter, bus buffers and latches are the 
structural unit of a microprocessor.</div>
<div id="wrong96" class="wrong">Incorrect. Programmable timer is not the minimum 
structural unit of a microprocessor whereas ALU, 
program counter, bus buffers and latches are the 
structural unit of a microprocessor.</div>
</div>
<div class="question" id="question97">
<h3>Q98: In 8085 MPU, sequencing the execution of 
instructions is done by the</h3>
<div class="rrb-note">Source: RRB Allahabad SSE-09.09.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q97" id="q97_opta" data-question="97" data-option="a" data-correct="d" data-explanation="Sequencing the execution of instruction in 
8085 microprocessor is done by program counter. The 
program counter serves as a pointer to the next 
instruction to be executed, and the memory location of 
the next instruction is always a 16-bit address. It is a 16-
bit register because 8085 has 16-address lines."> accumulator</label></li>
<li><label><input type="radio" name="q97" id="q97_optb" data-question="97" data-option="b" data-correct="d" data-explanation="Sequencing the execution of instruction in 
8085 microprocessor is done by program counter. The 
program counter serves as a pointer to the next 
instruction to be executed, and the memory location of 
the next instruction is always a 16-bit address. It is a 16-
bit register because 8085 has 16-address lines."> flag</label></li>
<li><label><input type="radio" name="q97" id="q97_optc" data-question="97" data-option="c" data-correct="d" data-explanation="Sequencing the execution of instruction in 
8085 microprocessor is done by program counter. The 
program counter serves as a pointer to the next 
instruction to be executed, and the memory location of 
the next instruction is always a 16-bit address. It is a 16-
bit register because 8085 has 16-address lines."> stack pointer</label></li>
<li><label><input type="radio" name="q97" id="q97_optd" data-question="97" data-option="d" data-correct="d" data-explanation="Sequencing the execution of instruction in 
8085 microprocessor is done by program counter. The 
program counter serves as a pointer to the next 
instruction to be executed, and the memory location of 
the next instruction is always a 16-bit address. It is a 16-
bit register because 8085 has 16-address lines."> program counter</label></li>
</ul>
<div id="answer97" class="answer">Correct! Sequencing the execution of instruction in 
8085 microprocessor is done by program counter. The 
program counter serves as a pointer to the next 
instruction to be executed, and the memory location of 
the next instruction is always a 16-bit address. It is a 16-
bit register because 8085 has 16-address lines.</div>
<div id="wrong97" class="wrong">Incorrect. Sequencing the execution of instruction in 
8085 microprocessor is done by program counter. The 
program counter serves as a pointer to the next 
instruction to be executed, and the memory location of 
the next instruction is always a 16-bit address. It is a 16-
bit register because 8085 has 16-address lines.</div>
</div>
<div class="question" id="question98">
<h3>Q99: The 8085 MPU requires a power supply of-</h3>
<div class="rrb-note">Source: RRB Gorakhpur SSE-09.09.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q98" id="q98_opta" data-question="98" data-option="a" data-correct="" data-explanation=""> +5V single</label></li>
<li><label><input type="radio" name="q98" id="q98_optb" data-question="98" data-option="b" data-correct="" data-explanation=""> +5V dual</label></li>
<li><label><input type="radio" name="q98" id="q98_optc" data-question="98" data-option="c" data-correct="" data-explanation=""> +12V single</label></li>
<li><label><input type="radio" name="q98" id="q98_optd" data-question="98" data-option="d" data-correct="" data-explanation=""> +12V dual 

Ans :</label></li>
</ul>
<div id="answer98" class="answer">Correct! </div>
<div id="wrong98" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question99">
<h3>Q100: The execution time of a computer program 
requiring negligible I/O operations depends 
primarily on the speed of</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-09.09.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q99" id="q99_opta" data-question="99" data-option="a" data-correct="" data-explanation=""> memory</label></li>
<li><label><input type="radio" name="q99" id="q99_optb" data-question="99" data-option="b" data-correct="" data-explanation=""> CPU</label></li>
<li><label><input type="radio" name="q99" id="q99_optc" data-question="99" data-option="c" data-correct="" data-explanation=""> I/O device</label></li>
<li><label><input type="radio" name="q99" id="q99_optd" data-question="99" data-option="d" data-correct="" data-explanation=""> All of these  

Ans :</label></li>
</ul>
<div id="answer99" class="answer">Correct! </div>
<div id="wrong99" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question100">
<h3>Q101: In microprocessor architecture, flag indicates</h3>
<div class="rrb-note">Source: RRB Bangalore SSE-01.02.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q100" id="q100_opta" data-question="100" data-option="a" data-correct="b" data-explanation="Flag in microprocessor is used to know the 
status of the result obtained after the completion of any 
operation and it tells the internal status of CPU. This 
happens 
of 
different 
microprocessor. 
Like-8085 
microprocessor has 8-bit register in which 5 are suitable 
and 3 are unsuitable and 16-bit in 8086 microprocessor. 
There are register in which 9 are appropriate and 7 are 
inappropriate in 8085 microprocessor.  
 
8086 in microprocessor"> The name of manufacturer</label></li>
<li><label><input type="radio" name="q100" id="q100_optb" data-question="100" data-option="b" data-correct="b" data-explanation="Flag in microprocessor is used to know the 
status of the result obtained after the completion of any 
operation and it tells the internal status of CPU. This 
happens 
of 
different 
microprocessor. 
Like-8085 
microprocessor has 8-bit register in which 5 are suitable 
and 3 are unsuitable and 16-bit in 8086 microprocessor. 
There are register in which 9 are appropriate and 7 are 
inappropriate in 8085 microprocessor.  
 
8086 in microprocessor"> The internal status of the CPU</label></li>
<li><label><input type="radio" name="q100" id="q100_optc" data-question="100" data-option="c" data-correct="b" data-explanation="Flag in microprocessor is used to know the 
status of the result obtained after the completion of any 
operation and it tells the internal status of CPU. This 
happens 
of 
different 
microprocessor. 
Like-8085 
microprocessor has 8-bit register in which 5 are suitable 
and 3 are unsuitable and 16-bit in 8086 microprocessor. 
There are register in which 9 are appropriate and 7 are 
inappropriate in 8085 microprocessor.  
 
8086 in microprocessor"> The number of microprocessor</label></li>
<li><label><input type="radio" name="q100" id="q100_optd" data-question="100" data-option="d" data-correct="b" data-explanation="Flag in microprocessor is used to know the 
status of the result obtained after the completion of any 
operation and it tells the internal status of CPU. This 
happens 
of 
different 
microprocessor. 
Like-8085 
microprocessor has 8-bit register in which 5 are suitable 
and 3 are unsuitable and 16-bit in 8086 microprocessor. 
There are register in which 9 are appropriate and 7 are 
inappropriate in 8085 microprocessor.  
 
8086 in microprocessor"> The bit size of microprocessor</label></li>
</ul>
<div id="answer100" class="answer">Correct! Flag in microprocessor is used to know the 
status of the result obtained after the completion of any 
operation and it tells the internal status of CPU. This 
happens 
of 
different 
microprocessor. 
Like-8085 
microprocessor has 8-bit register in which 5 are suitable 
and 3 are unsuitable and 16-bit in 8086 microprocessor. 
There are register in which 9 are appropriate and 7 are 
inappropriate in 8085 microprocessor.  
 
8086 in microprocessor</div>
<div id="wrong100" class="wrong">Incorrect. Flag in microprocessor is used to know the 
status of the result obtained after the completion of any 
operation and it tells the internal status of CPU. This 
happens 
of 
different 
microprocessor. 
Like-8085 
microprocessor has 8-bit register in which 5 are suitable 
and 3 are unsuitable and 16-bit in 8086 microprocessor. 
There are register in which 9 are appropriate and 7 are 
inappropriate in 8085 microprocessor.  
 
8086 in microprocessor</div>
</div>
<div class="question" id="question101">
<h3>Q102: The 
Complement 
Accumulator 
(CMA) 
instruction of 8085 processor in execution 
affects</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-26.02.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q101" id="q101_opta" data-question="101" data-option="a" data-correct="" data-explanation=""> Zero Flag</label></li>
<li><label><input type="radio" name="q101" id="q101_optb" data-question="101" data-option="b" data-correct="" data-explanation=""> Sign Flag</label></li>
<li><label><input type="radio" name="q101" id="q101_optc" data-question="101" data-option="c" data-correct="" data-explanation=""> Carry Flag</label></li>
<li><label><input type="radio" name="q101" id="q101_optd" data-question="101" data-option="d" data-correct="" data-explanation=""> None of these 

Ans :</label></li>
</ul>
<div id="answer101" class="answer">Correct! </div>
<div id="wrong101" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question102">
<h3>Q103: Which flag does not change by the execution of 
the instruction DCR B in 8085 microprocessor?</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-26.02.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q102" id="q102_opta" data-question="102" data-option="a" data-correct="" data-explanation=""> Parity</label></li>
<li><label><input type="radio" name="q102" id="q102_optb" data-question="102" data-option="b" data-correct="" data-explanation=""> Carry</label></li>
<li><label><input type="radio" name="q102" id="q102_optc" data-question="102" data-option="c" data-correct="" data-explanation=""> Zero</label></li>
<li><label><input type="radio" name="q102" id="q102_optd" data-question="102" data-option="d" data-correct="" data-explanation=""> Sign 

Ans :</label></li>
</ul>
<div id="answer102" class="answer">Correct! </div>
<div id="wrong102" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question103">
<h3>Q104: Consider the following program segment with 
8085 microprocessor 
 
LXI H 3600H 
 
MOV A, M 
 
HLT 
 
The MOV instruction involves:</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-26.02.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q103" id="q103_opta" data-question="103" data-option="a" data-correct="" data-explanation=""> indirect addressing</label></li>
<li><label><input type="radio" name="q103" id="q103_optb" data-question="103" data-option="b" data-correct="" data-explanation=""> immediate addressing</label></li>
<li><label><input type="radio" name="q103" id="q103_optc" data-question="103" data-option="c" data-correct="" data-explanation=""> implicit addressing</label></li>
<li><label><input type="radio" name="q103" id="q103_optd" data-question="103" data-option="d" data-correct="" data-explanation=""> direct addressing 

Ans :</label></li>
</ul>
<div id="answer103" class="answer">Correct! </div>
<div id="wrong103" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question104">
<h3>Q105: The zero flag of 8085 microprocessor is to be 
set keeping the content of the accumulator 
unchanged. Which instruction is to be used?</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-26.02.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q104" id="q104_opta" data-question="104" data-option="a" data-correct="" data-explanation=""> MOV A,A</label></li>
<li><label><input type="radio" name="q104" id="q104_optb" data-question="104" data-option="b" data-correct="" data-explanation=""> ANI 00H</label></li>
<li><label><input type="radio" name="q104" id="q104_optc" data-question="104" data-option="c" data-correct="" data-explanation=""> XRA A</label></li>
<li><label><input type="radio" name="q104" id="q104_optd" data-question="104" data-option="d" data-correct="" data-explanation=""> CMP A 

Ans :</label></li>
</ul>
<div id="answer104" class="answer">Correct! </div>
<div id="wrong104" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question105">
<h3>Q106: In a 8085 microprocessor system, the active low 
chip select (
)
CS signal is generated by passing 
address lines A15, ....., A10 through a 6 inputs 
NAND gate. For selecting the address range 
CC00 to CFFF, the inputs to the NAND gate 
are</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-26.02.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q105" id="q105_opta" data-question="105" data-option="a" data-correct="" data-explanation=""> A10, A11,
12
13
14
15
A ,A ,A ,A</label></li>
<li><label><input type="radio" name="q105" id="q105_optb" data-question="105" data-option="b" data-correct="" data-explanation=""> 10
11
12
13
14
15
A ,A ,A ,A ,A ,A</label></li>
<li><label><input type="radio" name="q105" id="q105_optc" data-question="105" data-option="c" data-correct="" data-explanation=""> A10, A11,
12
13
14
15
A ,A ,A ,A</label></li>
<li><label><input type="radio" name="q105" id="q105_optd" data-question="105" data-option="d" data-correct="" data-explanation=""> A10, A11, A12, A13, A14, A15 

Ans :</label></li>
</ul>
<div id="answer105" class="answer">Correct! </div>
<div id="wrong105" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question106">
<h3>Q107: In 
8085 
microprocessor, 
which 
type 
of 
instruction does not affect the flag?</h3>
<div class="rrb-note">Source: RRB Jammu SSE-2013 </div>
<ul class="options">
<li><label><input type="radio" name="q106" id="q106_opta" data-question="106" data-option="a" data-correct="" data-explanation=""> Data transfer instruction</label></li>
<li><label><input type="radio" name="q106" id="q106_optb" data-question="106" data-option="b" data-correct="" data-explanation=""> Logical instruction</label></li>
<li><label><input type="radio" name="q106" id="q106_optc" data-question="106" data-option="c" data-correct="" data-explanation=""> Branching instruction</label></li>
<li><label><input type="radio" name="q106" id="q106_optd" data-question="106" data-option="d" data-correct="" data-explanation=""> Arithmetic instruction 
Delhi Metro Electronic JE 2017 

Ans :</label></li>
</ul>
<div id="answer106" class="answer">Correct! </div>
<div id="wrong106" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question107">
<h3>Q108: Instruction LHLD 2000H is an example of :</h3>
<div class="rrb-note">Source: RRB Allahabad JE-II, 08.01.2006 </div>
<ul class="options">
<li><label><input type="radio" name="q107" id="q107_opta" data-question="107" data-option="a" data-correct="" data-explanation=""> Implied addressing</label></li>
<li><label><input type="radio" name="q107" id="q107_optb" data-question="107" data-option="b" data-correct="" data-explanation=""> Indirect addressing</label></li>
<li><label><input type="radio" name="q107" id="q107_optc" data-question="107" data-option="c" data-correct="" data-explanation=""> Register addressing</label></li>
<li><label><input type="radio" name="q107" id="q107_optd" data-question="107" data-option="d" data-correct="" data-explanation=""> Direct addressing 

Ans :</label></li>
</ul>
<div id="answer107" class="answer">Correct! </div>
<div id="wrong107" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question108">
<h3>Q109: In micro processor like 8080 and the 8085, the -
----------- cycle may have from one to five 
machine cycle–</h3>
<ul class="options">
<li><label><input type="radio" name="q108" id="q108_opta" data-question="108" data-option="a" data-correct="" data-explanation=""> micro-instruction</label></li>
<li><label><input type="radio" name="q108" id="q108_optb" data-question="108" data-option="b" data-correct="" data-explanation=""> source program</label></li>
<li><label><input type="radio" name="q108" id="q108_optc" data-question="108" data-option="c" data-correct="" data-explanation=""> instruction</label></li>
<li><label><input type="radio" name="q108" id="q108_optd" data-question="108" data-option="d" data-correct="" data-explanation=""> fetch 
 
LMRC SCTO Shift-I–2016 
Ans :</label></li>
</ul>
<div id="answer108" class="answer">Correct! </div>
<div id="wrong108" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question109">
<h3>Q110: In a Microprocessor 8085, if the clock 
frequency is 5MHz, how much time is required 
to execute an instruction of 18T states?</h3>
<div class="rrb-note">Source: RRB Bhubaneswar SSE-19.08.2001 </div>
<ul class="options">
<li><label><input type="radio" name="q109" id="q109_opta" data-question="109" data-option="a" data-correct="" data-explanation=""> 6.4 microsecond</label></li>
<li><label><input type="radio" name="q109" id="q109_optb" data-question="109" data-option="b" data-correct="" data-explanation=""> 4.2 microsecond</label></li>
<li><label><input type="radio" name="q109" id="q109_optc" data-question="109" data-option="c" data-correct="" data-explanation=""> 3.6 microsecond</label></li>
<li><label><input type="radio" name="q109" id="q109_optd" data-question="109" data-option="d" data-correct="" data-explanation=""> 1.5 microsecond 
 
Noida Metro Electronic JE 2017 

Ans :</label></li>
</ul>
<div id="answer109" class="answer">Correct! </div>
<div id="wrong109" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question110">
<h3>Q111: Which of the following interrupts has the 
lowest priority?</h3>
<ul class="options">
<li><label><input type="radio" name="q110" id="q110_opta" data-question="110" data-option="a" data-correct="c" data-explanation="RST 5.5 interrupts has the lowest priority in 
among all of the above. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1 
2 
3 
4 
5 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------"> RST 7.5</label></li>
<li><label><input type="radio" name="q110" id="q110_optb" data-question="110" data-option="b" data-correct="c" data-explanation="RST 5.5 interrupts has the lowest priority in 
among all of the above. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1 
2 
3 
4 
5 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------"> TRAP</label></li>
<li><label><input type="radio" name="q110" id="q110_optc" data-question="110" data-option="c" data-correct="c" data-explanation="RST 5.5 interrupts has the lowest priority in 
among all of the above. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1 
2 
3 
4 
5 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------"> RST 5.5</label></li>
<li><label><input type="radio" name="q110" id="q110_optd" data-question="110" data-option="d" data-correct="c" data-explanation="RST 5.5 interrupts has the lowest priority in 
among all of the above. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1 
2 
3 
4 
5 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------"> RST 6.5 
DMRC Electronics 11.04.2018, 12:15 to 2:30 PM</label></li>
</ul>
<div id="answer110" class="answer">Correct! RST 5.5 interrupts has the lowest priority in 
among all of the above. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1 
2 
3 
4 
5 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------</div>
<div id="wrong110" class="wrong">Incorrect. RST 5.5 interrupts has the lowest priority in 
among all of the above. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1 
2 
3 
4 
5 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------</div>
</div>
<div class="question" id="question111">
<h3>Q112: Which of the following interrupts is NOT level 
triggered?</h3>
<ul class="options">
<li><label><input type="radio" name="q111" id="q111_opta" data-question="111" data-option="a" data-correct="d" data-explanation="RST 7.5 interrupt is  not level triggered. 
RST 7.5 interrupt is  edged triggered.  
Inter-
rupt 
Prio
-rity 
Trigg-
ered 
Vect- 
ored 
Address Mask-
able 
TRAP 
1st 
Level/ 
edge 
Yes 
0024H 
Non 
Maskable 
RST 7.5 
2nd edge 
Yes 
003CH 
Yes 
RST 6.5 
3rd 
Level 
Yes 
0034H 
Yes 
RST 5.5 
4th 
Level 
Yes 
002CH 
Yes 
INTR  
None Level 
Non 
vectored 
None 
Yes"> RST 6.5</label></li>
<li><label><input type="radio" name="q111" id="q111_optb" data-question="111" data-option="b" data-correct="d" data-explanation="RST 7.5 interrupt is  not level triggered. 
RST 7.5 interrupt is  edged triggered.  
Inter-
rupt 
Prio
-rity 
Trigg-
ered 
Vect- 
ored 
Address Mask-
able 
TRAP 
1st 
Level/ 
edge 
Yes 
0024H 
Non 
Maskable 
RST 7.5 
2nd edge 
Yes 
003CH 
Yes 
RST 6.5 
3rd 
Level 
Yes 
0034H 
Yes 
RST 5.5 
4th 
Level 
Yes 
002CH 
Yes 
INTR  
None Level 
Non 
vectored 
None 
Yes"> INTR</label></li>
<li><label><input type="radio" name="q111" id="q111_optc" data-question="111" data-option="c" data-correct="d" data-explanation="RST 7.5 interrupt is  not level triggered. 
RST 7.5 interrupt is  edged triggered.  
Inter-
rupt 
Prio
-rity 
Trigg-
ered 
Vect- 
ored 
Address Mask-
able 
TRAP 
1st 
Level/ 
edge 
Yes 
0024H 
Non 
Maskable 
RST 7.5 
2nd edge 
Yes 
003CH 
Yes 
RST 6.5 
3rd 
Level 
Yes 
0034H 
Yes 
RST 5.5 
4th 
Level 
Yes 
002CH 
Yes 
INTR  
None Level 
Non 
vectored 
None 
Yes"> RST 5.5</label></li>
<li><label><input type="radio" name="q111" id="q111_optd" data-question="111" data-option="d" data-correct="d" data-explanation="RST 7.5 interrupt is  not level triggered. 
RST 7.5 interrupt is  edged triggered.  
Inter-
rupt 
Prio
-rity 
Trigg-
ered 
Vect- 
ored 
Address Mask-
able 
TRAP 
1st 
Level/ 
edge 
Yes 
0024H 
Non 
Maskable 
RST 7.5 
2nd edge 
Yes 
003CH 
Yes 
RST 6.5 
3rd 
Level 
Yes 
0034H 
Yes 
RST 5.5 
4th 
Level 
Yes 
002CH 
Yes 
INTR  
None Level 
Non 
vectored 
None 
Yes"> RST 7.5  
DMRC Electronics 19.04.2018, 12:15 to 2:30 PM 
DMRC Electronics 17.02.2017, 8:30 to 10:45 AM</label></li>
</ul>
<div id="answer111" class="answer">Correct! RST 7.5 interrupt is  not level triggered. 
RST 7.5 interrupt is  edged triggered.  
Inter-
rupt 
Prio
-rity 
Trigg-
ered 
Vect- 
ored 
Address Mask-
able 
TRAP 
1st 
Level/ 
edge 
Yes 
0024H 
Non 
Maskable 
RST 7.5 
2nd edge 
Yes 
003CH 
Yes 
RST 6.5 
3rd 
Level 
Yes 
0034H 
Yes 
RST 5.5 
4th 
Level 
Yes 
002CH 
Yes 
INTR  
None Level 
Non 
vectored 
None 
Yes</div>
<div id="wrong111" class="wrong">Incorrect. RST 7.5 interrupt is  not level triggered. 
RST 7.5 interrupt is  edged triggered.  
Inter-
rupt 
Prio
-rity 
Trigg-
ered 
Vect- 
ored 
Address Mask-
able 
TRAP 
1st 
Level/ 
edge 
Yes 
0024H 
Non 
Maskable 
RST 7.5 
2nd edge 
Yes 
003CH 
Yes 
RST 6.5 
3rd 
Level 
Yes 
0034H 
Yes 
RST 5.5 
4th 
Level 
Yes 
002CH 
Yes 
INTR  
None Level 
Non 
vectored 
None 
Yes</div>
</div>
<div class="question" id="question112">
<h3>Q113: The PCI support the interrupt line are</h3>
<ul class="options">
<li><label><input type="radio" name="q112" id="q112_opta" data-question="112" data-option="a" data-correct="a" data-explanation="The PCI support the interrupt line are level 
trigger. PCI enables multiple devices to share a signal 
interrupt line using level triggered interrupts. 

 
 
Microprocessor  
424 
YCT"> Level Trigger</label></li>
<li><label><input type="radio" name="q112" id="q112_optb" data-question="112" data-option="b" data-correct="a" data-explanation="The PCI support the interrupt line are level 
trigger. PCI enables multiple devices to share a signal 
interrupt line using level triggered interrupts. 

 
 
Microprocessor  
424 
YCT"> Positive Edge Trigger</label></li>
<li><label><input type="radio" name="q112" id="q112_optc" data-question="112" data-option="c" data-correct="a" data-explanation="The PCI support the interrupt line are level 
trigger. PCI enables multiple devices to share a signal 
interrupt line using level triggered interrupts. 

 
 
Microprocessor  
424 
YCT"> Negative Edge Trigger</label></li>
<li><label><input type="radio" name="q112" id="q112_optd" data-question="112" data-option="d" data-correct="a" data-explanation="The PCI support the interrupt line are level 
trigger. PCI enables multiple devices to share a signal 
interrupt line using level triggered interrupts. 

 
 
Microprocessor  
424 
YCT"> Falling Edge trigger 
UPMRC JE (S&T) 03.01.2023, 1:30 PM-3:30 PM</label></li>
</ul>
<div id="answer112" class="answer">Correct! The PCI support the interrupt line are level 
trigger. PCI enables multiple devices to share a signal 
interrupt line using level triggered interrupts. 

 
 
Microprocessor  
424 
YCT</div>
<div id="wrong112" class="wrong">Incorrect. The PCI support the interrupt line are level 
trigger. PCI enables multiple devices to share a signal 
interrupt line using level triggered interrupts. 

 
 
Microprocessor  
424 
YCT</div>
</div>
<div class="question" id="question113">
<h3>Q114: The non-maskable interrupt into to an Intel 
8085 microprocessor is.</h3>
<ul class="options">
<li><label><input type="radio" name="q113" id="q113_opta" data-question="113" data-option="a" data-correct="c" data-explanation="The non-maskable interrupt in an Intel 8085 
microprocessor is TRAP. TRAP has highest priority 
among all other interrupts. Its vector address location is 
0024H. TRAP is both edge and level trigger."> RST 7.5</label></li>
<li><label><input type="radio" name="q113" id="q113_optb" data-question="113" data-option="b" data-correct="c" data-explanation="The non-maskable interrupt in an Intel 8085 
microprocessor is TRAP. TRAP has highest priority 
among all other interrupts. Its vector address location is 
0024H. TRAP is both edge and level trigger."> NMI</label></li>
<li><label><input type="radio" name="q113" id="q113_optc" data-question="113" data-option="c" data-correct="c" data-explanation="The non-maskable interrupt in an Intel 8085 
microprocessor is TRAP. TRAP has highest priority 
among all other interrupts. Its vector address location is 
0024H. TRAP is both edge and level trigger."> TRAP</label></li>
<li><label><input type="radio" name="q113" id="q113_optd" data-question="113" data-option="d" data-correct="c" data-explanation="The non-maskable interrupt in an Intel 8085 
microprocessor is TRAP. TRAP has highest priority 
among all other interrupts. Its vector address location is 
0024H. TRAP is both edge and level trigger."> INTR 
DMRC (Regular)-2020</label></li>
</ul>
<div id="answer113" class="answer">Correct! The non-maskable interrupt in an Intel 8085 
microprocessor is TRAP. TRAP has highest priority 
among all other interrupts. Its vector address location is 
0024H. TRAP is both edge and level trigger.</div>
<div id="wrong113" class="wrong">Incorrect. The non-maskable interrupt in an Intel 8085 
microprocessor is TRAP. TRAP has highest priority 
among all other interrupts. Its vector address location is 
0024H. TRAP is both edge and level trigger.</div>
</div>
<div class="question" id="question114">
<h3>Q115: TRAP is...........where as RST 7.5, RST 6.5, RST 
5.5 are..............:</h3>
<ul class="options">
<li><label><input type="radio" name="q114" id="q114_opta" data-question="114" data-option="a" data-correct="" data-explanation=""> non-maskable:maskable</label></li>
<li><label><input type="radio" name="q114" id="q114_optb" data-question="114" data-option="b" data-correct="" data-explanation=""> non-maskable:non-maskable</label></li>
<li><label><input type="radio" name="q114" id="q114_optc" data-question="114" data-option="c" data-correct="" data-explanation=""> Maskable:maskable</label></li>
<li><label><input type="radio" name="q114" id="q114_optd" data-question="114" data-option="d" data-correct="" data-explanation=""> Maskable:non-maskable 
NMRC Electronics 09.03.2017, 8:30 – 10:45 AM  
 
Noida Metro Electronic JE 2017 
Ans :</label></li>
</ul>
<div id="answer114" class="answer">Correct! </div>
<div id="wrong114" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question115">
<h3>Q116: In 8085 TRAP is–</h3>
<ul class="options">
<li><label><input type="radio" name="q115" id="q115_opta" data-question="115" data-option="a" data-correct="" data-explanation=""> always maskable</label></li>
<li><label><input type="radio" name="q115" id="q115_optb" data-question="115" data-option="b" data-correct="" data-explanation=""> cannot interrupt a service sub-routine</label></li>
<li><label><input type="radio" name="q115" id="q115_optc" data-question="115" data-option="c" data-correct="" data-explanation=""> used for catastrophic events like temporary 
power failure</label></li>
<li><label><input type="radio" name="q115" id="q115_optd" data-question="115" data-option="d" data-correct="" data-explanation=""> lowest priority interrupt 
 
LMRC SCTO Shift-I–2016 
Ans :</label></li>
</ul>
<div id="answer115" class="answer">Correct! </div>
<div id="wrong115" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question116">
<h3>Q117: In 8085 to disable the whole interrupt system 
(except TRAP) :</h3>
<ul class="options">
<li><label><input type="radio" name="q116" id="q116_opta" data-question="116" data-option="a" data-correct="" data-explanation=""> the DI instruction may be used</label></li>
<li><label><input type="radio" name="q116" id="q116_optb" data-question="116" data-option="b" data-correct="" data-explanation=""> the DO instruction may be used</label></li>
<li><label><input type="radio" name="q116" id="q116_optc" data-question="116" data-option="c" data-correct="" data-explanation=""> the interrupt instruction may be used</label></li>
<li><label><input type="radio" name="q116" id="q116_optd" data-question="116" data-option="d" data-correct="" data-explanation=""> the EI instruction may be used 
 
LMRC SCTO Shift-I–2016 
Ans :</label></li>
</ul>
<div id="answer116" class="answer">Correct! </div>
<div id="wrong116" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question117">
<h3>Q118: What is the branching address of RST 6.5?</h3>
<ul class="options">
<li><label><input type="radio" name="q117" id="q117_opta" data-question="117" data-option="a" data-correct="d" data-explanation="To calculate vector address of RST n 
 
n × 8 = (X)10 → (Y)16 
For RST 6.5  
So, (6.5 ×8)10 = (52)10 
Hexadecimal
→0034H 
Interrupt 
Vector address 
TRAP (RST 4.5) 
0024H 
RST (5.5) 
002CH 
RST (6.5) 
0034 H 
RST (7.5) 
003CH"> 2CH</label></li>
<li><label><input type="radio" name="q117" id="q117_optb" data-question="117" data-option="b" data-correct="d" data-explanation="To calculate vector address of RST n 
 
n × 8 = (X)10 → (Y)16 
For RST 6.5  
So, (6.5 ×8)10 = (52)10 
Hexadecimal
→0034H 
Interrupt 
Vector address 
TRAP (RST 4.5) 
0024H 
RST (5.5) 
002CH 
RST (6.5) 
0034 H 
RST (7.5) 
003CH"> 24H</label></li>
<li><label><input type="radio" name="q117" id="q117_optc" data-question="117" data-option="c" data-correct="d" data-explanation="To calculate vector address of RST n 
 
n × 8 = (X)10 → (Y)16 
For RST 6.5  
So, (6.5 ×8)10 = (52)10 
Hexadecimal
→0034H 
Interrupt 
Vector address 
TRAP (RST 4.5) 
0024H 
RST (5.5) 
002CH 
RST (6.5) 
0034 H 
RST (7.5) 
003CH"> 6CH</label></li>
<li><label><input type="radio" name="q117" id="q117_optd" data-question="117" data-option="d" data-correct="d" data-explanation="To calculate vector address of RST n 
 
n × 8 = (X)10 → (Y)16 
For RST 6.5  
So, (6.5 ×8)10 = (52)10 
Hexadecimal
→0034H 
Interrupt 
Vector address 
TRAP (RST 4.5) 
0024H 
RST (5.5) 
002CH 
RST (6.5) 
0034 H 
RST (7.5) 
003CH"> 34H 
UPMRC JE (S&T) 03.01.2023, 1:30 PM-3:30 PM</label></li>
</ul>
<div id="answer117" class="answer">Correct! To calculate vector address of RST n 
 
n × 8 = (X)10 → (Y)16 
For RST 6.5  
So, (6.5 ×8)10 = (52)10 
Hexadecimal
→0034H 
Interrupt 
Vector address 
TRAP (RST 4.5) 
0024H 
RST (5.5) 
002CH 
RST (6.5) 
0034 H 
RST (7.5) 
003CH</div>
<div id="wrong117" class="wrong">Incorrect. To calculate vector address of RST n 
 
n × 8 = (X)10 → (Y)16 
For RST 6.5  
So, (6.5 ×8)10 = (52)10 
Hexadecimal
→0034H 
Interrupt 
Vector address 
TRAP (RST 4.5) 
0024H 
RST (5.5) 
002CH 
RST (6.5) 
0034 H 
RST (7.5) 
003CH</div>
</div>
<div class="question" id="question118">
<h3>Q119: What are level triggering interrupts?</h3>
<div class="rrb-note">Source: RRB Bhubaneswar JE-19.12.2010 </div>
<ul class="options">
<li><label><input type="radio" name="q118" id="q118_opta" data-question="118" data-option="a" data-correct="b" data-explanation="RST 6.5 and RST 5.5 are level triggering 
interrupts. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1st 
2nd 
3rd 
4th 
5th 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------"> INTR & TRAP</label></li>
<li><label><input type="radio" name="q118" id="q118_optb" data-question="118" data-option="b" data-correct="b" data-explanation="RST 6.5 and RST 5.5 are level triggering 
interrupts. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1st 
2nd 
3rd 
4th 
5th 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------"> RST6.5 & RST5.5</label></li>
<li><label><input type="radio" name="q118" id="q118_optc" data-question="118" data-option="c" data-correct="b" data-explanation="RST 6.5 and RST 5.5 are level triggering 
interrupts. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1st 
2nd 
3rd 
4th 
5th 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------"> RST7.5 & RST6.5</label></li>
<li><label><input type="radio" name="q118" id="q118_optd" data-question="118" data-option="d" data-correct="b" data-explanation="RST 6.5 and RST 5.5 are level triggering 
interrupts. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1st 
2nd 
3rd 
4th 
5th 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------"> None of these</label></li>
</ul>
<div id="answer118" class="answer">Correct! RST 6.5 and RST 5.5 are level triggering 
interrupts. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1st 
2nd 
3rd 
4th 
5th 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------</div>
<div id="wrong118" class="wrong">Incorrect. RST 6.5 and RST 5.5 are level triggering 
interrupts. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1st 
2nd 
3rd 
4th 
5th 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------</div>
</div>
<div class="question" id="question119">
<h3>Q120: In 
a 
microprocessor 
when 
a 
CPU 
is 
interrupted, it</h3>
<div class="rrb-note">Source: RRB SSE  Bilaspur Yellow paper, 21.12.2014 </div>
<ul class="options">
<li><label><input type="radio" name="q119" id="q119_opta" data-question="119" data-option="a" data-correct="" data-explanation=""> Stop execution of instructions</label></li>
<li><label><input type="radio" name="q119" id="q119_optb" data-question="119" data-option="b" data-correct="" data-explanation=""> Acknowledges interrupt and branches of 
subroutine</label></li>
<li><label><input type="radio" name="q119" id="q119_optc" data-question="119" data-option="c" data-correct="" data-explanation=""> Acknowledges interrupt and continues</label></li>
<li><label><input type="radio" name="q119" id="q119_optd" data-question="119" data-option="d" data-correct="" data-explanation=""> Acknowledges interrupt and waits for the 
next instruction from the interrupting device. 

Ans :</label></li>
</ul>
<div id="answer119" class="answer">Correct! </div>
<div id="wrong119" class="wrong">Incorrect. </div>
</div>
</div>
<div class="page " id="page5">
<div class="question" id="question120">
<h3>Q121: Which among the following are level triggering 
interrupts?</h3>
<div class="rrb-note">Source: RRB Mumbai JE-05.10.2008 </div>
<ul class="options">
<li><label><input type="radio" name="q120" id="q120_opta" data-question="120" data-option="a" data-correct="a" data-explanation="RST 6.5 and RST 5.5 both are level 
trigger-interrupt. It is hardware interrupt in 8085. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1 
2 
3 
4 
5 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------"> RST6.5 and RST5.5</label></li>
<li><label><input type="radio" name="q120" id="q120_optb" data-question="120" data-option="b" data-correct="a" data-explanation="RST 6.5 and RST 5.5 both are level 
trigger-interrupt. It is hardware interrupt in 8085. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1 
2 
3 
4 
5 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------"> RST7.5 and RST6.5</label></li>
<li><label><input type="radio" name="q120" id="q120_optc" data-question="120" data-option="c" data-correct="a" data-explanation="RST 6.5 and RST 5.5 both are level 
trigger-interrupt. It is hardware interrupt in 8085. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1 
2 
3 
4 
5 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------"> RST5.5 and RST7.5</label></li>
<li><label><input type="radio" name="q120" id="q120_optd" data-question="120" data-option="d" data-correct="a" data-explanation="RST 6.5 and RST 5.5 both are level 
trigger-interrupt. It is hardware interrupt in 8085. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1 
2 
3 
4 
5 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------"> INTR and RST7.5</label></li>
</ul>
<div id="answer120" class="answer">Correct! RST 6.5 and RST 5.5 both are level 
trigger-interrupt. It is hardware interrupt in 8085. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1 
2 
3 
4 
5 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------</div>
<div id="wrong120" class="wrong">Incorrect. RST 6.5 and RST 5.5 both are level 
trigger-interrupt. It is hardware interrupt in 8085. 
Priority 
Interrupt 
Trigger 
Vector 
Address 
1 
2 
3 
4 
5 
TRAP 
RST 7.5 
RST 6.5 
RST 5.5 
INTR 
Level & Edge 
Edge 
Level 
Level 
Level 
0024 H 
003C H 
0034 H 
002C H 
---------</div>
</div>
<div class="question" id="question121">
<h3>Q122: Which interrupt has the highest priority?</h3>
<div class="rrb-note">Source: RRB Mumbai JE-05.10.2008 </div>
<ul class="options">
<li><label><input type="radio" name="q121" id="q121_opta" data-question="121" data-option="a" data-correct="b" data-explanation="TRAP has the highest priority interrupts.  
• TRAP is a non-maskable interrupt. Did not disable it. 
It  is also known as RST 4.5 interrupt."> INTR</label></li>
<li><label><input type="radio" name="q121" id="q121_optb" data-question="121" data-option="b" data-correct="b" data-explanation="TRAP has the highest priority interrupts.  
• TRAP is a non-maskable interrupt. Did not disable it. 
It  is also known as RST 4.5 interrupt."> TRAP</label></li>
<li><label><input type="radio" name="q121" id="q121_optc" data-question="121" data-option="c" data-correct="b" data-explanation="TRAP has the highest priority interrupts.  
• TRAP is a non-maskable interrupt. Did not disable it. 
It  is also known as RST 4.5 interrupt."> RST 6.5</label></li>
<li><label><input type="radio" name="q121" id="q121_optd" data-question="121" data-option="d" data-correct="b" data-explanation="TRAP has the highest priority interrupts.  
• TRAP is a non-maskable interrupt. Did not disable it. 
It  is also known as RST 4.5 interrupt."> None of these</label></li>
</ul>
<div id="answer121" class="answer">Correct! TRAP has the highest priority interrupts.  
• TRAP is a non-maskable interrupt. Did not disable it. 
It  is also known as RST 4.5 interrupt.</div>
<div id="wrong121" class="wrong">Incorrect. TRAP has the highest priority interrupts.  
• TRAP is a non-maskable interrupt. Did not disable it. 
It  is also known as RST 4.5 interrupt.</div>
</div>
<div class="question" id="question122">
<h3>Q123: The number of hardware interrupts (which 
require an external signal to interrupt present 
in an 8085 microprocessor are–––––––</h3>
<div class="rrb-note">Source: RRB Kolkata JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q122" id="q122_opta" data-question="122" data-option="a" data-correct="c" data-explanation="Hardware Interrupts: Interrupts are the 
signals generated by the external devices to request the 
microprocessor to perform a task. 
These are 5 interrupt signals, i.e. 
INTR, RST7.5, RST6.5, RST5.5, TRAP."> 1</label></li>
<li><label><input type="radio" name="q122" id="q122_optb" data-question="122" data-option="b" data-correct="c" data-explanation="Hardware Interrupts: Interrupts are the 
signals generated by the external devices to request the 
microprocessor to perform a task. 
These are 5 interrupt signals, i.e. 
INTR, RST7.5, RST6.5, RST5.5, TRAP."> 4</label></li>
<li><label><input type="radio" name="q122" id="q122_optc" data-question="122" data-option="c" data-correct="c" data-explanation="Hardware Interrupts: Interrupts are the 
signals generated by the external devices to request the 
microprocessor to perform a task. 
These are 5 interrupt signals, i.e. 
INTR, RST7.5, RST6.5, RST5.5, TRAP."> 5</label></li>
<li><label><input type="radio" name="q122" id="q122_optd" data-question="122" data-option="d" data-correct="c" data-explanation="Hardware Interrupts: Interrupts are the 
signals generated by the external devices to request the 
microprocessor to perform a task. 
These are 5 interrupt signals, i.e. 
INTR, RST7.5, RST6.5, RST5.5, TRAP."> 13</label></li>
</ul>
<div id="answer122" class="answer">Correct! Hardware Interrupts: Interrupts are the 
signals generated by the external devices to request the 
microprocessor to perform a task. 
These are 5 interrupt signals, i.e. 
INTR, RST7.5, RST6.5, RST5.5, TRAP.</div>
<div id="wrong122" class="wrong">Incorrect. Hardware Interrupts: Interrupts are the 
signals generated by the external devices to request the 
microprocessor to perform a task. 
These are 5 interrupt signals, i.e. 
INTR, RST7.5, RST6.5, RST5.5, TRAP.</div>
</div>
<div class="question" id="question123">
<h3>Q124: The number of interrupt and flag registers in 
8085 are respectively:</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q123" id="q123_opta" data-question="123" data-option="a" data-correct="d" data-explanation="The number of interrupt is 5 and flag 
registers in 8085 is 5. The hardware interrupts are 
TRAP, RST 7.5, RST 6.5, RST 5.5 INTR and the flag 
registers are Sign(S), Zero (Z), Auxiliary Carry (AC), 
Parity (P) and Carry Flag (CY)."> 8, 5</label></li>
<li><label><input type="radio" name="q123" id="q123_optb" data-question="123" data-option="b" data-correct="d" data-explanation="The number of interrupt is 5 and flag 
registers in 8085 is 5. The hardware interrupts are 
TRAP, RST 7.5, RST 6.5, RST 5.5 INTR and the flag 
registers are Sign(S), Zero (Z), Auxiliary Carry (AC), 
Parity (P) and Carry Flag (CY)."> 5, 8</label></li>
<li><label><input type="radio" name="q123" id="q123_optc" data-question="123" data-option="c" data-correct="d" data-explanation="The number of interrupt is 5 and flag 
registers in 8085 is 5. The hardware interrupts are 
TRAP, RST 7.5, RST 6.5, RST 5.5 INTR and the flag 
registers are Sign(S), Zero (Z), Auxiliary Carry (AC), 
Parity (P) and Carry Flag (CY)."> 8, 8</label></li>
<li><label><input type="radio" name="q123" id="q123_optd" data-question="123" data-option="d" data-correct="d" data-explanation="The number of interrupt is 5 and flag 
registers in 8085 is 5. The hardware interrupts are 
TRAP, RST 7.5, RST 6.5, RST 5.5 INTR and the flag 
registers are Sign(S), Zero (Z), Auxiliary Carry (AC), 
Parity (P) and Carry Flag (CY)."> 5, 5  
LMRC SCTO (Electronics) 16.04.2018, Shift-II 


 
 
Microprocessor  
425 
YCT</label></li>
</ul>
<div id="answer123" class="answer">Correct! The number of interrupt is 5 and flag 
registers in 8085 is 5. The hardware interrupts are 
TRAP, RST 7.5, RST 6.5, RST 5.5 INTR and the flag 
registers are Sign(S), Zero (Z), Auxiliary Carry (AC), 
Parity (P) and Carry Flag (CY).</div>
<div id="wrong123" class="wrong">Incorrect. The number of interrupt is 5 and flag 
registers in 8085 is 5. The hardware interrupts are 
TRAP, RST 7.5, RST 6.5, RST 5.5 INTR and the flag 
registers are Sign(S), Zero (Z), Auxiliary Carry (AC), 
Parity (P) and Carry Flag (CY).</div>
</div>
<div class="question" id="question124">
<h3>Q125: The order of priority for interrupts in 8085 
MPU is</h3>
<div class="rrb-note">Source: RRB Bangalore SEE-09.09.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q124" id="q124_opta" data-question="124" data-option="a" data-correct="b" data-explanation="The order of priority for interrupts in 8085 
MPU is TRAP, RST 7.5, RST 6.5, RST 5.5 according 
to given interrupt. 
TRAP interrupt has the highest priority and INTR has 
lowest priority."> RST 7.5, RST 6.5, RST 5.5, TRAP</label></li>
<li><label><input type="radio" name="q124" id="q124_optb" data-question="124" data-option="b" data-correct="b" data-explanation="The order of priority for interrupts in 8085 
MPU is TRAP, RST 7.5, RST 6.5, RST 5.5 according 
to given interrupt. 
TRAP interrupt has the highest priority and INTR has 
lowest priority."> TRAP, RST 7.5, RST 6.5, RST 5.5</label></li>
<li><label><input type="radio" name="q124" id="q124_optc" data-question="124" data-option="c" data-correct="b" data-explanation="The order of priority for interrupts in 8085 
MPU is TRAP, RST 7.5, RST 6.5, RST 5.5 according 
to given interrupt. 
TRAP interrupt has the highest priority and INTR has 
lowest priority."> RST 5.5, RST 6.5, RST 7.5, TRAP</label></li>
<li><label><input type="radio" name="q124" id="q124_optd" data-question="124" data-option="d" data-correct="b" data-explanation="The order of priority for interrupts in 8085 
MPU is TRAP, RST 7.5, RST 6.5, RST 5.5 according 
to given interrupt. 
TRAP interrupt has the highest priority and INTR has 
lowest priority."> TRAP, RST 5.5, RST 6.5, RST 7.5</label></li>
</ul>
<div id="answer124" class="answer">Correct! The order of priority for interrupts in 8085 
MPU is TRAP, RST 7.5, RST 6.5, RST 5.5 according 
to given interrupt. 
TRAP interrupt has the highest priority and INTR has 
lowest priority.</div>
<div id="wrong124" class="wrong">Incorrect. The order of priority for interrupts in 8085 
MPU is TRAP, RST 7.5, RST 6.5, RST 5.5 according 
to given interrupt. 
TRAP interrupt has the highest priority and INTR has 
lowest priority.</div>
</div>
<div class="question" id="question125">
<h3>Q126: NMI input is–</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-26.02.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q125" id="q125_opta" data-question="125" data-option="a" data-correct="b" data-explanation="NMI input is edge triggered on positive edge 
i.e. 0 to 1. 
•  NMI stands for Non Maskable Interrupt. 
•  The 8086 has two hardware interrupt pins, i.e. NMI 
and INTR. NMI is a non-maskable interrupt and 
INTR is a maskable interrupt, one more interrupt pin 
associated is INTA called interrupt acknowledge."> Edge Triggered on Negative edge i.e. 1 to 0 
transition</label></li>
<li><label><input type="radio" name="q125" id="q125_optb" data-question="125" data-option="b" data-correct="b" data-explanation="NMI input is edge triggered on positive edge 
i.e. 0 to 1. 
•  NMI stands for Non Maskable Interrupt. 
•  The 8086 has two hardware interrupt pins, i.e. NMI 
and INTR. NMI is a non-maskable interrupt and 
INTR is a maskable interrupt, one more interrupt pin 
associated is INTA called interrupt acknowledge."> Edge Triggered on Positive edge i.e. 0 to 1 
transition</label></li>
<li><label><input type="radio" name="q125" id="q125_optc" data-question="125" data-option="c" data-correct="b" data-explanation="NMI input is edge triggered on positive edge 
i.e. 0 to 1. 
•  NMI stands for Non Maskable Interrupt. 
•  The 8086 has two hardware interrupt pins, i.e. NMI 
and INTR. NMI is a non-maskable interrupt and 
INTR is a maskable interrupt, one more interrupt pin 
associated is INTA called interrupt acknowledge."> Level triggered on 1</label></li>
<li><label><input type="radio" name="q125" id="q125_optd" data-question="125" data-option="d" data-correct="b" data-explanation="NMI input is edge triggered on positive edge 
i.e. 0 to 1. 
•  NMI stands for Non Maskable Interrupt. 
•  The 8086 has two hardware interrupt pins, i.e. NMI 
and INTR. NMI is a non-maskable interrupt and 
INTR is a maskable interrupt, one more interrupt pin 
associated is INTA called interrupt acknowledge."> Level triggered on 0</label></li>
</ul>
<div id="answer125" class="answer">Correct! NMI input is edge triggered on positive edge 
i.e. 0 to 1. 
•  NMI stands for Non Maskable Interrupt. 
•  The 8086 has two hardware interrupt pins, i.e. NMI 
and INTR. NMI is a non-maskable interrupt and 
INTR is a maskable interrupt, one more interrupt pin 
associated is INTA called interrupt acknowledge.</div>
<div id="wrong125" class="wrong">Incorrect. NMI input is edge triggered on positive edge 
i.e. 0 to 1. 
•  NMI stands for Non Maskable Interrupt. 
•  The 8086 has two hardware interrupt pins, i.e. NMI 
and INTR. NMI is a non-maskable interrupt and 
INTR is a maskable interrupt, one more interrupt pin 
associated is INTA called interrupt acknowledge.</div>
</div>
<div class="question" id="question126">
<h3>Q127: When the 8085 receives an interrupt on its 
INTR pin</h3>
<div class="rrb-note">Source: RRB Kolkata 06.02.2005 </div>
<ul class="options">
<li><label><input type="radio" name="q126" id="q126_opta" data-question="126" data-option="a" data-correct="" data-explanation=""> The program is directly transferred to a fixed 
call location</label></li>
<li><label><input type="radio" name="q126" id="q126_optb" data-question="126" data-option="b" data-correct="" data-explanation=""> 8085 waits till an interrupt acknowledgement 
is received and transfers program to a fixed 
call location</label></li>
<li><label><input type="radio" name="q126" id="q126_optc" data-question="126" data-option="c" data-correct="" data-explanation=""> The call location is determined by an external 
device</label></li>
<li><label><input type="radio" name="q126" id="q126_optd" data-question="126" data-option="d" data-correct="" data-explanation=""> The program is transferred to a call location 
indicated by HL register pair 
 

Ans :</label></li>
</ul>
<div id="answer126" class="answer">Correct! </div>
<div id="wrong126" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question127">
<h3>Q128: Which one of the following is not a vectored 
interrupt?</h3>
<div class="rrb-note">Source: RRB Gorakhpur SSE-09.09.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q127" id="q127_opta" data-question="127" data-option="a" data-correct="" data-explanation=""> TRAP</label></li>
<li><label><input type="radio" name="q127" id="q127_optb" data-question="127" data-option="b" data-correct="" data-explanation=""> RST7.5</label></li>
<li><label><input type="radio" name="q127" id="q127_optc" data-question="127" data-option="c" data-correct="" data-explanation=""> RST3</label></li>
<li><label><input type="radio" name="q127" id="q127_optd" data-question="127" data-option="d" data-correct="" data-explanation=""> INTR 


Ans :</label></li>
</ul>
<div id="answer127" class="answer">Correct! </div>
<div id="wrong127" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question128">
<h3>Q129: Program 
which 
translates 
an 
assembly 
language programme into binary machine 
language is known as</h3>
<div class="rrb-note">Source: RRB JE 31.08.2019 </div>
<ul class="options">
<li><label><input type="radio" name="q128" id="q128_opta" data-question="128" data-option="a" data-correct="" data-explanation=""> Assembler</label></li>
<li><label><input type="radio" name="q128" id="q128_optb" data-question="128" data-option="b" data-correct="" data-explanation=""> translator</label></li>
<li><label><input type="radio" name="q128" id="q128_optc" data-question="128" data-option="c" data-correct="" data-explanation=""> interpreter</label></li>
<li><label><input type="radio" name="q128" id="q128_optd" data-question="128" data-option="d" data-correct="" data-explanation=""> compiler 

LMRC JE (S&T) 12.05.2018 
Ans :</label></li>
</ul>
<div id="answer128" class="answer">Correct! </div>
<div id="wrong128" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question129">
<h3>Q130: Assembly language is a–</h3>
<div class="rrb-note">Source: RRB JE (Shift-2), 29.8.2015) </div>
<ul class="options">
<li><label><input type="radio" name="q129" id="q129_opta" data-question="129" data-option="a" data-correct="" data-explanation=""> Machine independent language</label></li>
<li><label><input type="radio" name="q129" id="q129_optb" data-question="129" data-option="b" data-correct="" data-explanation=""> Machine dependent language</label></li>
<li><label><input type="radio" name="q129" id="q129_optc" data-question="129" data-option="c" data-correct="" data-explanation=""> High-level language</label></li>
<li><label><input type="radio" name="q129" id="q129_optd" data-question="129" data-option="d" data-correct="" data-explanation=""> Language which requires interpreter 
(
Ans :</label></li>
</ul>
<div id="answer129" class="answer">Correct! </div>
<div id="wrong129" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question130">
<h3>Q131: In a Computer, Assembler is</h3>
<div class="rrb-note">Source: RRB SSE  Bilaspur Yellow paper, 21.12.2014 </div>
<ul class="options">
<li><label><input type="radio" name="q130" id="q130_opta" data-question="130" data-option="a" data-correct="" data-explanation=""> a program that places programs into memory 
and prepares then for execution</label></li>
<li><label><input type="radio" name="q130" id="q130_optb" data-question="130" data-option="b" data-correct="" data-explanation=""> a program that automate the translation of 
assembly language into machine language</label></li>
<li><label><input type="radio" name="q130" id="q130_optc" data-question="130" data-option="c" data-correct="" data-explanation=""> a program that accepts a program written in a high 
level language and produces an object program</label></li>
<li><label><input type="radio" name="q130" id="q130_optd" data-question="130" data-option="d" data-correct="" data-explanation=""> is a program that appears to execute a source 
program it were machine language 

Ans :</label></li>
</ul>
<div id="answer130" class="answer">Correct! </div>
<div id="wrong130" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question131">
<h3>Q132: The software used to drive microprocessor 
based system is called:–</h3>
<ul class="options">
<li><label><input type="radio" name="q131" id="q131_opta" data-question="131" data-option="a" data-correct="" data-explanation=""> Assembly language</label></li>
<li><label><input type="radio" name="q131" id="q131_optb" data-question="131" data-option="b" data-correct="" data-explanation=""> Firm ware</label></li>
<li><label><input type="radio" name="q131" id="q131_optc" data-question="131" data-option="c" data-correct="" data-explanation=""> High level language</label></li>
<li><label><input type="radio" name="q131" id="q131_optd" data-question="131" data-option="d" data-correct="" data-explanation=""> Basic interpreter instructions 
 
DMRC JE-2013 
Ans :</label></li>
</ul>
<div id="answer131" class="answer">Correct! </div>
<div id="wrong131" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question132">
<h3>Q133: ______ works on translation of high level 
language programs to machine language for 
microprocessor execution.</h3>
<ul class="options">
<li><label><input type="radio" name="q132" id="q132_opta" data-question="132" data-option="a" data-correct="c" data-explanation="Compiler is a computer program that translate 
a program written in a high level language into the 
machine language of the computer. The compiler is 
used to convert source code to machine code or to be 
translate into compiled code."> Assembler</label></li>
<li><label><input type="radio" name="q132" id="q132_optb" data-question="132" data-option="b" data-correct="c" data-explanation="Compiler is a computer program that translate 
a program written in a high level language into the 
machine language of the computer. The compiler is 
used to convert source code to machine code or to be 
translate into compiled code."> Translator</label></li>
<li><label><input type="radio" name="q132" id="q132_optc" data-question="132" data-option="c" data-correct="c" data-explanation="Compiler is a computer program that translate 
a program written in a high level language into the 
machine language of the computer. The compiler is 
used to convert source code to machine code or to be 
translate into compiled code."> Compiler</label></li>
<li><label><input type="radio" name="q132" id="q132_optd" data-question="132" data-option="d" data-correct="c" data-explanation="Compiler is a computer program that translate 
a program written in a high level language into the 
machine language of the computer. The compiler is 
used to convert source code to machine code or to be 
translate into compiled code."> Communicator 
UPMRC JE (S&T) 03.01.2023, 1:30 PM-3:30 PM</label></li>
</ul>
<div id="answer132" class="answer">Correct! Compiler is a computer program that translate 
a program written in a high level language into the 
machine language of the computer. The compiler is 
used to convert source code to machine code or to be 
translate into compiled code.</div>
<div id="wrong132" class="wrong">Incorrect. Compiler is a computer program that translate 
a program written in a high level language into the 
machine language of the computer. The compiler is 
used to convert source code to machine code or to be 
translate into compiled code.</div>
</div>
<div class="question" id="question133">
<h3>Q134: For the 8085 assembly language program given 
below, the content of the accumulator after the 
execution of the program is : 
 
3000 
MVI 
A, 
45H 
 
3002 
MOV 
B, 
A 
 
3003 
STC 
 
3004 
CMC 
 
3005 
RAR 
 
3006 
XRA 
B</h3>
<div class="rrb-note">Source: RRB Jammu SSE-2013 </div>
<ul class="options">
<li><label><input type="radio" name="q133" id="q133_opta" data-question="133" data-option="a" data-correct="" data-explanation=""> 00H</label></li>
<li><label><input type="radio" name="q133" id="q133_optb" data-question="133" data-option="b" data-correct="" data-explanation=""> 45H</label></li>
<li><label><input type="radio" name="q133" id="q133_optc" data-question="133" data-option="c" data-correct="" data-explanation=""> 67H</label></li>
<li><label><input type="radio" name="q133" id="q133_optd" data-question="133" data-option="d" data-correct="" data-explanation=""> E7H 

Ans :</label></li>
</ul>
<div id="answer133" class="answer">Correct! </div>
<div id="wrong133" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question134">
<h3>Q135: For CALL or For JUMP is to branch if 
program area is outside ......... segment in 8086.</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q134" id="q134_opta" data-question="134" data-option="a" data-correct="" data-explanation=""> 4K Byte</label></li>
<li><label><input type="radio" name="q134" id="q134_optb" data-question="134" data-option="b" data-correct="" data-explanation=""> 16K Byte</label></li>
<li><label><input type="radio" name="q134" id="q134_optc" data-question="134" data-option="c" data-correct="" data-explanation=""> 32K Byte</label></li>
<li><label><input type="radio" name="q134" id="q134_optd" data-question="134" data-option="d" data-correct="" data-explanation=""> 64K Byte 

Ans :</label></li>
</ul>
<div id="answer134" class="answer">Correct! </div>
<div id="wrong134" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question135">
<h3>Q136: The technique of assigning a memory address 
to each I/O device in the computer system is 
called-</h3>
<div class="rrb-note">Source: RRB JE 31.08.2019 </div>
<ul class="options">
<li><label><input type="radio" name="q135" id="q135_opta" data-question="135" data-option="a" data-correct="c" data-explanation="The technique of assigning a memory address 
to each I/O device in the computer system is called 
memory-mapped I/O. Memory-mapped input/output 
address the same address space to address both main 
memory and input/output devices. The memory and 
registers of the input/output devices are mapped to 
(associated with) address values. So a memory address 
may refer to either a portion of physical RAM, or 
instead to memory and registers of the input/output 
device."> Ported I/O</label></li>
<li><label><input type="radio" name="q135" id="q135_optb" data-question="135" data-option="b" data-correct="c" data-explanation="The technique of assigning a memory address 
to each I/O device in the computer system is called 
memory-mapped I/O. Memory-mapped input/output 
address the same address space to address both main 
memory and input/output devices. The memory and 
registers of the input/output devices are mapped to 
(associated with) address values. So a memory address 
may refer to either a portion of physical RAM, or 
instead to memory and registers of the input/output 
device."> Dedicated I/O</label></li>
<li><label><input type="radio" name="q135" id="q135_optc" data-question="135" data-option="c" data-correct="c" data-explanation="The technique of assigning a memory address 
to each I/O device in the computer system is called 
memory-mapped I/O. Memory-mapped input/output 
address the same address space to address both main 
memory and input/output devices. The memory and 
registers of the input/output devices are mapped to 
(associated with) address values. So a memory address 
may refer to either a portion of physical RAM, or 
instead to memory and registers of the input/output 
device."> Memory-mapped I/O</label></li>
<li><label><input type="radio" name="q135" id="q135_optd" data-question="135" data-option="d" data-correct="c" data-explanation="The technique of assigning a memory address 
to each I/O device in the computer system is called 
memory-mapped I/O. Memory-mapped input/output 
address the same address space to address both main 
memory and input/output devices. The memory and 
registers of the input/output devices are mapped to 
(associated with) address values. So a memory address 
may refer to either a portion of physical RAM, or 
instead to memory and registers of the input/output 
device."> Wired I/O</label></li>
</ul>
<div id="answer135" class="answer">Correct! The technique of assigning a memory address 
to each I/O device in the computer system is called 
memory-mapped I/O. Memory-mapped input/output 
address the same address space to address both main 
memory and input/output devices. The memory and 
registers of the input/output devices are mapped to 
(associated with) address values. So a memory address 
may refer to either a portion of physical RAM, or 
instead to memory and registers of the input/output 
device.</div>
<div id="wrong135" class="wrong">Incorrect. The technique of assigning a memory address 
to each I/O device in the computer system is called 
memory-mapped I/O. Memory-mapped input/output 
address the same address space to address both main 
memory and input/output devices. The memory and 
registers of the input/output devices are mapped to 
(associated with) address values. So a memory address 
may refer to either a portion of physical RAM, or 
instead to memory and registers of the input/output 
device.</div>
</div>
<div class="question" id="question136">
<h3>Q137: First In First Out (FIFO) is used in-</h3>
<div class="rrb-note">Source: RRB JE 31.08.2019 </div>
<ul class="options">
<li><label><input type="radio" name="q136" id="q136_opta" data-question="136" data-option="a" data-correct="c" data-explanation="A FIFO queue is a queue that operates on a 
First-In, First-Out (FIFO) principle. This means that the 
request (like a customer in a store or a print job sent to a 
printer) is processed in the order in which it arrives."> Stack</label></li>
<li><label><input type="radio" name="q136" id="q136_optb" data-question="136" data-option="b" data-correct="c" data-explanation="A FIFO queue is a queue that operates on a 
First-In, First-Out (FIFO) principle. This means that the 
request (like a customer in a store or a print job sent to a 
printer) is processed in the order in which it arrives."> Linked list</label></li>
<li><label><input type="radio" name="q136" id="q136_optc" data-question="136" data-option="c" data-correct="c" data-explanation="A FIFO queue is a queue that operates on a 
First-In, First-Out (FIFO) principle. This means that the 
request (like a customer in a store or a print job sent to a 
printer) is processed in the order in which it arrives."> Queue</label></li>
<li><label><input type="radio" name="q136" id="q136_optd" data-question="136" data-option="d" data-correct="c" data-explanation="A FIFO queue is a queue that operates on a 
First-In, First-Out (FIFO) principle. This means that the 
request (like a customer in a store or a print job sent to a 
printer) is processed in the order in which it arrives."> Tree</label></li>
</ul>
<div id="answer136" class="answer">Correct! A FIFO queue is a queue that operates on a 
First-In, First-Out (FIFO) principle. This means that the 
request (like a customer in a store or a print job sent to a 
printer) is processed in the order in which it arrives.</div>
<div id="wrong136" class="wrong">Incorrect. A FIFO queue is a queue that operates on a 
First-In, First-Out (FIFO) principle. This means that the 
request (like a customer in a store or a print job sent to a 
printer) is processed in the order in which it arrives.</div>
</div>
<div class="question" id="question137">
<h3>Q138: When a microprocessor has 1 MB addressing 
memory, its address bus width will be?</h3>
<ul class="options">
<li><label><input type="radio" name="q137" id="q137_opta" data-question="137" data-option="a" data-correct="" data-explanation=""> 8 bits</label></li>
<li><label><input type="radio" name="q137" id="q137_optb" data-question="137" data-option="b" data-correct="" data-explanation=""> 16 bits</label></li>
<li><label><input type="radio" name="q137" id="q137_optc" data-question="137" data-option="c" data-correct="" data-explanation=""> 20 bits</label></li>
<li><label><input type="radio" name="q137" id="q137_optd" data-question="137" data-option="d" data-correct="" data-explanation=""> 32 bits 
LMRC JE (S&T) 12.05.2018 
Ans :</label></li>
</ul>
<div id="answer137" class="answer">Correct! </div>
<div id="wrong137" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question138">
<h3>Q139: In microprocessor based system DMA refers to:</h3>
<ul class="options">
<li><label><input type="radio" name="q138" id="q138_opta" data-question="138" data-option="a" data-correct="b" data-explanation="DMA stands for Direct Memory Access is a 
type of control unit that works as an interface for the 
data bus and the I/O devices. It contains an address 
unit, which generates the address and selects an I/O 
device for the transfer of data."> Direct memory access for the microprocessor</label></li>
<li><label><input type="radio" name="q138" id="q138_optb" data-question="138" data-option="b" data-correct="b" data-explanation="DMA stands for Direct Memory Access is a 
type of control unit that works as an interface for the 
data bus and the I/O devices. It contains an address 
unit, which generates the address and selects an I/O 
device for the transfer of data."> Direct memory access for the i/o devices</label></li>
<li><label><input type="radio" name="q138" id="q138_optc" data-question="138" data-option="c" data-correct="b" data-explanation="DMA stands for Direct Memory Access is a 
type of control unit that works as an interface for the 
data bus and the I/O devices. It contains an address 
unit, which generates the address and selects an I/O 
device for the transfer of data."> Direct memory access for the user</label></li>
<li><label><input type="radio" name="q138" id="q138_optd" data-question="138" data-option="d" data-correct="b" data-explanation="DMA stands for Direct Memory Access is a 
type of control unit that works as an interface for the 
data bus and the I/O devices. It contains an address 
unit, which generates the address and selects an I/O 
device for the transfer of data."> Direct memory access for the microprocessor 
and user 
NMRC Electronics 09.03.2017, 8:30 – 10:45 AM 
Ans</label></li>
</ul>
<div id="answer138" class="answer">Correct! DMA stands for Direct Memory Access is a 
type of control unit that works as an interface for the 
data bus and the I/O devices. It contains an address 
unit, which generates the address and selects an I/O 
device for the transfer of data.</div>
<div id="wrong138" class="wrong">Incorrect. DMA stands for Direct Memory Access is a 
type of control unit that works as an interface for the 
data bus and the I/O devices. It contains an address 
unit, which generates the address and selects an I/O 
device for the transfer of data.</div>
</div>
<div class="question" id="question139">
<h3>Q140: A microprocessor with a 12 bit address bus will 
be able to access–––––––</h3>
<div class="rrb-note">Source: RRB Bangalore SSE-09.09.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q139" id="q139_opta" data-question="139" data-option="a" data-correct="c" data-explanation="A microprocessor with 12-bit address bus is 
suitable for accessing 4 kbytes of memory.  
 
A = 12 bit 
We know that- 
 
Memory access  capacity = 2A×D   
 
 
 
           = 212×8 
 
 
 
          = 22×210×8 
 
 
 
          = 4Kbytes  
Where,  A→ Address line 
 
D→ Data line"> 0.4 kbytes memory</label></li>
<li><label><input type="radio" name="q139" id="q139_optb" data-question="139" data-option="b" data-correct="c" data-explanation="A microprocessor with 12-bit address bus is 
suitable for accessing 4 kbytes of memory.  
 
A = 12 bit 
We know that- 
 
Memory access  capacity = 2A×D   
 
 
 
           = 212×8 
 
 
 
          = 22×210×8 
 
 
 
          = 4Kbytes  
Where,  A→ Address line 
 
D→ Data line"> 8 kbytes memory</label></li>
<li><label><input type="radio" name="q139" id="q139_optc" data-question="139" data-option="c" data-correct="c" data-explanation="A microprocessor with 12-bit address bus is 
suitable for accessing 4 kbytes of memory.  
 
A = 12 bit 
We know that- 
 
Memory access  capacity = 2A×D   
 
 
 
           = 212×8 
 
 
 
          = 22×210×8 
 
 
 
          = 4Kbytes  
Where,  A→ Address line 
 
D→ Data line"> 4 kbytes memory</label></li>
<li><label><input type="radio" name="q139" id="q139_optd" data-question="139" data-option="d" data-correct="c" data-explanation="A microprocessor with 12-bit address bus is 
suitable for accessing 4 kbytes of memory.  
 
A = 12 bit 
We know that- 
 
Memory access  capacity = 2A×D   
 
 
 
           = 212×8 
 
 
 
          = 22×210×8 
 
 
 
          = 4Kbytes  
Where,  A→ Address line 
 
D→ Data line"> 1 kbytes memory</label></li>
</ul>
<div id="answer139" class="answer">Correct! A microprocessor with 12-bit address bus is 
suitable for accessing 4 kbytes of memory.  
 
A = 12 bit 
We know that- 
 
Memory access  capacity = 2A×D   
 
 
 
           = 212×8 
 
 
 
          = 22×210×8 
 
 
 
          = 4Kbytes  
Where,  A→ Address line 
 
D→ Data line</div>
<div id="wrong139" class="wrong">Incorrect. A microprocessor with 12-bit address bus is 
suitable for accessing 4 kbytes of memory.  
 
A = 12 bit 
We know that- 
 
Memory access  capacity = 2A×D   
 
 
 
           = 212×8 
 
 
 
          = 22×210×8 
 
 
 
          = 4Kbytes  
Where,  A→ Address line 
 
D→ Data line</div>
</div>
<div class="question" id="question140">
<h3>Q141: A microprocessor uses 3 MHz oscillator. The 
duration of one T state is.</h3>
<div class="rrb-note">Source: RRB Kolkata Engg.20.02.2000 </div>
<ul class="options">
<li><label><input type="radio" name="q140" id="q140_opta" data-question="140" data-option="a" data-correct="c" data-explanation="Given that, 
 - f= 3 MHz 
 
   Time = 1
f = 
1
3MHz  = 
6
1×10 second
3
−
 
 
          T
0.33 s
=
µ  

 
 
Microprocessor  
427 
YCT"> 1µs</label></li>
<li><label><input type="radio" name="q140" id="q140_optb" data-question="140" data-option="b" data-correct="c" data-explanation="Given that, 
 - f= 3 MHz 
 
   Time = 1
f = 
1
3MHz  = 
6
1×10 second
3
−
 
 
          T
0.33 s
=
µ  

 
 
Microprocessor  
427 
YCT"> 0.666µs</label></li>
<li><label><input type="radio" name="q140" id="q140_optc" data-question="140" data-option="c" data-correct="c" data-explanation="Given that, 
 - f= 3 MHz 
 
   Time = 1
f = 
1
3MHz  = 
6
1×10 second
3
−
 
 
          T
0.33 s
=
µ  

 
 
Microprocessor  
427 
YCT"> 0.333µs</label></li>
<li><label><input type="radio" name="q140" id="q140_optd" data-question="140" data-option="d" data-correct="c" data-explanation="Given that, 
 - f= 3 MHz 
 
   Time = 1
f = 
1
3MHz  = 
6
1×10 second
3
−
 
 
          T
0.33 s
=
µ  

 
 
Microprocessor  
427 
YCT"> 3 µs</label></li>
</ul>
<div id="answer140" class="answer">Correct! Given that, 
 - f= 3 MHz 
 
   Time = 1
f = 
1
3MHz  = 
6
1×10 second
3
−
 
 
          T
0.33 s
=
µ  

 
 
Microprocessor  
427 
YCT</div>
<div id="wrong140" class="wrong">Incorrect. Given that, 
 - f= 3 MHz 
 
   Time = 1
f = 
1
3MHz  = 
6
1×10 second
3
−
 
 
          T
0.33 s
=
µ  

 
 
Microprocessor  
427 
YCT</div>
</div>
<div class="question" id="question141">
<h3>Q142: In 8086 microprocessor the following has the 
highest priority among all type interrupts.</h3>
<div class="rrb-note">Source: RRB Allahabad JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q141" id="q141_opta" data-question="141" data-option="a" data-correct="" data-explanation=""> NMI</label></li>
<li><label><input type="radio" name="q141" id="q141_optb" data-question="141" data-option="b" data-correct="" data-explanation=""> DIV 0</label></li>
<li><label><input type="radio" name="q141" id="q141_optc" data-question="141" data-option="c" data-correct="" data-explanation=""> TYPE 255</label></li>
<li><label><input type="radio" name="q141" id="q141_optd" data-question="141" data-option="d" data-correct="" data-explanation=""> OVER FLOW 

Ans :</label></li>
</ul>
<div id="answer141" class="answer">Correct! </div>
<div id="wrong141" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question142">
<h3>Q143: The number of registers and flags in 8086 are;</h3>
<ul class="options">
<li><label><input type="radio" name="q142" id="q142_opta" data-question="142" data-option="a" data-correct="a" data-explanation="The number of registers and flags in 8086 
microprocessor are thirteen 16-bit registers and 9 flags. 
Flags register is one of the special purpose register. The 
format of flag register is shown in below. 
 
Where, 
CY 
–  
Carry flag. 
P 
– 
Parity flag. 
AC 
– 
Auxiliary carry flag. 
Z 
– 
Zero flag. 
S 
– 
Sign flag 
T 
– 
Trap flag 
I 
– 
Interrupt flag 
D 
– 
Direction flag 
O 
– 
Overflow flag"> thirteen 16-bit registers and 9 flags</label></li>
<li><label><input type="radio" name="q142" id="q142_optb" data-question="142" data-option="b" data-correct="a" data-explanation="The number of registers and flags in 8086 
microprocessor are thirteen 16-bit registers and 9 flags. 
Flags register is one of the special purpose register. The 
format of flag register is shown in below. 
 
Where, 
CY 
–  
Carry flag. 
P 
– 
Parity flag. 
AC 
– 
Auxiliary carry flag. 
Z 
– 
Zero flag. 
S 
– 
Sign flag 
T 
– 
Trap flag 
I 
– 
Interrupt flag 
D 
– 
Direction flag 
O 
– 
Overflow flag"> fifteen 14-bit registers and 8 flags</label></li>
<li><label><input type="radio" name="q142" id="q142_optc" data-question="142" data-option="c" data-correct="a" data-explanation="The number of registers and flags in 8086 
microprocessor are thirteen 16-bit registers and 9 flags. 
Flags register is one of the special purpose register. The 
format of flag register is shown in below. 
 
Where, 
CY 
–  
Carry flag. 
P 
– 
Parity flag. 
AC 
– 
Auxiliary carry flag. 
Z 
– 
Zero flag. 
S 
– 
Sign flag 
T 
– 
Trap flag 
I 
– 
Interrupt flag 
D 
– 
Direction flag 
O 
– 
Overflow flag"> twelve 14-bit registers and 7 flags</label></li>
<li><label><input type="radio" name="q142" id="q142_optd" data-question="142" data-option="d" data-correct="a" data-explanation="The number of registers and flags in 8086 
microprocessor are thirteen 16-bit registers and 9 flags. 
Flags register is one of the special purpose register. The 
format of flag register is shown in below. 
 
Where, 
CY 
–  
Carry flag. 
P 
– 
Parity flag. 
AC 
– 
Auxiliary carry flag. 
Z 
– 
Zero flag. 
S 
– 
Sign flag 
T 
– 
Trap flag 
I 
– 
Interrupt flag 
D 
– 
Direction flag 
O 
– 
Overflow flag"> eleven 8-bit registers and 6 flags 
UPMRC JE- 20.01.2020, 4:00 to 6:00 PM 
DMRC JE-20.04.2018</label></li>
</ul>
<div id="answer142" class="answer">Correct! The number of registers and flags in 8086 
microprocessor are thirteen 16-bit registers and 9 flags. 
Flags register is one of the special purpose register. The 
format of flag register is shown in below. 
 
Where, 
CY 
–  
Carry flag. 
P 
– 
Parity flag. 
AC 
– 
Auxiliary carry flag. 
Z 
– 
Zero flag. 
S 
– 
Sign flag 
T 
– 
Trap flag 
I 
– 
Interrupt flag 
D 
– 
Direction flag 
O 
– 
Overflow flag</div>
<div id="wrong142" class="wrong">Incorrect. The number of registers and flags in 8086 
microprocessor are thirteen 16-bit registers and 9 flags. 
Flags register is one of the special purpose register. The 
format of flag register is shown in below. 
 
Where, 
CY 
–  
Carry flag. 
P 
– 
Parity flag. 
AC 
– 
Auxiliary carry flag. 
Z 
– 
Zero flag. 
S 
– 
Sign flag 
T 
– 
Trap flag 
I 
– 
Interrupt flag 
D 
– 
Direction flag 
O 
– 
Overflow flag</div>
</div>
<div class="question" id="question143">
<h3>Q144: 8086 has a/an ______ bit address bus.</h3>
<ul class="options">
<li><label><input type="radio" name="q143" id="q143_opta" data-question="143" data-option="a" data-correct="c" data-explanation="8086 has a 20-bit address bus. 8086 
microprocessor 
is 
a 
advance 
version 
of 
8085 
microprocessor. 
•••• 8086 microprocessor has a 16 bit data line. 
•••• Maximum memory handling capacity of 8086 is 1 MB. 
••••  8086 has 40 pin DIP."> 8</label></li>
<li><label><input type="radio" name="q143" id="q143_optb" data-question="143" data-option="b" data-correct="c" data-explanation="8086 has a 20-bit address bus. 8086 
microprocessor 
is 
a 
advance 
version 
of 
8085 
microprocessor. 
•••• 8086 microprocessor has a 16 bit data line. 
•••• Maximum memory handling capacity of 8086 is 1 MB. 
••••  8086 has 40 pin DIP."> 16</label></li>
<li><label><input type="radio" name="q143" id="q143_optc" data-question="143" data-option="c" data-correct="c" data-explanation="8086 has a 20-bit address bus. 8086 
microprocessor 
is 
a 
advance 
version 
of 
8085 
microprocessor. 
•••• 8086 microprocessor has a 16 bit data line. 
•••• Maximum memory handling capacity of 8086 is 1 MB. 
••••  8086 has 40 pin DIP."> 20</label></li>
<li><label><input type="radio" name="q143" id="q143_optd" data-question="143" data-option="d" data-correct="c" data-explanation="8086 has a 20-bit address bus. 8086 
microprocessor 
is 
a 
advance 
version 
of 
8085 
microprocessor. 
•••• 8086 microprocessor has a 16 bit data line. 
•••• Maximum memory handling capacity of 8086 is 1 MB. 
••••  8086 has 40 pin DIP."> 32 
LMRC SCTO (Electronics) 16.04.2018, Shift-II</label></li>
</ul>
<div id="answer143" class="answer">Correct! 8086 has a 20-bit address bus. 8086 
microprocessor 
is 
a 
advance 
version 
of 
8085 
microprocessor. 
•••• 8086 microprocessor has a 16 bit data line. 
•••• Maximum memory handling capacity of 8086 is 1 MB. 
••••  8086 has 40 pin DIP.</div>
<div id="wrong143" class="wrong">Incorrect. 8086 has a 20-bit address bus. 8086 
microprocessor 
is 
a 
advance 
version 
of 
8085 
microprocessor. 
•••• 8086 microprocessor has a 16 bit data line. 
•••• Maximum memory handling capacity of 8086 is 1 MB. 
••••  8086 has 40 pin DIP.</div>
</div>
<div class="question" id="question144">
<h3>Q145: In an 8086 microprocessor, in order to enable 
higher order byte of data, ______ signal is used.</h3>
<ul class="options">
<li><label><input type="radio" name="q144" id="q144_opta" data-question="144" data-option="a" data-correct="c" data-explanation="In an 8086 microprocessor, in order to enable 
higher order byte of data, BHE signal is used. 
BHE :- BHE stands for Bus High Enable. It is available 
at pin 34 and used to indicate the transfer of data using 
data bus D8-D15."> ALE</label></li>
<li><label><input type="radio" name="q144" id="q144_optb" data-question="144" data-option="b" data-correct="c" data-explanation="In an 8086 microprocessor, in order to enable 
higher order byte of data, BHE signal is used. 
BHE :- BHE stands for Bus High Enable. It is available 
at pin 34 and used to indicate the transfer of data using 
data bus D8-D15."> DEN</label></li>
<li><label><input type="radio" name="q144" id="q144_optc" data-question="144" data-option="c" data-correct="c" data-explanation="In an 8086 microprocessor, in order to enable 
higher order byte of data, BHE signal is used. 
BHE :- BHE stands for Bus High Enable. It is available 
at pin 34 and used to indicate the transfer of data using 
data bus D8-D15."> BHE</label></li>
<li><label><input type="radio" name="q144" id="q144_optd" data-question="144" data-option="d" data-correct="c" data-explanation="In an 8086 microprocessor, in order to enable 
higher order byte of data, BHE signal is used. 
BHE :- BHE stands for Bus High Enable. It is available 
at pin 34 and used to indicate the transfer of data using 
data bus D8-D15."> DT/R 
UPMRC (SCTO) 14.04.2021</label></li>
</ul>
<div id="answer144" class="answer">Correct! In an 8086 microprocessor, in order to enable 
higher order byte of data, BHE signal is used. 
BHE :- BHE stands for Bus High Enable. It is available 
at pin 34 and used to indicate the transfer of data using 
data bus D8-D15.</div>
<div id="wrong144" class="wrong">Incorrect. In an 8086 microprocessor, in order to enable 
higher order byte of data, BHE signal is used. 
BHE :- BHE stands for Bus High Enable. It is available 
at pin 34 and used to indicate the transfer of data using 
data bus D8-D15.</div>
</div>
<div class="question" id="question145">
<h3>Q146: 8086 microprocessor is designed to have ____ 
data lines and _____ address line.</h3>
<ul class="options">
<li><label><input type="radio" name="q145" id="q145_opta" data-question="145" data-option="a" data-correct="b" data-explanation="8086 microprocessor is designed to have 16-
bit data lines and 20-bit address line. Address line is 
unidirectional and data line is bi-directional.  
• It can access maximum 220 (1 MB) memory location. 
• The range of operating frequency 5Hz to 10 MHz. 
•  Power supply +5 volt signal."> 12; 16</label></li>
<li><label><input type="radio" name="q145" id="q145_optb" data-question="145" data-option="b" data-correct="b" data-explanation="8086 microprocessor is designed to have 16-
bit data lines and 20-bit address line. Address line is 
unidirectional and data line is bi-directional.  
• It can access maximum 220 (1 MB) memory location. 
• The range of operating frequency 5Hz to 10 MHz. 
•  Power supply +5 volt signal."> 16; 20</label></li>
<li><label><input type="radio" name="q145" id="q145_optc" data-question="145" data-option="c" data-correct="b" data-explanation="8086 microprocessor is designed to have 16-
bit data lines and 20-bit address line. Address line is 
unidirectional and data line is bi-directional.  
• It can access maximum 220 (1 MB) memory location. 
• The range of operating frequency 5Hz to 10 MHz. 
•  Power supply +5 volt signal."> 16; 16</label></li>
<li><label><input type="radio" name="q145" id="q145_optd" data-question="145" data-option="d" data-correct="b" data-explanation="8086 microprocessor is designed to have 16-
bit data lines and 20-bit address line. Address line is 
unidirectional and data line is bi-directional.  
• It can access maximum 220 (1 MB) memory location. 
• The range of operating frequency 5Hz to 10 MHz. 
•  Power supply +5 volt signal."> 20; 16 
UPMRC (SCTO) 14.04.2021</label></li>
</ul>
<div id="answer145" class="answer">Correct! 8086 microprocessor is designed to have 16-
bit data lines and 20-bit address line. Address line is 
unidirectional and data line is bi-directional.  
• It can access maximum 220 (1 MB) memory location. 
• The range of operating frequency 5Hz to 10 MHz. 
•  Power supply +5 volt signal.</div>
<div id="wrong145" class="wrong">Incorrect. 8086 microprocessor is designed to have 16-
bit data lines and 20-bit address line. Address line is 
unidirectional and data line is bi-directional.  
• It can access maximum 220 (1 MB) memory location. 
• The range of operating frequency 5Hz to 10 MHz. 
•  Power supply +5 volt signal.</div>
</div>
<div class="question" id="question146">
<h3>Q147: Number of active flags in 16-bit register of 
8086 is:</h3>
<ul class="options">
<li><label><input type="radio" name="q146" id="q146_opta" data-question="146" data-option="a" data-correct="a" data-explanation="The flag registers is a 16-bit register in the 
8086 microprocessor in which an active flags are as –"> 9</label></li>
<li><label><input type="radio" name="q146" id="q146_optb" data-question="146" data-option="b" data-correct="a" data-explanation="The flag registers is a 16-bit register in the 
8086 microprocessor in which an active flags are as –"> 8</label></li>
<li><label><input type="radio" name="q146" id="q146_optc" data-question="146" data-option="c" data-correct="a" data-explanation="The flag registers is a 16-bit register in the 
8086 microprocessor in which an active flags are as –"> 7</label></li>
<li><label><input type="radio" name="q146" id="q146_optd" data-question="146" data-option="d" data-correct="a" data-explanation="The flag registers is a 16-bit register in the 
8086 microprocessor in which an active flags are as –"> 16 
LMRC JE (S&T) 12.05.2018</label></li>
</ul>
<div id="answer146" class="answer">Correct! The flag registers is a 16-bit register in the 
8086 microprocessor in which an active flags are as –</div>
<div id="wrong146" class="wrong">Incorrect. The flag registers is a 16-bit register in the 
8086 microprocessor in which an active flags are as –</div>
</div>
<div class="question" id="question147">
<h3>Q148: The number of memory segments in 8086 is:</h3>
<ul class="options">
<li><label><input type="radio" name="q147" id="q147_opta" data-question="147" data-option="a" data-correct="b" data-explanation="There are 4 memory segments in 8086 
microprocessor –"> 2</label></li>
<li><label><input type="radio" name="q147" id="q147_optb" data-question="147" data-option="b" data-correct="b" data-explanation="There are 4 memory segments in 8086 
microprocessor –"> 4</label></li>
<li><label><input type="radio" name="q147" id="q147_optc" data-question="147" data-option="c" data-correct="b" data-explanation="There are 4 memory segments in 8086 
microprocessor –"> 8</label></li>
<li><label><input type="radio" name="q147" id="q147_optd" data-question="147" data-option="d" data-correct="b" data-explanation="There are 4 memory segments in 8086 
microprocessor –"> 16 
LMRC JE (S&T) 12.05.2018</label></li>
</ul>
<div id="answer147" class="answer">Correct! There are 4 memory segments in 8086 
microprocessor –</div>
<div id="wrong147" class="wrong">Incorrect. There are 4 memory segments in 8086 
microprocessor –</div>
</div>
<div class="question" id="question148">
<h3>Q149: Which one of the following is NOT true for 
8086?</h3>
<ul class="options">
<li><label><input type="radio" name="q148" id="q148_opta" data-question="148" data-option="a" data-correct="c" data-explanation="8086 is - 
••••  It has 16-bit data lines. 
••••  It has 20-bit address line. 
•••• Maximum memory handling capacity of 8086 is 1MB. 
•••• It has 40 pin DIP. 
•••• It can access maximum 220 (1MB) memory location. 
•••• The range of operating frequency 5 MHz to 10 MHz. 
•••• H-MOS technology is used."> 16 bit processor</label></li>
<li><label><input type="radio" name="q148" id="q148_optb" data-question="148" data-option="b" data-correct="c" data-explanation="8086 is - 
••••  It has 16-bit data lines. 
••••  It has 20-bit address line. 
•••• Maximum memory handling capacity of 8086 is 1MB. 
•••• It has 40 pin DIP. 
•••• It can access maximum 220 (1MB) memory location. 
•••• The range of operating frequency 5 MHz to 10 MHz. 
•••• H-MOS technology is used."> 16 bit data bus</label></li>
<li><label><input type="radio" name="q148" id="q148_optc" data-question="148" data-option="c" data-correct="c" data-explanation="8086 is - 
••••  It has 16-bit data lines. 
••••  It has 20-bit address line. 
•••• Maximum memory handling capacity of 8086 is 1MB. 
•••• It has 40 pin DIP. 
•••• It can access maximum 220 (1MB) memory location. 
•••• The range of operating frequency 5 MHz to 10 MHz. 
•••• H-MOS technology is used."> 16 bit address bus</label></li>
<li><label><input type="radio" name="q148" id="q148_optd" data-question="148" data-option="d" data-correct="c" data-explanation="8086 is - 
••••  It has 16-bit data lines. 
••••  It has 20-bit address line. 
•••• Maximum memory handling capacity of 8086 is 1MB. 
•••• It has 40 pin DIP. 
•••• It can access maximum 220 (1MB) memory location. 
•••• The range of operating frequency 5 MHz to 10 MHz. 
•••• H-MOS technology is used."> 9 active flags 
LMRC JE (S&T) 12.05.2018</label></li>
</ul>
<div id="answer148" class="answer">Correct! 8086 is - 
••••  It has 16-bit data lines. 
••••  It has 20-bit address line. 
•••• Maximum memory handling capacity of 8086 is 1MB. 
•••• It has 40 pin DIP. 
•••• It can access maximum 220 (1MB) memory location. 
•••• The range of operating frequency 5 MHz to 10 MHz. 
•••• H-MOS technology is used.</div>
<div id="wrong148" class="wrong">Incorrect. 8086 is - 
••••  It has 16-bit data lines. 
••••  It has 20-bit address line. 
•••• Maximum memory handling capacity of 8086 is 1MB. 
•••• It has 40 pin DIP. 
•••• It can access maximum 220 (1MB) memory location. 
•••• The range of operating frequency 5 MHz to 10 MHz. 
•••• H-MOS technology is used.</div>
</div>
<div class="question" id="question149">
<h3>Q150: Types of addressing modes available in 8086 
are:</h3>
<div class="rrb-note">Source: RRB Mumbai SSE-05.10.2008 </div>
<ul class="options">
<li><label><input type="radio" name="q149" id="q149_opta" data-question="149" data-option="a" data-correct="c" data-explanation="There are 8-types of addressing modes 
available in 8086 microprocessor.  
Type of Addressing Mode in 8086 Microprocessor –"> 2</label></li>
<li><label><input type="radio" name="q149" id="q149_optb" data-question="149" data-option="b" data-correct="c" data-explanation="There are 8-types of addressing modes 
available in 8086 microprocessor.  
Type of Addressing Mode in 8086 Microprocessor –"> 4</label></li>
<li><label><input type="radio" name="q149" id="q149_optc" data-question="149" data-option="c" data-correct="c" data-explanation="There are 8-types of addressing modes 
available in 8086 microprocessor.  
Type of Addressing Mode in 8086 Microprocessor –"> 8</label></li>
<li><label><input type="radio" name="q149" id="q149_optd" data-question="149" data-option="d" data-correct="c" data-explanation="There are 8-types of addressing modes 
available in 8086 microprocessor.  
Type of Addressing Mode in 8086 Microprocessor –"> 16 
LMRC JE (S&T) 12.05.2018 


 
 
Microprocessor  
428 
YCT</label></li>
</ul>
<div id="answer149" class="answer">Correct! There are 8-types of addressing modes 
available in 8086 microprocessor.  
Type of Addressing Mode in 8086 Microprocessor –</div>
<div id="wrong149" class="wrong">Incorrect. There are 8-types of addressing modes 
available in 8086 microprocessor.  
Type of Addressing Mode in 8086 Microprocessor –</div>
</div>
</div>
<div class="page " id="page6">
<div class="question" id="question150">
<h3>Q151: The total size and the total number of Interrupts 
procedures that can be defined in this memory of 
8086 is</h3>
<ul class="options">
<li><label><input type="radio" name="q150" id="q150_opta" data-question="150" data-option="a" data-correct="b" data-explanation="The total size and the total number of 
interrupts procedures that can be defined in this memory  
of 8086 is 1K bytes, 256 procedures. The first byte 
provides the op-code and the second byte provides the 
interrupt type number."> 256 Bytes, 256 Procedures</label></li>
<li><label><input type="radio" name="q150" id="q150_optb" data-question="150" data-option="b" data-correct="b" data-explanation="The total size and the total number of 
interrupts procedures that can be defined in this memory  
of 8086 is 1K bytes, 256 procedures. The first byte 
provides the op-code and the second byte provides the 
interrupt type number."> 1K Bytes, 256 Procedures</label></li>
<li><label><input type="radio" name="q150" id="q150_optc" data-question="150" data-option="c" data-correct="b" data-explanation="The total size and the total number of 
interrupts procedures that can be defined in this memory  
of 8086 is 1K bytes, 256 procedures. The first byte 
provides the op-code and the second byte provides the 
interrupt type number."> 256 Bytes, 1K Procedures</label></li>
<li><label><input type="radio" name="q150" id="q150_optd" data-question="150" data-option="d" data-correct="b" data-explanation="The total size and the total number of 
interrupts procedures that can be defined in this memory  
of 8086 is 1K bytes, 256 procedures. The first byte 
provides the op-code and the second byte provides the 
interrupt type number."> 1K Bytes, 1K Procedures 
Konkan Railway TA-2017</label></li>
</ul>
<div id="answer150" class="answer">Correct! The total size and the total number of 
interrupts procedures that can be defined in this memory  
of 8086 is 1K bytes, 256 procedures. The first byte 
provides the op-code and the second byte provides the 
interrupt type number.</div>
<div id="wrong150" class="wrong">Incorrect. The total size and the total number of 
interrupts procedures that can be defined in this memory  
of 8086 is 1K bytes, 256 procedures. The first byte 
provides the op-code and the second byte provides the 
interrupt type number.</div>
</div>
<div class="question" id="question151">
<h3>Q152: The memory addressing capacity of 8086 is :</h3>
<div class="rrb-note">Source: RRB Mumbai C & G JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q151" id="q151_opta" data-question="151" data-option="a" data-correct="" data-explanation=""> 32 KB</label></li>
<li><label><input type="radio" name="q151" id="q151_optb" data-question="151" data-option="b" data-correct="" data-explanation=""> 64 KB</label></li>
<li><label><input type="radio" name="q151" id="q151_optc" data-question="151" data-option="c" data-correct="" data-explanation=""> 1 Megabyte</label></li>
<li><label><input type="radio" name="q151" id="q151_optd" data-question="151" data-option="d" data-correct="" data-explanation=""> 32 Megabyte 

Ans :</label></li>
</ul>
<div id="answer151" class="answer">Correct! </div>
<div id="wrong151" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question152">
<h3>Q153: In 8086, the physical address of an instruction 
contains ......... bits :</h3>
<div class="rrb-note">Source: RRB Mumbai C & G JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q152" id="q152_opta" data-question="152" data-option="a" data-correct="" data-explanation=""> 10</label></li>
<li><label><input type="radio" name="q152" id="q152_optb" data-question="152" data-option="b" data-correct="" data-explanation=""> 16</label></li>
<li><label><input type="radio" name="q152" id="q152_optc" data-question="152" data-option="c" data-correct="" data-explanation=""> 18</label></li>
<li><label><input type="radio" name="q152" id="q152_optd" data-question="152" data-option="d" data-correct="" data-explanation=""> 20 

Ans :</label></li>
</ul>
<div id="answer152" class="answer">Correct! </div>
<div id="wrong152" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question153">
<h3>Q154: The pin configuration of 8086 is available in 
the.............</h3>
<div class="rrb-note">Source: RRB Allahabad JE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q153" id="q153_opta" data-question="153" data-option="a" data-correct="" data-explanation=""> 40 pin</label></li>
<li><label><input type="radio" name="q153" id="q153_optb" data-question="153" data-option="b" data-correct="" data-explanation=""> 50 pin</label></li>
<li><label><input type="radio" name="q153" id="q153_optc" data-question="153" data-option="c" data-correct="" data-explanation=""> 30 pin</label></li>
<li><label><input type="radio" name="q153" id="q153_optd" data-question="153" data-option="d" data-correct="" data-explanation=""> 20 pin 

Ans :</label></li>
</ul>
<div id="answer153" class="answer">Correct! </div>
<div id="wrong153" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question154">
<h3>Q155: Intel 8086 is a</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-09.09.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q154" id="q154_opta" data-question="154" data-option="a" data-correct="b" data-explanation="Intel 8086 is- 
• It is a 16-bit microprocessor.  
•  It does not have a RAM or ROM inside it.  
•  The 8086 uses a 20 line address bus. 
•  It has 16 line data bus. 
•  It supports pipelining.  
•  Size of flag register is 16 bit. 
•  It has a segmented memory architecture.  
•  It works only with four 64 KB segments within the 
whole 1 MB memory."> 8 bit</label></li>
<li><label><input type="radio" name="q154" id="q154_optb" data-question="154" data-option="b" data-correct="b" data-explanation="Intel 8086 is- 
• It is a 16-bit microprocessor.  
•  It does not have a RAM or ROM inside it.  
•  The 8086 uses a 20 line address bus. 
•  It has 16 line data bus. 
•  It supports pipelining.  
•  Size of flag register is 16 bit. 
•  It has a segmented memory architecture.  
•  It works only with four 64 KB segments within the 
whole 1 MB memory."> 16 bit</label></li>
<li><label><input type="radio" name="q154" id="q154_optc" data-question="154" data-option="c" data-correct="b" data-explanation="Intel 8086 is- 
• It is a 16-bit microprocessor.  
•  It does not have a RAM or ROM inside it.  
•  The 8086 uses a 20 line address bus. 
•  It has 16 line data bus. 
•  It supports pipelining.  
•  Size of flag register is 16 bit. 
•  It has a segmented memory architecture.  
•  It works only with four 64 KB segments within the 
whole 1 MB memory."> 32 bit µP</label></li>
<li><label><input type="radio" name="q154" id="q154_optd" data-question="154" data-option="d" data-correct="b" data-explanation="Intel 8086 is- 
• It is a 16-bit microprocessor.  
•  It does not have a RAM or ROM inside it.  
•  The 8086 uses a 20 line address bus. 
•  It has 16 line data bus. 
•  It supports pipelining.  
•  Size of flag register is 16 bit. 
•  It has a segmented memory architecture.  
•  It works only with four 64 KB segments within the 
whole 1 MB memory."> 64 bit</label></li>
</ul>
<div id="answer154" class="answer">Correct! Intel 8086 is- 
• It is a 16-bit microprocessor.  
•  It does not have a RAM or ROM inside it.  
•  The 8086 uses a 20 line address bus. 
•  It has 16 line data bus. 
•  It supports pipelining.  
•  Size of flag register is 16 bit. 
•  It has a segmented memory architecture.  
•  It works only with four 64 KB segments within the 
whole 1 MB memory.</div>
<div id="wrong154" class="wrong">Incorrect. Intel 8086 is- 
• It is a 16-bit microprocessor.  
•  It does not have a RAM or ROM inside it.  
•  The 8086 uses a 20 line address bus. 
•  It has 16 line data bus. 
•  It supports pipelining.  
•  Size of flag register is 16 bit. 
•  It has a segmented memory architecture.  
•  It works only with four 64 KB segments within the 
whole 1 MB memory.</div>
</div>
<div class="question" id="question155">
<h3>Q156: 8086 has a/an ______ bit address bus.</h3>
<div class="rrb-note">Source: RRB Chandigarh SSE-15.03.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q155" id="q155_opta" data-question="155" data-option="a" data-correct="c" data-explanation="8086 has a 20-bit address bus. 8086 
microprocessor 
is 
a 
advance 
version 
of 
8085 
microprocessor. 
•••• 8086 microprocessor has a 16 bit data line. 
•••• Maximum memory handling capacity of 8086 is 1 MB. 
••••  8086 has 40 pin DIP."> 8</label></li>
<li><label><input type="radio" name="q155" id="q155_optb" data-question="155" data-option="b" data-correct="c" data-explanation="8086 has a 20-bit address bus. 8086 
microprocessor 
is 
a 
advance 
version 
of 
8085 
microprocessor. 
•••• 8086 microprocessor has a 16 bit data line. 
•••• Maximum memory handling capacity of 8086 is 1 MB. 
••••  8086 has 40 pin DIP."> 16</label></li>
<li><label><input type="radio" name="q155" id="q155_optc" data-question="155" data-option="c" data-correct="c" data-explanation="8086 has a 20-bit address bus. 8086 
microprocessor 
is 
a 
advance 
version 
of 
8085 
microprocessor. 
•••• 8086 microprocessor has a 16 bit data line. 
•••• Maximum memory handling capacity of 8086 is 1 MB. 
••••  8086 has 40 pin DIP."> 20</label></li>
<li><label><input type="radio" name="q155" id="q155_optd" data-question="155" data-option="d" data-correct="c" data-explanation="8086 has a 20-bit address bus. 8086 
microprocessor 
is 
a 
advance 
version 
of 
8085 
microprocessor. 
•••• 8086 microprocessor has a 16 bit data line. 
•••• Maximum memory handling capacity of 8086 is 1 MB. 
••••  8086 has 40 pin DIP."> 32 
LMRC SCTO (Electronics) 16.04.2018, Shift-II</label></li>
</ul>
<div id="answer155" class="answer">Correct! 8086 has a 20-bit address bus. 8086 
microprocessor 
is 
a 
advance 
version 
of 
8085 
microprocessor. 
•••• 8086 microprocessor has a 16 bit data line. 
•••• Maximum memory handling capacity of 8086 is 1 MB. 
••••  8086 has 40 pin DIP.</div>
<div id="wrong155" class="wrong">Incorrect. 8086 has a 20-bit address bus. 8086 
microprocessor 
is 
a 
advance 
version 
of 
8085 
microprocessor. 
•••• 8086 microprocessor has a 16 bit data line. 
•••• Maximum memory handling capacity of 8086 is 1 MB. 
••••  8086 has 40 pin DIP.</div>
</div>
<div class="question" id="question156">
<h3>Q157: How many address lines are necessary to 
address two megabytes (2048 kb) of memory</h3>
<div class="rrb-note">Source: RRB Chennai SSE-12.02.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q156" id="q156_opta" data-question="156" data-option="a" data-correct="" data-explanation=""> 20</label></li>
<li><label><input type="radio" name="q156" id="q156_optb" data-question="156" data-option="b" data-correct="" data-explanation=""> 21</label></li>
<li><label><input type="radio" name="q156" id="q156_optc" data-question="156" data-option="c" data-correct="" data-explanation=""> 19</label></li>
<li><label><input type="radio" name="q156" id="q156_optd" data-question="156" data-option="d" data-correct="" data-explanation=""> 11</label></li>
</ul>
<div id="answer156" class="answer">Correct! </div>
<div id="wrong156" class="wrong">Incorrect. </div>
</div>
<div class="question" id="question157">
<h3>Q158: A microprocessor with 12 address lines is 
capable of addressing-</h3>
<div class="rrb-note">Source: RRB Bhopal SSE-09.09.2012 </div>
<ul class="options">
<li><label><input type="radio" name="q157" id="q157_opta" data-question="157" data-option="a" data-correct="c" data-explanation="Given - 
address line = 12  
memory locations = 2n  
 
= 212  = 4096  
where n - number of address line"> 1024 locations</label></li>
<li><label><input type="radio" name="q157" id="q157_optb" data-question="157" data-option="b" data-correct="c" data-explanation="Given - 
address line = 12  
memory locations = 2n  
 
= 212  = 4096  
where n - number of address line"> 2048 locations</label></li>
<li><label><input type="radio" name="q157" id="q157_optc" data-question="157" data-option="c" data-correct="c" data-explanation="Given - 
address line = 12  
memory locations = 2n  
 
= 212  = 4096  
where n - number of address line"> 4096 locations</label></li>
<li><label><input type="radio" name="q157" id="q157_optd" data-question="157" data-option="d" data-correct="c" data-explanation="Given - 
address line = 12  
memory locations = 2n  
 
= 212  = 4096  
where n - number of address line"> 64 K locations</label></li>
</ul>
<div id="answer157" class="answer">Correct! Given - 
address line = 12  
memory locations = 2n  
 
= 212  = 4096  
where n - number of address line</div>
<div id="wrong157" class="wrong">Incorrect. Given - 
address line = 12  
memory locations = 2n  
 
= 212  = 4096  
where n - number of address line</div>
</div>
<div class="question" id="question158">
<h3>Q159: As compared 16 bit microprocessor, 8 bit 
microprocessors are limited in-</h3>
<div class="rrb-note">Source: RRB Malda SSE-25.10.2009 </div>
<ul class="options">
<li><label><input type="radio" name="q158" id="q158_opta" data-question="158" data-option="a" data-correct="d" data-explanation="8-bit as compared to 16-bit microprocessor is 
limited in - 
(1) Speed (2) Directly addressable memory (3) Data 
handling capacity (4) Processing power."> Speed</label></li>
<li><label><input type="radio" name="q158" id="q158_optb" data-question="158" data-option="b" data-correct="d" data-explanation="8-bit as compared to 16-bit microprocessor is 
limited in - 
(1) Speed (2) Directly addressable memory (3) Data 
handling capacity (4) Processing power."> Directly addressable memory</label></li>
<li><label><input type="radio" name="q158" id="q158_optc" data-question="158" data-option="c" data-correct="d" data-explanation="8-bit as compared to 16-bit microprocessor is 
limited in - 
(1) Speed (2) Directly addressable memory (3) Data 
handling capacity (4) Processing power."> Data handling capability</label></li>
<li><label><input type="radio" name="q158" id="q158_optd" data-question="158" data-option="d" data-correct="d" data-explanation="8-bit as compared to 16-bit microprocessor is 
limited in - 
(1) Speed (2) Directly addressable memory (3) Data 
handling capacity (4) Processing power."> All the above</label></li>
</ul>
<div id="answer158" class="answer">Correct! 8-bit as compared to 16-bit microprocessor is 
limited in - 
(1) Speed (2) Directly addressable memory (3) Data 
handling capacity (4) Processing power.</div>
<div id="wrong158" class="wrong">Incorrect. 8-bit as compared to 16-bit microprocessor is 
limited in - 
(1) Speed (2) Directly addressable memory (3) Data 
handling capacity (4) Processing power.</div>
</div>
<div class="question" id="question159">
<h3>Q160: The 8255 Programmable Peripheral Interface 
(PPI), the number of I/O lines are</h3>
<ul class="options">
<li><label><input type="radio" name="q159" id="q159_opta" data-question="159" data-option="a" data-correct="b" data-explanation="The 8255 programmable peripheral interface 
has 24 I/O lines that are divided into three ports A,B 
and C."> 36</label></li>
<li><label><input type="radio" name="q159" id="q159_optb" data-question="159" data-option="b" data-correct="b" data-explanation="The 8255 programmable peripheral interface 
has 24 I/O lines that are divided into three ports A,B 
and C."> 24</label></li>
<li><label><input type="radio" name="q159" id="q159_optc" data-question="159" data-option="c" data-correct="b" data-explanation="The 8255 programmable peripheral interface 
has 24 I/O lines that are divided into three ports A,B 
and C."> 48</label></li>
<li><label><input type="radio" name="q159" id="q159_optd" data-question="159" data-option="d" data-correct="b" data-explanation="The 8255 programmable peripheral interface 
has 24 I/O lines that are divided into three ports A,B 
and C."> 12 
UPMRCL JE 03.01.2023, 1:30 PM- 3:30 PM</label></li>
</ul>
<div id="answer159" class="answer">Correct! The 8255 programmable peripheral interface 
has 24 I/O lines that are divided into three ports A,B 
and C.</div>
<div id="wrong159" class="wrong">Incorrect. The 8255 programmable peripheral interface 
has 24 I/O lines that are divided into three ports A,B 
and C.</div>
</div>
<div class="question" id="question160">
<h3>Q161: The memory address of the last location of an 
8K byte memory chip is FFFFH. What will be 
the starting address?</h3>
<ul class="options">
<li><label><input type="radio" name="q160" id="q160_opta" data-question="160" data-option="a" data-correct="a" data-explanation="8 K byte = 8×1024 byte 
 
= 23 × 210 byte 
 
= 213 byte 
 
Address line = 13  
Maximum memory address for13 address line   
 
 
= (0001  1111  1111   1111) 
 
 
= 1FFFH  
Starting address  = FFFFH – 1FFFH = E000H"> E000H</label></li>
<li><label><input type="radio" name="q160" id="q160_optb" data-question="160" data-option="b" data-correct="a" data-explanation="8 K byte = 8×1024 byte 
 
= 23 × 210 byte 
 
= 213 byte 
 
Address line = 13  
Maximum memory address for13 address line   
 
 
= (0001  1111  1111   1111) 
 
 
= 1FFFH  
Starting address  = FFFFH – 1FFFH = E000H"> FFDEH</label></li>
<li><label><input type="radio" name="q160" id="q160_optc" data-question="160" data-option="c" data-correct="a" data-explanation="8 K byte = 8×1024 byte 
 
= 23 × 210 byte 
 
= 213 byte 
 
Address line = 13  
Maximum memory address for13 address line   
 
 
= (0001  1111  1111   1111) 
 
 
= 1FFFH  
Starting address  = FFFFH – 1FFFH = E000H"> FFA4H</label></li>
<li><label><input type="radio" name="q160" id="q160_optd" data-question="160" data-option="d" data-correct="a" data-explanation="8 K byte = 8×1024 byte 
 
= 23 × 210 byte 
 
= 213 byte 
 
Address line = 13  
Maximum memory address for13 address line   
 
 
= (0001  1111  1111   1111) 
 
 
= 1FFFH  
Starting address  = FFFFH – 1FFFH = E000H"> FF00H 
NMRC Electronics 09.03.2017, 8:30 – 10:45 AM 
Ans</label></li>
</ul>
<div id="answer160" class="answer">Correct! 8 K byte = 8×1024 byte 
 
= 23 × 210 byte 
 
= 213 byte 
 
Address line = 13  
Maximum memory address for13 address line   
 
 
= (0001  1111  1111   1111) 
 
 
= 1FFFH  
Starting address  = FFFFH – 1FFFH = E000H</div>
<div id="wrong160" class="wrong">Incorrect. 8 K byte = 8×1024 byte 
 
= 23 × 210 byte 
 
= 213 byte 
 
Address line = 13  
Maximum memory address for13 address line   
 
 
= (0001  1111  1111   1111) 
 
 
= 1FFFH  
Starting address  = FFFFH – 1FFFH = E000H</div>
</div>
<div class="question" id="question161">
<h3>Q162: A microprocessor accessed by the outside 
world is being connected to external I/O 
devices by _____.</h3>
<ul class="options">
<li><label><input type="radio" name="q161" id="q161_opta" data-question="161" data-option="a" data-correct="c" data-explanation="A microprocessor accessed by the outside 
world is being connected to external I/O device by 
address bus width. 
Address Bus- It is a 16 bit bus used in 8085 
microprocessor to select a particular memory location 
or a peripheral device it is a unidirectional bus. 
Data Bus- Length or the data bus is 8 bits. This bus is 
used to transfer data between microprocessor and 
memory or input output devices in both directions.  
Control Bus- Control bus is used to generator timing 
and control signals which control the operation of 
memory and various other peripheral devices."> I/O devices</label></li>
<li><label><input type="radio" name="q161" id="q161_optb" data-question="161" data-option="b" data-correct="c" data-explanation="A microprocessor accessed by the outside 
world is being connected to external I/O device by 
address bus width. 
Address Bus- It is a 16 bit bus used in 8085 
microprocessor to select a particular memory location 
or a peripheral device it is a unidirectional bus. 
Data Bus- Length or the data bus is 8 bits. This bus is 
used to transfer data between microprocessor and 
memory or input output devices in both directions.  
Control Bus- Control bus is used to generator timing 
and control signals which control the operation of 
memory and various other peripheral devices."> I/O ports</label></li>
<li><label><input type="radio" name="q161" id="q161_optc" data-question="161" data-option="c" data-correct="c" data-explanation="A microprocessor accessed by the outside 
world is being connected to external I/O device by 
address bus width. 
Address Bus- It is a 16 bit bus used in 8085 
microprocessor to select a particular memory location 
or a peripheral device it is a unidirectional bus. 
Data Bus- Length or the data bus is 8 bits. This bus is 
used to transfer data between microprocessor and 
memory or input output devices in both directions.  
Control Bus- Control bus is used to generator timing 
and control signals which control the operation of 
memory and various other peripheral devices."> address bus width</label></li>
<li><label><input type="radio" name="q161" id="q161_optd" data-question="161" data-option="d" data-correct="c" data-explanation="A microprocessor accessed by the outside 
world is being connected to external I/O device by 
address bus width. 
Address Bus- It is a 16 bit bus used in 8085 
microprocessor to select a particular memory location 
or a peripheral device it is a unidirectional bus. 
Data Bus- Length or the data bus is 8 bits. This bus is 
used to transfer data between microprocessor and 
memory or input output devices in both directions.  
Control Bus- Control bus is used to generator timing 
and control signals which control the operation of 
memory and various other peripheral devices."> data bus width 
UPMRC JE (S&T)-03.01.2023, 1:30 PM - 3:30  PM 
UPMRCL JE 03.01.2013, 1:30 PM - 3:30 PM</label></li>
</ul>
<div id="answer161" class="answer">Correct! A microprocessor accessed by the outside 
world is being connected to external I/O device by 
address bus width. 
Address Bus- It is a 16 bit bus used in 8085 
microprocessor to select a particular memory location 
or a peripheral device it is a unidirectional bus. 
Data Bus- Length or the data bus is 8 bits. This bus is 
used to transfer data between microprocessor and 
memory or input output devices in both directions.  
Control Bus- Control bus is used to generator timing 
and control signals which control the operation of 
memory and various other peripheral devices.</div>
<div id="wrong161" class="wrong">Incorrect. A microprocessor accessed by the outside 
world is being connected to external I/O device by 
address bus width. 
Address Bus- It is a 16 bit bus used in 8085 
microprocessor to select a particular memory location 
or a peripheral device it is a unidirectional bus. 
Data Bus- Length or the data bus is 8 bits. This bus is 
used to transfer data between microprocessor and 
memory or input output devices in both directions.  
Control Bus- Control bus is used to generator timing 
and control signals which control the operation of 
memory and various other peripheral devices.</div>
</div>
<div class="question" id="question162">
<h3>Q163: The latest version of Peripheral Component 
Interconnect/Interface (PCI Bus) the expansion 
of ISA/EISA/PC - AT has the bus size of</h3>
<ul class="options">
<li><label><input type="radio" name="q162" id="q162_opta" data-question="162" data-option="a" data-correct="c" data-explanation="The latest version of PCI bus the expansion of 
ISA/EISA/PC-AT has the bus size of 32 bit. It has 
extended upto 64bit."> 64 bit</label></li>
<li><label><input type="radio" name="q162" id="q162_optb" data-question="162" data-option="b" data-correct="c" data-explanation="The latest version of PCI bus the expansion of 
ISA/EISA/PC-AT has the bus size of 32 bit. It has 
extended upto 64bit."> 16 bit</label></li>
<li><label><input type="radio" name="q162" id="q162_optc" data-question="162" data-option="c" data-correct="c" data-explanation="The latest version of PCI bus the expansion of 
ISA/EISA/PC-AT has the bus size of 32 bit. It has 
extended upto 64bit."> 32 bit</label></li>
<li><label><input type="radio" name="q162" id="q162_optd" data-question="162" data-option="d" data-correct="c" data-explanation="The latest version of PCI bus the expansion of 
ISA/EISA/PC-AT has the bus size of 32 bit. It has 
extended upto 64bit."> 8 bit 
UPMRCL JE 03.01.2023, 1:30 PM- 3:30 PM</label></li>
</ul>
<div id="answer162" class="answer">Correct! The latest version of PCI bus the expansion of 
ISA/EISA/PC-AT has the bus size of 32 bit. It has 
extended upto 64bit.</div>
<div id="wrong162" class="wrong">Incorrect. The latest version of PCI bus the expansion of 
ISA/EISA/PC-AT has the bus size of 32 bit. It has 
extended upto 64bit.</div>
</div>
<div class="question" id="question163">
<h3>Q164: The original/early and most widely used PC 
expansion Bus scheme used is</h3>
<ul class="options">
<li><label><input type="radio" name="q163" id="q163_opta" data-question="163" data-option="a" data-correct="a" data-explanation="The original/early and most widely used PC 
expansion bus scheme used is ISA (Industry Standard 
Architecture). 
ISA stands for Industry Standard Architecture and it is a 
type of bus used in PCs for adding expansion cards. For 
example, an ISA slot may be used to add a video card, a 
network card, an extra serial port. The original 8-bit 
version of PCI uses a 62 pin connection and supports 
clock speed of 8 and 33 MHz."> ISA</label></li>
<li><label><input type="radio" name="q163" id="q163_optb" data-question="163" data-option="b" data-correct="a" data-explanation="The original/early and most widely used PC 
expansion bus scheme used is ISA (Industry Standard 
Architecture). 
ISA stands for Industry Standard Architecture and it is a 
type of bus used in PCs for adding expansion cards. For 
example, an ISA slot may be used to add a video card, a 
network card, an extra serial port. The original 8-bit 
version of PCI uses a 62 pin connection and supports 
clock speed of 8 and 33 MHz."> PCI</label></li>
<li><label><input type="radio" name="q163" id="q163_optc" data-question="163" data-option="c" data-correct="a" data-explanation="The original/early and most widely used PC 
expansion bus scheme used is ISA (Industry Standard 
Architecture). 
ISA stands for Industry Standard Architecture and it is a 
type of bus used in PCs for adding expansion cards. For 
example, an ISA slot may be used to add a video card, a 
network card, an extra serial port. The original 8-bit 
version of PCI uses a 62 pin connection and supports 
clock speed of 8 and 33 MHz."> EISA</label></li>
<li><label><input type="radio" name="q163" id="q163_optd" data-question="163" data-option="d" data-correct="a" data-explanation="The original/early and most widely used PC 
expansion bus scheme used is ISA (Industry Standard 
Architecture). 
ISA stands for Industry Standard Architecture and it is a 
type of bus used in PCs for adding expansion cards. For 
example, an ISA slot may be used to add a video card, a 
network card, an extra serial port. The original 8-bit 
version of PCI uses a 62 pin connection and supports 
clock speed of 8 and 33 MHz."> MCA 
UPMRC JE (S&T) 03.01.2023, 1:30 PM-3:30 PM</label></li>
</ul>
<div id="answer163" class="answer">Correct! The original/early and most widely used PC 
expansion bus scheme used is ISA (Industry Standard 
Architecture). 
ISA stands for Industry Standard Architecture and it is a 
type of bus used in PCs for adding expansion cards. For 
example, an ISA slot may be used to add a video card, a 
network card, an extra serial port. The original 8-bit 
version of PCI uses a 62 pin connection and supports 
clock speed of 8 and 33 MHz.</div>
<div id="wrong163" class="wrong">Incorrect. The original/early and most widely used PC 
expansion bus scheme used is ISA (Industry Standard 
Architecture). 
ISA stands for Industry Standard Architecture and it is a 
type of bus used in PCs for adding expansion cards. For 
example, an ISA slot may be used to add a video card, a 
network card, an extra serial port. The original 8-bit 
version of PCI uses a 62 pin connection and supports 
clock speed of 8 and 33 MHz.</div>
</div>
<div class="question" id="question164">
<h3>Q165: RS 232 Serial connector bus has........</h3>
<ul class="options">
<li><label><input type="radio" name="q164" id="q164_opta" data-question="164" data-option="a" data-correct="b" data-explanation="RS 232 Serial connector bus has 25 pins."> 32 pins</label></li>
<li><label><input type="radio" name="q164" id="q164_optb" data-question="164" data-option="b" data-correct="b" data-explanation="RS 232 Serial connector bus has 25 pins."> 25 pins</label></li>
<li><label><input type="radio" name="q164" id="q164_optc" data-question="164" data-option="c" data-correct="b" data-explanation="RS 232 Serial connector bus has 25 pins."> 29 pins</label></li>
<li><label><input type="radio" name="q164" id="q164_optd" data-question="164" data-option="d" data-correct="b" data-explanation="RS 232 Serial connector bus has 25 pins."> 36 pins 
UPMRC JE (S&T) 03.01.2023, 1:30 PM-3:30 PM</label></li>
</ul>
<div id="answer164" class="answer">Correct! RS 232 Serial connector bus has 25 pins.</div>
<div id="wrong164" class="wrong">Incorrect. RS 232 Serial connector bus has 25 pins.</div>
</div>
<div class="question" id="question165">
<h3>Q166: Which 
of 
the 
following 
statements 
is 
INCORRECT in respect of a processor 
memory bus?</h3>
<ul class="options">
<li><label><input type="radio" name="q165" id="q165_opta" data-question="165" data-option="a" data-correct="d" data-explanation="Processor memory bus is a type of computer 
bus, usually in the form of a set of 8 wires or conductors, 
which serves to interconnect electrical components and 
from main memory to the CPU or memory controller 
allows the transfer of data and addresses."> Matched to the memory system to maximize 
the memory processor bandwidth</label></li>
<li><label><input type="radio" name="q165" id="q165_optb" data-question="165" data-option="b" data-correct="d" data-explanation="Processor memory bus is a type of computer 
bus, usually in the form of a set of 8 wires or conductors, 
which serves to interconnect electrical components and 
from main memory to the CPU or memory controller 
allows the transfer of data and addresses."> Short and high speed</label></li>
<li><label><input type="radio" name="q165" id="q165_optc" data-question="165" data-option="c" data-correct="d" data-explanation="Processor memory bus is a type of computer 
bus, usually in the form of a set of 8 wires or conductors, 
which serves to interconnect electrical components and 
from main memory to the CPU or memory controller 
allows the transfer of data and addresses."> Optimized for cache block transfers</label></li>
<li><label><input type="radio" name="q165" id="q165_optd" data-question="165" data-option="d" data-correct="d" data-explanation="Processor memory bus is a type of computer 
bus, usually in the form of a set of 8 wires or conductors, 
which serves to interconnect electrical components and 
from main memory to the CPU or memory controller 
allows the transfer of data and addresses."> Is usually lengthy and slower 
UPMRC JE- 20.01.2020, 4:00 to 6:00 PM</label></li>
</ul>
<div id="answer165" class="answer">Correct! Processor memory bus is a type of computer 
bus, usually in the form of a set of 8 wires or conductors, 
which serves to interconnect electrical components and 
from main memory to the CPU or memory controller 
allows the transfer of data and addresses.</div>
<div id="wrong165" class="wrong">Incorrect. Processor memory bus is a type of computer 
bus, usually in the form of a set of 8 wires or conductors, 
which serves to interconnect electrical components and 
from main memory to the CPU or memory controller 
allows the transfer of data and addresses.</div>
</div>
</div>

    <div class="pagination">
        <button onclick="changePage(-1)">Previous</button>
        <span id="page-info"></span>
        <button onclick="changePage(1)">Next</button>
    </div>

    <script>
    let currentPage = 1;
    const totalPages = 6;

    function changePage(direction) {
        document.getElementById('page' + currentPage).classList.remove('active');
        currentPage += direction;
        if (currentPage < 1) currentPage = 1;
        if (currentPage > totalPages) currentPage = totalPages;
        document.getElementById('page' + currentPage).classList.add('active');
        document.getElementById('page-info').innerText = 'Page ' + currentPage + ' of ' + totalPages;
    }

    // Add event listeners to all radio buttons
    document.addEventListener("DOMContentLoaded", function() {
        document.querySelectorAll('input[type="radio"]').forEach(function(radio) {
            radio.addEventListener("change", function() {
                const questionIndex = this.getAttribute("data-question");
                const selectedOption = this.getAttribute("data-option");
                const correctOption = this.getAttribute("data-correct");
                const explanation = this.getAttribute("data-explanation");

                const answerDiv = document.getElementById('answer' + questionIndex);
                const wrongDiv = document.getElementById('wrong' + questionIndex);

                if (selectedOption === correctOption) {
                    answerDiv.style.display = 'block';
                    wrongDiv.style.display = 'none';
                } else {
                    answerDiv.style.display = 'none';
                    wrongDiv.style.display = 'block';
                }
            });
        });
    });

    document.getElementById('page-info').innerText = 'Page ' + currentPage + ' of ' + totalPages;
    </script>
    
    </body>
    </html>
    