// Seed: 2006544464
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout tri0 id_1;
  wire id_4;
  assign id_1 = -1'b0;
  logic id_5;
  ;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input uwire id_7,
    input wire id_8,
    input supply0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input supply1 id_15
    , id_18,
    input supply0 id_16
);
  assign id_18 = -1;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18
  );
endmodule
