module Decoder_TB;
reg a0,a1;
wire d0,d1,d2,d3;
Decoder uut(a0,a1,d0,d1,d2,d3);
initial begin
a1=0;a0=0;
#10
a1=0;a0=1;
#10
a1=1;a0=0;
#10
a1=1;a0=1;
#10
$finish();
end
endmodule
