// Seed: 1818482454
module module_0 (
    input wire id_0,
    output uwire id_1,
    input supply0 id_2,
    input wor id_3,
    output wire id_4,
    input tri0 id_5,
    input uwire id_6,
    input uwire id_7,
    output wand id_8
);
  parameter id_10 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd48
) (
    input wand id_0,
    input supply0 id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 _id_5,
    input wor id_6
);
  logic [id_5 : (  -1  )] id_8;
  ;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2
  );
endmodule
