Classic Timing Analyzer report for DFF23
Sat Apr 02 20:18:22 2016
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                        ;
+------------------------------+-------+---------------+-------------+--------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.244 ns    ; D      ; DOUT~reg0 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.314 ns    ; Q~reg0 ; Q         ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.730 ns   ; RST    ; DOUT~reg0 ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 3.244 ns   ; D    ; Q~reg0    ; CLK      ;
; N/A   ; None         ; 3.244 ns   ; D    ; DOUT~reg0 ; CLK      ;
; N/A   ; None         ; 2.969 ns   ; RST  ; Q~reg0    ; CLK      ;
; N/A   ; None         ; 2.969 ns   ; RST  ; DOUT~reg0 ; CLK      ;
+-------+--------------+------------+------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 6.314 ns   ; Q~reg0    ; Q    ; CLK        ;
; N/A   ; None         ; 5.454 ns   ; DOUT~reg0 ; DOUT ; CLK        ;
+-------+--------------+------------+-----------+------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; -2.730 ns ; RST  ; Q~reg0    ; CLK      ;
; N/A           ; None        ; -2.730 ns ; RST  ; DOUT~reg0 ; CLK      ;
; N/A           ; None        ; -3.005 ns ; D    ; Q~reg0    ; CLK      ;
; N/A           ; None        ; -3.005 ns ; D    ; DOUT~reg0 ; CLK      ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sat Apr 02 20:18:22 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DFF23 -c DFF23 --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "Q~reg0" (data pin = "D", clock pin = "CLK") is 3.244 ns
    Info: + Longest pin to register delay is 5.612 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 2; PIN Node = 'D'
        Info: 2: + IC(4.302 ns) + CELL(0.346 ns) = 5.457 ns; Loc. = LCCOMB_X18_Y19_N0; Fanout = 1; COMB Node = 'Q0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.612 ns; Loc. = LCFF_X18_Y19_N1; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.310 ns ( 23.34 % )
        Info: Total interconnect delay = 4.302 ns ( 76.66 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X18_Y19_N1; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.472 ns ( 59.89 % )
        Info: Total interconnect delay = 0.986 ns ( 40.11 % )
Info: tco from clock "CLK" to destination pin "Q" through register "Q~reg0" is 6.314 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X18_Y19_N1; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.472 ns ( 59.89 % )
        Info: Total interconnect delay = 0.986 ns ( 40.11 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y19_N1; Fanout = 1; REG Node = 'Q~reg0'
        Info: 2: + IC(1.810 ns) + CELL(1.952 ns) = 3.762 ns; Loc. = PIN_W12; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 1.952 ns ( 51.89 % )
        Info: Total interconnect delay = 1.810 ns ( 48.11 % )
Info: th for register "Q~reg0" (data pin = "RST", clock pin = "CLK") is -2.730 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X18_Y19_N1; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.472 ns ( 59.89 % )
        Info: Total interconnect delay = 0.986 ns ( 40.11 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.337 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'RST'
        Info: 2: + IC(4.017 ns) + CELL(0.366 ns) = 5.182 ns; Loc. = LCCOMB_X18_Y19_N0; Fanout = 1; COMB Node = 'Q0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.337 ns; Loc. = LCFF_X18_Y19_N1; Fanout = 1; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.320 ns ( 24.73 % )
        Info: Total interconnect delay = 4.017 ns ( 75.27 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 216 megabytes
    Info: Processing ended: Sat Apr 02 20:18:22 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


