{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "# 14 - CPU: The Complete Processor\n",
    "\n",
    "## Introduction\n",
    "\n",
    "The **CPU** brings together the Data Path and Control Unit to implement the **fetch-decode-execute** cycle. This is the heart of our computer!\n",
    "\n",
    "## Learning Objectives\n",
    "\n",
    "1. Understand the fetch-decode-execute cycle\n",
    "2. Integrate Control Unit with Data Path\n",
    "3. Build a working CPU that can run programs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-1",
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "from pathlib import Path\n",
    "\n",
    "project_root = Path.cwd().parent\n",
    "sys.path.insert(0, str(project_root / \"src\"))\n",
    "sys.path.insert(0, str(project_root))\n",
    "\n",
    "from computer.datapath import DataPath\n",
    "from computer.control import ControlUnit\n",
    "from computer.decoder import InstructionDecoder\n",
    "from computer.clock import Clock\n",
    "from computer.isa import encode_instruction\n",
    "from computer import int_to_bits, bits_to_int\n",
    "from typing import List, Dict\n",
    "\n",
    "print(\"Setup complete!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-2",
   "metadata": {},
   "source": "## Fetch-Decode-Execute Cycle\n\n```mermaid\nstateDiagram-v2\n    [*] --> FETCH\n    FETCH: FETCH<br/>Read PC, Get Instruction\n    DECODE: DECODE<br/>Parse Fields\n    EXECUTE: EXECUTE<br/>Perform Operation\n    WRITEBACK: WRITEBACK<br/>Store Results, Update PC\n    \n    FETCH --> DECODE\n    DECODE --> EXECUTE\n    EXECUTE --> WRITEBACK\n    WRITEBACK --> FETCH\n```\n\n## Exercise 1: CPU"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-3",
   "metadata": {},
   "outputs": [],
   "source": "class CPU:\n    \"\"\"8-bit CPU with fetch-decode-execute cycle.\"\"\"\n\n    def __init__(self):\n        self.datapath = DataPath()\n        self.control = ControlUnit()\n        self.decoder = InstructionDecoder()\n        self.clock = Clock()\n        self.halted = False\n        self.current_instruction = None\n\n    def reset(self) -> None:\n        \"\"\"Reset CPU to initial state.\"\"\"\n        self.datapath.pc.clock(load=0, load_value=[0] * 8, increment=0, reset=1, clk=1)\n        self.control.reset()\n        self.halted = False\n        self.current_instruction = None\n\n    def fetch(self) -> List[int]:\n        \"\"\"Fetch instruction from memory at PC.\n\n        Returns:\n            16-bit instruction\n        \"\"\"\n        # YOUR CODE HERE\n        pass\n\n    def decode(self, instruction: List[int]) -> Dict:\n        \"\"\"Decode instruction into fields.\n\n        Args:\n            instruction: 16-bit instruction\n\n        Returns:\n            Decoded fields dictionary\n        \"\"\"\n        # YOUR CODE HERE\n        pass\n\n    def execute(self, decoded: Dict) -> None:\n        \"\"\"Execute the decoded instruction.\n\n        Args:\n            decoded: Decoded instruction fields\n        \"\"\"\n        # YOUR CODE HERE\n        pass\n\n    def step(self) -> bool:\n        \"\"\"Execute one complete instruction.\n\n        Returns:\n            True if CPU should continue, False if halted\n        \"\"\"\n        # YOUR CODE HERE\n        pass\n\n    def run(self, max_cycles: int = 1000) -> int:\n        \"\"\"Run until HALT or max cycles.\n\n        Returns:\n            Number of cycles executed\n        \"\"\"\n        cycles = 0\n        while cycles < max_cycles and self.step():\n            cycles += 1\n        return cycles\n\n    def get_state(self) -> Dict:\n        \"\"\"Get current CPU state for debugging.\"\"\"\n        return {\n            \"pc\": self.datapath.get_pc(),\n            \"flags\": self.datapath.flags.copy(),\n            \"halted\": self.halted,\n            \"cycle\": self.clock.cycle,\n        }\n\n\n# Test\ncpu = CPU()\nprint(f\"Initial PC: {bits_to_int(cpu.datapath.get_pc())}\")\nprint(f\"Halted: {cpu.halted}\")"
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": [
    "## Running a Simple Program"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": [
    "def load_program_to_cpu(cpu: CPU, program: List[List[int]]) -> None:\n",
    "    \"\"\"Load a program into CPU memory.\"\"\"\n",
    "    for i, instr in enumerate(program):\n",
    "        # Split 16-bit instruction into two bytes\n",
    "        low_byte = instr[:8]\n",
    "        high_byte = instr[8:] if len(instr) > 8 else [0] * 8\n",
    "        addr = i * 2\n",
    "        cpu.datapath.memory.write(int_to_bits(addr, 8), low_byte, 1)\n",
    "        cpu.datapath.memory.write(int_to_bits(addr + 1, 8), high_byte, 1)\n",
    "\n",
    "\n",
    "# Create a simple program: R0 = R1 + R2, then HALT\n",
    "program = [\n",
    "    encode_instruction(\"ADD\", rd=0, rs1=1, rs2_imm=2),\n",
    "    encode_instruction(\"HALT\"),\n",
    "]\n",
    "\n",
    "cpu = CPU()\n",
    "\n",
    "# Set up initial register values\n",
    "addr_r1 = [1, 0, 0]\n",
    "addr_r2 = [0, 1, 0]\n",
    "cpu.datapath.reg_file.write(addr_r1, int_to_bits(25, 8), 1, 0)\n",
    "cpu.datapath.reg_file.write(addr_r1, int_to_bits(25, 8), 1, 1)\n",
    "cpu.datapath.reg_file.write(addr_r2, int_to_bits(17, 8), 1, 0)\n",
    "cpu.datapath.reg_file.write(addr_r2, int_to_bits(17, 8), 1, 1)\n",
    "\n",
    "# Load program\n",
    "load_program_to_cpu(cpu, program)\n",
    "\n",
    "print(\"Before execution:\")\n",
    "print(f\"  R0 = {bits_to_int(cpu.datapath.reg_file.read([0, 0, 0]))}\")\n",
    "print(f\"  R1 = {bits_to_int(cpu.datapath.reg_file.read([1, 0, 0]))}\")\n",
    "print(f\"  R2 = {bits_to_int(cpu.datapath.reg_file.read([0, 1, 0]))}\")\n",
    "\n",
    "# Run\n",
    "cycles = cpu.run()\n",
    "\n",
    "print(f\"\\nAfter {cycles} cycles:\")\n",
    "print(f\"  R0 = {bits_to_int(cpu.datapath.reg_file.read([0, 0, 0]))} (should be 42)\")\n",
    "print(f\"  Halted: {cpu.halted}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "## Copy Your Implementation\n",
    "\n",
    "Once your code works, copy the `CPU` class to `src/computer/cpu.py`"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-7",
   "metadata": {},
   "source": [
    "## Validation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-8",
   "metadata": {},
   "outputs": [],
   "source": [
    "from utils.checker import check\n",
    "\n",
    "check(\"cpu\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-9",
   "metadata": {},
   "source": [
    "## Summary\n",
    "\n",
    "The CPU implements:\n",
    "\n",
    "| Method | Purpose |\n",
    "|--------|--------|\n",
    "| fetch() | Get instruction from memory |\n",
    "| decode() | Parse instruction fields |\n",
    "| execute() | Perform the operation |\n",
    "| step() | One complete instruction |\n",
    "| run() | Execute until HALT |\n",
    "\n",
    "### What's Next?\n",
    "\n",
    "Writing machine code by hand is tedious. Let's build an **Assembler** to convert human-readable assembly language into machine code!"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}