// Seed: 2740453690
module module_0 ();
  tri1 id_2, id_3 = -1 + id_3;
  assign module_1.id_6 = 0;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  bit id_7 = id_6, id_8;
  id_9 :
  assert property (@(posedge -1) id_6) id_2 = 'b0;
  tri0 id_10 = id_10 & 1;
  always id_7 <= id_7;
  module_0 modCall_1 ();
endmodule
