INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab4_3_1/lab4_3_1.srcs/sources_1/new/fulladder_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab4_3_1/lab4_3_1.srcs/sources_1/new/rca_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_dataflow
INFO: [VRFC 10-2458] undeclared symbol c0, assumed default net type wire [C:/Users/xy424/Documents/VivadoRepository/lab4_3_1/lab4_3_1.srcs/sources_1/new/rca_dataflow.v:31]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/xy424/Documents/VivadoRepository/lab4_3_1/lab4_3_1.srcs/sources_1/new/rca_dataflow.v:32]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/xy424/Documents/VivadoRepository/lab4_3_1/lab4_3_1.srcs/sources_1/new/rca_dataflow.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab4_3_1/lab4_3_1.srcs/sim_1/new/rca_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_dataflow_tb
