#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct  7 09:03:25 2019
# Process ID: 14124
# Current directory: E:/EE478 LAB3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14136 E:\EE478 LAB3\lab3.xpr
# Log file: E:/EE478 LAB3/vivado.log
# Journal file: E:/EE478 LAB3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/EE478 LAB3/lab3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LAB3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LAB3_vhdl.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 760.520 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 760.520 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LAB3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LAB3_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/EE478 LAB3/lab3.srcs/sources_1/new/LAB3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LAB3'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim'
"xelab -wto 304997a2acd2474284d7ab2b93fc498e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LAB3_behav xil_defaultlib.LAB3 -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 304997a2acd2474284d7ab2b93fc498e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LAB3_behav xil_defaultlib.LAB3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.lab3
Built simulation snapshot LAB3_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/EE478 -notrace
couldn't read file "E:/EE478": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  7 09:05:32 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 778.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LAB3_behav -key {Behavioral:sim_1:Functional:LAB3} -tclbatch {LAB3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source LAB3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 778.328 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LAB3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 778.328 ; gain = 0.000
file mkdir E:/EE478 LAB3/lab3.srcs/sim_1/new
file mkdir E:/EE478 LAB3/lab3.srcs/sim_1/new
file mkdir E:/EE478 LAB3/lab3.srcs/sim_1/new
file mkdir E:/EE478 LAB3/lab3.srcs/sim_1/new
file mkdir E:/EE478 LAB3/lab3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir E:/EE478 LAB3/lab3.srcs/sim_1/new
file mkdir {E:/EE478 LAB3/lab3.srcs/sim_1/new}
close [ open {E:/EE478 LAB3/lab3.srcs/sim_1/new/LAB3_SIM.vhd} w ]
add_files -fileset sim_1 {{E:/EE478 LAB3/lab3.srcs/sim_1/new/LAB3_SIM.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{E:/EE478 LAB3/lab3.srcs/sim_1/new/LAB3_SIM.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/EE478 LAB3/lab3.srcs/sim_1/new/LAB3_SIM.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/EE478 LAB3/lab3.srcs/sim_1/new/LAB3_Tbench.vhd} w ]
add_files -fileset sim_1 {{E:/EE478 LAB3/lab3.srcs/sim_1/new/LAB3_Tbench.vhd}}
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: LAB3
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1178.602 ; gain = 180.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LAB3' [E:/EE478 LAB3/lab3.srcs/sources_1/new/LAB3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'LAB3' (1#1) [E:/EE478 LAB3/lab3.srcs/sources_1/new/LAB3.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.395 ; gain = 240.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.395 ; gain = 240.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.395 ; gain = 240.020
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1327.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1369.676 ; gain = 371.301
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1369.676 ; gain = 581.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LAB3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LAB3_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim'
"xelab -wto 304997a2acd2474284d7ab2b93fc498e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LAB3_behav xil_defaultlib.LAB3 -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 304997a2acd2474284d7ab2b93fc498e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LAB3_behav xil_defaultlib.LAB3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LAB3_behav -key {Behavioral:sim_1:Functional:LAB3} -tclbatch {LAB3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source LAB3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LAB3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1369.676 ; gain = 0.000
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/EE478 LAB3/lab3.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  7 09:30:49 2019...
