Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Aug  7 17:53:27 2022
| Host         : DESKTOP-IDOIV85 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.645        0.000                      0                   25        0.324        0.000                      0                   25       41.166        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.645        0.000                      0                   25        0.324        0.000                      0                   25       41.166        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.645ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 88.152 - 83.333 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.614     5.121    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.577 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.339    count_reg_n_0_[1]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    count_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    count_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    count_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    count_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    count_reg[16]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.583    count_reg[20]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.806 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.806    count_reg[24]_i_1_n_7
    SLICE_X0Y66          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.491    88.152    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.272    88.424    
                         clock uncertainty           -0.035    88.389    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    88.451    count_reg[24]
  -------------------------------------------------------------------
                         required time                         88.451    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                 80.645    

Slack (MET) :             80.649ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 88.153 - 83.333 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.614     5.121    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.577 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.339    count_reg_n_0_[1]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    count_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    count_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    count_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    count_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    count_reg[16]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.803 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.803    count_reg[20]_i_1_n_6
    SLICE_X0Y65          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.492    88.153    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.272    88.425    
                         clock uncertainty           -0.035    88.390    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    88.452    count_reg[21]
  -------------------------------------------------------------------
                         required time                         88.452    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                 80.649    

Slack (MET) :             80.670ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 88.153 - 83.333 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.614     5.121    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.577 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.339    count_reg_n_0_[1]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    count_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    count_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    count_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    count_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    count_reg[16]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.782 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.782    count_reg[20]_i_1_n_4
    SLICE_X0Y65          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.492    88.153    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.272    88.425    
                         clock uncertainty           -0.035    88.390    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    88.452    count_reg[23]
  -------------------------------------------------------------------
                         required time                         88.452    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                 80.670    

Slack (MET) :             80.744ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 88.153 - 83.333 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.614     5.121    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.577 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.339    count_reg_n_0_[1]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    count_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    count_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    count_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    count_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    count_reg[16]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.708 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.708    count_reg[20]_i_1_n_5
    SLICE_X0Y65          FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.492    88.153    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.272    88.425    
                         clock uncertainty           -0.035    88.390    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    88.452    count_reg[22]
  -------------------------------------------------------------------
                         required time                         88.452    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                 80.744    

Slack (MET) :             80.760ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 88.153 - 83.333 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.614     5.121    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.577 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.339    count_reg_n_0_[1]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    count_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    count_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    count_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    count_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    count_reg[16]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.692 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.692    count_reg[20]_i_1_n_7
    SLICE_X0Y65          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.492    88.153    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.272    88.425    
                         clock uncertainty           -0.035    88.390    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    88.452    count_reg[20]
  -------------------------------------------------------------------
                         required time                         88.452    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                 80.760    

Slack (MET) :             80.764ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 88.154 - 83.333 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.614     5.121    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.577 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.339    count_reg_n_0_[1]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    count_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    count_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    count_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    count_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.689 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.689    count_reg[16]_i_1_n_6
    SLICE_X0Y64          FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.493    88.154    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.272    88.426    
                         clock uncertainty           -0.035    88.391    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062    88.453    count_reg[17]
  -------------------------------------------------------------------
                         required time                         88.453    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                 80.764    

Slack (MET) :             80.785ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 88.154 - 83.333 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.614     5.121    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.577 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.339    count_reg_n_0_[1]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    count_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    count_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    count_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    count_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.668 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_4
    SLICE_X0Y64          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.493    88.154    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.272    88.426    
                         clock uncertainty           -0.035    88.391    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062    88.453    count_reg[19]
  -------------------------------------------------------------------
                         required time                         88.453    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                 80.785    

Slack (MET) :             80.859ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 88.154 - 83.333 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.614     5.121    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.577 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.339    count_reg_n_0_[1]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    count_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    count_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    count_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    count_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.594 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.594    count_reg[16]_i_1_n_5
    SLICE_X0Y64          FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.493    88.154    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.272    88.426    
                         clock uncertainty           -0.035    88.391    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062    88.453    count_reg[18]
  -------------------------------------------------------------------
                         required time                         88.453    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 80.859    

Slack (MET) :             80.875ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 88.154 - 83.333 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.614     5.121    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.577 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.339    count_reg_n_0_[1]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    count_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    count_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    count_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    count_reg[12]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.578 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.578    count_reg[16]_i_1_n_7
    SLICE_X0Y64          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.493    88.154    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.272    88.426    
                         clock uncertainty           -0.035    88.391    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062    88.453    count_reg[16]
  -------------------------------------------------------------------
                         required time                         88.453    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                 80.875    

Slack (MET) :             80.878ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 88.154 - 83.333 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.614     5.121    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456     5.577 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.339    count_reg_n_0_[1]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.013 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    count_reg[0]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    count_reg[4]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    count_reg[8]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.575 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.575    count_reg[12]_i_1_n_6
    SLICE_X0Y63          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.493    88.154    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.272    88.426    
                         clock uncertainty           -0.035    88.391    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)        0.062    88.453    count_reg[13]
  -------------------------------------------------------------------
                         required time                         88.453    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                 80.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.456    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.597 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.770    count_reg_n_0_[0]
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.815    count[0]_i_2_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.885 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    count_reg[0]_i_1_n_7
    SLICE_X0Y60          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.971    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.456    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.105     1.561    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.454    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.771    count_reg_n_0_[20]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    count_reg[20]_i_1_n_7
    SLICE_X0Y65          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.851     1.967    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.513     1.454    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.559    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.454    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.771    count_reg_n_0_[12]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    count_reg[12]_i_1_n_7
    SLICE_X0Y63          FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.852     1.968    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.105     1.559    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.454    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.771    count_reg_n_0_[16]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    count_reg[16]_i_1_n_7
    SLICE_X0Y64          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.852     1.968    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.559    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.456    clk_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.773    count_reg_n_0_[4]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    count_reg[4]_i_1_n_7
    SLICE_X0Y61          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.971    clk_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.515     1.456    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.105     1.561    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.584     1.455    clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  count_reg[8]/Q
                         net (fo=1, routed)           0.176     1.772    count_reg_n_0_[8]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    count_reg[8]_i_1_n_7
    SLICE_X0Y62          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.854     1.969    clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.514     1.455    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.105     1.560    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.256ns (57.877%)  route 0.186ns (42.123%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.582     1.453    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  count_reg[24]/Q
                         net (fo=2, routed)           0.186     1.780    led_OBUF
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    count_reg[24]_i_1_n_7
    SLICE_X0Y66          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.850     1.966    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.513     1.453    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.558    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.456    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.597 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.770    count_reg_n_0_[0]
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.815    count[0]_i_2_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.921 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.921    count_reg[0]_i_1_n_6
    SLICE_X0Y60          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.971    clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.515     1.456    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.105     1.561    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.454    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.771    count_reg_n_0_[20]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.922 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    count_reg[20]_i_1_n_6
    SLICE_X0Y65          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.851     1.967    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.513     1.454    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.559    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.583     1.454    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.771    count_reg_n_0_[12]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.922 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    count_reg[12]_i_1_n_6
    SLICE_X0Y63          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.852     1.968    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.105     1.559    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y60     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y62     count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y62     count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y63     count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y63     count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y63     count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y63     count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y64     count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X0Y64     count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y60     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y60     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y62     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y62     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y62     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y62     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y63     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y63     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y63     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X0Y63     count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y60     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y60     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y62     count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y62     count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y62     count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y62     count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y63     count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y63     count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y63     count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X0Y63     count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.794ns  (logic 3.978ns (68.659%)  route 1.816ns (31.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.608     5.115    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.571 r  count_reg[24]/Q
                         net (fo=2, routed)           1.816     7.388    led_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.522    10.910 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    10.910    led
    E18                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.364ns (77.546%)  route 0.395ns (22.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.582     1.453    clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  count_reg[24]/Q
                         net (fo=2, routed)           0.395     1.989    led_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.212 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.212    led
    E18                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





