
FC_v2.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020be0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002428  08020d90  08020d90  00030d90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080231b8  080231b8  00040430  2**0
                  CONTENTS
  4 .ARM          00000008  080231b8  080231b8  000331b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080231c0  080231c0  00040430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080231c0  080231c0  000331c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080231c8  080231c8  000331c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000430  20000000  080231cc  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00040430  2**0
                  CONTENTS
 10 .bss          00008ba8  20000430  20000430  00040430  2**2
                  ALLOC
 11 ._user_heap_stack 00000a00  20008fd8  20008fd8  00040430  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00040430  2**0
                  CONTENTS, READONLY
 13 .debug_info   00070afc  00000000  00000000  00040460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000ab42  00000000  00000000  000b0f5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003f08  00000000  00000000  000bbaa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003822f  00000000  00000000  000bf9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00048bed  00000000  00000000  000f7bd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001167af  00000000  00000000  001407c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00256f73  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00003be8  00000000  00000000  00256fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00012b38  00000000  00000000  0025abb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000430 	.word	0x20000430
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08020d78 	.word	0x08020d78

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000434 	.word	0x20000434
 80001ec:	08020d78 	.word	0x08020d78

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_ldivmod>:
 8000cc8:	b97b      	cbnz	r3, 8000cea <__aeabi_ldivmod+0x22>
 8000cca:	b972      	cbnz	r2, 8000cea <__aeabi_ldivmod+0x22>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bfbe      	ittt	lt
 8000cd0:	2000      	movlt	r0, #0
 8000cd2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cd6:	e006      	blt.n	8000ce6 <__aeabi_ldivmod+0x1e>
 8000cd8:	bf08      	it	eq
 8000cda:	2800      	cmpeq	r0, #0
 8000cdc:	bf1c      	itt	ne
 8000cde:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ce2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ce6:	f000 b9ef 	b.w	80010c8 <__aeabi_idiv0>
 8000cea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	db09      	blt.n	8000d0a <__aeabi_ldivmod+0x42>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	db1a      	blt.n	8000d30 <__aeabi_ldivmod+0x68>
 8000cfa:	f000 f883 	bl	8000e04 <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4770      	bx	lr
 8000d0a:	4240      	negs	r0, r0
 8000d0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db1b      	blt.n	8000d4c <__aeabi_ldivmod+0x84>
 8000d14:	f000 f876 	bl	8000e04 <__udivmoddi4>
 8000d18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d20:	b004      	add	sp, #16
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	4252      	negs	r2, r2
 8000d2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2e:	4770      	bx	lr
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	f000 f865 	bl	8000e04 <__udivmoddi4>
 8000d3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d42:	b004      	add	sp, #16
 8000d44:	4240      	negs	r0, r0
 8000d46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4a:	4770      	bx	lr
 8000d4c:	4252      	negs	r2, r2
 8000d4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d52:	f000 f857 	bl	8000e04 <__udivmoddi4>
 8000d56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d5e:	b004      	add	sp, #16
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b9a4 	b.w	80010c8 <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f83c 	bl	8000e04 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_d2lz>:
 8000d98:	b538      	push	{r3, r4, r5, lr}
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	4604      	mov	r4, r0
 8000da0:	460d      	mov	r5, r1
 8000da2:	f7ff febb 	bl	8000b1c <__aeabi_dcmplt>
 8000da6:	b928      	cbnz	r0, 8000db4 <__aeabi_d2lz+0x1c>
 8000da8:	4620      	mov	r0, r4
 8000daa:	4629      	mov	r1, r5
 8000dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000db0:	f000 b80a 	b.w	8000dc8 <__aeabi_d2ulz>
 8000db4:	4620      	mov	r0, r4
 8000db6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000dba:	f000 f805 	bl	8000dc8 <__aeabi_d2ulz>
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc4:	bd38      	pop	{r3, r4, r5, pc}
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_d2ulz>:
 8000dc8:	b5d0      	push	{r4, r6, r7, lr}
 8000dca:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <__aeabi_d2ulz+0x34>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4606      	mov	r6, r0
 8000dd0:	460f      	mov	r7, r1
 8000dd2:	f7ff fc31 	bl	8000638 <__aeabi_dmul>
 8000dd6:	f7ff ff07 	bl	8000be8 <__aeabi_d2uiz>
 8000dda:	4604      	mov	r4, r0
 8000ddc:	f7ff fbb2 	bl	8000544 <__aeabi_ui2d>
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <__aeabi_d2ulz+0x38>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f7ff fc28 	bl	8000638 <__aeabi_dmul>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4630      	mov	r0, r6
 8000dee:	4639      	mov	r1, r7
 8000df0:	f7ff fa6a 	bl	80002c8 <__aeabi_dsub>
 8000df4:	f7ff fef8 	bl	8000be8 <__aeabi_d2uiz>
 8000df8:	4621      	mov	r1, r4
 8000dfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000dfc:	3df00000 	.word	0x3df00000
 8000e00:	41f00000 	.word	0x41f00000

08000e04 <__udivmoddi4>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	9d08      	ldr	r5, [sp, #32]
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	468c      	mov	ip, r1
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8083 	bne.w	8000f1a <__udivmoddi4+0x116>
 8000e14:	428a      	cmp	r2, r1
 8000e16:	4617      	mov	r7, r2
 8000e18:	d947      	bls.n	8000eaa <__udivmoddi4+0xa6>
 8000e1a:	fab2 f282 	clz	r2, r2
 8000e1e:	b142      	cbz	r2, 8000e32 <__udivmoddi4+0x2e>
 8000e20:	f1c2 0020 	rsb	r0, r2, #32
 8000e24:	fa24 f000 	lsr.w	r0, r4, r0
 8000e28:	4091      	lsls	r1, r2
 8000e2a:	4097      	lsls	r7, r2
 8000e2c:	ea40 0c01 	orr.w	ip, r0, r1
 8000e30:	4094      	lsls	r4, r2
 8000e32:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e36:	0c23      	lsrs	r3, r4, #16
 8000e38:	fbbc f6f8 	udiv	r6, ip, r8
 8000e3c:	fa1f fe87 	uxth.w	lr, r7
 8000e40:	fb08 c116 	mls	r1, r8, r6, ip
 8000e44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e48:	fb06 f10e 	mul.w	r1, r6, lr
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x60>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e56:	f080 8119 	bcs.w	800108c <__udivmoddi4+0x288>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 8116 	bls.w	800108c <__udivmoddi4+0x288>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e6c:	fb08 3310 	mls	r3, r8, r0, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e78:	45a6      	cmp	lr, r4
 8000e7a:	d909      	bls.n	8000e90 <__udivmoddi4+0x8c>
 8000e7c:	193c      	adds	r4, r7, r4
 8000e7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e82:	f080 8105 	bcs.w	8001090 <__udivmoddi4+0x28c>
 8000e86:	45a6      	cmp	lr, r4
 8000e88:	f240 8102 	bls.w	8001090 <__udivmoddi4+0x28c>
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	443c      	add	r4, r7
 8000e90:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e94:	eba4 040e 	sub.w	r4, r4, lr
 8000e98:	2600      	movs	r6, #0
 8000e9a:	b11d      	cbz	r5, 8000ea4 <__udivmoddi4+0xa0>
 8000e9c:	40d4      	lsrs	r4, r2
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	e9c5 4300 	strd	r4, r3, [r5]
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	b902      	cbnz	r2, 8000eae <__udivmoddi4+0xaa>
 8000eac:	deff      	udf	#255	; 0xff
 8000eae:	fab2 f282 	clz	r2, r2
 8000eb2:	2a00      	cmp	r2, #0
 8000eb4:	d150      	bne.n	8000f58 <__udivmoddi4+0x154>
 8000eb6:	1bcb      	subs	r3, r1, r7
 8000eb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ebc:	fa1f f887 	uxth.w	r8, r7
 8000ec0:	2601      	movs	r6, #1
 8000ec2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000ec6:	0c21      	lsrs	r1, r4, #16
 8000ec8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb08 f30c 	mul.w	r3, r8, ip
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0xe4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ede:	d202      	bcs.n	8000ee6 <__udivmoddi4+0xe2>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	f200 80e9 	bhi.w	80010b8 <__udivmoddi4+0x2b4>
 8000ee6:	4684      	mov	ip, r0
 8000ee8:	1ac9      	subs	r1, r1, r3
 8000eea:	b2a3      	uxth	r3, r4
 8000eec:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ef8:	fb08 f800 	mul.w	r8, r8, r0
 8000efc:	45a0      	cmp	r8, r4
 8000efe:	d907      	bls.n	8000f10 <__udivmoddi4+0x10c>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f06:	d202      	bcs.n	8000f0e <__udivmoddi4+0x10a>
 8000f08:	45a0      	cmp	r8, r4
 8000f0a:	f200 80d9 	bhi.w	80010c0 <__udivmoddi4+0x2bc>
 8000f0e:	4618      	mov	r0, r3
 8000f10:	eba4 0408 	sub.w	r4, r4, r8
 8000f14:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000f18:	e7bf      	b.n	8000e9a <__udivmoddi4+0x96>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d909      	bls.n	8000f32 <__udivmoddi4+0x12e>
 8000f1e:	2d00      	cmp	r5, #0
 8000f20:	f000 80b1 	beq.w	8001086 <__udivmoddi4+0x282>
 8000f24:	2600      	movs	r6, #0
 8000f26:	e9c5 0100 	strd	r0, r1, [r5]
 8000f2a:	4630      	mov	r0, r6
 8000f2c:	4631      	mov	r1, r6
 8000f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f32:	fab3 f683 	clz	r6, r3
 8000f36:	2e00      	cmp	r6, #0
 8000f38:	d14a      	bne.n	8000fd0 <__udivmoddi4+0x1cc>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d302      	bcc.n	8000f44 <__udivmoddi4+0x140>
 8000f3e:	4282      	cmp	r2, r0
 8000f40:	f200 80b8 	bhi.w	80010b4 <__udivmoddi4+0x2b0>
 8000f44:	1a84      	subs	r4, r0, r2
 8000f46:	eb61 0103 	sbc.w	r1, r1, r3
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	468c      	mov	ip, r1
 8000f4e:	2d00      	cmp	r5, #0
 8000f50:	d0a8      	beq.n	8000ea4 <__udivmoddi4+0xa0>
 8000f52:	e9c5 4c00 	strd	r4, ip, [r5]
 8000f56:	e7a5      	b.n	8000ea4 <__udivmoddi4+0xa0>
 8000f58:	f1c2 0320 	rsb	r3, r2, #32
 8000f5c:	fa20 f603 	lsr.w	r6, r0, r3
 8000f60:	4097      	lsls	r7, r2
 8000f62:	fa01 f002 	lsl.w	r0, r1, r2
 8000f66:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6a:	40d9      	lsrs	r1, r3
 8000f6c:	4330      	orrs	r0, r6
 8000f6e:	0c03      	lsrs	r3, r0, #16
 8000f70:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f74:	fa1f f887 	uxth.w	r8, r7
 8000f78:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f80:	fb06 f108 	mul.w	r1, r6, r8
 8000f84:	4299      	cmp	r1, r3
 8000f86:	fa04 f402 	lsl.w	r4, r4, r2
 8000f8a:	d909      	bls.n	8000fa0 <__udivmoddi4+0x19c>
 8000f8c:	18fb      	adds	r3, r7, r3
 8000f8e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f92:	f080 808d 	bcs.w	80010b0 <__udivmoddi4+0x2ac>
 8000f96:	4299      	cmp	r1, r3
 8000f98:	f240 808a 	bls.w	80010b0 <__udivmoddi4+0x2ac>
 8000f9c:	3e02      	subs	r6, #2
 8000f9e:	443b      	add	r3, r7
 8000fa0:	1a5b      	subs	r3, r3, r1
 8000fa2:	b281      	uxth	r1, r0
 8000fa4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000fa8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000fac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb0:	fb00 f308 	mul.w	r3, r0, r8
 8000fb4:	428b      	cmp	r3, r1
 8000fb6:	d907      	bls.n	8000fc8 <__udivmoddi4+0x1c4>
 8000fb8:	1879      	adds	r1, r7, r1
 8000fba:	f100 3cff 	add.w	ip, r0, #4294967295
 8000fbe:	d273      	bcs.n	80010a8 <__udivmoddi4+0x2a4>
 8000fc0:	428b      	cmp	r3, r1
 8000fc2:	d971      	bls.n	80010a8 <__udivmoddi4+0x2a4>
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	4439      	add	r1, r7
 8000fc8:	1acb      	subs	r3, r1, r3
 8000fca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000fce:	e778      	b.n	8000ec2 <__udivmoddi4+0xbe>
 8000fd0:	f1c6 0c20 	rsb	ip, r6, #32
 8000fd4:	fa03 f406 	lsl.w	r4, r3, r6
 8000fd8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000fdc:	431c      	orrs	r4, r3
 8000fde:	fa20 f70c 	lsr.w	r7, r0, ip
 8000fe2:	fa01 f306 	lsl.w	r3, r1, r6
 8000fe6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000fea:	fa21 f10c 	lsr.w	r1, r1, ip
 8000fee:	431f      	orrs	r7, r3
 8000ff0:	0c3b      	lsrs	r3, r7, #16
 8000ff2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff6:	fa1f f884 	uxth.w	r8, r4
 8000ffa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001002:	fb09 fa08 	mul.w	sl, r9, r8
 8001006:	458a      	cmp	sl, r1
 8001008:	fa02 f206 	lsl.w	r2, r2, r6
 800100c:	fa00 f306 	lsl.w	r3, r0, r6
 8001010:	d908      	bls.n	8001024 <__udivmoddi4+0x220>
 8001012:	1861      	adds	r1, r4, r1
 8001014:	f109 30ff 	add.w	r0, r9, #4294967295
 8001018:	d248      	bcs.n	80010ac <__udivmoddi4+0x2a8>
 800101a:	458a      	cmp	sl, r1
 800101c:	d946      	bls.n	80010ac <__udivmoddi4+0x2a8>
 800101e:	f1a9 0902 	sub.w	r9, r9, #2
 8001022:	4421      	add	r1, r4
 8001024:	eba1 010a 	sub.w	r1, r1, sl
 8001028:	b2bf      	uxth	r7, r7
 800102a:	fbb1 f0fe 	udiv	r0, r1, lr
 800102e:	fb0e 1110 	mls	r1, lr, r0, r1
 8001032:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8001036:	fb00 f808 	mul.w	r8, r0, r8
 800103a:	45b8      	cmp	r8, r7
 800103c:	d907      	bls.n	800104e <__udivmoddi4+0x24a>
 800103e:	19e7      	adds	r7, r4, r7
 8001040:	f100 31ff 	add.w	r1, r0, #4294967295
 8001044:	d22e      	bcs.n	80010a4 <__udivmoddi4+0x2a0>
 8001046:	45b8      	cmp	r8, r7
 8001048:	d92c      	bls.n	80010a4 <__udivmoddi4+0x2a0>
 800104a:	3802      	subs	r0, #2
 800104c:	4427      	add	r7, r4
 800104e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001052:	eba7 0708 	sub.w	r7, r7, r8
 8001056:	fba0 8902 	umull	r8, r9, r0, r2
 800105a:	454f      	cmp	r7, r9
 800105c:	46c6      	mov	lr, r8
 800105e:	4649      	mov	r1, r9
 8001060:	d31a      	bcc.n	8001098 <__udivmoddi4+0x294>
 8001062:	d017      	beq.n	8001094 <__udivmoddi4+0x290>
 8001064:	b15d      	cbz	r5, 800107e <__udivmoddi4+0x27a>
 8001066:	ebb3 020e 	subs.w	r2, r3, lr
 800106a:	eb67 0701 	sbc.w	r7, r7, r1
 800106e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001072:	40f2      	lsrs	r2, r6
 8001074:	ea4c 0202 	orr.w	r2, ip, r2
 8001078:	40f7      	lsrs	r7, r6
 800107a:	e9c5 2700 	strd	r2, r7, [r5]
 800107e:	2600      	movs	r6, #0
 8001080:	4631      	mov	r1, r6
 8001082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001086:	462e      	mov	r6, r5
 8001088:	4628      	mov	r0, r5
 800108a:	e70b      	b.n	8000ea4 <__udivmoddi4+0xa0>
 800108c:	4606      	mov	r6, r0
 800108e:	e6e9      	b.n	8000e64 <__udivmoddi4+0x60>
 8001090:	4618      	mov	r0, r3
 8001092:	e6fd      	b.n	8000e90 <__udivmoddi4+0x8c>
 8001094:	4543      	cmp	r3, r8
 8001096:	d2e5      	bcs.n	8001064 <__udivmoddi4+0x260>
 8001098:	ebb8 0e02 	subs.w	lr, r8, r2
 800109c:	eb69 0104 	sbc.w	r1, r9, r4
 80010a0:	3801      	subs	r0, #1
 80010a2:	e7df      	b.n	8001064 <__udivmoddi4+0x260>
 80010a4:	4608      	mov	r0, r1
 80010a6:	e7d2      	b.n	800104e <__udivmoddi4+0x24a>
 80010a8:	4660      	mov	r0, ip
 80010aa:	e78d      	b.n	8000fc8 <__udivmoddi4+0x1c4>
 80010ac:	4681      	mov	r9, r0
 80010ae:	e7b9      	b.n	8001024 <__udivmoddi4+0x220>
 80010b0:	4666      	mov	r6, ip
 80010b2:	e775      	b.n	8000fa0 <__udivmoddi4+0x19c>
 80010b4:	4630      	mov	r0, r6
 80010b6:	e74a      	b.n	8000f4e <__udivmoddi4+0x14a>
 80010b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80010bc:	4439      	add	r1, r7
 80010be:	e713      	b.n	8000ee8 <__udivmoddi4+0xe4>
 80010c0:	3802      	subs	r0, #2
 80010c2:	443c      	add	r4, r7
 80010c4:	e724      	b.n	8000f10 <__udivmoddi4+0x10c>
 80010c6:	bf00      	nop

080010c8 <__aeabi_idiv0>:
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <lsm_write>:
/*
 * LSM6DSR
 */

static int32_t lsm_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af04      	add	r7, sp, #16
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	607a      	str	r2, [r7, #4]
 80010d6:	461a      	mov	r2, r3
 80010d8:	460b      	mov	r3, r1
 80010da:	72fb      	strb	r3, [r7, #11]
 80010dc:	4613      	mov	r3, r2
 80010de:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 80010e0:	7afb      	ldrb	r3, [r7, #11]
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e8:	9302      	str	r3, [sp, #8]
 80010ea:	893b      	ldrh	r3, [r7, #8]
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	2301      	movs	r3, #1
 80010f4:	21d5      	movs	r1, #213	; 0xd5
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f008 fc48 	bl	800998c <HAL_I2C_Mem_Write>
  return 0;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <lsm_read>:

static int32_t lsm_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b088      	sub	sp, #32
 800110a:	af04      	add	r7, sp, #16
 800110c:	60f8      	str	r0, [r7, #12]
 800110e:	607a      	str	r2, [r7, #4]
 8001110:	461a      	mov	r2, r3
 8001112:	460b      	mov	r3, r1
 8001114:	72fb      	strb	r3, [r7, #11]
 8001116:	4613      	mov	r3, r2
 8001118:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LSM6DSR_I2C_ADD_L, reg,
 800111a:	7afb      	ldrb	r3, [r7, #11]
 800111c:	b29a      	uxth	r2, r3
 800111e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001122:	9302      	str	r3, [sp, #8]
 8001124:	893b      	ldrh	r3, [r7, #8]
 8001126:	9301      	str	r3, [sp, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2301      	movs	r3, #1
 800112e:	21d5      	movs	r1, #213	; 0xd5
 8001130:	68f8      	ldr	r0, [r7, #12]
 8001132:	f008 fd25 	bl	8009b80 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	3710      	adds	r7, #16
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <MRT_LSM6DSR_Setup>:




stmdev_ctx_t  MRT_LSM6DSR_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 8001140:	b590      	push	{r4, r7, lr}
 8001142:	b08b      	sub	sp, #44	; 0x2c
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
	  Guart = uart;
 800114c:	4a53      	ldr	r2, [pc, #332]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LSM6DSR Setup Starts\n\r", 22, HAL_MAX_DELAY);
 8001152:	4b52      	ldr	r3, [pc, #328]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001154:	6818      	ldr	r0, [r3, #0]
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
 800115a:	2216      	movs	r2, #22
 800115c:	4950      	ldr	r1, [pc, #320]	; (80012a0 <MRT_LSM6DSR_Setup+0x160>)
 800115e:	f00d fd6a 	bl	800ec36 <HAL_UART_Transmit>


	  stmdev_ctx_t lsm_ctx;

	  /* Initialize mems driver interface */
	  lsm_ctx.write_reg = lsm_write;
 8001162:	4b50      	ldr	r3, [pc, #320]	; (80012a4 <MRT_LSM6DSR_Setup+0x164>)
 8001164:	61fb      	str	r3, [r7, #28]
	  lsm_ctx.read_reg = lsm_read;
 8001166:	4b50      	ldr	r3, [pc, #320]	; (80012a8 <MRT_LSM6DSR_Setup+0x168>)
 8001168:	623b      	str	r3, [r7, #32]
	  lsm_ctx.handle = SENSOR_BUS;
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	627b      	str	r3, [r7, #36]	; 0x24
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 800116e:	2064      	movs	r0, #100	; 0x64
 8001170:	f007 fb8a 	bl	8008888 <HAL_Delay>
	  /* Check device ID */
	  lsm6dsr_device_id_get(&lsm_ctx, &lsm_whoamI);
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	494c      	ldr	r1, [pc, #304]	; (80012ac <MRT_LSM6DSR_Setup+0x16c>)
 800117a:	4618      	mov	r0, r3
 800117c:	f006 fdc2 	bl	8007d04 <lsm6dsr_device_id_get>

	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 21, HAL_MAX_DELAY);
 8001180:	4b46      	ldr	r3, [pc, #280]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001182:	6818      	ldr	r0, [r3, #0]
 8001184:	f04f 33ff 	mov.w	r3, #4294967295
 8001188:	2215      	movs	r2, #21
 800118a:	4949      	ldr	r1, [pc, #292]	; (80012b0 <MRT_LSM6DSR_Setup+0x170>)
 800118c:	f00d fd53 	bl	800ec36 <HAL_UART_Transmit>


	  if (lsm_whoamI != LSM6DSR_ID){
 8001190:	4b46      	ldr	r3, [pc, #280]	; (80012ac <MRT_LSM6DSR_Setup+0x16c>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b6a      	cmp	r3, #106	; 0x6a
 8001196:	d032      	beq.n	80011fe <MRT_LSM6DSR_Setup+0xbe>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 8001198:	4b40      	ldr	r3, [pc, #256]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	f04f 33ff 	mov.w	r3, #4294967295
 80011a0:	2208      	movs	r2, #8
 80011a2:	4944      	ldr	r1, [pc, #272]	; (80012b4 <MRT_LSM6DSR_Setup+0x174>)
 80011a4:	f00d fd47 	bl	800ec36 <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 80011a8:	4b3c      	ldr	r3, [pc, #240]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 80011aa:	6818      	ldr	r0, [r3, #0]
 80011ac:	f04f 33ff 	mov.w	r3, #4294967295
 80011b0:	2210      	movs	r2, #16
 80011b2:	4941      	ldr	r1, [pc, #260]	; (80012b8 <MRT_LSM6DSR_Setup+0x178>)
 80011b4:	f00d fd3f 	bl	800ec36 <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lsm_whoamI);
 80011b8:	4b3c      	ldr	r3, [pc, #240]	; (80012ac <MRT_LSM6DSR_Setup+0x16c>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	f107 0310 	add.w	r3, r7, #16
 80011c2:	493e      	ldr	r1, [pc, #248]	; (80012bc <MRT_LSM6DSR_Setup+0x17c>)
 80011c4:	4618      	mov	r0, r3
 80011c6:	f01b fa8b 	bl	801c6e0 <siprintf>

			__BKPT();
 80011ca:	be00      	bkpt	0x0000

		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 80011cc:	4b33      	ldr	r3, [pc, #204]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 80011ce:	681c      	ldr	r4, [r3, #0]
 80011d0:	f107 0310 	add.w	r3, r7, #16
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f815 	bl	8000204 <strlen>
 80011da:	4603      	mov	r3, r0
 80011dc:	b29a      	uxth	r2, r3
 80011de:	f107 0110 	add.w	r1, r7, #16
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
 80011e6:	4620      	mov	r0, r4
 80011e8:	f00d fd25 	bl	800ec36 <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 80011ec:	4b2b      	ldr	r3, [pc, #172]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	f04f 33ff 	mov.w	r3, #4294967295
 80011f4:	2216      	movs	r2, #22
 80011f6:	4932      	ldr	r1, [pc, #200]	; (80012c0 <MRT_LSM6DSR_Setup+0x180>)
 80011f8:	f00d fd1d 	bl	800ec36 <HAL_UART_Transmit>
		  while(1);
 80011fc:	e7fe      	b.n	80011fc <MRT_LSM6DSR_Setup+0xbc>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 6, HAL_MAX_DELAY);
 80011fe:	4b27      	ldr	r3, [pc, #156]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001200:	6818      	ldr	r0, [r3, #0]
 8001202:	f04f 33ff 	mov.w	r3, #4294967295
 8001206:	2206      	movs	r2, #6
 8001208:	492e      	ldr	r1, [pc, #184]	; (80012c4 <MRT_LSM6DSR_Setup+0x184>)
 800120a:	f00d fd14 	bl	800ec36 <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lsm6dsr_reset_set(&lsm_ctx, PROPERTY_ENABLE);
 800120e:	f107 031c 	add.w	r3, r7, #28
 8001212:	2101      	movs	r1, #1
 8001214:	4618      	mov	r0, r3
 8001216:	f006 fd86 	bl	8007d26 <lsm6dsr_reset_set>


	  HAL_Delay(1000);
 800121a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800121e:	f007 fb33 	bl	8008888 <HAL_Delay>

	  do {
	    lsm6dsr_reset_get(&lsm_ctx, &lsm_rst);
 8001222:	f107 031c 	add.w	r3, r7, #28
 8001226:	4928      	ldr	r1, [pc, #160]	; (80012c8 <MRT_LSM6DSR_Setup+0x188>)
 8001228:	4618      	mov	r0, r3
 800122a:	f006 fda2 	bl	8007d72 <lsm6dsr_reset_get>
	  } while (lsm_rst);
 800122e:	4b26      	ldr	r3, [pc, #152]	; (80012c8 <MRT_LSM6DSR_Setup+0x188>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d1f5      	bne.n	8001222 <MRT_LSM6DSR_Setup+0xe2>

	  /* Disable I3C interface */
	  //TODO JASPER lsm6dsr_i3c_disable_set(&lsm_ctx, LSM6DSR_I3C_DISABLE);

	  /* Enable Block Data Update */
	  lsm6dsr_block_data_update_set(&lsm_ctx, PROPERTY_ENABLE);
 8001236:	f107 031c 	add.w	r3, r7, #28
 800123a:	2101      	movs	r1, #1
 800123c:	4618      	mov	r0, r3
 800123e:	f006 fc11 	bl	8007a64 <lsm6dsr_block_data_update_set>
	  /* Set Output Data Rate */
	  lsm6dsr_xl_data_rate_set(&lsm_ctx, LSM6DSR_XL_ODR_12Hz5);
 8001242:	f107 031c 	add.w	r3, r7, #28
 8001246:	2101      	movs	r1, #1
 8001248:	4618      	mov	r0, r3
 800124a:	f006 f9ed 	bl	8007628 <lsm6dsr_xl_data_rate_set>
	  lsm6dsr_gy_data_rate_set(&lsm_ctx, LSM6DSR_GY_ODR_12Hz5);
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	2101      	movs	r1, #1
 8001254:	4618      	mov	r0, r3
 8001256:	f006 fb09 	bl	800786c <lsm6dsr_gy_data_rate_set>
	  /* Set full scale */
	  lsm6dsr_xl_full_scale_set(&lsm_ctx, LSM6DSR_2g);
 800125a:	f107 031c 	add.w	r3, r7, #28
 800125e:	2100      	movs	r1, #0
 8001260:	4618      	mov	r0, r3
 8001262:	f006 f9bb 	bl	80075dc <lsm6dsr_xl_full_scale_set>
	  lsm6dsr_gy_full_scale_set(&lsm_ctx, LSM6DSR_2000dps);
 8001266:	f107 031c 	add.w	r3, r7, #28
 800126a:	210c      	movs	r1, #12
 800126c:	4618      	mov	r0, r3
 800126e:	f006 fad7 	bl	8007820 <lsm6dsr_gy_full_scale_set>
	  /* Configure filtering chain(No aux interface)
	   * Accelerometer - LPF1 + LPF2 path
	   */
	  //TODO JASPER lsm6dsr_xl_hp_path_on_out_set(&lsm_ctx, LSM6DSR_LP_ODR_DIV_100);
	  //TODO JASPER lsm6dsr_xl_filter_lp2_set(&lsm_ctx, PROPERTY_ENABLE);
	  HAL_UART_Transmit(Guart,"LLSM6DSR Setup Ends\n\r", 25, HAL_MAX_DELAY);
 8001272:	4b0a      	ldr	r3, [pc, #40]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001274:	6818      	ldr	r0, [r3, #0]
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
 800127a:	2219      	movs	r2, #25
 800127c:	4913      	ldr	r1, [pc, #76]	; (80012cc <MRT_LSM6DSR_Setup+0x18c>)
 800127e:	f00d fcda 	bl	800ec36 <HAL_UART_Transmit>

	  return lsm_ctx;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	461c      	mov	r4, r3
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800128e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	372c      	adds	r7, #44	; 0x2c
 8001296:	46bd      	mov	sp, r7
 8001298:	bd90      	pop	{r4, r7, pc}
 800129a:	bf00      	nop
 800129c:	20005f1c 	.word	0x20005f1c
 80012a0:	08020d90 	.word	0x08020d90
 80012a4:	080010cd 	.word	0x080010cd
 80012a8:	08001107 	.word	0x08001107
 80012ac:	2000045c 	.word	0x2000045c
 80012b0:	08020da8 	.word	0x08020da8
 80012b4:	08020dc0 	.word	0x08020dc0
 80012b8:	08020dcc 	.word	0x08020dcc
 80012bc:	08020de0 	.word	0x08020de0
 80012c0:	08020de8 	.word	0x08020de8
 80012c4:	08020e00 	.word	0x08020e00
 80012c8:	2000045d 	.word	0x2000045d
 80012cc:	08020e08 	.word	0x08020e08

080012d0 <MRT_LSM6DSR_getAcceleration>:


/*
 * Get acceleration values
 */
void MRT_LSM6DSR_getAcceleration(stmdev_ctx_t lsm_ctx,float acceleration_mg[3]){
 80012d0:	b590      	push	{r4, r7, lr}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	1d3c      	adds	r4, r7, #4
 80012d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80012dc:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_xl_flag_data_ready_get(&lsm_ctx, &reg);
 80012de:	f107 0217 	add.w	r2, r7, #23
 80012e2:	1d3b      	adds	r3, r7, #4
 80012e4:	4611      	mov	r1, r2
 80012e6:	4618      	mov	r0, r3
 80012e8:	f006 fbe2 	bl	8007ab0 <lsm6dsr_xl_flag_data_ready_get>

		//if (reg.status_reg.gda) {
	    if(reg){
 80012ec:	7dfb      	ldrb	r3, [r7, #23]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d02d      	beq.n	800134e <MRT_LSM6DSR_getAcceleration+0x7e>
		/* Read magnetic field data */
		memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 80012f2:	2206      	movs	r2, #6
 80012f4:	2100      	movs	r1, #0
 80012f6:	4818      	ldr	r0, [pc, #96]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 80012f8:	f019 fef6 	bl	801b0e8 <memset>
        lsm6dsr_acceleration_raw_get(&lsm_ctx, data_raw_acceleration);
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4916      	ldr	r1, [pc, #88]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001300:	4618      	mov	r0, r3
 8001302:	f006 fc8e 	bl	8007c22 <lsm6dsr_acceleration_raw_get>
        acceleration_mg[0] = lsm6dsr_from_fs2g_to_mg(
 8001306:	4b14      	ldr	r3, [pc, #80]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800130c:	4618      	mov	r0, r3
 800130e:	f006 f919 	bl	8007544 <lsm6dsr_from_fs2g_to_mg>
 8001312:	eef0 7a40 	vmov.f32	s15, s0
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	edc3 7a00 	vstr	s15, [r3]
                               data_raw_acceleration[0]);
        acceleration_mg[1] = lsm6dsr_from_fs2g_to_mg(
 800131c:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 800131e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	1d1c      	adds	r4, r3, #4
 8001326:	4610      	mov	r0, r2
 8001328:	f006 f90c 	bl	8007544 <lsm6dsr_from_fs2g_to_mg>
 800132c:	eef0 7a40 	vmov.f32	s15, s0
 8001330:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[1]);
        acceleration_mg[2] = lsm6dsr_from_fs2g_to_mg(
 8001334:	4b08      	ldr	r3, [pc, #32]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001336:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	f103 0408 	add.w	r4, r3, #8
 8001340:	4610      	mov	r0, r2
 8001342:	f006 f8ff 	bl	8007544 <lsm6dsr_from_fs2g_to_mg>
 8001346:	eef0 7a40 	vmov.f32	s15, s0
 800134a:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[2]);
      }
}
 800134e:	bf00      	nop
 8001350:	371c      	adds	r7, #28
 8001352:	46bd      	mov	sp, r7
 8001354:	bd90      	pop	{r4, r7, pc}
 8001356:	bf00      	nop
 8001358:	2000044c 	.word	0x2000044c

0800135c <MRT_LSM6DSR_getTemperature>:


/*
 * Get temperature value
 */
void MRT_LSM6DSR_getTemperature(stmdev_ctx_t lsm_ctx,float* temperature_degC){
 800135c:	b590      	push	{r4, r7, lr}
 800135e:	b087      	sub	sp, #28
 8001360:	af00      	add	r7, sp, #0
 8001362:	1d3c      	adds	r4, r7, #4
 8001364:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001368:	603b      	str	r3, [r7, #0]
	//lsm6dsr_reg_t reg;
	//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    uint8_t reg;
    lsm6dsr_temp_flag_data_ready_get(&lsm_ctx, &reg);
 800136a:	f107 0217 	add.w	r2, r7, #23
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f006 fbce 	bl	8007b14 <lsm6dsr_temp_flag_data_ready_get>

	//if (reg.status_reg.tda) {
    if(reg){
 8001378:	7dfb      	ldrb	r3, [r7, #23]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d012      	beq.n	80013a4 <MRT_LSM6DSR_getTemperature+0x48>
 800137e:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <MRT_LSM6DSR_getTemperature+0x50>)
 8001380:	2200      	movs	r2, #0
 8001382:	801a      	strh	r2, [r3, #0]
		//Read temperature data
		memset(&lsm_data_raw_temperature, 0x00, sizeof(int16_t));
		lsm6dsr_temperature_raw_get(&lsm_ctx, &lsm_data_raw_temperature);
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	4909      	ldr	r1, [pc, #36]	; (80013ac <MRT_LSM6DSR_getTemperature+0x50>)
 8001388:	4618      	mov	r0, r3
 800138a:	f006 fbdc 	bl	8007b46 <lsm6dsr_temperature_raw_get>
		*temperature_degC = lsm6dsr_from_lsb_to_celsius(lsm_data_raw_temperature);
 800138e:	4b07      	ldr	r3, [pc, #28]	; (80013ac <MRT_LSM6DSR_getTemperature+0x50>)
 8001390:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001394:	4618      	mov	r0, r3
 8001396:	f006 f905 	bl	80075a4 <lsm6dsr_from_lsb_to_celsius>
 800139a:	eef0 7a40 	vmov.f32	s15, s0
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	edc3 7a00 	vstr	s15, [r3]

	}
}
 80013a4:	bf00      	nop
 80013a6:	371c      	adds	r7, #28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd90      	pop	{r4, r7, pc}
 80013ac:	2000045a 	.word	0x2000045a

080013b0 <MRT_LSM6DSR_getAngularRate>:


/*
 * Get angular rate values
 */
void MRT_LSM6DSR_getAngularRate(stmdev_ctx_t lsm_ctx,float angular_rate_mdps[3]){
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b087      	sub	sp, #28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	1d3c      	adds	r4, r7, #4
 80013b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80013bc:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_gy_flag_data_ready_get(&lsm_ctx, &reg);
 80013be:	f107 0217 	add.w	r2, r7, #23
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	4611      	mov	r1, r2
 80013c6:	4618      	mov	r0, r3
 80013c8:	f006 fb8b 	bl	8007ae2 <lsm6dsr_gy_flag_data_ready_get>

		//if (reg.status_reg.xlda) {
	    if(reg){
 80013cc:	7dfb      	ldrb	r3, [r7, #23]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d02d      	beq.n	800142e <MRT_LSM6DSR_getAngularRate+0x7e>
		/* Read magnetic field data */
		memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 80013d2:	2206      	movs	r2, #6
 80013d4:	2100      	movs	r1, #0
 80013d6:	4818      	ldr	r0, [pc, #96]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013d8:	f019 fe86 	bl	801b0e8 <memset>
		lsm6dsr_angular_rate_raw_get(&lsm_ctx, data_raw_angular_rate);
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	4916      	ldr	r1, [pc, #88]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013e0:	4618      	mov	r0, r3
 80013e2:	f006 fbd3 	bl	8007b8c <lsm6dsr_angular_rate_raw_get>
		angular_rate_mdps[0] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 80013e6:	4b14      	ldr	r3, [pc, #80]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f006 f8c1 	bl	8007574 <lsm6dsr_from_fs2000dps_to_mdps>
 80013f2:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[0] =
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	edc3 7a00 	vstr	s15, [r3]
		angular_rate_mdps[1] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 80013fc:	4b0e      	ldr	r3, [pc, #56]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013fe:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
		angular_rate_mdps[1] =
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	1d1c      	adds	r4, r3, #4
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8001406:	4610      	mov	r0, r2
 8001408:	f006 f8b4 	bl	8007574 <lsm6dsr_from_fs2000dps_to_mdps>
 800140c:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[1] =
 8001410:	edc4 7a00 	vstr	s15, [r4]
		angular_rate_mdps[2] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001414:	4b08      	ldr	r3, [pc, #32]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001416:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
		angular_rate_mdps[2] =
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	f103 0408 	add.w	r4, r3, #8
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001420:	4610      	mov	r0, r2
 8001422:	f006 f8a7 	bl	8007574 <lsm6dsr_from_fs2000dps_to_mdps>
 8001426:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[2] =
 800142a:	edc4 7a00 	vstr	s15, [r4]
		fs2000dps_to_mdps
		*/

		}

}
 800142e:	bf00      	nop
 8001430:	371c      	adds	r7, #28
 8001432:	46bd      	mov	sp, r7
 8001434:	bd90      	pop	{r4, r7, pc}
 8001436:	bf00      	nop
 8001438:	20000454 	.word	0x20000454

0800143c <MRT_LPS22HH_Setup>:
 * LPS22HH
 */


stmdev_ctx_t  MRT_LPS22HH_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 800143c:	b590      	push	{r4, r7, lr}
 800143e:	b08d      	sub	sp, #52	; 0x34
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]

	  Guart = uart;
 8001448:	4a4b      	ldr	r2, [pc, #300]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Starts\n\r", 22, HAL_MAX_DELAY);
 800144e:	4b4a      	ldr	r3, [pc, #296]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001450:	6818      	ldr	r0, [r3, #0]
 8001452:	f04f 33ff 	mov.w	r3, #4294967295
 8001456:	2216      	movs	r2, #22
 8001458:	4948      	ldr	r1, [pc, #288]	; (800157c <MRT_LPS22HH_Setup+0x140>)
 800145a:	f00d fbec 	bl	800ec36 <HAL_UART_Transmit>

	  stmdev_ctx_t lps_ctx;

	  lps22hh_reg_t reg;
	  /* Initialize mems driver interface */
	  lps_ctx.write_reg = lps_write;
 800145e:	4b48      	ldr	r3, [pc, #288]	; (8001580 <MRT_LPS22HH_Setup+0x144>)
 8001460:	627b      	str	r3, [r7, #36]	; 0x24
	  lps_ctx.read_reg = lps_read;
 8001462:	4b48      	ldr	r3, [pc, #288]	; (8001584 <MRT_LPS22HH_Setup+0x148>)
 8001464:	62bb      	str	r3, [r7, #40]	; 0x28
	  lps_ctx.handle = SENSOR_BUS;
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	62fb      	str	r3, [r7, #44]	; 0x2c
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 800146a:	2064      	movs	r0, #100	; 0x64
 800146c:	f007 fa0c 	bl	8008888 <HAL_Delay>
	  /* Check device ID */
	  lps_whoamI = 0;
 8001470:	4b45      	ldr	r3, [pc, #276]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 8001472:	2200      	movs	r2, #0
 8001474:	701a      	strb	r2, [r3, #0]
	  lps22hh_device_id_get(&lps_ctx, &lps_whoamI);
 8001476:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147a:	4943      	ldr	r1, [pc, #268]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 800147c:	4618      	mov	r0, r3
 800147e:	f005 ffe0 	bl	8007442 <lps22hh_device_id_get>



  	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 22, HAL_MAX_DELAY);
 8001482:	4b3d      	ldr	r3, [pc, #244]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001484:	6818      	ldr	r0, [r3, #0]
 8001486:	f04f 33ff 	mov.w	r3, #4294967295
 800148a:	2216      	movs	r2, #22
 800148c:	493f      	ldr	r1, [pc, #252]	; (800158c <MRT_LPS22HH_Setup+0x150>)
 800148e:	f00d fbd2 	bl	800ec36 <HAL_UART_Transmit>
	  if ( lps_whoamI != LPS22HH_ID ){
 8001492:	4b3d      	ldr	r3, [pc, #244]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2bb3      	cmp	r3, #179	; 0xb3
 8001498:	d031      	beq.n	80014fe <MRT_LPS22HH_Setup+0xc2>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 800149a:	4b37      	ldr	r3, [pc, #220]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 800149c:	6818      	ldr	r0, [r3, #0]
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	2208      	movs	r2, #8
 80014a4:	493a      	ldr	r1, [pc, #232]	; (8001590 <MRT_LPS22HH_Setup+0x154>)
 80014a6:	f00d fbc6 	bl	800ec36 <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 80014aa:	4b33      	ldr	r3, [pc, #204]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 80014ac:	6818      	ldr	r0, [r3, #0]
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
 80014b2:	2210      	movs	r2, #16
 80014b4:	4937      	ldr	r1, [pc, #220]	; (8001594 <MRT_LPS22HH_Setup+0x158>)
 80014b6:	f00d fbbe 	bl	800ec36 <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lps_whoamI);
 80014ba:	4b33      	ldr	r3, [pc, #204]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	461a      	mov	r2, r3
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	4934      	ldr	r1, [pc, #208]	; (8001598 <MRT_LPS22HH_Setup+0x15c>)
 80014c6:	4618      	mov	r0, r3
 80014c8:	f01b f90a 	bl	801c6e0 <siprintf>
		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 80014cc:	4b2a      	ldr	r3, [pc, #168]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 80014ce:	681c      	ldr	r4, [r3, #0]
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7fe fe95 	bl	8000204 <strlen>
 80014da:	4603      	mov	r3, r0
 80014dc:	b29a      	uxth	r2, r3
 80014de:	f107 0114 	add.w	r1, r7, #20
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295
 80014e6:	4620      	mov	r0, r4
 80014e8:	f00d fba5 	bl	800ec36 <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 80014ec:	4b22      	ldr	r3, [pc, #136]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 80014ee:	6818      	ldr	r0, [r3, #0]
 80014f0:	f04f 33ff 	mov.w	r3, #4294967295
 80014f4:	2216      	movs	r2, #22
 80014f6:	4929      	ldr	r1, [pc, #164]	; (800159c <MRT_LPS22HH_Setup+0x160>)
 80014f8:	f00d fb9d 	bl	800ec36 <HAL_UART_Transmit>
		  while(1);
 80014fc:	e7fe      	b.n	80014fc <MRT_LPS22HH_Setup+0xc0>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 4, HAL_MAX_DELAY);
 80014fe:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001500:	6818      	ldr	r0, [r3, #0]
 8001502:	f04f 33ff 	mov.w	r3, #4294967295
 8001506:	2204      	movs	r2, #4
 8001508:	4925      	ldr	r1, [pc, #148]	; (80015a0 <MRT_LPS22HH_Setup+0x164>)
 800150a:	f00d fb94 	bl	800ec36 <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lps22hh_reset_set(&lps_ctx, PROPERTY_ENABLE);
 800150e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001512:	2101      	movs	r1, #1
 8001514:	4618      	mov	r0, r3
 8001516:	f005 ffa5 	bl	8007464 <lps22hh_reset_set>

	  HAL_Delay(1000);
 800151a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800151e:	f007 f9b3 	bl	8008888 <HAL_Delay>

	  do {
	    lps22hh_reset_get(&lps_ctx, &lps_rst);
 8001522:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001526:	491f      	ldr	r1, [pc, #124]	; (80015a4 <MRT_LPS22HH_Setup+0x168>)
 8001528:	4618      	mov	r0, r3
 800152a:	f005 ffc1 	bl	80074b0 <lps22hh_reset_get>
	  } while (lps_rst);
 800152e:	4b1d      	ldr	r3, [pc, #116]	; (80015a4 <MRT_LPS22HH_Setup+0x168>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d1f5      	bne.n	8001522 <MRT_LPS22HH_Setup+0xe6>


	  /* Enable Block Data Update */
	  lps22hh_block_data_update_set(&lps_ctx, PROPERTY_ENABLE);
 8001536:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800153a:	2101      	movs	r1, #1
 800153c:	4618      	mov	r0, r3
 800153e:	f005 fea7 	bl	8007290 <lps22hh_block_data_update_set>
	  /* Set Output Data Rate */
	  lps22hh_data_rate_set(&lps_ctx, LPS22HH_75_Hz_LOW_NOISE);
 8001542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001546:	2115      	movs	r1, #21
 8001548:	4618      	mov	r0, r3
 800154a:	f005 fec7 	bl	80072dc <lps22hh_data_rate_set>
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Ends\n\r", 24, HAL_MAX_DELAY);
 800154e:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001550:	6818      	ldr	r0, [r3, #0]
 8001552:	f04f 33ff 	mov.w	r3, #4294967295
 8001556:	2218      	movs	r2, #24
 8001558:	4913      	ldr	r1, [pc, #76]	; (80015a8 <MRT_LPS22HH_Setup+0x16c>)
 800155a:	f00d fb6c 	bl	800ec36 <HAL_UART_Transmit>

	  return lps_ctx;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	461c      	mov	r4, r3
 8001562:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001566:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800156a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	}
 800156e:	68f8      	ldr	r0, [r7, #12]
 8001570:	3734      	adds	r7, #52	; 0x34
 8001572:	46bd      	mov	sp, r7
 8001574:	bd90      	pop	{r4, r7, pc}
 8001576:	bf00      	nop
 8001578:	20005f1c 	.word	0x20005f1c
 800157c:	08020e20 	.word	0x08020e20
 8001580:	08001659 	.word	0x08001659
 8001584:	08001693 	.word	0x08001693
 8001588:	20000466 	.word	0x20000466
 800158c:	08020da8 	.word	0x08020da8
 8001590:	08020dc0 	.word	0x08020dc0
 8001594:	08020dcc 	.word	0x08020dcc
 8001598:	08020de0 	.word	0x08020de0
 800159c:	08020de8 	.word	0x08020de8
 80015a0:	08020e00 	.word	0x08020e00
 80015a4:	20000467 	.word	0x20000467
 80015a8:	08020e38 	.word	0x08020e38

080015ac <MRT_LPS22HH_getPressure>:



void MRT_LPS22HH_getPressure(stmdev_ctx_t lps_ctx,float* pressure){
 80015ac:	b590      	push	{r4, r7, lr}
 80015ae:	b087      	sub	sp, #28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	1d3c      	adds	r4, r7, #4
 80015b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80015b8:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	lps22hh_reg_t reg;
	lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 80015ba:	f107 0214 	add.w	r2, r7, #20
 80015be:	1d38      	adds	r0, r7, #4
 80015c0:	2301      	movs	r3, #1
 80015c2:	2127      	movs	r1, #39	; 0x27
 80015c4:	f005 fe02 	bl	80071cc <lps22hh_read_reg>

	//uint8_t reg;
	//lps22hh_press_flag_data_ready_get(&lps_ctx, &reg);

	if (reg.status.p_da) {
 80015c8:	7d3b      	ldrb	r3, [r7, #20]
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d011      	beq.n	80015f8 <MRT_LPS22HH_getPressure+0x4c>
 80015d4:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <MRT_LPS22HH_getPressure+0x54>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
	//if (reg) {
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t)); //TODO CAN CAUSE AN HARDFAULT
	  lps22hh_pressure_raw_get(&lps_ctx, &data_raw_pressure);
 80015da:	1d3b      	adds	r3, r7, #4
 80015dc:	4908      	ldr	r1, [pc, #32]	; (8001600 <MRT_LPS22HH_getPressure+0x54>)
 80015de:	4618      	mov	r0, r3
 80015e0:	f005 fee3 	bl	80073aa <lps22hh_pressure_raw_get>
	  *pressure = lps22hh_from_lsb_to_hpa(data_raw_pressure);
 80015e4:	4b06      	ldr	r3, [pc, #24]	; (8001600 <MRT_LPS22HH_getPressure+0x54>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f005 fe1f 	bl	800722c <lps22hh_from_lsb_to_hpa>
 80015ee:	eef0 7a40 	vmov.f32	s15, s0
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80015f8:	bf00      	nop
 80015fa:	371c      	adds	r7, #28
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd90      	pop	{r4, r7, pc}
 8001600:	20000460 	.word	0x20000460

08001604 <MRT_LPS22HH_getTemperature>:

void MRT_LPS22HH_getTemperature(stmdev_ctx_t lps_ctx,float* temperature_degC){
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b087      	sub	sp, #28
 8001608:	af00      	add	r7, sp, #0
 800160a:	1d3c      	adds	r4, r7, #4
 800160c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001610:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	//lps22hh_reg_t reg;
	//lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);

	uint8_t reg;
	lps22hh_temp_flag_data_ready_get(&lps_ctx, &reg);
 8001612:	f107 0217 	add.w	r2, r7, #23
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	4611      	mov	r1, r2
 800161a:	4618      	mov	r0, r3
 800161c:	f005 feac 	bl	8007378 <lps22hh_temp_flag_data_ready_get>

	//if (reg.status.t_da) {
	if (reg) {
 8001620:	7dfb      	ldrb	r3, [r7, #23]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d012      	beq.n	800164c <MRT_LPS22HH_getTemperature+0x48>
 8001626:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <MRT_LPS22HH_getTemperature+0x50>)
 8001628:	2200      	movs	r2, #0
 800162a:	801a      	strh	r2, [r3, #0]
	  memset(&lps_data_raw_temperature, 0x00, sizeof(int16_t));
	  lps22hh_temperature_raw_get(&lps_ctx, &lps_data_raw_temperature);
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	4909      	ldr	r1, [pc, #36]	; (8001654 <MRT_LPS22HH_getTemperature+0x50>)
 8001630:	4618      	mov	r0, r3
 8001632:	f005 fee3 	bl	80073fc <lps22hh_temperature_raw_get>
	  *temperature_degC = lps22hh_from_lsb_to_celsius(lps_data_raw_temperature);
 8001636:	4b07      	ldr	r3, [pc, #28]	; (8001654 <MRT_LPS22HH_getTemperature+0x50>)
 8001638:	f9b3 3000 	ldrsh.w	r3, [r3]
 800163c:	4618      	mov	r0, r3
 800163e:	f005 fe0d 	bl	800725c <lps22hh_from_lsb_to_celsius>
 8001642:	eef0 7a40 	vmov.f32	s15, s0
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	edc3 7a00 	vstr	s15, [r3]
	}
}
 800164c:	bf00      	nop
 800164e:	371c      	adds	r7, #28
 8001650:	46bd      	mov	sp, r7
 8001652:	bd90      	pop	{r4, r7, pc}
 8001654:	20000464 	.word	0x20000464

08001658 <lps_write>:




static int32_t lps_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b088      	sub	sp, #32
 800165c:	af04      	add	r7, sp, #16
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	607a      	str	r2, [r7, #4]
 8001662:	461a      	mov	r2, r3
 8001664:	460b      	mov	r3, r1
 8001666:	72fb      	strb	r3, [r7, #11]
 8001668:	4613      	mov	r3, r2
 800166a:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 800166c:	7afb      	ldrb	r3, [r7, #11]
 800166e:	b29a      	uxth	r2, r3
 8001670:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001674:	9302      	str	r3, [sp, #8]
 8001676:	893b      	ldrh	r3, [r7, #8]
 8001678:	9301      	str	r3, [sp, #4]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	2301      	movs	r3, #1
 8001680:	21b9      	movs	r1, #185	; 0xb9
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f008 f982 	bl	800998c <HAL_I2C_Mem_Write>
  return 0;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <lps_read>:

static int32_t lps_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b088      	sub	sp, #32
 8001696:	af04      	add	r7, sp, #16
 8001698:	60f8      	str	r0, [r7, #12]
 800169a:	607a      	str	r2, [r7, #4]
 800169c:	461a      	mov	r2, r3
 800169e:	460b      	mov	r3, r1
 80016a0:	72fb      	strb	r3, [r7, #11]
 80016a2:	4613      	mov	r3, r2
 80016a4:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 80016a6:	7afb      	ldrb	r3, [r7, #11]
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ae:	9302      	str	r3, [sp, #8]
 80016b0:	893b      	ldrh	r3, [r7, #8]
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	2301      	movs	r3, #1
 80016ba:	21b9      	movs	r1, #185	; 0xb9
 80016bc:	68f8      	ldr	r0, [r7, #12]
 80016be:	f008 fa5f 	bl	8009b80 <HAL_I2C_Mem_Read>
  return 0;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80016d0:	f3bf 8f4f 	dsb	sy
}
 80016d4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80016d6:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <__NVIC_SystemReset+0x24>)
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80016de:	4904      	ldr	r1, [pc, #16]	; (80016f0 <__NVIC_SystemReset+0x24>)
 80016e0:	4b04      	ldr	r3, [pc, #16]	; (80016f4 <__NVIC_SystemReset+0x28>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80016e6:	f3bf 8f4f 	dsb	sy
}
 80016ea:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <__NVIC_SystemReset+0x20>
 80016f0:	e000ed00 	.word	0xe000ed00
 80016f4:	05fa0004 	.word	0x05fa0004

080016f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016fa:	b097      	sub	sp, #92	; 0x5c
 80016fc:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016fe:	f007 f881 	bl	8008804 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001702:	f000 f981 	bl	8001a08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001706:	f000 fd1b 	bl	8002140 <MX_GPIO_Init>
  MX_ADC1_Init();
 800170a:	f000 f9e9 	bl	8001ae0 <MX_ADC1_Init>
  MX_I2C1_Init();
 800170e:	f000 fa39 	bl	8001b84 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001712:	f000 fa77 	bl	8001c04 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001716:	f000 fab5 	bl	8001c84 <MX_I2C3_Init>
  MX_SPI2_Init();
 800171a:	f000 fb99 	bl	8001e50 <MX_SPI2_Init>
  MX_SPI4_Init();
 800171e:	f000 fbcd 	bl	8001ebc <MX_SPI4_Init>
  MX_SPI5_Init();
 8001722:	f000 fc01 	bl	8001f28 <MX_SPI5_Init>
  MX_TIM2_Init();
 8001726:	f000 fc35 	bl	8001f94 <MX_TIM2_Init>
  MX_UART8_Init();
 800172a:	f000 fc8b 	bl	8002044 <MX_UART8_Init>
  MX_USART3_UART_Init();
 800172e:	f000 fcb3 	bl	8002098 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001732:	f000 fcdb 	bl	80020ec <MX_USART6_UART_Init>
  MX_RTC_Init();
 8001736:	f000 faff 	bl	8001d38 <MX_RTC_Init>
  //MX_IWDG_Init(); TODO remove
  MX_FATFS_Init();
 800173a:	f00f f961 	bl	8010a00 <MX_FATFS_Init>
  /*
   * Reinitialize all peripherals
   */

  // reset LEDs
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	2102      	movs	r1, #2
 8001742:	488b      	ldr	r0, [pc, #556]	; (8001970 <main+0x278>)
 8001744:	f007 ffac 	bl	80096a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8001748:	2200      	movs	r2, #0
 800174a:	2104      	movs	r1, #4
 800174c:	4888      	ldr	r0, [pc, #544]	; (8001970 <main+0x278>)
 800174e:	f007 ffa7 	bl	80096a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 8001752:	2200      	movs	r2, #0
 8001754:	2108      	movs	r1, #8
 8001756:	4886      	ldr	r0, [pc, #536]	; (8001970 <main+0x278>)
 8001758:	f007 ffa2 	bl	80096a0 <HAL_GPIO_WritePin>

  // reset recovery pyro pins
  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 800175c:	2201      	movs	r2, #1
 800175e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001762:	4884      	ldr	r0, [pc, #528]	; (8001974 <main+0x27c>)
 8001764:	f007 ff9c 	bl	80096a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET); //PG12 DROGUE GATE
 8001768:	2200      	movs	r2, #0
 800176a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800176e:	4881      	ldr	r0, [pc, #516]	; (8001974 <main+0x27c>)
 8001770:	f007 ff96 	bl	80096a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET); //PG11 MAIN GATE
 8001774:	2200      	movs	r2, #0
 8001776:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800177a:	487e      	ldr	r0, [pc, #504]	; (8001974 <main+0x27c>)
 800177c:	f007 ff90 	bl	80096a0 <HAL_GPIO_WritePin>

  // reset prop pyro pins
  HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET); //PG1 ARMING_PROP
 8001780:	2201      	movs	r2, #1
 8001782:	2102      	movs	r1, #2
 8001784:	487b      	ldr	r0, [pc, #492]	; (8001974 <main+0x27c>)
 8001786:	f007 ff8b 	bl	80096a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET); //PF15 PROP GATE 1
 800178a:	2200      	movs	r2, #0
 800178c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001790:	4879      	ldr	r0, [pc, #484]	; (8001978 <main+0x280>)
 8001792:	f007 ff85 	bl	80096a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port,OUT_PyroValve_Gate_2_Pin, RESET); //PF14 PROP GATE 2
 8001796:	2200      	movs	r2, #0
 8001798:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800179c:	4876      	ldr	r0, [pc, #472]	; (8001978 <main+0x280>)
 800179e:	f007 ff7f 	bl	80096a0 <HAL_GPIO_WritePin>

  // reset 12 V buck converter enable pin (disable converter)
  HAL_GPIO_WritePin(EN_12V_Buck_GPIO_Port, EN_12V_Buck_Pin, RESET); //PE2 Buck converter enable
 80017a2:	2200      	movs	r2, #0
 80017a4:	2104      	movs	r1, #4
 80017a6:	4875      	ldr	r0, [pc, #468]	; (800197c <main+0x284>)
 80017a8:	f007 ff7a 	bl	80096a0 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET); //This was in the previous code
  //HAL_GPIO_WritePin(OUT_Prop_ActuatedVent_Gate_GPIO_Port, OUT_Prop_ActuatedVent_Gate_Pin, RESET); //PE7 (MAY NOT BE THE RIGHT ONE)


  // reset payload EN signal
  HAL_GPIO_WritePin(PAYLOAD_I2C_EN_GPIO_Port, PAYLOAD_I2C_EN_Pin, RESET); //PE9 Payload I2C enable
 80017ac:	2200      	movs	r2, #0
 80017ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017b2:	4872      	ldr	r0, [pc, #456]	; (800197c <main+0x284>)
 80017b4:	f007 ff74 	bl	80096a0 <HAL_GPIO_WritePin>

  // set CS pin for thermocouple chip high
  //	HAL_GPIO_WritePin(TH_CS_1_GPIO_Port, TH_CS_1_Pin, SET);

  // set power off for VR
  HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET); //PG9
 80017b8:	2200      	movs	r2, #0
 80017ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017be:	486d      	ldr	r0, [pc, #436]	; (8001974 <main+0x27c>)
 80017c0:	f007 ff6e 	bl	80096a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); //PD7
 80017c4:	2200      	movs	r2, #0
 80017c6:	2180      	movs	r1, #128	; 0x80
 80017c8:	486d      	ldr	r0, [pc, #436]	; (8001980 <main+0x288>)
 80017ca:	f007 ff69 	bl	80096a0 <HAL_GPIO_WritePin>

  // FLASH set CS, WP and IO3 pins high
  HAL_GPIO_WritePin(OUT_FLASH_CS_GPIO_Port, OUT_FLASH_CS_Pin, SET);
 80017ce:	2201      	movs	r2, #1
 80017d0:	2140      	movs	r1, #64	; 0x40
 80017d2:	486b      	ldr	r0, [pc, #428]	; (8001980 <main+0x288>)
 80017d4:	f007 ff64 	bl	80096a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_WP_GPIO_Port, OUT_FLASH_WP_Pin, SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	2120      	movs	r1, #32
 80017dc:	4868      	ldr	r0, [pc, #416]	; (8001980 <main+0x288>)
 80017de:	f007 ff5f 	bl	80096a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_IO3_GPIO_Port, OUT_FLASH_IO3_Pin, SET);
 80017e2:	2201      	movs	r2, #1
 80017e4:	2110      	movs	r1, #16
 80017e6:	4866      	ldr	r0, [pc, #408]	; (8001980 <main+0x288>)
 80017e8:	f007 ff5a 	bl	80096a0 <HAL_GPIO_WritePin>
   *-Activate freeRTOS
   *-Change SysTic to any other timer (done in .ioc)
   *-Include the path to all includes folders of the drivers (for C and C++ linkers)
   */

  HAL_UART_Transmit(&DEBUG_UART,"\r\n\r\nStarting FC\r\n\r\n",19,HAL_MAX_DELAY);
 80017ec:	f04f 33ff 	mov.w	r3, #4294967295
 80017f0:	2213      	movs	r2, #19
 80017f2:	4964      	ldr	r1, [pc, #400]	; (8001984 <main+0x28c>)
 80017f4:	4864      	ldr	r0, [pc, #400]	; (8001988 <main+0x290>)
 80017f6:	f00d fa1e 	bl	800ec36 <HAL_UART_Transmit>

  /*
   * For external FLASH memory
   *-Put before RTOS setup because you need the external flash in its setup
   */
    MRT_SetupRTOS(&hrtc, DEBUG_UART,SLEEP_TIME); //Put here so we can pass the uart value to the setup
 80017fa:	4e63      	ldr	r6, [pc, #396]	; (8001988 <main+0x290>)
 80017fc:	23a0      	movs	r3, #160	; 0xa0
 80017fe:	930e      	str	r3, [sp, #56]	; 0x38
 8001800:	466d      	mov	r5, sp
 8001802:	f106 040c 	add.w	r4, r6, #12
 8001806:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001808:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800180a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800180c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800180e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001810:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001812:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001816:	e885 0003 	stmia.w	r5, {r0, r1}
 800181a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800181e:	485b      	ldr	r0, [pc, #364]	; (800198c <main+0x294>)
 8001820:	f006 fb4c 	bl	8007ebc <MRT_SetupRTOS>
	MRT_externalFlashSetup(&DEBUG_UART);
 8001824:	4858      	ldr	r0, [pc, #352]	; (8001988 <main+0x290>)
 8001826:	f002 f905 	bl	8003a34 <MRT_externalFlashSetup>
	   * Watch dog
	   * -Remove the MX_IWDG_Init() that is auto-generated and add it just before the osKernelStart
	   * -Need to be put after RTOS setup
	   */
	#if IWDG_ACTIVE
	MX_IWDG_Init();
 800182a:	f000 fa6b 	bl	8001d04 <MX_IWDG_Init>
	#endif

  //RTC
  MRT_setRTC(prev_hours,prev_min,prev_sec);
 800182e:	4b58      	ldr	r3, [pc, #352]	; (8001990 <main+0x298>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	4a58      	ldr	r2, [pc, #352]	; (8001994 <main+0x29c>)
 8001834:	7811      	ldrb	r1, [r2, #0]
 8001836:	4a58      	ldr	r2, [pc, #352]	; (8001998 <main+0x2a0>)
 8001838:	7812      	ldrb	r2, [r2, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f006 fcbc 	bl	80081b8 <MRT_setRTC>
  HAL_Delay(2000); //To make sure that when you set the Alarm it doesn't go off automatically
 8001840:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001844:	f007 f820 	bl	8008888 <HAL_Delay>
  #if ALARM_A_ACTIVE
    if (wu_flag == 0){
 8001848:	4b54      	ldr	r3, [pc, #336]	; (800199c <main+0x2a4>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d105      	bne.n	800185c <main+0x164>
    	MRT_setAlarmA(PRE_WHEN_SLEEP_TIME_HOURS, PRE_WHEN_SLEEP_TIME_MIN, PRE_WHEN_SLEEP_TIME_SEC);
 8001850:	2200      	movs	r2, #0
 8001852:	211e      	movs	r1, #30
 8001854:	2004      	movs	r0, #4
 8001856:	f006 fc67 	bl	8008128 <MRT_setAlarmA>
 800185a:	e004      	b.n	8001866 <main+0x16e>
    }
    else{
    	MRT_setAlarmA(POST_WHEN_SLEEP_TIME_HOURS, POST_WHEN_SLEEP_TIME_MIN, POST_WHEN_SLEEP_TIME_SEC);
 800185c:	2200      	movs	r2, #0
 800185e:	2100      	movs	r1, #0
 8001860:	200e      	movs	r0, #14
 8001862:	f006 fc61 	bl	8008128 <MRT_setAlarmA>

	  //**************************************************//
	  //MEMORY THREAD
#if MEMORY_THREAD
	  #if IWDG_ACTIVE
	    HAL_IWDG_Refresh(&hiwdg);
 8001866:	484e      	ldr	r0, [pc, #312]	; (80019a0 <main+0x2a8>)
 8001868:	f008 fffe 	bl	800a868 <HAL_IWDG_Refresh>
	  #endif

		//SD card
		sd_init_dynamic_filename("FC", "", filename);
 800186c:	4a4d      	ldr	r2, [pc, #308]	; (80019a4 <main+0x2ac>)
 800186e:	494e      	ldr	r1, [pc, #312]	; (80019a8 <main+0x2b0>)
 8001870:	484e      	ldr	r0, [pc, #312]	; (80019ac <main+0x2b4>)
 8001872:	f006 fda1 	bl	80083b8 <sd_init_dynamic_filename>
	 * -6 DOF IMU (LSM6DSR): 0x6A
	 * -LPS22HH: 0x5C
	 */

	  #if IWDG_ACTIVE
		HAL_IWDG_Refresh(&hiwdg);
 8001876:	484a      	ldr	r0, [pc, #296]	; (80019a0 <main+0x2a8>)
 8001878:	f008 fff6 	bl	800a868 <HAL_IWDG_Refresh>
	  #endif
	  lsm_ctx = MRT_LSM6DSR_Setup(&LSM_I2C, &DEBUG_UART);
 800187c:	4c4c      	ldr	r4, [pc, #304]	; (80019b0 <main+0x2b8>)
 800187e:	463b      	mov	r3, r7
 8001880:	4a41      	ldr	r2, [pc, #260]	; (8001988 <main+0x290>)
 8001882:	494c      	ldr	r1, [pc, #304]	; (80019b4 <main+0x2bc>)
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff fc5b 	bl	8001140 <MRT_LSM6DSR_Setup>
 800188a:	463b      	mov	r3, r7
 800188c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001890:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	  #if IWDG_ACTIVE
	    HAL_IWDG_Refresh(&hiwdg);
 8001894:	4842      	ldr	r0, [pc, #264]	; (80019a0 <main+0x2a8>)
 8001896:	f008 ffe7 	bl	800a868 <HAL_IWDG_Refresh>
	  #endif
	  lps_ctx = MRT_LPS22HH_Setup(&LPS_I2C, &DEBUG_UART);
 800189a:	4c47      	ldr	r4, [pc, #284]	; (80019b8 <main+0x2c0>)
 800189c:	463b      	mov	r3, r7
 800189e:	4a3a      	ldr	r2, [pc, #232]	; (8001988 <main+0x290>)
 80018a0:	4944      	ldr	r1, [pc, #272]	; (80019b4 <main+0x2bc>)
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fdca 	bl	800143c <MRT_LPS22HH_Setup>
 80018a8:	463b      	mov	r3, r7
 80018aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80018ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	  GPS_init(&GPS_UART, &DEBUG_UART);
 80018b2:	4935      	ldr	r1, [pc, #212]	; (8001988 <main+0x290>)
 80018b4:	4841      	ldr	r0, [pc, #260]	; (80019bc <main+0x2c4>)
 80018b6:	f002 f889 	bl	80039cc <GPS_init>

	  //**************************************************//
	  //TELEMETRY_THREAD
#if TELEMETRY_THREAD
	  #if IWDG_ACTIVE
		HAL_IWDG_Refresh(&hiwdg);
 80018ba:	4839      	ldr	r0, [pc, #228]	; (80019a0 <main+0x2a8>)
 80018bc:	f008 ffd4 	bl	800a868 <HAL_IWDG_Refresh>
   	  #endif

	  #if XTEND_
	   HAL_GPIO_WritePin(XTend_CTS_Pin, GPIO_PIN_10, GPIO_PIN_RESET); //TODO is it necessary?
 80018c0:	2200      	movs	r2, #0
 80018c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018c6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80018ca:	f007 fee9 	bl	80096a0 <HAL_GPIO_WritePin>
	  set_DIO1_pin(SX_DIO_GPIO_Port, SX_DIO_Pin);
	  Tx_setup();
	  #endif

	  #if IWDG_ACTIVE
		HAL_IWDG_Refresh(&hiwdg);
 80018ce:	4834      	ldr	r0, [pc, #208]	; (80019a0 <main+0x2a8>)
 80018d0:	f008 ffca 	bl	800a868 <HAL_IWDG_Refresh>
	  #endif

	  #if IRIDIUM_
	  HAL_GPIO_WritePin(Iridium_RST_GPIO_Port, Iridium_RST_Pin, SET);
 80018d4:	2201      	movs	r2, #1
 80018d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018da:	4828      	ldr	r0, [pc, #160]	; (800197c <main+0x284>)
 80018dc:	f007 fee0 	bl	80096a0 <HAL_GPIO_WritePin>
	  uint8_t lol = MRT_Static_Iridium_Setup(DEBUG_UART); //TODO remove lol?
 80018e0:	4e29      	ldr	r6, [pc, #164]	; (8001988 <main+0x290>)
 80018e2:	466d      	mov	r5, sp
 80018e4:	f106 0410 	add.w	r4, r6, #16
 80018e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018f4:	6823      	ldr	r3, [r4, #0]
 80018f6:	602b      	str	r3, [r5, #0]
 80018f8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80018fc:	f004 feba 	bl	8006674 <MRT_Static_Iridium_Setup>
 8001900:	4603      	mov	r3, r0
 8001902:	75fb      	strb	r3, [r7, #23]


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001904:	f014 f91a 	bl	8015b3c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Memory0 */
  Memory0Handle = osThreadNew(StartMemory0, NULL, &Memory0_attributes);
 8001908:	4a2d      	ldr	r2, [pc, #180]	; (80019c0 <main+0x2c8>)
 800190a:	2100      	movs	r1, #0
 800190c:	482d      	ldr	r0, [pc, #180]	; (80019c4 <main+0x2cc>)
 800190e:	f014 f95f 	bl	8015bd0 <osThreadNew>
 8001912:	4603      	mov	r3, r0
 8001914:	4a2c      	ldr	r2, [pc, #176]	; (80019c8 <main+0x2d0>)
 8001916:	6013      	str	r3, [r2, #0]

  /* creation of Ejection1 */
  Ejection1Handle = osThreadNew(StartEjection1, NULL, &Ejection1_attributes);
 8001918:	4a2c      	ldr	r2, [pc, #176]	; (80019cc <main+0x2d4>)
 800191a:	2100      	movs	r1, #0
 800191c:	482c      	ldr	r0, [pc, #176]	; (80019d0 <main+0x2d8>)
 800191e:	f014 f957 	bl	8015bd0 <osThreadNew>
 8001922:	4603      	mov	r3, r0
 8001924:	4a2b      	ldr	r2, [pc, #172]	; (80019d4 <main+0x2dc>)
 8001926:	6013      	str	r3, [r2, #0]

  /* creation of Telemetry2 */
  Telemetry2Handle = osThreadNew(StartTelemetry2, NULL, &Telemetry2_attributes);
 8001928:	4a2b      	ldr	r2, [pc, #172]	; (80019d8 <main+0x2e0>)
 800192a:	2100      	movs	r1, #0
 800192c:	482b      	ldr	r0, [pc, #172]	; (80019dc <main+0x2e4>)
 800192e:	f014 f94f 	bl	8015bd0 <osThreadNew>
 8001932:	4603      	mov	r3, r0
 8001934:	4a2a      	ldr	r2, [pc, #168]	; (80019e0 <main+0x2e8>)
 8001936:	6013      	str	r3, [r2, #0]

  /* creation of Sensors3 */
  Sensors3Handle = osThreadNew(StartSensors3, NULL, &Sensors3_attributes);
 8001938:	4a2a      	ldr	r2, [pc, #168]	; (80019e4 <main+0x2ec>)
 800193a:	2100      	movs	r1, #0
 800193c:	482a      	ldr	r0, [pc, #168]	; (80019e8 <main+0x2f0>)
 800193e:	f014 f947 	bl	8015bd0 <osThreadNew>
 8001942:	4603      	mov	r3, r0
 8001944:	4a29      	ldr	r2, [pc, #164]	; (80019ec <main+0x2f4>)
 8001946:	6013      	str	r3, [r2, #0]

  /* creation of Printing */
  PrintingHandle = osThreadNew(StartPrinting, NULL, &Printing_attributes);
 8001948:	4a29      	ldr	r2, [pc, #164]	; (80019f0 <main+0x2f8>)
 800194a:	2100      	movs	r1, #0
 800194c:	4829      	ldr	r0, [pc, #164]	; (80019f4 <main+0x2fc>)
 800194e:	f014 f93f 	bl	8015bd0 <osThreadNew>
 8001952:	4603      	mov	r3, r0
 8001954:	4a28      	ldr	r2, [pc, #160]	; (80019f8 <main+0x300>)
 8001956:	6013      	str	r3, [r2, #0]

  /* creation of WatchDog */
  WatchDogHandle = osThreadNew(StartWatchDog, NULL, &WatchDog_attributes);
 8001958:	4a28      	ldr	r2, [pc, #160]	; (80019fc <main+0x304>)
 800195a:	2100      	movs	r1, #0
 800195c:	4828      	ldr	r0, [pc, #160]	; (8001a00 <main+0x308>)
 800195e:	f014 f937 	bl	8015bd0 <osThreadNew>
 8001962:	4603      	mov	r3, r0
 8001964:	4a27      	ldr	r2, [pc, #156]	; (8001a04 <main+0x30c>)
 8001966:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001968:	f014 f90c 	bl	8015b84 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800196c:	e7fe      	b.n	800196c <main+0x274>
 800196e:	bf00      	nop
 8001970:	40020800 	.word	0x40020800
 8001974:	40021800 	.word	0x40021800
 8001978:	40021400 	.word	0x40021400
 800197c:	40021000 	.word	0x40021000
 8001980:	40020c00 	.word	0x40020c00
 8001984:	08020e94 	.word	0x08020e94
 8001988:	20005ed8 	.word	0x20005ed8
 800198c:	20006940 	.word	0x20006940
 8001990:	2000049c 	.word	0x2000049c
 8001994:	2000049d 	.word	0x2000049d
 8001998:	2000049e 	.word	0x2000049e
 800199c:	20000711 	.word	0x20000711
 80019a0:	2000630c 	.word	0x2000630c
 80019a4:	2000638c 	.word	0x2000638c
 80019a8:	08020ea8 	.word	0x08020ea8
 80019ac:	08020eac 	.word	0x08020eac
 80019b0:	20006a84 	.word	0x20006a84
 80019b4:	20005f20 	.word	0x20005f20
 80019b8:	20006a74 	.word	0x20006a74
 80019bc:	200069dc 	.word	0x200069dc
 80019c0:	08022980 	.word	0x08022980
 80019c4:	08002491 	.word	0x08002491
 80019c8:	20006384 	.word	0x20006384
 80019cc:	080229a4 	.word	0x080229a4
 80019d0:	08002555 	.word	0x08002555
 80019d4:	200069d4 	.word	0x200069d4
 80019d8:	080229c8 	.word	0x080229c8
 80019dc:	08002571 	.word	0x08002571
 80019e0:	200069d8 	.word	0x200069d8
 80019e4:	080229ec 	.word	0x080229ec
 80019e8:	08002905 	.word	0x08002905
 80019ec:	20006a70 	.word	0x20006a70
 80019f0:	08022a10 	.word	0x08022a10
 80019f4:	080029ed 	.word	0x080029ed
 80019f8:	20006964 	.word	0x20006964
 80019fc:	08022a34 	.word	0x08022a34
 8001a00:	080029fd 	.word	0x080029fd
 8001a04:	20006370 	.word	0x20006370

08001a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b094      	sub	sp, #80	; 0x50
 8001a0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a0e:	f107 0320 	add.w	r3, r7, #32
 8001a12:	2230      	movs	r2, #48	; 0x30
 8001a14:	2100      	movs	r1, #0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f019 fb66 	bl	801b0e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a1c:	f107 030c 	add.w	r3, r7, #12
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	4b29      	ldr	r3, [pc, #164]	; (8001ad8 <SystemClock_Config+0xd0>)
 8001a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a34:	4a28      	ldr	r2, [pc, #160]	; (8001ad8 <SystemClock_Config+0xd0>)
 8001a36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a3a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a3c:	4b26      	ldr	r3, [pc, #152]	; (8001ad8 <SystemClock_Config+0xd0>)
 8001a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a48:	2300      	movs	r3, #0
 8001a4a:	607b      	str	r3, [r7, #4]
 8001a4c:	4b23      	ldr	r3, [pc, #140]	; (8001adc <SystemClock_Config+0xd4>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a54:	4a21      	ldr	r2, [pc, #132]	; (8001adc <SystemClock_Config+0xd4>)
 8001a56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a5a:	6013      	str	r3, [r2, #0]
 8001a5c:	4b1f      	ldr	r3, [pc, #124]	; (8001adc <SystemClock_Config+0xd4>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a64:	607b      	str	r3, [r7, #4]
 8001a66:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001a68:	2309      	movs	r3, #9
 8001a6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a72:	2301      	movs	r3, #1
 8001a74:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a76:	2302      	movs	r3, #2
 8001a78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a80:	2308      	movs	r3, #8
 8001a82:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001a84:	2348      	movs	r3, #72	; 0x48
 8001a86:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a90:	f107 0320 	add.w	r3, r7, #32
 8001a94:	4618      	mov	r0, r3
 8001a96:	f00a f8b9 	bl	800bc0c <HAL_RCC_OscConfig>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001aa0:	f001 f850 	bl	8002b44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001aa4:	230f      	movs	r3, #15
 8001aa6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001aac:	2300      	movs	r3, #0
 8001aae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ab0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001aba:	f107 030c 	add.w	r3, r7, #12
 8001abe:	2100      	movs	r1, #0
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f00a fb1b 	bl	800c0fc <HAL_RCC_ClockConfig>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001acc:	f001 f83a 	bl	8002b44 <Error_Handler>
  }
}
 8001ad0:	bf00      	nop
 8001ad2:	3750      	adds	r7, #80	; 0x50
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40007000 	.word	0x40007000

08001ae0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001af2:	4b21      	ldr	r3, [pc, #132]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001af4:	4a21      	ldr	r2, [pc, #132]	; (8001b7c <MX_ADC1_Init+0x9c>)
 8001af6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001af8:	4b1f      	ldr	r3, [pc, #124]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001afe:	4b1e      	ldr	r3, [pc, #120]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001b04:	4b1c      	ldr	r3, [pc, #112]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b0a:	4b1b      	ldr	r3, [pc, #108]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b10:	4b19      	ldr	r3, [pc, #100]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b18:	4b17      	ldr	r3, [pc, #92]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b1e:	4b16      	ldr	r3, [pc, #88]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b20:	4a17      	ldr	r2, [pc, #92]	; (8001b80 <MX_ADC1_Init+0xa0>)
 8001b22:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b24:	4b14      	ldr	r3, [pc, #80]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001b2a:	4b13      	ldr	r3, [pc, #76]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b30:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b38:	4b0f      	ldr	r3, [pc, #60]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b3e:	480e      	ldr	r0, [pc, #56]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b40:	f006 fec6 	bl	80088d0 <HAL_ADC_Init>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001b4a:	f000 fffb 	bl	8002b44 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001b4e:	2306      	movs	r3, #6
 8001b50:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b52:	2301      	movs	r3, #1
 8001b54:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b56:	2300      	movs	r3, #0
 8001b58:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b5a:	463b      	mov	r3, r7
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4806      	ldr	r0, [pc, #24]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b60:	f007 f898 	bl	8008c94 <HAL_ADC_ConfigChannel>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001b6a:	f000 ffeb 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b6e:	bf00      	nop
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20006788 	.word	0x20006788
 8001b7c:	40012000 	.word	0x40012000
 8001b80:	0f000001 	.word	0x0f000001

08001b84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b88:	4b1b      	ldr	r3, [pc, #108]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001b8a:	4a1c      	ldr	r2, [pc, #112]	; (8001bfc <MX_I2C1_Init+0x78>)
 8001b8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001b90:	4a1b      	ldr	r2, [pc, #108]	; (8001c00 <MX_I2C1_Init+0x7c>)
 8001b92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b94:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b9a:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ba0:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001ba2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ba6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ba8:	4b13      	ldr	r3, [pc, #76]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001bae:	4b12      	ldr	r3, [pc, #72]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bb4:	4b10      	ldr	r3, [pc, #64]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bba:	4b0f      	ldr	r3, [pc, #60]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bc0:	480d      	ldr	r0, [pc, #52]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001bc2:	f007 fd9f 	bl	8009704 <HAL_I2C_Init>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001bcc:	f000 ffba 	bl	8002b44 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	4809      	ldr	r0, [pc, #36]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001bd4:	f008 fd8b 	bl	800a6ee <HAL_I2CEx_ConfigAnalogFilter>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001bde:	f000 ffb1 	bl	8002b44 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001be2:	2100      	movs	r1, #0
 8001be4:	4804      	ldr	r0, [pc, #16]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001be6:	f008 fdbe 	bl	800a766 <HAL_I2CEx_ConfigDigitalFilter>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001bf0:	f000 ffa8 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bf4:	bf00      	nop
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	200062b8 	.word	0x200062b8
 8001bfc:	40005400 	.word	0x40005400
 8001c00:	000186a0 	.word	0x000186a0

08001c04 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c08:	4b1b      	ldr	r3, [pc, #108]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c0a:	4a1c      	ldr	r2, [pc, #112]	; (8001c7c <MX_I2C2_Init+0x78>)
 8001c0c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001c0e:	4b1a      	ldr	r3, [pc, #104]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c10:	4a1b      	ldr	r2, [pc, #108]	; (8001c80 <MX_I2C2_Init+0x7c>)
 8001c12:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c14:	4b18      	ldr	r3, [pc, #96]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001c1a:	4b17      	ldr	r3, [pc, #92]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c20:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c26:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c28:	4b13      	ldr	r3, [pc, #76]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001c2e:	4b12      	ldr	r3, [pc, #72]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c34:	4b10      	ldr	r3, [pc, #64]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c3a:	4b0f      	ldr	r3, [pc, #60]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c40:	480d      	ldr	r0, [pc, #52]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c42:	f007 fd5f 	bl	8009704 <HAL_I2C_Init>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001c4c:	f000 ff7a 	bl	8002b44 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c50:	2100      	movs	r1, #0
 8001c52:	4809      	ldr	r0, [pc, #36]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c54:	f008 fd4b 	bl	800a6ee <HAL_I2CEx_ConfigAnalogFilter>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001c5e:	f000 ff71 	bl	8002b44 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001c62:	2100      	movs	r1, #0
 8001c64:	4804      	ldr	r0, [pc, #16]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c66:	f008 fd7e 	bl	800a766 <HAL_I2CEx_ConfigDigitalFilter>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001c70:	f000 ff68 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20006318 	.word	0x20006318
 8001c7c:	40005800 	.word	0x40005800
 8001c80:	000186a0 	.word	0x000186a0

08001c84 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001c88:	4b1b      	ldr	r3, [pc, #108]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001c8a:	4a1c      	ldr	r2, [pc, #112]	; (8001cfc <MX_I2C3_Init+0x78>)
 8001c8c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001c8e:	4b1a      	ldr	r3, [pc, #104]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001c90:	4a1b      	ldr	r2, [pc, #108]	; (8001d00 <MX_I2C3_Init+0x7c>)
 8001c92:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c94:	4b18      	ldr	r3, [pc, #96]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001c9a:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ca0:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001ca2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ca6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ca8:	4b13      	ldr	r3, [pc, #76]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001cae:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cb4:	4b10      	ldr	r3, [pc, #64]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cba:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001cc0:	480d      	ldr	r0, [pc, #52]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001cc2:	f007 fd1f 	bl	8009704 <HAL_I2C_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001ccc:	f000 ff3a 	bl	8002b44 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	4809      	ldr	r0, [pc, #36]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001cd4:	f008 fd0b 	bl	800a6ee <HAL_I2CEx_ConfigAnalogFilter>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001cde:	f000 ff31 	bl	8002b44 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	4804      	ldr	r0, [pc, #16]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001ce6:	f008 fd3e 	bl	800a766 <HAL_I2CEx_ConfigDigitalFilter>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001cf0:	f000 ff28 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001cf4:	bf00      	nop
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	20005f20 	.word	0x20005f20
 8001cfc:	40005c00 	.word	0x40005c00
 8001d00:	000186a0 	.word	0x000186a0

08001d04 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001d08:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <MX_IWDG_Init+0x2c>)
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <MX_IWDG_Init+0x30>)
 8001d0c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8001d0e:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <MX_IWDG_Init+0x2c>)
 8001d10:	2204      	movs	r2, #4
 8001d12:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2499;
 8001d14:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <MX_IWDG_Init+0x2c>)
 8001d16:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001d1a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001d1c:	4804      	ldr	r0, [pc, #16]	; (8001d30 <MX_IWDG_Init+0x2c>)
 8001d1e:	f008 fd61 	bl	800a7e4 <HAL_IWDG_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001d28:	f000 ff0c 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001d2c:	bf00      	nop
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	2000630c 	.word	0x2000630c
 8001d34:	40003000 	.word	0x40003000

08001d38 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b090      	sub	sp, #64	; 0x40
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001d3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]
 8001d4c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001d4e:	2300      	movs	r3, #0
 8001d50:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001d52:	463b      	mov	r3, r7
 8001d54:	2228      	movs	r2, #40	; 0x28
 8001d56:	2100      	movs	r1, #0
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f019 f9c5 	bl	801b0e8 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001d5e:	4b3a      	ldr	r3, [pc, #232]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d60:	4a3a      	ldr	r2, [pc, #232]	; (8001e4c <MX_RTC_Init+0x114>)
 8001d62:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001d64:	4b38      	ldr	r3, [pc, #224]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001d6a:	4b37      	ldr	r3, [pc, #220]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d6c:	227f      	movs	r2, #127	; 0x7f
 8001d6e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001d70:	4b35      	ldr	r3, [pc, #212]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d72:	22ff      	movs	r2, #255	; 0xff
 8001d74:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001d76:	4b34      	ldr	r3, [pc, #208]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001d7c:	4b32      	ldr	r3, [pc, #200]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001d82:	4b31      	ldr	r3, [pc, #196]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001d88:	482f      	ldr	r0, [pc, #188]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d8a:	f00a fda1 	bl	800c8d0 <HAL_RTC_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001d94:	f000 fed6 	bl	8002b44 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001daa:	2300      	movs	r3, #0
 8001dac:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001dae:	2300      	movs	r3, #0
 8001db0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001db2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001db6:	2201      	movs	r2, #1
 8001db8:	4619      	mov	r1, r3
 8001dba:	4823      	ldr	r0, [pc, #140]	; (8001e48 <MX_RTC_Init+0x110>)
 8001dbc:	f00a fe19 	bl	800c9f2 <HAL_RTC_SetTime>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001dc6:	f000 febd 	bl	8002b44 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001de2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001de6:	2201      	movs	r2, #1
 8001de8:	4619      	mov	r1, r3
 8001dea:	4817      	ldr	r0, [pc, #92]	; (8001e48 <MX_RTC_Init+0x110>)
 8001dec:	f00a ff1c 	bl	800cc28 <HAL_RTC_SetDate>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001df6:	f000 fea5 	bl	8002b44 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001e02:	2300      	movs	r3, #0
 8001e04:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001e06:	2300      	movs	r3, #0
 8001e08:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001e24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e28:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001e2a:	463b      	mov	r3, r7
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4805      	ldr	r0, [pc, #20]	; (8001e48 <MX_RTC_Init+0x110>)
 8001e32:	f00a ffef 	bl	800ce14 <HAL_RTC_SetAlarm_IT>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001e3c:	f000 fe82 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001e40:	bf00      	nop
 8001e42:	3740      	adds	r7, #64	; 0x40
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	20006940 	.word	0x20006940
 8001e4c:	40002800 	.word	0x40002800

08001e50 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001e54:	4b17      	ldr	r3, [pc, #92]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e56:	4a18      	ldr	r2, [pc, #96]	; (8001eb8 <MX_SPI2_Init+0x68>)
 8001e58:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e5a:	4b16      	ldr	r3, [pc, #88]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e5c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e60:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e62:	4b14      	ldr	r3, [pc, #80]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e68:	4b12      	ldr	r3, [pc, #72]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e6e:	4b11      	ldr	r3, [pc, #68]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e74:	4b0f      	ldr	r3, [pc, #60]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001e7a:	4b0e      	ldr	r3, [pc, #56]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e80:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e82:	4b0c      	ldr	r3, [pc, #48]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e88:	4b0a      	ldr	r3, [pc, #40]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e8e:	4b09      	ldr	r3, [pc, #36]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e94:	4b07      	ldr	r3, [pc, #28]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001e9a:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e9c:	220a      	movs	r2, #10
 8001e9e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ea0:	4804      	ldr	r0, [pc, #16]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001ea2:	f00b fae7 	bl	800d474 <HAL_SPI_Init>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001eac:	f000 fe4a 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001eb0:	bf00      	nop
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20005f74 	.word	0x20005f74
 8001eb8:	40003800 	.word	0x40003800

08001ebc <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001ec0:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ec2:	4a18      	ldr	r2, [pc, #96]	; (8001f24 <MX_SPI4_Init+0x68>)
 8001ec4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001ec6:	4b16      	ldr	r3, [pc, #88]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ec8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ecc:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001ece:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ed4:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001eda:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001ee6:	4b0e      	ldr	r3, [pc, #56]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ee8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001eec:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001eee:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ef4:	4b0a      	ldr	r3, [pc, #40]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001efa:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f00:	4b07      	ldr	r3, [pc, #28]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8001f06:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001f08:	220a      	movs	r2, #10
 8001f0a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001f0c:	4804      	ldr	r0, [pc, #16]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001f0e:	f00b fab1 	bl	800d474 <HAL_SPI_Init>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8001f18:	f000 fe14 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001f1c:	bf00      	nop
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	200068e4 	.word	0x200068e4
 8001f24:	40013400 	.word	0x40013400

08001f28 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001f2c:	4b17      	ldr	r3, [pc, #92]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f2e:	4a18      	ldr	r2, [pc, #96]	; (8001f90 <MX_SPI5_Init+0x68>)
 8001f30:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001f32:	4b16      	ldr	r3, [pc, #88]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f38:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001f3a:	4b14      	ldr	r3, [pc, #80]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f40:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f46:	4b11      	ldr	r3, [pc, #68]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f4c:	4b0f      	ldr	r3, [pc, #60]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001f52:	4b0e      	ldr	r3, [pc, #56]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f58:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f5a:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f60:	4b0a      	ldr	r3, [pc, #40]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f66:	4b09      	ldr	r3, [pc, #36]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f6c:	4b07      	ldr	r3, [pc, #28]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001f72:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f74:	220a      	movs	r2, #10
 8001f76:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001f78:	4804      	ldr	r0, [pc, #16]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f7a:	f00b fa7b 	bl	800d474 <HAL_SPI_Init>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001f84:	f000 fdde 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001f88:	bf00      	nop
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20005fd0 	.word	0x20005fd0
 8001f90:	40015000 	.word	0x40015000

08001f94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	; 0x28
 8001f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f9a:	f107 0320 	add.w	r3, r7, #32
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fa4:	1d3b      	adds	r3, r7, #4
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	605a      	str	r2, [r3, #4]
 8001fac:	609a      	str	r2, [r3, #8]
 8001fae:	60da      	str	r2, [r3, #12]
 8001fb0:	611a      	str	r2, [r3, #16]
 8001fb2:	615a      	str	r2, [r3, #20]
 8001fb4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fb6:	4b22      	ldr	r3, [pc, #136]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fb8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fbc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001fbe:	4b20      	ldr	r3, [pc, #128]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc4:	4b1e      	ldr	r3, [pc, #120]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001fca:	4b1d      	ldr	r3, [pc, #116]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8001fd0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd2:	4b1b      	ldr	r3, [pc, #108]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fd8:	4b19      	ldr	r3, [pc, #100]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001fde:	4818      	ldr	r0, [pc, #96]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fe0:	f00c f8ba 	bl	800e158 <HAL_TIM_PWM_Init>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001fea:	f000 fdab 	bl	8002b44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ff6:	f107 0320 	add.w	r3, r7, #32
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4810      	ldr	r0, [pc, #64]	; (8002040 <MX_TIM2_Init+0xac>)
 8001ffe:	f00c fd3d 	bl	800ea7c <HAL_TIMEx_MasterConfigSynchronization>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002008:	f000 fd9c 	bl	8002b44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800200c:	2360      	movs	r3, #96	; 0x60
 800200e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002010:	2300      	movs	r3, #0
 8002012:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002014:	2300      	movs	r3, #0
 8002016:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002018:	2300      	movs	r3, #0
 800201a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800201c:	1d3b      	adds	r3, r7, #4
 800201e:	2208      	movs	r2, #8
 8002020:	4619      	mov	r1, r3
 8002022:	4807      	ldr	r0, [pc, #28]	; (8002040 <MX_TIM2_Init+0xac>)
 8002024:	f00c f9f0 	bl	800e408 <HAL_TIM_PWM_ConfigChannel>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800202e:	f000 fd89 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002032:	4803      	ldr	r0, [pc, #12]	; (8002040 <MX_TIM2_Init+0xac>)
 8002034:	f000 ffdc 	bl	8002ff0 <HAL_TIM_MspPostInit>

}
 8002038:	bf00      	nop
 800203a:	3728      	adds	r7, #40	; 0x28
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20006a28 	.word	0x20006a28

08002044 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8002048:	4b11      	ldr	r3, [pc, #68]	; (8002090 <MX_UART8_Init+0x4c>)
 800204a:	4a12      	ldr	r2, [pc, #72]	; (8002094 <MX_UART8_Init+0x50>)
 800204c:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 800204e:	4b10      	ldr	r3, [pc, #64]	; (8002090 <MX_UART8_Init+0x4c>)
 8002050:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002054:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8002056:	4b0e      	ldr	r3, [pc, #56]	; (8002090 <MX_UART8_Init+0x4c>)
 8002058:	2200      	movs	r2, #0
 800205a:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 800205c:	4b0c      	ldr	r3, [pc, #48]	; (8002090 <MX_UART8_Init+0x4c>)
 800205e:	2200      	movs	r2, #0
 8002060:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8002062:	4b0b      	ldr	r3, [pc, #44]	; (8002090 <MX_UART8_Init+0x4c>)
 8002064:	2200      	movs	r2, #0
 8002066:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002068:	4b09      	ldr	r3, [pc, #36]	; (8002090 <MX_UART8_Init+0x4c>)
 800206a:	220c      	movs	r2, #12
 800206c:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800206e:	4b08      	ldr	r3, [pc, #32]	; (8002090 <MX_UART8_Init+0x4c>)
 8002070:	2200      	movs	r2, #0
 8002072:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002074:	4b06      	ldr	r3, [pc, #24]	; (8002090 <MX_UART8_Init+0x4c>)
 8002076:	2200      	movs	r2, #0
 8002078:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800207a:	4805      	ldr	r0, [pc, #20]	; (8002090 <MX_UART8_Init+0x4c>)
 800207c:	f00c fd8e 	bl	800eb9c <HAL_UART_Init>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <MX_UART8_Init+0x46>
  {
    Error_Handler();
 8002086:	f000 fd5d 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20005ed8 	.word	0x20005ed8
 8002094:	40007c00 	.word	0x40007c00

08002098 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800209c:	4b11      	ldr	r3, [pc, #68]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 800209e:	4a12      	ldr	r2, [pc, #72]	; (80020e8 <MX_USART3_UART_Init+0x50>)
 80020a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80020a2:	4b10      	ldr	r3, [pc, #64]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020a4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80020a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80020aa:	4b0e      	ldr	r3, [pc, #56]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80020b0:	4b0c      	ldr	r3, [pc, #48]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020b6:	4b0b      	ldr	r3, [pc, #44]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020bc:	4b09      	ldr	r3, [pc, #36]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020be:	220c      	movs	r2, #12
 80020c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020c2:	4b08      	ldr	r3, [pc, #32]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020c8:	4b06      	ldr	r3, [pc, #24]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020ce:	4805      	ldr	r0, [pc, #20]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020d0:	f00c fd64 	bl	800eb9c <HAL_UART_Init>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80020da:	f000 fd33 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20006028 	.word	0x20006028
 80020e8:	40004800 	.word	0x40004800

080020ec <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80020f0:	4b11      	ldr	r3, [pc, #68]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 80020f2:	4a12      	ldr	r2, [pc, #72]	; (800213c <MX_USART6_UART_Init+0x50>)
 80020f4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80020f6:	4b10      	ldr	r3, [pc, #64]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 80020f8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80020fc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80020fe:	4b0e      	ldr	r3, [pc, #56]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002104:	4b0c      	ldr	r3, [pc, #48]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 8002106:	2200      	movs	r2, #0
 8002108:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800210a:	4b0b      	ldr	r3, [pc, #44]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002110:	4b09      	ldr	r3, [pc, #36]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 8002112:	220c      	movs	r2, #12
 8002114:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002116:	4b08      	ldr	r3, [pc, #32]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 8002118:	2200      	movs	r2, #0
 800211a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800211c:	4b06      	ldr	r3, [pc, #24]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 800211e:	2200      	movs	r2, #0
 8002120:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002122:	4805      	ldr	r0, [pc, #20]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 8002124:	f00c fd3a 	bl	800eb9c <HAL_UART_Init>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800212e:	f000 fd09 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	200069dc 	.word	0x200069dc
 800213c:	40011400 	.word	0x40011400

08002140 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08e      	sub	sp, #56	; 0x38
 8002144:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002146:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
 800214e:	605a      	str	r2, [r3, #4]
 8002150:	609a      	str	r2, [r3, #8]
 8002152:	60da      	str	r2, [r3, #12]
 8002154:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	623b      	str	r3, [r7, #32]
 800215a:	4bb5      	ldr	r3, [pc, #724]	; (8002430 <MX_GPIO_Init+0x2f0>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	4ab4      	ldr	r2, [pc, #720]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002160:	f043 0310 	orr.w	r3, r3, #16
 8002164:	6313      	str	r3, [r2, #48]	; 0x30
 8002166:	4bb2      	ldr	r3, [pc, #712]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	f003 0310 	and.w	r3, r3, #16
 800216e:	623b      	str	r3, [r7, #32]
 8002170:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	61fb      	str	r3, [r7, #28]
 8002176:	4bae      	ldr	r3, [pc, #696]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	4aad      	ldr	r2, [pc, #692]	; (8002430 <MX_GPIO_Init+0x2f0>)
 800217c:	f043 0304 	orr.w	r3, r3, #4
 8002180:	6313      	str	r3, [r2, #48]	; 0x30
 8002182:	4bab      	ldr	r3, [pc, #684]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	f003 0304 	and.w	r3, r3, #4
 800218a:	61fb      	str	r3, [r7, #28]
 800218c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	61bb      	str	r3, [r7, #24]
 8002192:	4ba7      	ldr	r3, [pc, #668]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	4aa6      	ldr	r2, [pc, #664]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002198:	f043 0320 	orr.w	r3, r3, #32
 800219c:	6313      	str	r3, [r2, #48]	; 0x30
 800219e:	4ba4      	ldr	r3, [pc, #656]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	f003 0320 	and.w	r3, r3, #32
 80021a6:	61bb      	str	r3, [r7, #24]
 80021a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	617b      	str	r3, [r7, #20]
 80021ae:	4ba0      	ldr	r3, [pc, #640]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	4a9f      	ldr	r2, [pc, #636]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021b8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ba:	4b9d      	ldr	r3, [pc, #628]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021c2:	617b      	str	r3, [r7, #20]
 80021c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	613b      	str	r3, [r7, #16]
 80021ca:	4b99      	ldr	r3, [pc, #612]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	4a98      	ldr	r2, [pc, #608]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	6313      	str	r3, [r2, #48]	; 0x30
 80021d6:	4b96      	ldr	r3, [pc, #600]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	613b      	str	r3, [r7, #16]
 80021e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	4b92      	ldr	r3, [pc, #584]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	4a91      	ldr	r2, [pc, #580]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021ec:	f043 0302 	orr.w	r3, r3, #2
 80021f0:	6313      	str	r3, [r2, #48]	; 0x30
 80021f2:	4b8f      	ldr	r3, [pc, #572]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	60bb      	str	r3, [r7, #8]
 8002202:	4b8b      	ldr	r3, [pc, #556]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	4a8a      	ldr	r2, [pc, #552]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800220c:	6313      	str	r3, [r2, #48]	; 0x30
 800220e:	4b88      	ldr	r3, [pc, #544]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	607b      	str	r3, [r7, #4]
 800221e:	4b84      	ldr	r3, [pc, #528]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	4a83      	ldr	r2, [pc, #524]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002224:	f043 0308 	orr.w	r3, r3, #8
 8002228:	6313      	str	r3, [r2, #48]	; 0x30
 800222a:	4b81      	ldr	r3, [pc, #516]	; (8002430 <MX_GPIO_Init+0x2f0>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	f003 0308 	and.w	r3, r3, #8
 8002232:	607b      	str	r3, [r7, #4]
 8002234:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 8002236:	2200      	movs	r2, #0
 8002238:	f248 4184 	movw	r1, #33924	; 0x8484
 800223c:	487d      	ldr	r0, [pc, #500]	; (8002434 <MX_GPIO_Init+0x2f4>)
 800223e:	f007 fa2f 	bl	80096a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin, GPIO_PIN_RESET);
 8002242:	2200      	movs	r2, #0
 8002244:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 8002248:	487b      	ldr	r0, [pc, #492]	; (8002438 <MX_GPIO_Init+0x2f8>)
 800224a:	f007 fa29 	bl	80096a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 800224e:	2200      	movs	r2, #0
 8002250:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8002254:	4879      	ldr	r0, [pc, #484]	; (800243c <MX_GPIO_Init+0x2fc>)
 8002256:	f007 fa23 	bl	80096a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_LEDF_GPIO_Port, OUT_LEDF_Pin, GPIO_PIN_RESET);
 800225a:	2200      	movs	r2, #0
 800225c:	2108      	movs	r1, #8
 800225e:	4878      	ldr	r0, [pc, #480]	; (8002440 <MX_GPIO_Init+0x300>)
 8002260:	f007 fa1e 	bl	80096a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 8002264:	2200      	movs	r2, #0
 8002266:	f645 2126 	movw	r1, #23078	; 0x5a26
 800226a:	4876      	ldr	r0, [pc, #472]	; (8002444 <MX_GPIO_Init+0x304>)
 800226c:	f007 fa18 	bl	80096a0 <HAL_GPIO_WritePin>
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin, GPIO_PIN_RESET);
 8002270:	2200      	movs	r2, #0
 8002272:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002276:	4874      	ldr	r0, [pc, #464]	; (8002448 <MX_GPIO_Init+0x308>)
 8002278:	f007 fa12 	bl	80096a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 800227c:	2200      	movs	r2, #0
 800227e:	f647 41f0 	movw	r1, #31984	; 0x7cf0
 8002282:	4872      	ldr	r0, [pc, #456]	; (800244c <MX_GPIO_Init+0x30c>)
 8002284:	f007 fa0c 	bl	80096a0 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN_12V_Buck_Pin OUT_Prop_ActuatedVent_Gate_Pin SPI4_CS_Thermocouple_Pin Iridium_RST_Pin */
  GPIO_InitStruct.Pin = EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin;
 8002288:	f248 4384 	movw	r3, #33924	; 0x8484
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800228e:	2301      	movs	r3, #1
 8002290:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002292:	2300      	movs	r3, #0
 8002294:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002296:	2300      	movs	r3, #0
 8002298:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800229a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800229e:	4619      	mov	r1, r3
 80022a0:	4864      	ldr	r0, [pc, #400]	; (8002434 <MX_GPIO_Init+0x2f4>)
 80022a2:	f007 f839 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin OUT_PyroValve_Gate_2_Pin OUT_PyroValve_Gate_1_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin;
 80022a6:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80022aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ac:	2301      	movs	r3, #1
 80022ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b4:	2300      	movs	r3, #0
 80022b6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80022b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022bc:	4619      	mov	r1, r3
 80022be:	485e      	ldr	r0, [pc, #376]	; (8002438 <MX_GPIO_Init+0x2f8>)
 80022c0:	f007 f82a 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Button_Pin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 80022c4:	2301      	movs	r3, #1
 80022c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80022c8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80022cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ce:	2300      	movs	r3, #0
 80022d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 80022d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022d6:	4619      	mov	r1, r3
 80022d8:	4858      	ldr	r0, [pc, #352]	; (800243c <MX_GPIO_Init+0x2fc>)
 80022da:	f007 f81d 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_LED1_Pin OUT_LED2_Pin OUT_LED3_Pin SX_AMPLIFIER_Pin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin;
 80022de:	f44f 7387 	mov.w	r3, #270	; 0x10e
 80022e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022e4:	2301      	movs	r3, #1
 80022e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ec:	2300      	movs	r3, #0
 80022ee:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022f4:	4619      	mov	r1, r3
 80022f6:	4851      	ldr	r0, [pc, #324]	; (800243c <MX_GPIO_Init+0x2fc>)
 80022f8:	f007 f80e 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_LEDF_Pin */
  GPIO_InitStruct.Pin = OUT_LEDF_Pin;
 80022fc:	2308      	movs	r3, #8
 80022fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002300:	2301      	movs	r3, #1
 8002302:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002308:	2300      	movs	r3, #0
 800230a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OUT_LEDF_GPIO_Port, &GPIO_InitStruct);
 800230c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002310:	4619      	mov	r1, r3
 8002312:	484b      	ldr	r0, [pc, #300]	; (8002440 <MX_GPIO_Init+0x300>)
 8002314:	f007 f800 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_Prop_PyroTurboValve_LimitSwitch_Pin IN_SD_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 8002318:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 800231c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800231e:	2300      	movs	r3, #0
 8002320:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800232a:	4619      	mov	r1, r3
 800232c:	4843      	ldr	r0, [pc, #268]	; (800243c <MX_GPIO_Init+0x2fc>)
 800232e:	f006 fff3 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Prop_ActuatedVent_Feedback_Pin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 8002332:	2302      	movs	r3, #2
 8002334:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002336:	2300      	movs	r3, #0
 8002338:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233a:	2300      	movs	r3, #0
 800233c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 800233e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002342:	4619      	mov	r1, r3
 8002344:	4840      	ldr	r0, [pc, #256]	; (8002448 <MX_GPIO_Init+0x308>)
 8002346:	f006 ffe7 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_PyroValve_Cont_2_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_2_Pin;
 800234a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800234e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002350:	2300      	movs	r3, #0
 8002352:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002354:	2300      	movs	r3, #0
 8002356:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_PyroValve_Cont_2_GPIO_Port, &GPIO_InitStruct);
 8002358:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800235c:	4619      	mov	r1, r3
 800235e:	4836      	ldr	r0, [pc, #216]	; (8002438 <MX_GPIO_Init+0x2f8>)
 8002360:	f006 ffda 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_PyroValve_Cont_1_Pin SX_BUSY_Pin SX_DIO_Pin IN_EJ_Main_Cont_Pin
                           IN_EJ_Drogue_Cont_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_1_Pin|SX_BUSY_Pin|SX_DIO_Pin|IN_EJ_Main_Cont_Pin
 8002364:	f242 4319 	movw	r3, #9241	; 0x2419
 8002368:	627b      	str	r3, [r7, #36]	; 0x24
                          |IN_EJ_Drogue_Cont_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800236a:	2300      	movs	r3, #0
 800236c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002372:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002376:	4619      	mov	r1, r3
 8002378:	4832      	ldr	r0, [pc, #200]	; (8002444 <MX_GPIO_Init+0x304>)
 800237a:	f006 ffcd 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_PyroValve_Arming_Pin SX_RST_Pin SX_RF_SW_Pin OUT_VR_PWR_Pin
                           OUT_EJ_Main_Gate_Pin OUT_EJ_Drogue_Gate_Pin OUT_EJ_Arming_Pin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 800237e:	f645 2326 	movw	r3, #23078	; 0x5a26
 8002382:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002384:	2301      	movs	r3, #1
 8002386:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002388:	2300      	movs	r3, #0
 800238a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800238c:	2300      	movs	r3, #0
 800238e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002390:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002394:	4619      	mov	r1, r3
 8002396:	482b      	ldr	r0, [pc, #172]	; (8002444 <MX_GPIO_Init+0x304>)
 8002398:	f006 ffbe 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAYLOAD_I2C_EN_Pin IN_XTend_Continuity_Pin */
  GPIO_InitStruct.Pin = PAYLOAD_I2C_EN_Pin|IN_XTend_Continuity_Pin;
 800239c:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80023a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023a2:	2300      	movs	r3, #0
 80023a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a6:	2300      	movs	r3, #0
 80023a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ae:	4619      	mov	r1, r3
 80023b0:	4820      	ldr	r0, [pc, #128]	; (8002434 <MX_GPIO_Init+0x2f4>)
 80023b2:	f006 ffb1 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_SX_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_SX_CS_Pin;
 80023b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023bc:	2301      	movs	r3, #1
 80023be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c4:	2300      	movs	r3, #0
 80023c6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_SX_CS_GPIO_Port, &GPIO_InitStruct);
 80023c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023cc:	4619      	mov	r1, r3
 80023ce:	481e      	ldr	r0, [pc, #120]	; (8002448 <MX_GPIO_Init+0x308>)
 80023d0:	f006 ffa2 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pins : XTend_CTS_Pin XTend_RTS_Pin XTend_SLEEP_Pin XTend_RX_LED_Pin
                           XTend_TX_PWR_Pin OUT_FLASH_IO3_Pin OUT_FLASH_WP_Pin OUT_FLASH_CS_Pin
                           OUT_VR_REC_Pin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 80023d4:	f647 43f0 	movw	r3, #31984	; 0x7cf0
 80023d8:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023da:	2301      	movs	r3, #1
 80023dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023de:	2300      	movs	r3, #0
 80023e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e2:	2300      	movs	r3, #0
 80023e4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ea:	4619      	mov	r1, r3
 80023ec:	4817      	ldr	r0, [pc, #92]	; (800244c <MX_GPIO_Init+0x30c>)
 80023ee:	f006 ff93 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_BANDPASS_FILTER_Pin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 80023f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023f8:	2300      	movs	r3, #0
 80023fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 8002400:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002404:	4619      	mov	r1, r3
 8002406:	4811      	ldr	r0, [pc, #68]	; (800244c <MX_GPIO_Init+0x30c>)
 8002408:	f006 ff86 	bl	8009318 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_LPS22HH_DRDY_Pin EXTI_ISM330DCL_INT2_Pin EXTI_LSM6DSR_INT1_Pin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_LSM6DSR_INT1_Pin;
 800240c:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002410:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002412:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002416:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800241c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002420:	4619      	mov	r1, r3
 8002422:	4808      	ldr	r0, [pc, #32]	; (8002444 <MX_GPIO_Init+0x304>)
 8002424:	f006 ff78 	bl	8009318 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8002428:	2200      	movs	r2, #0
 800242a:	2105      	movs	r1, #5
 800242c:	2006      	movs	r0, #6
 800242e:	e00f      	b.n	8002450 <MX_GPIO_Init+0x310>
 8002430:	40023800 	.word	0x40023800
 8002434:	40021000 	.word	0x40021000
 8002438:	40021400 	.word	0x40021400
 800243c:	40020800 	.word	0x40020800
 8002440:	40020000 	.word	0x40020000
 8002444:	40021800 	.word	0x40021800
 8002448:	40020400 	.word	0x40020400
 800244c:	40020c00 	.word	0x40020c00
 8002450:	f006 ff2a 	bl	80092a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002454:	2006      	movs	r0, #6
 8002456:	f006 ff43 	bl	80092e0 <HAL_NVIC_EnableIRQ>

}
 800245a:	bf00      	nop
 800245c:	3738      	adds	r7, #56	; 0x38
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop

08002464 <XTend_Transmit>:

/**
 * @brief   Function to transmit message to XTend
 * @param  Msg : char array (range 1-800)
 */
static void XTend_Transmit(char* Msg){
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&XTEND_UART, Msg, strlen(Msg), HAL_Delay);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f7fd fec9 	bl	8000204 <strlen>
 8002472:	4603      	mov	r3, r0
 8002474:	b29a      	uxth	r2, r3
 8002476:	4b04      	ldr	r3, [pc, #16]	; (8002488 <XTend_Transmit+0x24>)
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	4804      	ldr	r0, [pc, #16]	; (800248c <XTend_Transmit+0x28>)
 800247c:	f00c fbdb 	bl	800ec36 <HAL_UART_Transmit>
}
 8002480:	bf00      	nop
 8002482:	3708      	adds	r7, #8
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	08008889 	.word	0x08008889
 800248c:	20006028 	.word	0x20006028

08002490 <StartMemory0>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMemory0 */
void StartMemory0(void *argument)
{
 8002490:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002494:	b08a      	sub	sp, #40	; 0x28
 8002496:	af06      	add	r7, sp, #24
 8002498:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 800249a:	f016 febf 	bl	801921c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */

	//Add thread id to the list
	threadID[0]=osThreadGetId();
 800249e:	f013 fc29 	bl	8015cf4 <osThreadGetId>
 80024a2:	4603      	mov	r3, r0
 80024a4:	4a22      	ldr	r2, [pc, #136]	; (8002530 <StartMemory0+0xa0>)
 80024a6:	6013      	str	r3, [r2, #0]

	#if !MEMORY_THREAD
    osThreadExit();
	#endif

	uint8_t counter = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	73fb      	strb	r3, [r7, #15]

	  /* Infinite loop */
	  for(;;)
	  {
		  //Write data to sd and flash
		  if(counter==0) sd_open_file(&filename);
 80024ac:	7bfb      	ldrb	r3, [r7, #15]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d102      	bne.n	80024b8 <StartMemory0+0x28>
 80024b2:	4820      	ldr	r0, [pc, #128]	; (8002534 <StartMemory0+0xa4>)
 80024b4:	f005 fffe 	bl	80084b4 <sd_open_file>
		  sprintf((char*)writeBuf, "Data: %f, %f, %f, %f\r\n", PRESSURE, MIN, SEC, SUBSEC);
 80024b8:	4b1f      	ldr	r3, [pc, #124]	; (8002538 <StartMemory0+0xa8>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7fe f863 	bl	8000588 <__aeabi_f2d>
 80024c2:	4682      	mov	sl, r0
 80024c4:	468b      	mov	fp, r1
 80024c6:	4b1d      	ldr	r3, [pc, #116]	; (800253c <StartMemory0+0xac>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe f85c 	bl	8000588 <__aeabi_f2d>
 80024d0:	4604      	mov	r4, r0
 80024d2:	460d      	mov	r5, r1
 80024d4:	4b1a      	ldr	r3, [pc, #104]	; (8002540 <StartMemory0+0xb0>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4618      	mov	r0, r3
 80024da:	f7fe f855 	bl	8000588 <__aeabi_f2d>
 80024de:	4680      	mov	r8, r0
 80024e0:	4689      	mov	r9, r1
 80024e2:	4b18      	ldr	r3, [pc, #96]	; (8002544 <StartMemory0+0xb4>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe f84e 	bl	8000588 <__aeabi_f2d>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80024f4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80024f8:	e9cd 4500 	strd	r4, r5, [sp]
 80024fc:	4652      	mov	r2, sl
 80024fe:	465b      	mov	r3, fp
 8002500:	4911      	ldr	r1, [pc, #68]	; (8002548 <StartMemory0+0xb8>)
 8002502:	4812      	ldr	r0, [pc, #72]	; (800254c <StartMemory0+0xbc>)
 8002504:	f01a f8ec 	bl	801c6e0 <siprintf>
		  sd_write(&fil, writeBuf);
 8002508:	4910      	ldr	r1, [pc, #64]	; (800254c <StartMemory0+0xbc>)
 800250a:	4811      	ldr	r0, [pc, #68]	; (8002550 <StartMemory0+0xc0>)
 800250c:	f005 ffea 	bl	80084e4 <sd_write>
		  if (counter == 50) {
 8002510:	7bfb      	ldrb	r3, [r7, #15]
 8002512:	2b32      	cmp	r3, #50	; 0x32
 8002514:	d104      	bne.n	8002520 <StartMemory0+0x90>
			  f_close(&fil);
 8002516:	480e      	ldr	r0, [pc, #56]	; (8002550 <StartMemory0+0xc0>)
 8002518:	f012 fec0 	bl	801529c <f_close>
			  counter = 0;
 800251c:	2300      	movs	r3, #0
 800251e:	73fb      	strb	r3, [r7, #15]
		  }
		  counter++;
 8002520:	7bfb      	ldrb	r3, [r7, #15]
 8002522:	3301      	adds	r3, #1
 8002524:	73fb      	strb	r3, [r7, #15]

		  osDelay(1000/DATA_FREQ);
 8002526:	2064      	movs	r0, #100	; 0x64
 8002528:	f013 fbf5 	bl	8015d16 <osDelay>
	  {
 800252c:	e7be      	b.n	80024ac <StartMemory0+0x1c>
 800252e:	bf00      	nop
 8002530:	20006070 	.word	0x20006070
 8002534:	2000638c 	.word	0x2000638c
 8002538:	20006378 	.word	0x20006378
 800253c:	20006cc8 	.word	0x20006cc8
 8002540:	20006380 	.word	0x20006380
 8002544:	20006cc4 	.word	0x20006cc4
 8002548:	08020eb0 	.word	0x08020eb0
 800254c:	200063a0 	.word	0x200063a0
 8002550:	20006a94 	.word	0x20006a94

08002554 <StartEjection1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEjection1 */
void StartEjection1(void *argument)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b0c2      	sub	sp, #264	; 0x108
 8002558:	af00      	add	r7, sp, #0
 800255a:	1d3b      	adds	r3, r7, #4
 800255c:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartEjection1 */

	//Add thread id to the list
	threadID[1]=osThreadGetId();
 800255e:	f013 fbc9 	bl	8015cf4 <osThreadGetId>
 8002562:	4603      	mov	r3, r0
 8002564:	4a01      	ldr	r2, [pc, #4]	; (800256c <StartEjection1+0x18>)
 8002566:	6053      	str	r3, [r2, #4]

	#if !EJECTION_THREAD
	osThreadExit();
 8002568:	f013 fbcf 	bl	8015d0a <osThreadExit>
 800256c:	20006070 	.word	0x20006070

08002570 <StartTelemetry2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetry2 */
void StartTelemetry2(void *argument)
{
 8002570:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002574:	b0b0      	sub	sp, #192	; 0xc0
 8002576:	af1a      	add	r7, sp, #104	; 0x68
 8002578:	64f8      	str	r0, [r7, #76]	; 0x4c
  /* USER CODE BEGIN StartTelemetry2 */

	//Add thread id to the list
	threadID[2]=osThreadGetId();
 800257a:	f013 fbbb 	bl	8015cf4 <osThreadGetId>
 800257e:	4603      	mov	r3, r0
 8002580:	4ab0      	ldr	r2, [pc, #704]	; (8002844 <StartTelemetry2+0x2d4>)
 8002582:	6093      	str	r3, [r2, #8]

	#if !TELEMETRY_THREAD
	osThreadExit();
	#endif

	uint8_t counter = 0;
 8002584:	2300      	movs	r3, #0
 8002586:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	osDelay(1000);
 800258a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800258e:	f013 fbc2 	bl	8015d16 <osDelay>

  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 8002592:	2201      	movs	r2, #1
 8002594:	2108      	movs	r1, #8
 8002596:	48ac      	ldr	r0, [pc, #688]	; (8002848 <StartTelemetry2+0x2d8>)
 8002598:	f007 f882 	bl	80096a0 <HAL_GPIO_WritePin>

	  //Get propulsion data TODO
	  TANK_PRESSURE = transducer_pressure;
 800259c:	4bab      	ldr	r3, [pc, #684]	; (800284c <StartTelemetry2+0x2dc>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4aab      	ldr	r2, [pc, #684]	; (8002850 <StartTelemetry2+0x2e0>)
 80025a2:	6013      	str	r3, [r2, #0]
	  THERMO_TEMPERATURE = THERMO_TEMP;
 80025a4:	4bab      	ldr	r3, [pc, #684]	; (8002854 <StartTelemetry2+0x2e4>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4aab      	ldr	r2, [pc, #684]	; (8002858 <StartTelemetry2+0x2e8>)
 80025aa:	6013      	str	r3, [r2, #0]
	  VALVE_STATUS = 0;
 80025ac:	4bab      	ldr	r3, [pc, #684]	; (800285c <StartTelemetry2+0x2ec>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	701a      	strb	r2, [r3, #0]

	  //Send propulsion data
	  #if XTEND_ //Xtend send
  		memset(xtend_tx_buffer, 0, XTEND_BUFFER_SIZE);
 80025b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025b6:	2100      	movs	r1, #0
 80025b8:	48a9      	ldr	r0, [pc, #676]	; (8002860 <StartTelemetry2+0x2f0>)
 80025ba:	f018 fd95 	bl	801b0e8 <memset>
  		sprintf(xtend_tx_buffer,"P,%.2f,%.2f, %i,E",TANK_PRESSURE,THERMO_TEMPERATURE,VALVE_STATUS);
 80025be:	4ba4      	ldr	r3, [pc, #656]	; (8002850 <StartTelemetry2+0x2e0>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fd ffe0 	bl	8000588 <__aeabi_f2d>
 80025c8:	4604      	mov	r4, r0
 80025ca:	460d      	mov	r5, r1
 80025cc:	4ba2      	ldr	r3, [pc, #648]	; (8002858 <StartTelemetry2+0x2e8>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fd ffd9 	bl	8000588 <__aeabi_f2d>
 80025d6:	4602      	mov	r2, r0
 80025d8:	460b      	mov	r3, r1
 80025da:	49a0      	ldr	r1, [pc, #640]	; (800285c <StartTelemetry2+0x2ec>)
 80025dc:	7809      	ldrb	r1, [r1, #0]
 80025de:	9102      	str	r1, [sp, #8]
 80025e0:	e9cd 2300 	strd	r2, r3, [sp]
 80025e4:	4622      	mov	r2, r4
 80025e6:	462b      	mov	r3, r5
 80025e8:	499e      	ldr	r1, [pc, #632]	; (8002864 <StartTelemetry2+0x2f4>)
 80025ea:	489d      	ldr	r0, [pc, #628]	; (8002860 <StartTelemetry2+0x2f0>)
 80025ec:	f01a f878 	bl	801c6e0 <siprintf>
  		XTend_Transmit(xtend_tx_buffer);
 80025f0:	489b      	ldr	r0, [pc, #620]	; (8002860 <StartTelemetry2+0x2f0>)
 80025f2:	f7ff ff37 	bl	8002464 <XTend_Transmit>
    	sprintf(sradio_tx_buffer,"P,%.2f,%.2f, %i,E",TANK_PRESSURE,THERMO_TEMPERATURE,VALVE_STATUS);
    	TxProtocol(sradio_tx_buffer, strlen(sradio_tx_buffer));
	  #endif


	  if (counter == 10){
 80025f6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80025fa:	2b0a      	cmp	r3, #10
 80025fc:	f040 816d 	bne.w	80028da <StartTelemetry2+0x36a>
		  counter = 0;
 8002600:	2300      	movs	r3, #0
 8002602:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		  //Get sensors data
		  //TODO Need to verify these six to make sure they are in the right order
	  	  ACCx = acceleration_mg[0];
 8002606:	4b98      	ldr	r3, [pc, #608]	; (8002868 <StartTelemetry2+0x2f8>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a98      	ldr	r2, [pc, #608]	; (800286c <StartTelemetry2+0x2fc>)
 800260c:	6013      	str	r3, [r2, #0]
	  	  ACCy = acceleration_mg[1];
 800260e:	4b96      	ldr	r3, [pc, #600]	; (8002868 <StartTelemetry2+0x2f8>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4a97      	ldr	r2, [pc, #604]	; (8002870 <StartTelemetry2+0x300>)
 8002614:	6013      	str	r3, [r2, #0]
	  	  ACCz = acceleration_mg[2];
 8002616:	4b94      	ldr	r3, [pc, #592]	; (8002868 <StartTelemetry2+0x2f8>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	4a96      	ldr	r2, [pc, #600]	; (8002874 <StartTelemetry2+0x304>)
 800261c:	6013      	str	r3, [r2, #0]
	  	  GYROx = angular_rate_mdps[0];
 800261e:	4b96      	ldr	r3, [pc, #600]	; (8002878 <StartTelemetry2+0x308>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a96      	ldr	r2, [pc, #600]	; (800287c <StartTelemetry2+0x30c>)
 8002624:	6013      	str	r3, [r2, #0]
	  	  GYROy = angular_rate_mdps[1];
 8002626:	4b94      	ldr	r3, [pc, #592]	; (8002878 <StartTelemetry2+0x308>)
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	4a95      	ldr	r2, [pc, #596]	; (8002880 <StartTelemetry2+0x310>)
 800262c:	6013      	str	r3, [r2, #0]
	  	  GYROz = angular_rate_mdps[2];
 800262e:	4b92      	ldr	r3, [pc, #584]	; (8002878 <StartTelemetry2+0x308>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	4a94      	ldr	r2, [pc, #592]	; (8002884 <StartTelemetry2+0x314>)
 8002634:	6013      	str	r3, [r2, #0]
	  	  PRESSURE = pressure_hPa;
 8002636:	4b94      	ldr	r3, [pc, #592]	; (8002888 <StartTelemetry2+0x318>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a94      	ldr	r2, [pc, #592]	; (800288c <StartTelemetry2+0x31c>)
 800263c:	6013      	str	r3, [r2, #0]
		  MIN = t.tm_min;
		  SEC = t.tm_sec;
		  */

		  //From the GPS time value
		  MIN = ((uint8_t) time % 3600) / 60.0; sprintf(&MIN, "%.0f",MIN);
 800263e:	4b94      	ldr	r3, [pc, #592]	; (8002890 <StartTelemetry2+0x320>)
 8002640:	edd3 7a00 	vldr	s15, [r3]
 8002644:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002648:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
 800264c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8002650:	b2db      	uxtb	r3, r3
 8002652:	4a90      	ldr	r2, [pc, #576]	; (8002894 <StartTelemetry2+0x324>)
 8002654:	fb82 1203 	smull	r1, r2, r2, r3
 8002658:	441a      	add	r2, r3
 800265a:	12d1      	asrs	r1, r2, #11
 800265c:	17da      	asrs	r2, r3, #31
 800265e:	1a8a      	subs	r2, r1, r2
 8002660:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002664:	fb01 f202 	mul.w	r2, r1, r2
 8002668:	1a9a      	subs	r2, r3, r2
 800266a:	4610      	mov	r0, r2
 800266c:	f7fd ff7a 	bl	8000564 <__aeabi_i2d>
 8002670:	f04f 0200 	mov.w	r2, #0
 8002674:	4b88      	ldr	r3, [pc, #544]	; (8002898 <StartTelemetry2+0x328>)
 8002676:	f7fe f909 	bl	800088c <__aeabi_ddiv>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	4610      	mov	r0, r2
 8002680:	4619      	mov	r1, r3
 8002682:	f7fe fad1 	bl	8000c28 <__aeabi_d2f>
 8002686:	4603      	mov	r3, r0
 8002688:	4a84      	ldr	r2, [pc, #528]	; (800289c <StartTelemetry2+0x32c>)
 800268a:	6013      	str	r3, [r2, #0]
 800268c:	4b83      	ldr	r3, [pc, #524]	; (800289c <StartTelemetry2+0x32c>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4618      	mov	r0, r3
 8002692:	f7fd ff79 	bl	8000588 <__aeabi_f2d>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	4981      	ldr	r1, [pc, #516]	; (80028a0 <StartTelemetry2+0x330>)
 800269c:	487f      	ldr	r0, [pc, #508]	; (800289c <StartTelemetry2+0x32c>)
 800269e:	f01a f81f 	bl	801c6e0 <siprintf>
		  SEC = (uint8_t) time % 60; sprintf(&SEC,"%.0f",SEC);
 80026a2:	4b7b      	ldr	r3, [pc, #492]	; (8002890 <StartTelemetry2+0x320>)
 80026a4:	edd3 7a00 	vldr	s15, [r3]
 80026a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026ac:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
 80026b0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80026b4:	b2da      	uxtb	r2, r3
 80026b6:	4b7b      	ldr	r3, [pc, #492]	; (80028a4 <StartTelemetry2+0x334>)
 80026b8:	fba3 1302 	umull	r1, r3, r3, r2
 80026bc:	0959      	lsrs	r1, r3, #5
 80026be:	460b      	mov	r3, r1
 80026c0:	011b      	lsls	r3, r3, #4
 80026c2:	1a5b      	subs	r3, r3, r1
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	ee07 3a90 	vmov	s15, r3
 80026ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026d2:	4b75      	ldr	r3, [pc, #468]	; (80028a8 <StartTelemetry2+0x338>)
 80026d4:	edc3 7a00 	vstr	s15, [r3]
 80026d8:	4b73      	ldr	r3, [pc, #460]	; (80028a8 <StartTelemetry2+0x338>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fd ff53 	bl	8000588 <__aeabi_f2d>
 80026e2:	4602      	mov	r2, r0
 80026e4:	460b      	mov	r3, r1
 80026e6:	496e      	ldr	r1, [pc, #440]	; (80028a0 <StartTelemetry2+0x330>)
 80026e8:	486f      	ldr	r0, [pc, #444]	; (80028a8 <StartTelemetry2+0x338>)
 80026ea:	f019 fff9 	bl	801c6e0 <siprintf>
		  SUBSEC = time / 3600.0; sprintf(&SUBSEC,"%.0f",SUBSEC);
 80026ee:	4b68      	ldr	r3, [pc, #416]	; (8002890 <StartTelemetry2+0x320>)
 80026f0:	ed93 7a00 	vldr	s14, [r3]
 80026f4:	eddf 6a6d 	vldr	s13, [pc, #436]	; 80028ac <StartTelemetry2+0x33c>
 80026f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026fc:	4b6c      	ldr	r3, [pc, #432]	; (80028b0 <StartTelemetry2+0x340>)
 80026fe:	edc3 7a00 	vstr	s15, [r3]
 8002702:	4b6b      	ldr	r3, [pc, #428]	; (80028b0 <StartTelemetry2+0x340>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f7fd ff3e 	bl	8000588 <__aeabi_f2d>
 800270c:	4602      	mov	r2, r0
 800270e:	460b      	mov	r3, r1
 8002710:	4963      	ldr	r1, [pc, #396]	; (80028a0 <StartTelemetry2+0x330>)
 8002712:	4867      	ldr	r0, [pc, #412]	; (80028b0 <StartTelemetry2+0x340>)
 8002714:	f019 ffe4 	bl	801c6e0 <siprintf>
	  	  STATE = 0; //TODO not the right value
 8002718:	4b66      	ldr	r3, [pc, #408]	; (80028b4 <StartTelemetry2+0x344>)
 800271a:	f04f 0200 	mov.w	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
	  	  CONT = MRT_getContinuity();
 8002720:	f001 fbd8 	bl	8003ed4 <MRT_getContinuity>
 8002724:	4603      	mov	r3, r0
 8002726:	461a      	mov	r2, r3
 8002728:	4b63      	ldr	r3, [pc, #396]	; (80028b8 <StartTelemetry2+0x348>)
 800272a:	701a      	strb	r2, [r3, #0]

	  	  //Send sensors data
		  #if XTEND_ //Xtend send
			memset(xtend_tx_buffer, 0, XTEND_BUFFER_SIZE);
 800272c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002730:	2100      	movs	r1, #0
 8002732:	484b      	ldr	r0, [pc, #300]	; (8002860 <StartTelemetry2+0x2f0>)
 8002734:	f018 fcd8 	bl	801b0e8 <memset>
			sprintf(xtend_tx_buffer,"S,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.7f,%.7f,%.1f,%.1f,%.1f,%.2f,%i,E",
 8002738:	4b4c      	ldr	r3, [pc, #304]	; (800286c <StartTelemetry2+0x2fc>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4618      	mov	r0, r3
 800273e:	f7fd ff23 	bl	8000588 <__aeabi_f2d>
 8002742:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
 8002746:	4b4a      	ldr	r3, [pc, #296]	; (8002870 <StartTelemetry2+0x300>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f7fd ff1c 	bl	8000588 <__aeabi_f2d>
 8002750:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
 8002754:	4b47      	ldr	r3, [pc, #284]	; (8002874 <StartTelemetry2+0x304>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4618      	mov	r0, r3
 800275a:	f7fd ff15 	bl	8000588 <__aeabi_f2d>
 800275e:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
 8002762:	4b46      	ldr	r3, [pc, #280]	; (800287c <StartTelemetry2+0x30c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4618      	mov	r0, r3
 8002768:	f7fd ff0e 	bl	8000588 <__aeabi_f2d>
 800276c:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8002770:	4b43      	ldr	r3, [pc, #268]	; (8002880 <StartTelemetry2+0x310>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4618      	mov	r0, r3
 8002776:	f7fd ff07 	bl	8000588 <__aeabi_f2d>
 800277a:	e9c7 0108 	strd	r0, r1, [r7, #32]
 800277e:	4b41      	ldr	r3, [pc, #260]	; (8002884 <StartTelemetry2+0x314>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4618      	mov	r0, r3
 8002784:	f7fd ff00 	bl	8000588 <__aeabi_f2d>
 8002788:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800278c:	4b3f      	ldr	r3, [pc, #252]	; (800288c <StartTelemetry2+0x31c>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4618      	mov	r0, r3
 8002792:	f7fd fef9 	bl	8000588 <__aeabi_f2d>
 8002796:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800279a:	4b48      	ldr	r3, [pc, #288]	; (80028bc <StartTelemetry2+0x34c>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4618      	mov	r0, r3
 80027a0:	f7fd fef2 	bl	8000588 <__aeabi_f2d>
 80027a4:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80027a8:	4b45      	ldr	r3, [pc, #276]	; (80028c0 <StartTelemetry2+0x350>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7fd feeb 	bl	8000588 <__aeabi_f2d>
 80027b2:	e9c7 0100 	strd	r0, r1, [r7]
 80027b6:	4b39      	ldr	r3, [pc, #228]	; (800289c <StartTelemetry2+0x32c>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fd fee4 	bl	8000588 <__aeabi_f2d>
 80027c0:	4682      	mov	sl, r0
 80027c2:	468b      	mov	fp, r1
 80027c4:	4b38      	ldr	r3, [pc, #224]	; (80028a8 <StartTelemetry2+0x338>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7fd fedd 	bl	8000588 <__aeabi_f2d>
 80027ce:	4680      	mov	r8, r0
 80027d0:	4689      	mov	r9, r1
 80027d2:	4b37      	ldr	r3, [pc, #220]	; (80028b0 <StartTelemetry2+0x340>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7fd fed6 	bl	8000588 <__aeabi_f2d>
 80027dc:	4604      	mov	r4, r0
 80027de:	460d      	mov	r5, r1
 80027e0:	4b34      	ldr	r3, [pc, #208]	; (80028b4 <StartTelemetry2+0x344>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7fd fecf 	bl	8000588 <__aeabi_f2d>
 80027ea:	4b33      	ldr	r3, [pc, #204]	; (80028b8 <StartTelemetry2+0x348>)
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	9318      	str	r3, [sp, #96]	; 0x60
 80027f0:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 80027f4:	e9cd 4514 	strd	r4, r5, [sp, #80]	; 0x50
 80027f8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80027fc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8002800:	ed97 7b00 	vldr	d7, [r7]
 8002804:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8002808:	ed97 7b02 	vldr	d7, [r7, #8]
 800280c:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002810:	ed97 7b04 	vldr	d7, [r7, #16]
 8002814:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8002818:	ed97 7b06 	vldr	d7, [r7, #24]
 800281c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002820:	ed97 7b08 	vldr	d7, [r7, #32]
 8002824:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002828:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 800282c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002830:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8002834:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002838:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 800283c:	ed8d 7b00 	vstr	d7, [sp]
 8002840:	e040      	b.n	80028c4 <StartTelemetry2+0x354>
 8002842:	bf00      	nop
 8002844:	20006070 	.word	0x20006070
 8002848:	40020800 	.word	0x40020800
 800284c:	20006960 	.word	0x20006960
 8002850:	20006388 	.word	0x20006388
 8002854:	20006a24 	.word	0x20006a24
 8002858:	200068dc 	.word	0x200068dc
 800285c:	2000636c 	.word	0x2000636c
 8002860:	200067dc 	.word	0x200067dc
 8002864:	08020ec8 	.word	0x08020ec8
 8002868:	20000470 	.word	0x20000470
 800286c:	200069d0 	.word	0x200069d0
 8002870:	20006a20 	.word	0x20006a20
 8002874:	2000639c 	.word	0x2000639c
 8002878:	2000047c 	.word	0x2000047c
 800287c:	2000637c 	.word	0x2000637c
 8002880:	20006374 	.word	0x20006374
 8002884:	200067d8 	.word	0x200067d8
 8002888:	20000468 	.word	0x20000468
 800288c:	20006378 	.word	0x20006378
 8002890:	200069cc 	.word	0x200069cc
 8002894:	91a2b3c5 	.word	0x91a2b3c5
 8002898:	404e0000 	.word	0x404e0000
 800289c:	20006cc8 	.word	0x20006cc8
 80028a0:	08020edc 	.word	0x08020edc
 80028a4:	88888889 	.word	0x88888889
 80028a8:	20006380 	.word	0x20006380
 80028ac:	45610000 	.word	0x45610000
 80028b0:	20006cc4 	.word	0x20006cc4
 80028b4:	200068e0 	.word	0x200068e0
 80028b8:	20006a90 	.word	0x20006a90
 80028bc:	2000693c 	.word	0x2000693c
 80028c0:	200067d0 	.word	0x200067d0
 80028c4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80028c8:	490b      	ldr	r1, [pc, #44]	; (80028f8 <StartTelemetry2+0x388>)
 80028ca:	480c      	ldr	r0, [pc, #48]	; (80028fc <StartTelemetry2+0x38c>)
 80028cc:	f019 ff08 	bl	801c6e0 <siprintf>
										ACCx,ACCy,ACCz,GYROx,GYROy,GYROz,PRESSURE,LATITUDE,LONGITUDE,MIN,SEC,SUBSEC,STATE,CONT);
			XTend_Transmit(xtend_tx_buffer);
 80028d0:	480a      	ldr	r0, [pc, #40]	; (80028fc <StartTelemetry2+0x38c>)
 80028d2:	f7ff fdc7 	bl	8002464 <XTend_Transmit>
		  #endif


		  #if IRIDIUM_ //Iridium send
		    //TODO Can get stuck for some time (SHOULD CHANGE TIMEOUT)
		    MRT_Static_Iridium_getTime(); //TODO doesn't cost anything
 80028d6:	f003 ff0f 	bl	80066f8 <MRT_Static_Iridium_getTime>
		    //MRT_Static_Iridium_sendMessage(msg); TODO IT COSTS CREDITS WATCH OUT
		  #endif
	  }
	  counter++;
 80028da:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80028de:	3301      	adds	r3, #1
 80028e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57


	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 80028e4:	2200      	movs	r2, #0
 80028e6:	2108      	movs	r1, #8
 80028e8:	4805      	ldr	r0, [pc, #20]	; (8002900 <StartTelemetry2+0x390>)
 80028ea:	f006 fed9 	bl	80096a0 <HAL_GPIO_WritePin>


      osDelay(1000/SEND_FREQ);
 80028ee:	2032      	movs	r0, #50	; 0x32
 80028f0:	f013 fa11 	bl	8015d16 <osDelay>
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 80028f4:	e64d      	b.n	8002592 <StartTelemetry2+0x22>
 80028f6:	bf00      	nop
 80028f8:	08020ee4 	.word	0x08020ee4
 80028fc:	200067dc 	.word	0x200067dc
 8002900:	40020800 	.word	0x40020800

08002904 <StartSensors3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensors3 */
void StartSensors3(void *argument)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensors3 */

	uint8_t counter = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	73fb      	strb	r3, [r7, #15]
	#if !SENSORS_THREAD
	osThreadExit();
	#endif

	//Add thread id to the list
	threadID[3]=osThreadGetId();
 8002910:	f013 f9f0 	bl	8015cf4 <osThreadGetId>
 8002914:	4603      	mov	r3, r0
 8002916:	4a26      	ldr	r2, [pc, #152]	; (80029b0 <StartSensors3+0xac>)
 8002918:	60d3      	str	r3, [r2, #12]

  for(;;)
  {

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 800291a:	2201      	movs	r2, #1
 800291c:	2102      	movs	r1, #2
 800291e:	4825      	ldr	r0, [pc, #148]	; (80029b4 <StartSensors3+0xb0>)
 8002920:	f006 febe 	bl	80096a0 <HAL_GPIO_WritePin>

	  if (counter == 10){
 8002924:	7bfb      	ldrb	r3, [r7, #15]
 8002926:	2b0a      	cmp	r3, #10
 8002928:	d12b      	bne.n	8002982 <StartSensors3+0x7e>
		  counter=0;
 800292a:	2300      	movs	r3, #0
 800292c:	73fb      	strb	r3, [r7, #15]

		  //GPS
		  GPS_Poll(&LATITUDE, &LONGITUDE, &time);
 800292e:	4a22      	ldr	r2, [pc, #136]	; (80029b8 <StartSensors3+0xb4>)
 8002930:	4922      	ldr	r1, [pc, #136]	; (80029bc <StartSensors3+0xb8>)
 8002932:	4823      	ldr	r0, [pc, #140]	; (80029c0 <StartSensors3+0xbc>)
 8002934:	f000 fde8 	bl	8003508 <GPS_Poll>

	  	  //LSM6DSR
	  	  MRT_LSM6DSR_getAcceleration(lsm_ctx,acceleration_mg);
 8002938:	4a22      	ldr	r2, [pc, #136]	; (80029c4 <StartSensors3+0xc0>)
 800293a:	4b23      	ldr	r3, [pc, #140]	; (80029c8 <StartSensors3+0xc4>)
 800293c:	ca07      	ldmia	r2, {r0, r1, r2}
 800293e:	f7fe fcc7 	bl	80012d0 <MRT_LSM6DSR_getAcceleration>
	  	  MRT_LSM6DSR_getAngularRate(lsm_ctx,angular_rate_mdps);
 8002942:	4a20      	ldr	r2, [pc, #128]	; (80029c4 <StartSensors3+0xc0>)
 8002944:	4b21      	ldr	r3, [pc, #132]	; (80029cc <StartSensors3+0xc8>)
 8002946:	ca07      	ldmia	r2, {r0, r1, r2}
 8002948:	f7fe fd32 	bl	80013b0 <MRT_LSM6DSR_getAngularRate>
		  MRT_LSM6DSR_getTemperature(lsm_ctx,&lsm_temperature_degC);
 800294c:	4a1d      	ldr	r2, [pc, #116]	; (80029c4 <StartSensors3+0xc0>)
 800294e:	4b20      	ldr	r3, [pc, #128]	; (80029d0 <StartSensors3+0xcc>)
 8002950:	ca07      	ldmia	r2, {r0, r1, r2}
 8002952:	f7fe fd03 	bl	800135c <MRT_LSM6DSR_getTemperature>

		  //LPS22HH
		  MRT_LPS22HH_getTemperature(lps_ctx,&lps_temperature_degC);
 8002956:	4a1f      	ldr	r2, [pc, #124]	; (80029d4 <StartSensors3+0xd0>)
 8002958:	4b1f      	ldr	r3, [pc, #124]	; (80029d8 <StartSensors3+0xd4>)
 800295a:	ca07      	ldmia	r2, {r0, r1, r2}
 800295c:	f7fe fe52 	bl	8001604 <MRT_LPS22HH_getTemperature>
		  MRT_LPS22HH_getPressure(lps_ctx,&pressure_hPa);
 8002960:	4a1c      	ldr	r2, [pc, #112]	; (80029d4 <StartSensors3+0xd0>)
 8002962:	4b1e      	ldr	r3, [pc, #120]	; (80029dc <StartSensors3+0xd8>)
 8002964:	ca07      	ldmia	r2, {r0, r1, r2}
 8002966:	f7fe fe21 	bl	80015ac <MRT_LPS22HH_getPressure>
		  altitude_m = MRT_getAltitude(pressure_hPa); //Update altitude
 800296a:	4b1c      	ldr	r3, [pc, #112]	; (80029dc <StartSensors3+0xd8>)
 800296c:	edd3 7a00 	vldr	s15, [r3]
 8002970:	eeb0 0a67 	vmov.f32	s0, s15
 8002974:	f001 fb28 	bl	8003fc8 <MRT_getAltitude>
 8002978:	eef0 7a40 	vmov.f32	s15, s0
 800297c:	4b18      	ldr	r3, [pc, #96]	; (80029e0 <StartSensors3+0xdc>)
 800297e:	edc3 7a00 	vstr	s15, [r3]
	  }
	  counter++;
 8002982:	7bfb      	ldrb	r3, [r7, #15]
 8002984:	3301      	adds	r3, #1
 8002986:	73fb      	strb	r3, [r7, #15]


	  //Poll propulsion sensors

	  //Thermocouple
	  Max31855_Read_Temp();
 8002988:	f005 fc5e 	bl	8008248 <Max31855_Read_Temp>

	  //Pressure tank
	  transducer_pressure = MRT_prop_poll_pressure_transducer(&hadc1);
 800298c:	4815      	ldr	r0, [pc, #84]	; (80029e4 <StartSensors3+0xe0>)
 800298e:	f001 fad7 	bl	8003f40 <MRT_prop_poll_pressure_transducer>
 8002992:	eef0 7a40 	vmov.f32	s15, s0
 8002996:	4b14      	ldr	r3, [pc, #80]	; (80029e8 <StartSensors3+0xe4>)
 8002998:	edc3 7a00 	vstr	s15, [r3]


	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 800299c:	2200      	movs	r2, #0
 800299e:	2102      	movs	r1, #2
 80029a0:	4804      	ldr	r0, [pc, #16]	; (80029b4 <StartSensors3+0xb0>)
 80029a2:	f006 fe7d 	bl	80096a0 <HAL_GPIO_WritePin>

	  osDelay(1000/POLL_FREQ);
 80029a6:	2032      	movs	r0, #50	; 0x32
 80029a8:	f013 f9b5 	bl	8015d16 <osDelay>
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 80029ac:	e7b5      	b.n	800291a <StartSensors3+0x16>
 80029ae:	bf00      	nop
 80029b0:	20006070 	.word	0x20006070
 80029b4:	40020800 	.word	0x40020800
 80029b8:	200069cc 	.word	0x200069cc
 80029bc:	200067d0 	.word	0x200067d0
 80029c0:	2000693c 	.word	0x2000693c
 80029c4:	20006a84 	.word	0x20006a84
 80029c8:	20000470 	.word	0x20000470
 80029cc:	2000047c 	.word	0x2000047c
 80029d0:	20000488 	.word	0x20000488
 80029d4:	20006a74 	.word	0x20006a74
 80029d8:	2000046c 	.word	0x2000046c
 80029dc:	20000468 	.word	0x20000468
 80029e0:	2000048c 	.word	0x2000048c
 80029e4:	20006788 	.word	0x20006788
 80029e8:	20006960 	.word	0x20006960

080029ec <StartPrinting>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPrinting */
void StartPrinting(void *argument)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b0c2      	sub	sp, #264	; 0x108
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	1d3b      	adds	r3, r7, #4
 80029f4:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartPrinting */

	#if !PRINTING_THREAD
	osThreadExit();
 80029f6:	f013 f988 	bl	8015d0a <osThreadExit>
	...

080029fc <StartWatchDog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWatchDog */
void StartWatchDog(void *argument)
{
 80029fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029fe:	b0c7      	sub	sp, #284	; 0x11c
 8002a00:	af04      	add	r7, sp, #16
 8002a02:	1d3b      	adds	r3, r7, #4
 8002a04:	6018      	str	r0, [r3, #0]

	char buffer[TX_BUF_DIM];
  /* Infinite loop */
  for(;;)
  {
	 HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 8002a06:	2201      	movs	r2, #1
 8002a08:	2104      	movs	r1, #4
 8002a0a:	4837      	ldr	r0, [pc, #220]	; (8002ae8 <StartWatchDog+0xec>)
 8002a0c:	f006 fe48 	bl	80096a0 <HAL_GPIO_WritePin>

	#if IWDG_ACTIVE
	HAL_IWDG_Refresh(&hiwdg);
 8002a10:	4836      	ldr	r0, [pc, #216]	; (8002aec <StartWatchDog+0xf0>)
 8002a12:	f007 ff29 	bl	800a868 <HAL_IWDG_Refresh>
	#endif

	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002a16:	2200      	movs	r2, #0
 8002a18:	4935      	ldr	r1, [pc, #212]	; (8002af0 <StartWatchDog+0xf4>)
 8002a1a:	4836      	ldr	r0, [pc, #216]	; (8002af4 <StartWatchDog+0xf8>)
 8002a1c:	f00a f8a6 	bl	800cb6c <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002a20:	2200      	movs	r2, #0
 8002a22:	4935      	ldr	r1, [pc, #212]	; (8002af8 <StartWatchDog+0xfc>)
 8002a24:	4833      	ldr	r0, [pc, #204]	; (8002af4 <StartWatchDog+0xf8>)
 8002a26:	f00a f9a6 	bl	800cd76 <HAL_RTC_GetDate>

	 prev_hours = sTime.Hours;
 8002a2a:	4b31      	ldr	r3, [pc, #196]	; (8002af0 <StartWatchDog+0xf4>)
 8002a2c:	781a      	ldrb	r2, [r3, #0]
 8002a2e:	4b33      	ldr	r3, [pc, #204]	; (8002afc <StartWatchDog+0x100>)
 8002a30:	701a      	strb	r2, [r3, #0]
	 prev_min = sTime.Minutes;
 8002a32:	4b2f      	ldr	r3, [pc, #188]	; (8002af0 <StartWatchDog+0xf4>)
 8002a34:	785a      	ldrb	r2, [r3, #1]
 8002a36:	4b32      	ldr	r3, [pc, #200]	; (8002b00 <StartWatchDog+0x104>)
 8002a38:	701a      	strb	r2, [r3, #0]
	 prev_sec = sTime.Seconds;
 8002a3a:	4b2d      	ldr	r3, [pc, #180]	; (8002af0 <StartWatchDog+0xf4>)
 8002a3c:	789a      	ldrb	r2, [r3, #2]
 8002a3e:	4b31      	ldr	r3, [pc, #196]	; (8002b04 <StartWatchDog+0x108>)
 8002a40:	701a      	strb	r2, [r3, #0]

	 memset(buffer, 0, TX_BUF_DIM);
 8002a42:	f107 0308 	add.w	r3, r7, #8
 8002a46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f018 fb4b 	bl	801b0e8 <memset>
	 sprintf(buffer, "Time: %i:%i:%i	Date: \r\n %f\r\n", prev_hours,prev_min,prev_sec, altitude_m);
 8002a52:	4b2a      	ldr	r3, [pc, #168]	; (8002afc <StartWatchDog+0x100>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	461d      	mov	r5, r3
 8002a58:	4b29      	ldr	r3, [pc, #164]	; (8002b00 <StartWatchDog+0x104>)
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	461e      	mov	r6, r3
 8002a5e:	4b29      	ldr	r3, [pc, #164]	; (8002b04 <StartWatchDog+0x108>)
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	461c      	mov	r4, r3
 8002a64:	4b28      	ldr	r3, [pc, #160]	; (8002b08 <StartWatchDog+0x10c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7fd fd8d 	bl	8000588 <__aeabi_f2d>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	460b      	mov	r3, r1
 8002a72:	f107 0008 	add.w	r0, r7, #8
 8002a76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a7a:	9400      	str	r4, [sp, #0]
 8002a7c:	4633      	mov	r3, r6
 8002a7e:	462a      	mov	r2, r5
 8002a80:	4922      	ldr	r1, [pc, #136]	; (8002b0c <StartWatchDog+0x110>)
 8002a82:	f019 fe2d 	bl	801c6e0 <siprintf>
	 HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002a86:	f107 0308 	add.w	r3, r7, #8
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7fd fbba 	bl	8000204 <strlen>
 8002a90:	4603      	mov	r3, r0
 8002a92:	b29a      	uxth	r2, r3
 8002a94:	f107 0108 	add.w	r1, r7, #8
 8002a98:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9c:	481c      	ldr	r0, [pc, #112]	; (8002b10 <StartWatchDog+0x114>)
 8002a9e:	f00c f8ca 	bl	800ec36 <HAL_UART_Transmit>
	   * does it at the same time or it's a hardfault crash
	   *
	   * Moved the other code where we write to external flash to this thread (when going to sleep)
	   */
	  //Save the time
	  MRT_saveRTCTime();
 8002aa2:	f001 fa05 	bl	8003eb0 <MRT_saveRTCTime>

	  //Check if it's sleep time
	  if (flagA==1){
 8002aa6:	4b1b      	ldr	r3, [pc, #108]	; (8002b14 <StartWatchDog+0x118>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d111      	bne.n	8002ad2 <StartWatchDog+0xd6>
		//Update iwdg_flag
		iwdg_flag = 1;
 8002aae:	4b1a      	ldr	r3, [pc, #104]	; (8002b18 <StartWatchDog+0x11c>)
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8002ab4:	4b18      	ldr	r3, [pc, #96]	; (8002b18 <StartWatchDog+0x11c>)
 8002ab6:	781a      	ldrb	r2, [r3, #0]
 8002ab8:	4b18      	ldr	r3, [pc, #96]	; (8002b1c <StartWatchDog+0x120>)
 8002aba:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(1);
 8002abc:	2001      	movs	r0, #1
 8002abe:	f001 fd2b 	bl	8004518 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	4814      	ldr	r0, [pc, #80]	; (8002b1c <StartWatchDog+0x120>)
 8002aca:	f001 fe6f 	bl	80047ac <W25qxx_WriteSector>

		//Reset to deactivate IWDG
		NVIC_SystemReset();
 8002ace:	f7fe fdfd 	bl	80016cc <__NVIC_SystemReset>
	  }

	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	2104      	movs	r1, #4
 8002ad6:	4804      	ldr	r0, [pc, #16]	; (8002ae8 <StartWatchDog+0xec>)
 8002ad8:	f006 fde2 	bl	80096a0 <HAL_GPIO_WritePin>

	  osDelay(1000/WD_FREQ);
 8002adc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ae0:	f013 f919 	bl	8015d16 <osDelay>
	 HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 8002ae4:	e78f      	b.n	8002a06 <StartWatchDog+0xa>
 8002ae6:	bf00      	nop
 8002ae8:	40020800 	.word	0x40020800
 8002aec:	2000630c 	.word	0x2000630c
 8002af0:	200006d0 	.word	0x200006d0
 8002af4:	20006940 	.word	0x20006940
 8002af8:	200006e4 	.word	0x200006e4
 8002afc:	2000049c 	.word	0x2000049c
 8002b00:	2000049d 	.word	0x2000049d
 8002b04:	2000049e 	.word	0x2000049e
 8002b08:	2000048c 	.word	0x2000048c
 8002b0c:	08020f2c 	.word	0x08020f2c
 8002b10:	20005ed8 	.word	0x20005ed8
 8002b14:	20000710 	.word	0x20000710
 8002b18:	2000049b 	.word	0x2000049b
 8002b1c:	2000606c 	.word	0x2000606c

08002b20 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a04      	ldr	r2, [pc, #16]	; (8002b40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d101      	bne.n	8002b36 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002b32:	f005 fe89 	bl	8008848 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002b36:	bf00      	nop
 8002b38:	3708      	adds	r7, #8
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40001000 	.word	0x40001000

08002b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002b48:	bf00      	nop
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
	...

08002b54 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	607b      	str	r3, [r7, #4]
 8002b5e:	4b12      	ldr	r3, [pc, #72]	; (8002ba8 <HAL_MspInit+0x54>)
 8002b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b62:	4a11      	ldr	r2, [pc, #68]	; (8002ba8 <HAL_MspInit+0x54>)
 8002b64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b68:	6453      	str	r3, [r2, #68]	; 0x44
 8002b6a:	4b0f      	ldr	r3, [pc, #60]	; (8002ba8 <HAL_MspInit+0x54>)
 8002b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b72:	607b      	str	r3, [r7, #4]
 8002b74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	603b      	str	r3, [r7, #0]
 8002b7a:	4b0b      	ldr	r3, [pc, #44]	; (8002ba8 <HAL_MspInit+0x54>)
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7e:	4a0a      	ldr	r2, [pc, #40]	; (8002ba8 <HAL_MspInit+0x54>)
 8002b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b84:	6413      	str	r3, [r2, #64]	; 0x40
 8002b86:	4b08      	ldr	r3, [pc, #32]	; (8002ba8 <HAL_MspInit+0x54>)
 8002b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b8e:	603b      	str	r3, [r7, #0]
 8002b90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002b92:	2200      	movs	r2, #0
 8002b94:	210f      	movs	r1, #15
 8002b96:	f06f 0001 	mvn.w	r0, #1
 8002b9a:	f006 fb85 	bl	80092a8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b9e:	bf00      	nop
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40023800 	.word	0x40023800

08002bac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b08a      	sub	sp, #40	; 0x28
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb4:	f107 0314 	add.w	r3, r7, #20
 8002bb8:	2200      	movs	r2, #0
 8002bba:	601a      	str	r2, [r3, #0]
 8002bbc:	605a      	str	r2, [r3, #4]
 8002bbe:	609a      	str	r2, [r3, #8]
 8002bc0:	60da      	str	r2, [r3, #12]
 8002bc2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a17      	ldr	r2, [pc, #92]	; (8002c28 <HAL_ADC_MspInit+0x7c>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d127      	bne.n	8002c1e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002bce:	2300      	movs	r3, #0
 8002bd0:	613b      	str	r3, [r7, #16]
 8002bd2:	4b16      	ldr	r3, [pc, #88]	; (8002c2c <HAL_ADC_MspInit+0x80>)
 8002bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd6:	4a15      	ldr	r2, [pc, #84]	; (8002c2c <HAL_ADC_MspInit+0x80>)
 8002bd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bdc:	6453      	str	r3, [r2, #68]	; 0x44
 8002bde:	4b13      	ldr	r3, [pc, #76]	; (8002c2c <HAL_ADC_MspInit+0x80>)
 8002be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002be6:	613b      	str	r3, [r7, #16]
 8002be8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bea:	2300      	movs	r3, #0
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	4b0f      	ldr	r3, [pc, #60]	; (8002c2c <HAL_ADC_MspInit+0x80>)
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf2:	4a0e      	ldr	r2, [pc, #56]	; (8002c2c <HAL_ADC_MspInit+0x80>)
 8002bf4:	f043 0301 	orr.w	r3, r3, #1
 8002bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bfa:	4b0c      	ldr	r3, [pc, #48]	; (8002c2c <HAL_ADC_MspInit+0x80>)
 8002bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	60fb      	str	r3, [r7, #12]
 8002c04:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 8002c06:	2340      	movs	r3, #64	; 0x40
 8002c08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 8002c12:	f107 0314 	add.w	r3, r7, #20
 8002c16:	4619      	mov	r1, r3
 8002c18:	4805      	ldr	r0, [pc, #20]	; (8002c30 <HAL_ADC_MspInit+0x84>)
 8002c1a:	f006 fb7d 	bl	8009318 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c1e:	bf00      	nop
 8002c20:	3728      	adds	r7, #40	; 0x28
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40012000 	.word	0x40012000
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	40020000 	.word	0x40020000

08002c34 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b08e      	sub	sp, #56	; 0x38
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c40:	2200      	movs	r2, #0
 8002c42:	601a      	str	r2, [r3, #0]
 8002c44:	605a      	str	r2, [r3, #4]
 8002c46:	609a      	str	r2, [r3, #8]
 8002c48:	60da      	str	r2, [r3, #12]
 8002c4a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a5c      	ldr	r2, [pc, #368]	; (8002dc4 <HAL_I2C_MspInit+0x190>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d12d      	bne.n	8002cb2 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c56:	2300      	movs	r3, #0
 8002c58:	623b      	str	r3, [r7, #32]
 8002c5a:	4b5b      	ldr	r3, [pc, #364]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	4a5a      	ldr	r2, [pc, #360]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002c60:	f043 0302 	orr.w	r3, r3, #2
 8002c64:	6313      	str	r3, [r2, #48]	; 0x30
 8002c66:	4b58      	ldr	r3, [pc, #352]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	623b      	str	r3, [r7, #32]
 8002c70:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c72:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c78:	2312      	movs	r3, #18
 8002c7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c80:	2303      	movs	r3, #3
 8002c82:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c84:	2304      	movs	r3, #4
 8002c86:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	484f      	ldr	r0, [pc, #316]	; (8002dcc <HAL_I2C_MspInit+0x198>)
 8002c90:	f006 fb42 	bl	8009318 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c94:	2300      	movs	r3, #0
 8002c96:	61fb      	str	r3, [r7, #28]
 8002c98:	4b4b      	ldr	r3, [pc, #300]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9c:	4a4a      	ldr	r2, [pc, #296]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002c9e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ca2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ca4:	4b48      	ldr	r3, [pc, #288]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cac:	61fb      	str	r3, [r7, #28]
 8002cae:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002cb0:	e083      	b.n	8002dba <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a46      	ldr	r2, [pc, #280]	; (8002dd0 <HAL_I2C_MspInit+0x19c>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d12d      	bne.n	8002d18 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	61bb      	str	r3, [r7, #24]
 8002cc0:	4b41      	ldr	r3, [pc, #260]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc4:	4a40      	ldr	r2, [pc, #256]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002cc6:	f043 0302 	orr.w	r3, r3, #2
 8002cca:	6313      	str	r3, [r2, #48]	; 0x30
 8002ccc:	4b3e      	ldr	r3, [pc, #248]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd0:	f003 0302 	and.w	r3, r3, #2
 8002cd4:	61bb      	str	r3, [r7, #24]
 8002cd6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002cd8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002cdc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cde:	2312      	movs	r3, #18
 8002ce0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002cea:	2304      	movs	r3, #4
 8002cec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	4835      	ldr	r0, [pc, #212]	; (8002dcc <HAL_I2C_MspInit+0x198>)
 8002cf6:	f006 fb0f 	bl	8009318 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	617b      	str	r3, [r7, #20]
 8002cfe:	4b32      	ldr	r3, [pc, #200]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d02:	4a31      	ldr	r2, [pc, #196]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002d04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002d08:	6413      	str	r3, [r2, #64]	; 0x40
 8002d0a:	4b2f      	ldr	r3, [pc, #188]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d12:	617b      	str	r3, [r7, #20]
 8002d14:	697b      	ldr	r3, [r7, #20]
}
 8002d16:	e050      	b.n	8002dba <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a2d      	ldr	r2, [pc, #180]	; (8002dd4 <HAL_I2C_MspInit+0x1a0>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d14b      	bne.n	8002dba <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	613b      	str	r3, [r7, #16]
 8002d26:	4b28      	ldr	r3, [pc, #160]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2a:	4a27      	ldr	r2, [pc, #156]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002d2c:	f043 0304 	orr.w	r3, r3, #4
 8002d30:	6313      	str	r3, [r2, #48]	; 0x30
 8002d32:	4b25      	ldr	r3, [pc, #148]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d36:	f003 0304 	and.w	r3, r3, #4
 8002d3a:	613b      	str	r3, [r7, #16]
 8002d3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	4b21      	ldr	r3, [pc, #132]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d46:	4a20      	ldr	r2, [pc, #128]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002d48:	f043 0301 	orr.w	r3, r3, #1
 8002d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d4e:	4b1e      	ldr	r3, [pc, #120]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d60:	2312      	movs	r3, #18
 8002d62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d64:	2301      	movs	r3, #1
 8002d66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002d6c:	2304      	movs	r3, #4
 8002d6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d74:	4619      	mov	r1, r3
 8002d76:	4818      	ldr	r0, [pc, #96]	; (8002dd8 <HAL_I2C_MspInit+0x1a4>)
 8002d78:	f006 face 	bl	8009318 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002d7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d82:	2312      	movs	r3, #18
 8002d84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d86:	2301      	movs	r3, #1
 8002d88:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002d8e:	2304      	movs	r3, #4
 8002d90:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d96:	4619      	mov	r1, r3
 8002d98:	4810      	ldr	r0, [pc, #64]	; (8002ddc <HAL_I2C_MspInit+0x1a8>)
 8002d9a:	f006 fabd 	bl	8009318 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	60bb      	str	r3, [r7, #8]
 8002da2:	4b09      	ldr	r3, [pc, #36]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da6:	4a08      	ldr	r2, [pc, #32]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002da8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002dac:	6413      	str	r3, [r2, #64]	; 0x40
 8002dae:	4b06      	ldr	r3, [pc, #24]	; (8002dc8 <HAL_I2C_MspInit+0x194>)
 8002db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002db6:	60bb      	str	r3, [r7, #8]
 8002db8:	68bb      	ldr	r3, [r7, #8]
}
 8002dba:	bf00      	nop
 8002dbc:	3738      	adds	r7, #56	; 0x38
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	40005400 	.word	0x40005400
 8002dc8:	40023800 	.word	0x40023800
 8002dcc:	40020400 	.word	0x40020400
 8002dd0:	40005800 	.word	0x40005800
 8002dd4:	40005c00 	.word	0x40005c00
 8002dd8:	40020800 	.word	0x40020800
 8002ddc:	40020000 	.word	0x40020000

08002de0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b08e      	sub	sp, #56	; 0x38
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002de8:	f107 0308 	add.w	r3, r7, #8
 8002dec:	2230      	movs	r2, #48	; 0x30
 8002dee:	2100      	movs	r1, #0
 8002df0:	4618      	mov	r0, r3
 8002df2:	f018 f979 	bl	801b0e8 <memset>
  if(hrtc->Instance==RTC)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a10      	ldr	r2, [pc, #64]	; (8002e3c <HAL_RTC_MspInit+0x5c>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d119      	bne.n	8002e34 <HAL_RTC_MspInit+0x54>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002e00:	2320      	movs	r3, #32
 8002e02:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002e04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e08:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e0a:	f107 0308 	add.w	r3, r7, #8
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f009 fba0 	bl	800c554 <HAL_RCCEx_PeriphCLKConfig>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002e1a:	f7ff fe93 	bl	8002b44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002e1e:	4b08      	ldr	r3, [pc, #32]	; (8002e40 <HAL_RTC_MspInit+0x60>)
 8002e20:	2201      	movs	r2, #1
 8002e22:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8002e24:	2200      	movs	r2, #0
 8002e26:	2105      	movs	r1, #5
 8002e28:	2029      	movs	r0, #41	; 0x29
 8002e2a:	f006 fa3d 	bl	80092a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002e2e:	2029      	movs	r0, #41	; 0x29
 8002e30:	f006 fa56 	bl	80092e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002e34:	bf00      	nop
 8002e36:	3738      	adds	r7, #56	; 0x38
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	40002800 	.word	0x40002800
 8002e40:	42470e3c 	.word	0x42470e3c

08002e44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b08e      	sub	sp, #56	; 0x38
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	605a      	str	r2, [r3, #4]
 8002e56:	609a      	str	r2, [r3, #8]
 8002e58:	60da      	str	r2, [r3, #12]
 8002e5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a4c      	ldr	r2, [pc, #304]	; (8002f94 <HAL_SPI_MspInit+0x150>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d12d      	bne.n	8002ec2 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002e66:	2300      	movs	r3, #0
 8002e68:	623b      	str	r3, [r7, #32]
 8002e6a:	4b4b      	ldr	r3, [pc, #300]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6e:	4a4a      	ldr	r2, [pc, #296]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002e70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e74:	6413      	str	r3, [r2, #64]	; 0x40
 8002e76:	4b48      	ldr	r3, [pc, #288]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e7e:	623b      	str	r3, [r7, #32]
 8002e80:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e82:	2300      	movs	r3, #0
 8002e84:	61fb      	str	r3, [r7, #28]
 8002e86:	4b44      	ldr	r3, [pc, #272]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8a:	4a43      	ldr	r2, [pc, #268]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002e8c:	f043 0302 	orr.w	r3, r3, #2
 8002e90:	6313      	str	r3, [r2, #48]	; 0x30
 8002e92:	4b41      	ldr	r3, [pc, #260]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	61fb      	str	r3, [r7, #28]
 8002e9c:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002e9e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002ea2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eac:	2303      	movs	r3, #3
 8002eae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002eb0:	2305      	movs	r3, #5
 8002eb2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4838      	ldr	r0, [pc, #224]	; (8002f9c <HAL_SPI_MspInit+0x158>)
 8002ebc:	f006 fa2c 	bl	8009318 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002ec0:	e064      	b.n	8002f8c <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI4)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a36      	ldr	r2, [pc, #216]	; (8002fa0 <HAL_SPI_MspInit+0x15c>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d12d      	bne.n	8002f28 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002ecc:	2300      	movs	r3, #0
 8002ece:	61bb      	str	r3, [r7, #24]
 8002ed0:	4b31      	ldr	r3, [pc, #196]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ed4:	4a30      	ldr	r2, [pc, #192]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002ed6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002eda:	6453      	str	r3, [r2, #68]	; 0x44
 8002edc:	4b2e      	ldr	r3, [pc, #184]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ee4:	61bb      	str	r3, [r7, #24]
 8002ee6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ee8:	2300      	movs	r3, #0
 8002eea:	617b      	str	r3, [r7, #20]
 8002eec:	4b2a      	ldr	r3, [pc, #168]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef0:	4a29      	ldr	r2, [pc, #164]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002ef2:	f043 0310 	orr.w	r3, r3, #16
 8002ef6:	6313      	str	r3, [r2, #48]	; 0x30
 8002ef8:	4b27      	ldr	r3, [pc, #156]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efc:	f003 0310 	and.w	r3, r3, #16
 8002f00:	617b      	str	r3, [r7, #20]
 8002f02:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002f04:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002f08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f12:	2303      	movs	r3, #3
 8002f14:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002f16:	2305      	movs	r3, #5
 8002f18:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f1e:	4619      	mov	r1, r3
 8002f20:	4820      	ldr	r0, [pc, #128]	; (8002fa4 <HAL_SPI_MspInit+0x160>)
 8002f22:	f006 f9f9 	bl	8009318 <HAL_GPIO_Init>
}
 8002f26:	e031      	b.n	8002f8c <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a1e      	ldr	r2, [pc, #120]	; (8002fa8 <HAL_SPI_MspInit+0x164>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d12c      	bne.n	8002f8c <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002f32:	2300      	movs	r3, #0
 8002f34:	613b      	str	r3, [r7, #16]
 8002f36:	4b18      	ldr	r3, [pc, #96]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f3a:	4a17      	ldr	r2, [pc, #92]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002f3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f40:	6453      	str	r3, [r2, #68]	; 0x44
 8002f42:	4b15      	ldr	r3, [pc, #84]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f4a:	613b      	str	r3, [r7, #16]
 8002f4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f4e:	2300      	movs	r3, #0
 8002f50:	60fb      	str	r3, [r7, #12]
 8002f52:	4b11      	ldr	r3, [pc, #68]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f56:	4a10      	ldr	r2, [pc, #64]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002f58:	f043 0320 	orr.w	r3, r3, #32
 8002f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f5e:	4b0e      	ldr	r3, [pc, #56]	; (8002f98 <HAL_SPI_MspInit+0x154>)
 8002f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f62:	f003 0320 	and.w	r3, r3, #32
 8002f66:	60fb      	str	r3, [r7, #12]
 8002f68:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002f6a:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002f6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f70:	2302      	movs	r3, #2
 8002f72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f74:	2300      	movs	r3, #0
 8002f76:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002f7c:	2305      	movs	r3, #5
 8002f7e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002f80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f84:	4619      	mov	r1, r3
 8002f86:	4809      	ldr	r0, [pc, #36]	; (8002fac <HAL_SPI_MspInit+0x168>)
 8002f88:	f006 f9c6 	bl	8009318 <HAL_GPIO_Init>
}
 8002f8c:	bf00      	nop
 8002f8e:	3738      	adds	r7, #56	; 0x38
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40003800 	.word	0x40003800
 8002f98:	40023800 	.word	0x40023800
 8002f9c:	40020400 	.word	0x40020400
 8002fa0:	40013400 	.word	0x40013400
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	40015000 	.word	0x40015000
 8002fac:	40021400 	.word	0x40021400

08002fb0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b085      	sub	sp, #20
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fc0:	d10d      	bne.n	8002fde <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	60fb      	str	r3, [r7, #12]
 8002fc6:	4b09      	ldr	r3, [pc, #36]	; (8002fec <HAL_TIM_PWM_MspInit+0x3c>)
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fca:	4a08      	ldr	r2, [pc, #32]	; (8002fec <HAL_TIM_PWM_MspInit+0x3c>)
 8002fcc:	f043 0301 	orr.w	r3, r3, #1
 8002fd0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fd2:	4b06      	ldr	r3, [pc, #24]	; (8002fec <HAL_TIM_PWM_MspInit+0x3c>)
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	60fb      	str	r3, [r7, #12]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002fde:	bf00      	nop
 8002fe0:	3714      	adds	r7, #20
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	40023800 	.word	0x40023800

08002ff0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b088      	sub	sp, #32
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff8:	f107 030c 	add.w	r3, r7, #12
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	605a      	str	r2, [r3, #4]
 8003002:	609a      	str	r2, [r3, #8]
 8003004:	60da      	str	r2, [r3, #12]
 8003006:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003010:	d11d      	bne.n	800304e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003012:	2300      	movs	r3, #0
 8003014:	60bb      	str	r3, [r7, #8]
 8003016:	4b10      	ldr	r3, [pc, #64]	; (8003058 <HAL_TIM_MspPostInit+0x68>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301a:	4a0f      	ldr	r2, [pc, #60]	; (8003058 <HAL_TIM_MspPostInit+0x68>)
 800301c:	f043 0301 	orr.w	r3, r3, #1
 8003020:	6313      	str	r3, [r2, #48]	; 0x30
 8003022:	4b0d      	ldr	r3, [pc, #52]	; (8003058 <HAL_TIM_MspPostInit+0x68>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	60bb      	str	r3, [r7, #8]
 800302c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 800302e:	2304      	movs	r3, #4
 8003030:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003032:	2302      	movs	r3, #2
 8003034:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003036:	2300      	movs	r3, #0
 8003038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800303a:	2300      	movs	r3, #0
 800303c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800303e:	2301      	movs	r3, #1
 8003040:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8003042:	f107 030c 	add.w	r3, r7, #12
 8003046:	4619      	mov	r1, r3
 8003048:	4804      	ldr	r0, [pc, #16]	; (800305c <HAL_TIM_MspPostInit+0x6c>)
 800304a:	f006 f965 	bl	8009318 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800304e:	bf00      	nop
 8003050:	3720      	adds	r7, #32
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40023800 	.word	0x40023800
 800305c:	40020000 	.word	0x40020000

08003060 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b08e      	sub	sp, #56	; 0x38
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003068:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800306c:	2200      	movs	r2, #0
 800306e:	601a      	str	r2, [r3, #0]
 8003070:	605a      	str	r2, [r3, #4]
 8003072:	609a      	str	r2, [r3, #8]
 8003074:	60da      	str	r2, [r3, #12]
 8003076:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART8)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a4b      	ldr	r2, [pc, #300]	; (80031ac <HAL_UART_MspInit+0x14c>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d12c      	bne.n	80030dc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8003082:	2300      	movs	r3, #0
 8003084:	623b      	str	r3, [r7, #32]
 8003086:	4b4a      	ldr	r3, [pc, #296]	; (80031b0 <HAL_UART_MspInit+0x150>)
 8003088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308a:	4a49      	ldr	r2, [pc, #292]	; (80031b0 <HAL_UART_MspInit+0x150>)
 800308c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003090:	6413      	str	r3, [r2, #64]	; 0x40
 8003092:	4b47      	ldr	r3, [pc, #284]	; (80031b0 <HAL_UART_MspInit+0x150>)
 8003094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003096:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800309a:	623b      	str	r3, [r7, #32]
 800309c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800309e:	2300      	movs	r3, #0
 80030a0:	61fb      	str	r3, [r7, #28]
 80030a2:	4b43      	ldr	r3, [pc, #268]	; (80031b0 <HAL_UART_MspInit+0x150>)
 80030a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a6:	4a42      	ldr	r2, [pc, #264]	; (80031b0 <HAL_UART_MspInit+0x150>)
 80030a8:	f043 0310 	orr.w	r3, r3, #16
 80030ac:	6313      	str	r3, [r2, #48]	; 0x30
 80030ae:	4b40      	ldr	r3, [pc, #256]	; (80031b0 <HAL_UART_MspInit+0x150>)
 80030b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b2:	f003 0310 	and.w	r3, r3, #16
 80030b6:	61fb      	str	r3, [r7, #28]
 80030b8:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 80030ba:	2303      	movs	r3, #3
 80030bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030be:	2302      	movs	r3, #2
 80030c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c2:	2300      	movs	r3, #0
 80030c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030c6:	2303      	movs	r3, #3
 80030c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80030ca:	2308      	movs	r3, #8
 80030cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030d2:	4619      	mov	r1, r3
 80030d4:	4837      	ldr	r0, [pc, #220]	; (80031b4 <HAL_UART_MspInit+0x154>)
 80030d6:	f006 f91f 	bl	8009318 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80030da:	e063      	b.n	80031a4 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART3)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a35      	ldr	r2, [pc, #212]	; (80031b8 <HAL_UART_MspInit+0x158>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d12d      	bne.n	8003142 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80030e6:	2300      	movs	r3, #0
 80030e8:	61bb      	str	r3, [r7, #24]
 80030ea:	4b31      	ldr	r3, [pc, #196]	; (80031b0 <HAL_UART_MspInit+0x150>)
 80030ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ee:	4a30      	ldr	r2, [pc, #192]	; (80031b0 <HAL_UART_MspInit+0x150>)
 80030f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030f4:	6413      	str	r3, [r2, #64]	; 0x40
 80030f6:	4b2e      	ldr	r3, [pc, #184]	; (80031b0 <HAL_UART_MspInit+0x150>)
 80030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030fe:	61bb      	str	r3, [r7, #24]
 8003100:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003102:	2300      	movs	r3, #0
 8003104:	617b      	str	r3, [r7, #20]
 8003106:	4b2a      	ldr	r3, [pc, #168]	; (80031b0 <HAL_UART_MspInit+0x150>)
 8003108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310a:	4a29      	ldr	r2, [pc, #164]	; (80031b0 <HAL_UART_MspInit+0x150>)
 800310c:	f043 0308 	orr.w	r3, r3, #8
 8003110:	6313      	str	r3, [r2, #48]	; 0x30
 8003112:	4b27      	ldr	r3, [pc, #156]	; (80031b0 <HAL_UART_MspInit+0x150>)
 8003114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003116:	f003 0308 	and.w	r3, r3, #8
 800311a:	617b      	str	r3, [r7, #20]
 800311c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 800311e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003122:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003124:	2302      	movs	r3, #2
 8003126:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003128:	2300      	movs	r3, #0
 800312a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800312c:	2303      	movs	r3, #3
 800312e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003130:	2307      	movs	r3, #7
 8003132:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003134:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003138:	4619      	mov	r1, r3
 800313a:	4820      	ldr	r0, [pc, #128]	; (80031bc <HAL_UART_MspInit+0x15c>)
 800313c:	f006 f8ec 	bl	8009318 <HAL_GPIO_Init>
}
 8003140:	e030      	b.n	80031a4 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART6)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a1e      	ldr	r2, [pc, #120]	; (80031c0 <HAL_UART_MspInit+0x160>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d12b      	bne.n	80031a4 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 800314c:	2300      	movs	r3, #0
 800314e:	613b      	str	r3, [r7, #16]
 8003150:	4b17      	ldr	r3, [pc, #92]	; (80031b0 <HAL_UART_MspInit+0x150>)
 8003152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003154:	4a16      	ldr	r2, [pc, #88]	; (80031b0 <HAL_UART_MspInit+0x150>)
 8003156:	f043 0320 	orr.w	r3, r3, #32
 800315a:	6453      	str	r3, [r2, #68]	; 0x44
 800315c:	4b14      	ldr	r3, [pc, #80]	; (80031b0 <HAL_UART_MspInit+0x150>)
 800315e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003160:	f003 0320 	and.w	r3, r3, #32
 8003164:	613b      	str	r3, [r7, #16]
 8003166:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003168:	2300      	movs	r3, #0
 800316a:	60fb      	str	r3, [r7, #12]
 800316c:	4b10      	ldr	r3, [pc, #64]	; (80031b0 <HAL_UART_MspInit+0x150>)
 800316e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003170:	4a0f      	ldr	r2, [pc, #60]	; (80031b0 <HAL_UART_MspInit+0x150>)
 8003172:	f043 0304 	orr.w	r3, r3, #4
 8003176:	6313      	str	r3, [r2, #48]	; 0x30
 8003178:	4b0d      	ldr	r3, [pc, #52]	; (80031b0 <HAL_UART_MspInit+0x150>)
 800317a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317c:	f003 0304 	and.w	r3, r3, #4
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 8003184:	23c0      	movs	r3, #192	; 0xc0
 8003186:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003188:	2302      	movs	r3, #2
 800318a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800318c:	2300      	movs	r3, #0
 800318e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003190:	2303      	movs	r3, #3
 8003192:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003194:	2308      	movs	r3, #8
 8003196:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003198:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800319c:	4619      	mov	r1, r3
 800319e:	4809      	ldr	r0, [pc, #36]	; (80031c4 <HAL_UART_MspInit+0x164>)
 80031a0:	f006 f8ba 	bl	8009318 <HAL_GPIO_Init>
}
 80031a4:	bf00      	nop
 80031a6:	3738      	adds	r7, #56	; 0x38
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	40007c00 	.word	0x40007c00
 80031b0:	40023800 	.word	0x40023800
 80031b4:	40021000 	.word	0x40021000
 80031b8:	40004800 	.word	0x40004800
 80031bc:	40020c00 	.word	0x40020c00
 80031c0:	40011400 	.word	0x40011400
 80031c4:	40020800 	.word	0x40020800

080031c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b08c      	sub	sp, #48	; 0x30
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80031d0:	2300      	movs	r3, #0
 80031d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80031d4:	2300      	movs	r3, #0
 80031d6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80031d8:	2200      	movs	r2, #0
 80031da:	6879      	ldr	r1, [r7, #4]
 80031dc:	2036      	movs	r0, #54	; 0x36
 80031de:	f006 f863 	bl	80092a8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80031e2:	2036      	movs	r0, #54	; 0x36
 80031e4:	f006 f87c 	bl	80092e0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80031e8:	2300      	movs	r3, #0
 80031ea:	60fb      	str	r3, [r7, #12]
 80031ec:	4b1f      	ldr	r3, [pc, #124]	; (800326c <HAL_InitTick+0xa4>)
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	4a1e      	ldr	r2, [pc, #120]	; (800326c <HAL_InitTick+0xa4>)
 80031f2:	f043 0310 	orr.w	r3, r3, #16
 80031f6:	6413      	str	r3, [r2, #64]	; 0x40
 80031f8:	4b1c      	ldr	r3, [pc, #112]	; (800326c <HAL_InitTick+0xa4>)
 80031fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fc:	f003 0310 	and.w	r3, r3, #16
 8003200:	60fb      	str	r3, [r7, #12]
 8003202:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003204:	f107 0210 	add.w	r2, r7, #16
 8003208:	f107 0314 	add.w	r3, r7, #20
 800320c:	4611      	mov	r1, r2
 800320e:	4618      	mov	r0, r3
 8003210:	f009 f96e 	bl	800c4f0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003214:	f009 f944 	bl	800c4a0 <HAL_RCC_GetPCLK1Freq>
 8003218:	4603      	mov	r3, r0
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800321e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003220:	4a13      	ldr	r2, [pc, #76]	; (8003270 <HAL_InitTick+0xa8>)
 8003222:	fba2 2303 	umull	r2, r3, r2, r3
 8003226:	0c9b      	lsrs	r3, r3, #18
 8003228:	3b01      	subs	r3, #1
 800322a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800322c:	4b11      	ldr	r3, [pc, #68]	; (8003274 <HAL_InitTick+0xac>)
 800322e:	4a12      	ldr	r2, [pc, #72]	; (8003278 <HAL_InitTick+0xb0>)
 8003230:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003232:	4b10      	ldr	r3, [pc, #64]	; (8003274 <HAL_InitTick+0xac>)
 8003234:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003238:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800323a:	4a0e      	ldr	r2, [pc, #56]	; (8003274 <HAL_InitTick+0xac>)
 800323c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800323e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003240:	4b0c      	ldr	r3, [pc, #48]	; (8003274 <HAL_InitTick+0xac>)
 8003242:	2200      	movs	r2, #0
 8003244:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003246:	4b0b      	ldr	r3, [pc, #44]	; (8003274 <HAL_InitTick+0xac>)
 8003248:	2200      	movs	r2, #0
 800324a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800324c:	4809      	ldr	r0, [pc, #36]	; (8003274 <HAL_InitTick+0xac>)
 800324e:	f00a feb9 	bl	800dfc4 <HAL_TIM_Base_Init>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d104      	bne.n	8003262 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8003258:	4806      	ldr	r0, [pc, #24]	; (8003274 <HAL_InitTick+0xac>)
 800325a:	f00a ff0d 	bl	800e078 <HAL_TIM_Base_Start_IT>
 800325e:	4603      	mov	r3, r0
 8003260:	e000      	b.n	8003264 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
}
 8003264:	4618      	mov	r0, r3
 8003266:	3730      	adds	r7, #48	; 0x30
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40023800 	.word	0x40023800
 8003270:	431bde83 	.word	0x431bde83
 8003274:	20006ccc 	.word	0x20006ccc
 8003278:	40001000 	.word	0x40001000

0800327c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003280:	bf00      	nop
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr

0800328a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800328a:	b480      	push	{r7}
 800328c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800328e:	e7fe      	b.n	800328e <HardFault_Handler+0x4>

08003290 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003294:	e7fe      	b.n	8003294 <MemManage_Handler+0x4>

08003296 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003296:	b480      	push	{r7}
 8003298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800329a:	e7fe      	b.n	800329a <BusFault_Handler+0x4>

0800329c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032a0:	e7fe      	b.n	80032a0 <UsageFault_Handler+0x4>

080032a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032a2:	b480      	push	{r7}
 80032a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032a6:	bf00      	nop
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80032b4:	2001      	movs	r0, #1
 80032b6:	f006 fa0d 	bl	80096d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80032ba:	bf00      	nop
 80032bc:	bd80      	pop	{r7, pc}
	...

080032c0 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80032c4:	4802      	ldr	r0, [pc, #8]	; (80032d0 <RTC_Alarm_IRQHandler+0x10>)
 80032c6:	f009 fedd 	bl	800d084 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80032ca:	bf00      	nop
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	20006940 	.word	0x20006940

080032d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80032d8:	4802      	ldr	r0, [pc, #8]	; (80032e4 <TIM6_DAC_IRQHandler+0x10>)
 80032da:	f00a ff8c 	bl	800e1f6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80032de:	bf00      	nop
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	20006ccc 	.word	0x20006ccc

080032e8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80032ec:	4802      	ldr	r0, [pc, #8]	; (80032f8 <OTG_FS_IRQHandler+0x10>)
 80032ee:	f007 fc1b 	bl	800ab28 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80032f2:	bf00      	nop
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	20008bc0 	.word	0x20008bc0

080032fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0
	return 1;
 8003300:	2301      	movs	r3, #1
}
 8003302:	4618      	mov	r0, r3
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr

0800330c <_kill>:

int _kill(int pid, int sig)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003316:	f017 fc6d 	bl	801abf4 <__errno>
 800331a:	4603      	mov	r3, r0
 800331c:	2216      	movs	r2, #22
 800331e:	601a      	str	r2, [r3, #0]
	return -1;
 8003320:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003324:	4618      	mov	r0, r3
 8003326:	3708      	adds	r7, #8
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <_exit>:

void _exit (int status)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003334:	f04f 31ff 	mov.w	r1, #4294967295
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f7ff ffe7 	bl	800330c <_kill>
	while (1) {}		/* Make sure we hang here */
 800333e:	e7fe      	b.n	800333e <_exit+0x12>

08003340 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]
 8003350:	e00a      	b.n	8003368 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003352:	f3af 8000 	nop.w
 8003356:	4601      	mov	r1, r0
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	1c5a      	adds	r2, r3, #1
 800335c:	60ba      	str	r2, [r7, #8]
 800335e:	b2ca      	uxtb	r2, r1
 8003360:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	3301      	adds	r3, #1
 8003366:	617b      	str	r3, [r7, #20]
 8003368:	697a      	ldr	r2, [r7, #20]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	429a      	cmp	r2, r3
 800336e:	dbf0      	blt.n	8003352 <_read+0x12>
	}

return len;
 8003370:	687b      	ldr	r3, [r7, #4]
}
 8003372:	4618      	mov	r0, r3
 8003374:	3718      	adds	r7, #24
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800337a:	b580      	push	{r7, lr}
 800337c:	b086      	sub	sp, #24
 800337e:	af00      	add	r7, sp, #0
 8003380:	60f8      	str	r0, [r7, #12]
 8003382:	60b9      	str	r1, [r7, #8]
 8003384:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003386:	2300      	movs	r3, #0
 8003388:	617b      	str	r3, [r7, #20]
 800338a:	e009      	b.n	80033a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	1c5a      	adds	r2, r3, #1
 8003390:	60ba      	str	r2, [r7, #8]
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	3301      	adds	r3, #1
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	697a      	ldr	r2, [r7, #20]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	dbf1      	blt.n	800338c <_write+0x12>
	}
	return len;
 80033a8:	687b      	ldr	r3, [r7, #4]
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3718      	adds	r7, #24
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <_close>:

int _close(int file)
{
 80033b2:	b480      	push	{r7}
 80033b4:	b083      	sub	sp, #12
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
	return -1;
 80033ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033be:	4618      	mov	r0, r3
 80033c0:	370c      	adds	r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr

080033ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80033ca:	b480      	push	{r7}
 80033cc:	b083      	sub	sp, #12
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
 80033d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80033da:	605a      	str	r2, [r3, #4]
	return 0;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr

080033ea <_isatty>:

int _isatty(int file)
{
 80033ea:	b480      	push	{r7}
 80033ec:	b083      	sub	sp, #12
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
	return 1;
 80033f2:	2301      	movs	r3, #1
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003400:	b480      	push	{r7}
 8003402:	b085      	sub	sp, #20
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	607a      	str	r2, [r7, #4]
	return 0;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3714      	adds	r7, #20
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
	...

0800341c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003424:	4a14      	ldr	r2, [pc, #80]	; (8003478 <_sbrk+0x5c>)
 8003426:	4b15      	ldr	r3, [pc, #84]	; (800347c <_sbrk+0x60>)
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003430:	4b13      	ldr	r3, [pc, #76]	; (8003480 <_sbrk+0x64>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d102      	bne.n	800343e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003438:	4b11      	ldr	r3, [pc, #68]	; (8003480 <_sbrk+0x64>)
 800343a:	4a12      	ldr	r2, [pc, #72]	; (8003484 <_sbrk+0x68>)
 800343c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800343e:	4b10      	ldr	r3, [pc, #64]	; (8003480 <_sbrk+0x64>)
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4413      	add	r3, r2
 8003446:	693a      	ldr	r2, [r7, #16]
 8003448:	429a      	cmp	r2, r3
 800344a:	d207      	bcs.n	800345c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800344c:	f017 fbd2 	bl	801abf4 <__errno>
 8003450:	4603      	mov	r3, r0
 8003452:	220c      	movs	r2, #12
 8003454:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003456:	f04f 33ff 	mov.w	r3, #4294967295
 800345a:	e009      	b.n	8003470 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800345c:	4b08      	ldr	r3, [pc, #32]	; (8003480 <_sbrk+0x64>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003462:	4b07      	ldr	r3, [pc, #28]	; (8003480 <_sbrk+0x64>)
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4413      	add	r3, r2
 800346a:	4a05      	ldr	r2, [pc, #20]	; (8003480 <_sbrk+0x64>)
 800346c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800346e:	68fb      	ldr	r3, [r7, #12]
}
 8003470:	4618      	mov	r0, r3
 8003472:	3718      	adds	r7, #24
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	20030000 	.word	0x20030000
 800347c:	00000400 	.word	0x00000400
 8003480:	20000494 	.word	0x20000494
 8003484:	20008fd8 	.word	0x20008fd8

08003488 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800348c:	4b08      	ldr	r3, [pc, #32]	; (80034b0 <SystemInit+0x28>)
 800348e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003492:	4a07      	ldr	r2, [pc, #28]	; (80034b0 <SystemInit+0x28>)
 8003494:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003498:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800349c:	4b04      	ldr	r3, [pc, #16]	; (80034b0 <SystemInit+0x28>)
 800349e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80034a2:	609a      	str	r2, [r3, #8]
#endif
}
 80034a4:	bf00      	nop
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	e000ed00 	.word	0xe000ed00

080034b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80034b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80034ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80034b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80034ba:	e003      	b.n	80034c4 <LoopCopyDataInit>

080034bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80034bc:	4b0c      	ldr	r3, [pc, #48]	; (80034f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80034be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80034c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80034c2:	3104      	adds	r1, #4

080034c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80034c4:	480b      	ldr	r0, [pc, #44]	; (80034f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80034c6:	4b0c      	ldr	r3, [pc, #48]	; (80034f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80034c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80034ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80034cc:	d3f6      	bcc.n	80034bc <CopyDataInit>
  ldr  r2, =_sbss
 80034ce:	4a0b      	ldr	r2, [pc, #44]	; (80034fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80034d0:	e002      	b.n	80034d8 <LoopFillZerobss>

080034d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80034d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80034d4:	f842 3b04 	str.w	r3, [r2], #4

080034d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80034d8:	4b09      	ldr	r3, [pc, #36]	; (8003500 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80034da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80034dc:	d3f9      	bcc.n	80034d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80034de:	f7ff ffd3 	bl	8003488 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80034e2:	f017 fc83 	bl	801adec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034e6:	f7fe f907 	bl	80016f8 <main>
  bx  lr    
 80034ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80034ec:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80034f0:	080231cc 	.word	0x080231cc
  ldr  r0, =_sdata
 80034f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80034f8:	20000430 	.word	0x20000430
  ldr  r2, =_sbss
 80034fc:	20000430 	.word	0x20000430
  ldr  r3, = _ebss
 8003500:	20008fd8 	.word	0x20008fd8

08003504 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003504:	e7fe      	b.n	8003504 <ADC_IRQHandler>
	...

08003508 <GPS_Poll>:
UART_HandleTypeDef* SERIAL_USART;



void GPS_Poll(float *latitude, float *longitude, float *time)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b08c      	sub	sp, #48	; 0x30
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
	uint16_t max_loop_count = 100;
 8003514:	2364      	movs	r3, #100	; 0x64
 8003516:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t loop_count = 0;
 8003518:	2300      	movs	r3, #0
 800351a:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int done = 0;
 800351c:	2300      	movs	r3, #0
 800351e:	62bb      	str	r3, [r7, #40]	; 0x28
	while(loop_count < max_loop_count && !done){
 8003520:	e073      	b.n	800360a <GPS_Poll+0x102>
		HAL_UART_Receive(GPS_USART, (uint8_t*)&rx_current, 1, 100);
 8003522:	4b3f      	ldr	r3, [pc, #252]	; (8003620 <GPS_Poll+0x118>)
 8003524:	6818      	ldr	r0, [r3, #0]
 8003526:	2364      	movs	r3, #100	; 0x64
 8003528:	2201      	movs	r2, #1
 800352a:	493e      	ldr	r1, [pc, #248]	; (8003624 <GPS_Poll+0x11c>)
 800352c:	f00b fc15 	bl	800ed5a <HAL_UART_Receive>
		//HAL_UART_Transmit(&huart1, (uint8_t*)&rx_current, 1, 100);
		if (rx_current != '\n' && rx_index < sizeof(rx_buffer)) {
 8003530:	4b3c      	ldr	r3, [pc, #240]	; (8003624 <GPS_Poll+0x11c>)
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	2b0a      	cmp	r3, #10
 8003536:	d00f      	beq.n	8003558 <GPS_Poll+0x50>
 8003538:	4b3b      	ldr	r3, [pc, #236]	; (8003628 <GPS_Poll+0x120>)
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	2b63      	cmp	r3, #99	; 0x63
 800353e:	d80b      	bhi.n	8003558 <GPS_Poll+0x50>
			rx_buffer[rx_index++] = rx_current;
 8003540:	4b39      	ldr	r3, [pc, #228]	; (8003628 <GPS_Poll+0x120>)
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	1c5a      	adds	r2, r3, #1
 8003546:	b2d1      	uxtb	r1, r2
 8003548:	4a37      	ldr	r2, [pc, #220]	; (8003628 <GPS_Poll+0x120>)
 800354a:	7011      	strb	r1, [r2, #0]
 800354c:	461a      	mov	r2, r3
 800354e:	4b35      	ldr	r3, [pc, #212]	; (8003624 <GPS_Poll+0x11c>)
 8003550:	7819      	ldrb	r1, [r3, #0]
 8003552:	4b36      	ldr	r3, [pc, #216]	; (800362c <GPS_Poll+0x124>)
 8003554:	5499      	strb	r1, [r3, r2]
 8003556:	e021      	b.n	800359c <GPS_Poll+0x94>
		} else {
			if(GPS_validate((char*) rx_buffer)){
 8003558:	4834      	ldr	r0, [pc, #208]	; (800362c <GPS_Poll+0x124>)
 800355a:	f000 f86b 	bl	8003634 <GPS_validate>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d013      	beq.n	800358c <GPS_Poll+0x84>
				if(GPS_parse((char*) rx_buffer)){
 8003564:	4831      	ldr	r0, [pc, #196]	; (800362c <GPS_Poll+0x124>)
 8003566:	f000 f8c7 	bl	80036f8 <GPS_parse>
 800356a:	4603      	mov	r3, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d00d      	beq.n	800358c <GPS_Poll+0x84>
					*latitude = GPS.dec_latitude;
 8003570:	4b2f      	ldr	r3, [pc, #188]	; (8003630 <GPS_Poll+0x128>)
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	601a      	str	r2, [r3, #0]
					*longitude = GPS.dec_longitude;
 8003578:	4b2d      	ldr	r3, [pc, #180]	; (8003630 <GPS_Poll+0x128>)
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	601a      	str	r2, [r3, #0]
					*time = GPS.utc_time;
 8003580:	4b2b      	ldr	r3, [pc, #172]	; (8003630 <GPS_Poll+0x128>)
 8003582:	695a      	ldr	r2, [r3, #20]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	601a      	str	r2, [r3, #0]
					done = 1;
 8003588:	2301      	movs	r3, #1
 800358a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
			}
			rx_index = 0;
 800358c:	4b26      	ldr	r3, [pc, #152]	; (8003628 <GPS_Poll+0x120>)
 800358e:	2200      	movs	r2, #0
 8003590:	701a      	strb	r2, [r3, #0]
			memset(rx_buffer, 0, sizeof(rx_buffer));
 8003592:	2264      	movs	r2, #100	; 0x64
 8003594:	2100      	movs	r1, #0
 8003596:	4825      	ldr	r0, [pc, #148]	; (800362c <GPS_Poll+0x124>)
 8003598:	f017 fda6 	bl	801b0e8 <memset>
		}

		// f437 usart doesnt have these flags in hardware, use software to clear the flags
		// (check docstring for __HAL_UART_CLEAR_FLAG function)
		__HAL_UART_CLEAR_OREFLAG(GPS_USART);
 800359c:	2300      	movs	r3, #0
 800359e:	623b      	str	r3, [r7, #32]
 80035a0:	4b1f      	ldr	r3, [pc, #124]	; (8003620 <GPS_Poll+0x118>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	623b      	str	r3, [r7, #32]
 80035aa:	4b1d      	ldr	r3, [pc, #116]	; (8003620 <GPS_Poll+0x118>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	623b      	str	r3, [r7, #32]
 80035b4:	6a3b      	ldr	r3, [r7, #32]
		__HAL_UART_CLEAR_NEFLAG(GPS_USART);
 80035b6:	2300      	movs	r3, #0
 80035b8:	61fb      	str	r3, [r7, #28]
 80035ba:	4b19      	ldr	r3, [pc, #100]	; (8003620 <GPS_Poll+0x118>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	61fb      	str	r3, [r7, #28]
 80035c4:	4b16      	ldr	r3, [pc, #88]	; (8003620 <GPS_Poll+0x118>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	61fb      	str	r3, [r7, #28]
 80035ce:	69fb      	ldr	r3, [r7, #28]
		__HAL_UART_CLEAR_PEFLAG(GPS_USART);
 80035d0:	2300      	movs	r3, #0
 80035d2:	61bb      	str	r3, [r7, #24]
 80035d4:	4b12      	ldr	r3, [pc, #72]	; (8003620 <GPS_Poll+0x118>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	61bb      	str	r3, [r7, #24]
 80035de:	4b10      	ldr	r3, [pc, #64]	; (8003620 <GPS_Poll+0x118>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	61bb      	str	r3, [r7, #24]
 80035e8:	69bb      	ldr	r3, [r7, #24]
		__HAL_UART_CLEAR_FEFLAG(GPS_USART);
 80035ea:	2300      	movs	r3, #0
 80035ec:	617b      	str	r3, [r7, #20]
 80035ee:	4b0c      	ldr	r3, [pc, #48]	; (8003620 <GPS_Poll+0x118>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	617b      	str	r3, [r7, #20]
 80035f8:	4b09      	ldr	r3, [pc, #36]	; (8003620 <GPS_Poll+0x118>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	617b      	str	r3, [r7, #20]
 8003602:	697b      	ldr	r3, [r7, #20]

		loop_count++;
 8003604:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003606:	3301      	adds	r3, #1
 8003608:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(loop_count < max_loop_count && !done){
 800360a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800360c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800360e:	429a      	cmp	r2, r3
 8003610:	d202      	bcs.n	8003618 <GPS_Poll+0x110>
 8003612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003614:	2b00      	cmp	r3, #0
 8003616:	d084      	beq.n	8003522 <GPS_Poll+0x1a>
	}
}
 8003618:	bf00      	nop
 800361a:	3730      	adds	r7, #48	; 0x30
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	20005fcc 	.word	0x20005fcc
 8003624:	20000498 	.word	0x20000498
 8003628:	20000499 	.word	0x20000499
 800362c:	20006d6c 	.word	0x20006d6c
 8003630:	20006d14 	.word	0x20006d14

08003634 <GPS_validate>:

int GPS_validate(char *nmeastr){
 8003634:	b580      	push	{r7, lr}
 8003636:	b086      	sub	sp, #24
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 800363c:	2300      	movs	r3, #0
 800363e:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 8003640:	2300      	movs	r3, #0
 8003642:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	4413      	add	r3, r2
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	2b24      	cmp	r3, #36	; 0x24
 800364e:	d103      	bne.n	8003658 <GPS_validate+0x24>
        i++;
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	3301      	adds	r3, #1
 8003654:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8003656:	e00c      	b.n	8003672 <GPS_validate+0x3e>
        return 0;
 8003658:	2300      	movs	r3, #0
 800365a:	e047      	b.n	80036ec <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	4413      	add	r3, r2
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	461a      	mov	r2, r3
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	4053      	eors	r3, r2
 800366a:	613b      	str	r3, [r7, #16]
        i++;
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	3301      	adds	r3, #1
 8003670:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	4413      	add	r3, r2
 8003678:	781b      	ldrb	r3, [r3, #0]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d008      	beq.n	8003690 <GPS_validate+0x5c>
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	4413      	add	r3, r2
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	2b2a      	cmp	r3, #42	; 0x2a
 8003688:	d002      	beq.n	8003690 <GPS_validate+0x5c>
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	2b4a      	cmp	r3, #74	; 0x4a
 800368e:	dde5      	ble.n	800365c <GPS_validate+0x28>
    }

    if(i >= 75){
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	2b4a      	cmp	r3, #74	; 0x4a
 8003694:	dd01      	ble.n	800369a <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 8003696:	2300      	movs	r3, #0
 8003698:	e028      	b.n	80036ec <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	4413      	add	r3, r2
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	2b2a      	cmp	r3, #42	; 0x2a
 80036a4:	d119      	bne.n	80036da <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	3301      	adds	r3, #1
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	4413      	add	r3, r2
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	3302      	adds	r3, #2
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	4413      	add	r3, r2
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 80036be:	2300      	movs	r3, #0
 80036c0:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 80036c2:	f107 0308 	add.w	r3, r7, #8
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	490a      	ldr	r1, [pc, #40]	; (80036f4 <GPS_validate+0xc0>)
 80036ca:	4618      	mov	r0, r3
 80036cc:	f019 f808 	bl	801c6e0 <siprintf>
    return((checkcalcstr[0] == check[0])
 80036d0:	7a3a      	ldrb	r2, [r7, #8]
 80036d2:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d108      	bne.n	80036ea <GPS_validate+0xb6>
 80036d8:	e001      	b.n	80036de <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 80036da:	2300      	movs	r3, #0
 80036dc:	e006      	b.n	80036ec <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 80036de:	7a7a      	ldrb	r2, [r7, #9]
 80036e0:	7b7b      	ldrb	r3, [r7, #13]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d101      	bne.n	80036ea <GPS_validate+0xb6>
 80036e6:	2301      	movs	r3, #1
 80036e8:	e000      	b.n	80036ec <GPS_validate+0xb8>
 80036ea:	2300      	movs	r3, #0
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3718      	adds	r7, #24
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	08020f4c 	.word	0x08020f4c

080036f8 <GPS_parse>:

int GPS_parse(char *GPSstrParse){
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b08a      	sub	sp, #40	; 0x28
 80036fc:	af08      	add	r7, sp, #32
 80036fe:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GNGGA", 6)){
 8003700:	2206      	movs	r2, #6
 8003702:	496d      	ldr	r1, [pc, #436]	; (80038b8 <GPS_parse+0x1c0>)
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f019 f884 	bl	801c812 <strncmp>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d139      	bne.n	8003784 <GPS_parse+0x8c>
    	if (sscanf(GPSstrParse, "$GNGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8003710:	4b6a      	ldr	r3, [pc, #424]	; (80038bc <GPS_parse+0x1c4>)
 8003712:	9307      	str	r3, [sp, #28]
 8003714:	4b6a      	ldr	r3, [pc, #424]	; (80038c0 <GPS_parse+0x1c8>)
 8003716:	9306      	str	r3, [sp, #24]
 8003718:	4b6a      	ldr	r3, [pc, #424]	; (80038c4 <GPS_parse+0x1cc>)
 800371a:	9305      	str	r3, [sp, #20]
 800371c:	4b6a      	ldr	r3, [pc, #424]	; (80038c8 <GPS_parse+0x1d0>)
 800371e:	9304      	str	r3, [sp, #16]
 8003720:	4b6a      	ldr	r3, [pc, #424]	; (80038cc <GPS_parse+0x1d4>)
 8003722:	9303      	str	r3, [sp, #12]
 8003724:	4b6a      	ldr	r3, [pc, #424]	; (80038d0 <GPS_parse+0x1d8>)
 8003726:	9302      	str	r3, [sp, #8]
 8003728:	4b6a      	ldr	r3, [pc, #424]	; (80038d4 <GPS_parse+0x1dc>)
 800372a:	9301      	str	r3, [sp, #4]
 800372c:	4b6a      	ldr	r3, [pc, #424]	; (80038d8 <GPS_parse+0x1e0>)
 800372e:	9300      	str	r3, [sp, #0]
 8003730:	4b6a      	ldr	r3, [pc, #424]	; (80038dc <GPS_parse+0x1e4>)
 8003732:	4a6b      	ldr	r2, [pc, #428]	; (80038e0 <GPS_parse+0x1e8>)
 8003734:	496b      	ldr	r1, [pc, #428]	; (80038e4 <GPS_parse+0x1ec>)
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f018 fff2 	bl	801c720 <siscanf>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	f340 80b5 	ble.w	80038ae <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8003744:	4b68      	ldr	r3, [pc, #416]	; (80038e8 <GPS_parse+0x1f0>)
 8003746:	edd3 7a04 	vldr	s15, [r3, #16]
 800374a:	4b67      	ldr	r3, [pc, #412]	; (80038e8 <GPS_parse+0x1f0>)
 800374c:	7e1b      	ldrb	r3, [r3, #24]
 800374e:	4618      	mov	r0, r3
 8003750:	eeb0 0a67 	vmov.f32	s0, s15
 8003754:	f000 f8ec 	bl	8003930 <GPS_nmea_to_dec>
 8003758:	eef0 7a40 	vmov.f32	s15, s0
 800375c:	4b62      	ldr	r3, [pc, #392]	; (80038e8 <GPS_parse+0x1f0>)
 800375e:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8003762:	4b61      	ldr	r3, [pc, #388]	; (80038e8 <GPS_parse+0x1f0>)
 8003764:	edd3 7a03 	vldr	s15, [r3, #12]
 8003768:	4b5f      	ldr	r3, [pc, #380]	; (80038e8 <GPS_parse+0x1f0>)
 800376a:	7e5b      	ldrb	r3, [r3, #25]
 800376c:	4618      	mov	r0, r3
 800376e:	eeb0 0a67 	vmov.f32	s0, s15
 8003772:	f000 f8dd 	bl	8003930 <GPS_nmea_to_dec>
 8003776:	eef0 7a40 	vmov.f32	s15, s0
 800377a:	4b5b      	ldr	r3, [pc, #364]	; (80038e8 <GPS_parse+0x1f0>)
 800377c:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 8003780:	2301      	movs	r3, #1
 8003782:	e095      	b.n	80038b0 <GPS_parse+0x1b8>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GNRMC", 6)){
 8003784:	2206      	movs	r2, #6
 8003786:	4959      	ldr	r1, [pc, #356]	; (80038ec <GPS_parse+0x1f4>)
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f019 f842 	bl	801c812 <strncmp>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d134      	bne.n	80037fe <GPS_parse+0x106>
    	if(sscanf(GPSstrParse, "$GNRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1){
 8003794:	4b56      	ldr	r3, [pc, #344]	; (80038f0 <GPS_parse+0x1f8>)
 8003796:	9305      	str	r3, [sp, #20]
 8003798:	4b56      	ldr	r3, [pc, #344]	; (80038f4 <GPS_parse+0x1fc>)
 800379a:	9304      	str	r3, [sp, #16]
 800379c:	4b56      	ldr	r3, [pc, #344]	; (80038f8 <GPS_parse+0x200>)
 800379e:	9303      	str	r3, [sp, #12]
 80037a0:	4b4b      	ldr	r3, [pc, #300]	; (80038d0 <GPS_parse+0x1d8>)
 80037a2:	9302      	str	r3, [sp, #8]
 80037a4:	4b4b      	ldr	r3, [pc, #300]	; (80038d4 <GPS_parse+0x1dc>)
 80037a6:	9301      	str	r3, [sp, #4]
 80037a8:	4b4b      	ldr	r3, [pc, #300]	; (80038d8 <GPS_parse+0x1e0>)
 80037aa:	9300      	str	r3, [sp, #0]
 80037ac:	4b4b      	ldr	r3, [pc, #300]	; (80038dc <GPS_parse+0x1e4>)
 80037ae:	4a4c      	ldr	r2, [pc, #304]	; (80038e0 <GPS_parse+0x1e8>)
 80037b0:	4952      	ldr	r1, [pc, #328]	; (80038fc <GPS_parse+0x204>)
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f018 ffb4 	bl	801c720 <siscanf>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	dd77      	ble.n	80038ae <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80037be:	4b4a      	ldr	r3, [pc, #296]	; (80038e8 <GPS_parse+0x1f0>)
 80037c0:	edd3 7a04 	vldr	s15, [r3, #16]
 80037c4:	4b48      	ldr	r3, [pc, #288]	; (80038e8 <GPS_parse+0x1f0>)
 80037c6:	7e1b      	ldrb	r3, [r3, #24]
 80037c8:	4618      	mov	r0, r3
 80037ca:	eeb0 0a67 	vmov.f32	s0, s15
 80037ce:	f000 f8af 	bl	8003930 <GPS_nmea_to_dec>
 80037d2:	eef0 7a40 	vmov.f32	s15, s0
 80037d6:	4b44      	ldr	r3, [pc, #272]	; (80038e8 <GPS_parse+0x1f0>)
 80037d8:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80037dc:	4b42      	ldr	r3, [pc, #264]	; (80038e8 <GPS_parse+0x1f0>)
 80037de:	edd3 7a03 	vldr	s15, [r3, #12]
 80037e2:	4b41      	ldr	r3, [pc, #260]	; (80038e8 <GPS_parse+0x1f0>)
 80037e4:	7e5b      	ldrb	r3, [r3, #25]
 80037e6:	4618      	mov	r0, r3
 80037e8:	eeb0 0a67 	vmov.f32	s0, s15
 80037ec:	f000 f8a0 	bl	8003930 <GPS_nmea_to_dec>
 80037f0:	eef0 7a40 	vmov.f32	s15, s0
 80037f4:	4b3c      	ldr	r3, [pc, #240]	; (80038e8 <GPS_parse+0x1f0>)
 80037f6:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e058      	b.n	80038b0 <GPS_parse+0x1b8>
    	}


    }
    else if (!strncmp(GPSstrParse, "$GNGLL", 6)){
 80037fe:	2206      	movs	r2, #6
 8003800:	493f      	ldr	r1, [pc, #252]	; (8003900 <GPS_parse+0x208>)
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f019 f805 	bl	801c812 <strncmp>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d130      	bne.n	8003870 <GPS_parse+0x178>
        if(sscanf(GPSstrParse, "$GNGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1){
 800380e:	4b3d      	ldr	r3, [pc, #244]	; (8003904 <GPS_parse+0x20c>)
 8003810:	9303      	str	r3, [sp, #12]
 8003812:	4b33      	ldr	r3, [pc, #204]	; (80038e0 <GPS_parse+0x1e8>)
 8003814:	9302      	str	r3, [sp, #8]
 8003816:	4b2e      	ldr	r3, [pc, #184]	; (80038d0 <GPS_parse+0x1d8>)
 8003818:	9301      	str	r3, [sp, #4]
 800381a:	4b2e      	ldr	r3, [pc, #184]	; (80038d4 <GPS_parse+0x1dc>)
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	4b2e      	ldr	r3, [pc, #184]	; (80038d8 <GPS_parse+0x1e0>)
 8003820:	4a2e      	ldr	r2, [pc, #184]	; (80038dc <GPS_parse+0x1e4>)
 8003822:	4939      	ldr	r1, [pc, #228]	; (8003908 <GPS_parse+0x210>)
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f018 ff7b 	bl	801c720 <siscanf>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	dd3e      	ble.n	80038ae <GPS_parse+0x1b6>
        	GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8003830:	4b2d      	ldr	r3, [pc, #180]	; (80038e8 <GPS_parse+0x1f0>)
 8003832:	edd3 7a04 	vldr	s15, [r3, #16]
 8003836:	4b2c      	ldr	r3, [pc, #176]	; (80038e8 <GPS_parse+0x1f0>)
 8003838:	7e1b      	ldrb	r3, [r3, #24]
 800383a:	4618      	mov	r0, r3
 800383c:	eeb0 0a67 	vmov.f32	s0, s15
 8003840:	f000 f876 	bl	8003930 <GPS_nmea_to_dec>
 8003844:	eef0 7a40 	vmov.f32	s15, s0
 8003848:	4b27      	ldr	r3, [pc, #156]	; (80038e8 <GPS_parse+0x1f0>)
 800384a:	edc3 7a01 	vstr	s15, [r3, #4]
        	GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 800384e:	4b26      	ldr	r3, [pc, #152]	; (80038e8 <GPS_parse+0x1f0>)
 8003850:	edd3 7a03 	vldr	s15, [r3, #12]
 8003854:	4b24      	ldr	r3, [pc, #144]	; (80038e8 <GPS_parse+0x1f0>)
 8003856:	7e5b      	ldrb	r3, [r3, #25]
 8003858:	4618      	mov	r0, r3
 800385a:	eeb0 0a67 	vmov.f32	s0, s15
 800385e:	f000 f867 	bl	8003930 <GPS_nmea_to_dec>
 8003862:	eef0 7a40 	vmov.f32	s15, s0
 8003866:	4b20      	ldr	r3, [pc, #128]	; (80038e8 <GPS_parse+0x1f0>)
 8003868:	edc3 7a00 	vstr	s15, [r3]
        	return 1;
 800386c:	2301      	movs	r3, #1
 800386e:	e01f      	b.n	80038b0 <GPS_parse+0x1b8>
        }

    }
    else if (!strncmp(GPSstrParse, "$GNVTG", 6)){
 8003870:	2206      	movs	r2, #6
 8003872:	4926      	ldr	r1, [pc, #152]	; (800390c <GPS_parse+0x214>)
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f018 ffcc 	bl	801c812 <strncmp>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d116      	bne.n	80038ae <GPS_parse+0x1b6>
        if(sscanf(GPSstrParse, "$GNVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8003880:	4b23      	ldr	r3, [pc, #140]	; (8003910 <GPS_parse+0x218>)
 8003882:	9305      	str	r3, [sp, #20]
 8003884:	4b23      	ldr	r3, [pc, #140]	; (8003914 <GPS_parse+0x21c>)
 8003886:	9304      	str	r3, [sp, #16]
 8003888:	4b23      	ldr	r3, [pc, #140]	; (8003918 <GPS_parse+0x220>)
 800388a:	9303      	str	r3, [sp, #12]
 800388c:	4b1a      	ldr	r3, [pc, #104]	; (80038f8 <GPS_parse+0x200>)
 800388e:	9302      	str	r3, [sp, #8]
 8003890:	4b22      	ldr	r3, [pc, #136]	; (800391c <GPS_parse+0x224>)
 8003892:	9301      	str	r3, [sp, #4]
 8003894:	4b22      	ldr	r3, [pc, #136]	; (8003920 <GPS_parse+0x228>)
 8003896:	9300      	str	r3, [sp, #0]
 8003898:	4b22      	ldr	r3, [pc, #136]	; (8003924 <GPS_parse+0x22c>)
 800389a:	4a23      	ldr	r2, [pc, #140]	; (8003928 <GPS_parse+0x230>)
 800389c:	4923      	ldr	r1, [pc, #140]	; (800392c <GPS_parse+0x234>)
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f018 ff3e 	bl	801c720 <siscanf>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	dd01      	ble.n	80038ae <GPS_parse+0x1b6>
            return 0;
 80038aa:	2300      	movs	r3, #0
 80038ac:	e000      	b.n	80038b0 <GPS_parse+0x1b8>
    }
    return 0;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3708      	adds	r7, #8
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	08020f54 	.word	0x08020f54
 80038bc:	20006d40 	.word	0x20006d40
 80038c0:	20006d3c 	.word	0x20006d3c
 80038c4:	20006d38 	.word	0x20006d38
 80038c8:	20006d34 	.word	0x20006d34
 80038cc:	20006d30 	.word	0x20006d30
 80038d0:	20006d2d 	.word	0x20006d2d
 80038d4:	20006d20 	.word	0x20006d20
 80038d8:	20006d2c 	.word	0x20006d2c
 80038dc:	20006d24 	.word	0x20006d24
 80038e0:	20006d28 	.word	0x20006d28
 80038e4:	08020f5c 	.word	0x08020f5c
 80038e8:	20006d14 	.word	0x20006d14
 80038ec:	08020f84 	.word	0x08020f84
 80038f0:	20006d4c 	.word	0x20006d4c
 80038f4:	20006d48 	.word	0x20006d48
 80038f8:	20006d44 	.word	0x20006d44
 80038fc:	08020f8c 	.word	0x08020f8c
 8003900:	08020fac 	.word	0x08020fac
 8003904:	20006d50 	.word	0x20006d50
 8003908:	08020fb4 	.word	0x08020fb4
 800390c:	08020fd0 	.word	0x08020fd0
 8003910:	20006d68 	.word	0x20006d68
 8003914:	20006d64 	.word	0x20006d64
 8003918:	20006d61 	.word	0x20006d61
 800391c:	20006d60 	.word	0x20006d60
 8003920:	20006d5c 	.word	0x20006d5c
 8003924:	20006d58 	.word	0x20006d58
 8003928:	20006d54 	.word	0x20006d54
 800392c:	08020fd8 	.word	0x08020fd8

08003930 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8003930:	b480      	push	{r7}
 8003932:	b087      	sub	sp, #28
 8003934:	af00      	add	r7, sp, #0
 8003936:	ed87 0a01 	vstr	s0, [r7, #4]
 800393a:	4603      	mov	r3, r0
 800393c:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 800393e:	ed97 7a01 	vldr	s14, [r7, #4]
 8003942:	eddf 6a20 	vldr	s13, [pc, #128]	; 80039c4 <GPS_nmea_to_dec+0x94>
 8003946:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800394a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800394e:	ee17 3a90 	vmov	r3, s15
 8003952:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	2264      	movs	r2, #100	; 0x64
 8003958:	fb02 f303 	mul.w	r3, r2, r3
 800395c:	ee07 3a90 	vmov	s15, r3
 8003960:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003964:	ed97 7a01 	vldr	s14, [r7, #4]
 8003968:	ee77 7a67 	vsub.f32	s15, s14, s15
 800396c:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8003970:	ed97 7a03 	vldr	s14, [r7, #12]
 8003974:	eddf 6a14 	vldr	s13, [pc, #80]	; 80039c8 <GPS_nmea_to_dec+0x98>
 8003978:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800397c:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	ee07 3a90 	vmov	s15, r3
 8003986:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800398a:	ed97 7a02 	vldr	s14, [r7, #8]
 800398e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003992:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 8003996:	78fb      	ldrb	r3, [r7, #3]
 8003998:	2b53      	cmp	r3, #83	; 0x53
 800399a:	d002      	beq.n	80039a2 <GPS_nmea_to_dec+0x72>
 800399c:	78fb      	ldrb	r3, [r7, #3]
 800399e:	2b57      	cmp	r3, #87	; 0x57
 80039a0:	d105      	bne.n	80039ae <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 80039a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80039a6:	eef1 7a67 	vneg.f32	s15, s15
 80039aa:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	ee07 3a90 	vmov	s15, r3
}
 80039b4:	eeb0 0a67 	vmov.f32	s0, s15
 80039b8:	371c      	adds	r7, #28
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	42c80000 	.word	0x42c80000
 80039c8:	42700000 	.word	0x42700000

080039cc <GPS_init>:

/*
 * TODO MRT code
 */

void GPS_init(UART_HandleTypeDef* data_uart, UART_HandleTypeDef* transmit_uart){
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	6039      	str	r1, [r7, #0]
	GPS_USART = data_uart;
 80039d6:	4a09      	ldr	r2, [pc, #36]	; (80039fc <GPS_init+0x30>)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6013      	str	r3, [r2, #0]
	SERIAL_USART = transmit_uart;
 80039dc:	4a08      	ldr	r2, [pc, #32]	; (8003a00 <GPS_init+0x34>)
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	6013      	str	r3, [r2, #0]
	HAL_UART_Transmit(SERIAL_USART,"\r\n\r\nGPS Init\r\n\r\n",16,HAL_MAX_DELAY);
 80039e2:	4b07      	ldr	r3, [pc, #28]	; (8003a00 <GPS_init+0x34>)
 80039e4:	6818      	ldr	r0, [r3, #0]
 80039e6:	f04f 33ff 	mov.w	r3, #4294967295
 80039ea:	2210      	movs	r2, #16
 80039ec:	4905      	ldr	r1, [pc, #20]	; (8003a04 <GPS_init+0x38>)
 80039ee:	f00b f922 	bl	800ec36 <HAL_UART_Transmit>
}
 80039f2:	bf00      	nop
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	20005fcc 	.word	0x20005fcc
 8003a00:	20006dd0 	.word	0x20006dd0
 8003a04:	08020ff8 	.word	0x08020ff8

08003a08 <__NVIC_SystemReset>:
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003a0c:	f3bf 8f4f 	dsb	sy
}
 8003a10:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003a12:	4b06      	ldr	r3, [pc, #24]	; (8003a2c <__NVIC_SystemReset+0x24>)
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003a1a:	4904      	ldr	r1, [pc, #16]	; (8003a2c <__NVIC_SystemReset+0x24>)
 8003a1c:	4b04      	ldr	r3, [pc, #16]	; (8003a30 <__NVIC_SystemReset+0x28>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003a22:	f3bf 8f4f 	dsb	sy
}
 8003a26:	bf00      	nop
    __NOP();
 8003a28:	bf00      	nop
 8003a2a:	e7fd      	b.n	8003a28 <__NVIC_SystemReset+0x20>
 8003a2c:	e000ed00 	.word	0xe000ed00
 8003a30:	05fa0004 	.word	0x05fa0004

08003a34 <MRT_externalFlashSetup>:


/*
 * User functions
 */
void MRT_externalFlashSetup(UART_HandleTypeDef* uart){
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	60fb      	str	r3, [r7, #12]
 8003a40:	e007      	b.n	8003a52 <MRT_externalFlashSetup+0x1e>
		FLAGS_NULL_BUFFER[i] = 0; //Setup the flags null buffer for the correct number of values
 8003a42:	4a10      	ldr	r2, [pc, #64]	; (8003a84 <MRT_externalFlashSetup+0x50>)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	4413      	add	r3, r2
 8003a48:	2200      	movs	r2, #0
 8003a4a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	3301      	adds	r3, #1
 8003a50:	60fb      	str	r3, [r7, #12]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	ddf4      	ble.n	8003a42 <MRT_externalFlashSetup+0xe>
	}

	if (!W25qxx_Init()) {
 8003a58:	f000 fc0c 	bl	8004274 <W25qxx_Init>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	f083 0301 	eor.w	r3, r3, #1
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d001      	beq.n	8003a6c <MRT_externalFlashSetup+0x38>
		Error_Handler(); // hangs and blinks LEDF
 8003a68:	f7ff f86c 	bl	8002b44 <Error_Handler>
	}
	MRT_WUProcedure(); //Needs to be called before getFlags() and after the W25xx_Init()
 8003a6c:	f004 fa54 	bl	8007f18 <MRT_WUProcedure>
	MRT_getFlags();
 8003a70:	f000 f86c 	bl	8003b4c <MRT_getFlags>
	MRT_resetInfo(uart);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f000 f94f 	bl	8003d18 <MRT_resetInfo>
}
 8003a7a:	bf00      	nop
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	20006dd4 	.word	0x20006dd4

08003a88 <HAL_GPIO_EXTI_Callback>:


/*
 * Helper functions
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	4603      	mov	r3, r0
 8003a90:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == IN_Button_Pin){
 8003a92:	88fb      	ldrh	r3, [r7, #6]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d101      	bne.n	8003a9c <HAL_GPIO_EXTI_Callback+0x14>
		//Manual reset from external button
		MRT_resetFromStart();
 8003a98:	f000 f804 	bl	8003aa4 <MRT_resetFromStart>
	}

}
 8003a9c:	bf00      	nop
 8003a9e:	3708      	adds	r7, #8
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <MRT_resetFromStart>:


void MRT_resetFromStart(void){
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
	//Clear wakeup and reset flags
	W25qxx_EraseSector(1);
 8003aa8:	2001      	movs	r0, #1
 8003aaa:	f000 fd35 	bl	8004518 <W25qxx_EraseSector>
	W25qxx_WriteSector(FLAGS_NULL_BUFFER, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003aae:	2303      	movs	r3, #3
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	2101      	movs	r1, #1
 8003ab4:	4807      	ldr	r0, [pc, #28]	; (8003ad4 <MRT_resetFromStart+0x30>)
 8003ab6:	f000 fe79 	bl	80047ac <W25qxx_WriteSector>

	//Clear RTC time (last recorded)
	W25qxx_EraseSector(2);
 8003aba:	2002      	movs	r0, #2
 8003abc:	f000 fd2c 	bl	8004518 <W25qxx_EraseSector>
	W25qxx_WriteSector(RTC_TIME_NULL_BUFFER, 2, RTC_TIME_OFFSET, 3);
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	2102      	movs	r1, #2
 8003ac6:	4804      	ldr	r0, [pc, #16]	; (8003ad8 <MRT_resetFromStart+0x34>)
 8003ac8:	f000 fe70 	bl	80047ac <W25qxx_WriteSector>

	//Clear all saved data of ejection stages
	//TODO

	//Shutdown Iridium
	MRT_Static_Iridium_Shutdown();
 8003acc:	f002 fdfc 	bl	80066c8 <MRT_Static_Iridium_Shutdown>

	//Reset function
	NVIC_SystemReset();
 8003ad0:	f7ff ff9a 	bl	8003a08 <__NVIC_SystemReset>
 8003ad4:	20006dd4 	.word	0x20006dd4
 8003ad8:	200004a0 	.word	0x200004a0

08003adc <MRT_updateExternalFlashBuffers>:
}


void MRT_updateExternalFlashBuffers(void){
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	607b      	str	r3, [r7, #4]
 8003ae6:	e00c      	b.n	8003b02 <MRT_updateExternalFlashBuffers+0x26>
		flash_flags_buffer[i] = *flash_flags[i];
 8003ae8:	4a14      	ldr	r2, [pc, #80]	; (8003b3c <MRT_updateExternalFlashBuffers+0x60>)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003af0:	7819      	ldrb	r1, [r3, #0]
 8003af2:	4a13      	ldr	r2, [pc, #76]	; (8003b40 <MRT_updateExternalFlashBuffers+0x64>)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	4413      	add	r3, r2
 8003af8:	460a      	mov	r2, r1
 8003afa:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	3301      	adds	r3, #1
 8003b00:	607b      	str	r3, [r7, #4]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	ddef      	ble.n	8003ae8 <MRT_updateExternalFlashBuffers+0xc>
	}
	for (int i = 0; i < 3; i++){
 8003b08:	2300      	movs	r3, #0
 8003b0a:	603b      	str	r3, [r7, #0]
 8003b0c:	e00c      	b.n	8003b28 <MRT_updateExternalFlashBuffers+0x4c>
		flash_time_buffer[i] = *flash_time[i];
 8003b0e:	4a0d      	ldr	r2, [pc, #52]	; (8003b44 <MRT_updateExternalFlashBuffers+0x68>)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b16:	7819      	ldrb	r1, [r3, #0]
 8003b18:	4a0b      	ldr	r2, [pc, #44]	; (8003b48 <MRT_updateExternalFlashBuffers+0x6c>)
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	460a      	mov	r2, r1
 8003b20:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; i++){
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	3301      	adds	r3, #1
 8003b26:	603b      	str	r3, [r7, #0]
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	ddef      	ble.n	8003b0e <MRT_updateExternalFlashBuffers+0x32>
	}
}
 8003b2e:	bf00      	nop
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr
 8003b3c:	20000008 	.word	0x20000008
 8003b40:	2000606c 	.word	0x2000606c
 8003b44:	20000014 	.word	0x20000014
 8003b48:	200067d4 	.word	0x200067d4

08003b4c <MRT_getFlags>:


void MRT_getFlags(void){
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0

	//Retrieve flags
	W25qxx_ReadSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003b52:	2303      	movs	r3, #3
 8003b54:	2200      	movs	r2, #0
 8003b56:	2101      	movs	r1, #1
 8003b58:	4865      	ldr	r0, [pc, #404]	; (8003cf0 <MRT_getFlags+0x1a4>)
 8003b5a:	f000 ff65 	bl	8004a28 <W25qxx_ReadSector>

	//Retrieve RTC time (last recorded)
	W25qxx_ReadSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003b5e:	2303      	movs	r3, #3
 8003b60:	2200      	movs	r2, #0
 8003b62:	2102      	movs	r1, #2
 8003b64:	4863      	ldr	r0, [pc, #396]	; (8003cf4 <MRT_getFlags+0x1a8>)
 8003b66:	f000 ff5f 	bl	8004a28 <W25qxx_ReadSector>

	//If RTC detected a wake up, update the flash memory
	if (wu_flag == 1){
 8003b6a:	4b63      	ldr	r3, [pc, #396]	; (8003cf8 <MRT_getFlags+0x1ac>)
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d10e      	bne.n	8003b90 <MRT_getFlags+0x44>
		//Write the new number of wake up to external flash
		flash_flags_buffer[WU_FLAG_OFFSET] = flash_flags_buffer[WU_FLAG_OFFSET] + 1; //Update number of wake up
 8003b72:	4b5f      	ldr	r3, [pc, #380]	; (8003cf0 <MRT_getFlags+0x1a4>)
 8003b74:	785b      	ldrb	r3, [r3, #1]
 8003b76:	3301      	adds	r3, #1
 8003b78:	b2da      	uxtb	r2, r3
 8003b7a:	4b5d      	ldr	r3, [pc, #372]	; (8003cf0 <MRT_getFlags+0x1a4>)
 8003b7c:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 8003b7e:	2001      	movs	r0, #1
 8003b80:	f000 fcca 	bl	8004518 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003b84:	2303      	movs	r3, #3
 8003b86:	2200      	movs	r2, #0
 8003b88:	2101      	movs	r1, #1
 8003b8a:	4859      	ldr	r0, [pc, #356]	; (8003cf0 <MRT_getFlags+0x1a4>)
 8003b8c:	f000 fe0e 	bl	80047ac <W25qxx_WriteSector>
	}

	//Assign each value read to their variable
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003b90:	2300      	movs	r3, #0
 8003b92:	607b      	str	r3, [r7, #4]
 8003b94:	e00b      	b.n	8003bae <MRT_getFlags+0x62>
		*flash_flags[i] = flash_flags_buffer[i];
 8003b96:	4a59      	ldr	r2, [pc, #356]	; (8003cfc <MRT_getFlags+0x1b0>)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b9e:	4954      	ldr	r1, [pc, #336]	; (8003cf0 <MRT_getFlags+0x1a4>)
 8003ba0:	687a      	ldr	r2, [r7, #4]
 8003ba2:	440a      	add	r2, r1
 8003ba4:	7812      	ldrb	r2, [r2, #0]
 8003ba6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	3301      	adds	r3, #1
 8003bac:	607b      	str	r3, [r7, #4]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	ddf0      	ble.n	8003b96 <MRT_getFlags+0x4a>
	}
	for (int i = 0; i < 3; i++){
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	603b      	str	r3, [r7, #0]
 8003bb8:	e00b      	b.n	8003bd2 <MRT_getFlags+0x86>
		*flash_time[i] = flash_time_buffer[i];
 8003bba:	4a51      	ldr	r2, [pc, #324]	; (8003d00 <MRT_getFlags+0x1b4>)
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc2:	494c      	ldr	r1, [pc, #304]	; (8003cf4 <MRT_getFlags+0x1a8>)
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	440a      	add	r2, r1
 8003bc8:	7812      	ldrb	r2, [r2, #0]
 8003bca:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; i++){
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	3301      	adds	r3, #1
 8003bd0:	603b      	str	r3, [r7, #0]
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	ddf0      	ble.n	8003bba <MRT_getFlags+0x6e>
	}


	//Check flags values
	//Reset flag
	if (reset_flag != 0 && reset_flag !=1){ //If random value (none was written)
 8003bd8:	4b4a      	ldr	r3, [pc, #296]	; (8003d04 <MRT_getFlags+0x1b8>)
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d013      	beq.n	8003c08 <MRT_getFlags+0xbc>
 8003be0:	4b48      	ldr	r3, [pc, #288]	; (8003d04 <MRT_getFlags+0x1b8>)
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d00f      	beq.n	8003c08 <MRT_getFlags+0xbc>
		reset_flag = 0;
 8003be8:	4b46      	ldr	r3, [pc, #280]	; (8003d04 <MRT_getFlags+0x1b8>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 8003bee:	4b45      	ldr	r3, [pc, #276]	; (8003d04 <MRT_getFlags+0x1b8>)
 8003bf0:	781a      	ldrb	r2, [r3, #0]
 8003bf2:	4b3f      	ldr	r3, [pc, #252]	; (8003cf0 <MRT_getFlags+0x1a4>)
 8003bf4:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(1);
 8003bf6:	2001      	movs	r0, #1
 8003bf8:	f000 fc8e 	bl	8004518 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	2200      	movs	r2, #0
 8003c00:	2101      	movs	r1, #1
 8003c02:	483b      	ldr	r0, [pc, #236]	; (8003cf0 <MRT_getFlags+0x1a4>)
 8003c04:	f000 fdd2 	bl	80047ac <W25qxx_WriteSector>
	}

	//Wake up flag
	if (wu_flag != 0 && wu_flag !=1 && wu_flag !=2){ //If random value (none was written)
 8003c08:	4b3b      	ldr	r3, [pc, #236]	; (8003cf8 <MRT_getFlags+0x1ac>)
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d017      	beq.n	8003c40 <MRT_getFlags+0xf4>
 8003c10:	4b39      	ldr	r3, [pc, #228]	; (8003cf8 <MRT_getFlags+0x1ac>)
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d013      	beq.n	8003c40 <MRT_getFlags+0xf4>
 8003c18:	4b37      	ldr	r3, [pc, #220]	; (8003cf8 <MRT_getFlags+0x1ac>)
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d00f      	beq.n	8003c40 <MRT_getFlags+0xf4>
		wu_flag = 0;
 8003c20:	4b35      	ldr	r3, [pc, #212]	; (8003cf8 <MRT_getFlags+0x1ac>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[WU_FLAG_OFFSET] = wu_flag;
 8003c26:	4b34      	ldr	r3, [pc, #208]	; (8003cf8 <MRT_getFlags+0x1ac>)
 8003c28:	781a      	ldrb	r2, [r3, #0]
 8003c2a:	4b31      	ldr	r3, [pc, #196]	; (8003cf0 <MRT_getFlags+0x1a4>)
 8003c2c:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 8003c2e:	2001      	movs	r0, #1
 8003c30:	f000 fc72 	bl	8004518 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003c34:	2303      	movs	r3, #3
 8003c36:	2200      	movs	r2, #0
 8003c38:	2101      	movs	r1, #1
 8003c3a:	482d      	ldr	r0, [pc, #180]	; (8003cf0 <MRT_getFlags+0x1a4>)
 8003c3c:	f000 fdb6 	bl	80047ac <W25qxx_WriteSector>
	}

	//IWDG flag
	if (iwdg_flag != 0 && iwdg_flag !=1){ //If random value (none was written)
 8003c40:	4b31      	ldr	r3, [pc, #196]	; (8003d08 <MRT_getFlags+0x1bc>)
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d013      	beq.n	8003c70 <MRT_getFlags+0x124>
 8003c48:	4b2f      	ldr	r3, [pc, #188]	; (8003d08 <MRT_getFlags+0x1bc>)
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d00f      	beq.n	8003c70 <MRT_getFlags+0x124>
		iwdg_flag = 0;
 8003c50:	4b2d      	ldr	r3, [pc, #180]	; (8003d08 <MRT_getFlags+0x1bc>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8003c56:	4b2c      	ldr	r3, [pc, #176]	; (8003d08 <MRT_getFlags+0x1bc>)
 8003c58:	781a      	ldrb	r2, [r3, #0]
 8003c5a:	4b25      	ldr	r3, [pc, #148]	; (8003cf0 <MRT_getFlags+0x1a4>)
 8003c5c:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(1);
 8003c5e:	2001      	movs	r0, #1
 8003c60:	f000 fc5a 	bl	8004518 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003c64:	2303      	movs	r3, #3
 8003c66:	2200      	movs	r2, #0
 8003c68:	2101      	movs	r1, #1
 8003c6a:	4821      	ldr	r0, [pc, #132]	; (8003cf0 <MRT_getFlags+0x1a4>)
 8003c6c:	f000 fd9e 	bl	80047ac <W25qxx_WriteSector>
	}


	//Check RTC time values
	//Hours
	if (!(prev_hours >= 0 && prev_hours < 24)){ //If random value (none was written)
 8003c70:	4b26      	ldr	r3, [pc, #152]	; (8003d0c <MRT_getFlags+0x1c0>)
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	2b17      	cmp	r3, #23
 8003c76:	d90f      	bls.n	8003c98 <MRT_getFlags+0x14c>
		prev_hours = 0;
 8003c78:	4b24      	ldr	r3, [pc, #144]	; (8003d0c <MRT_getFlags+0x1c0>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_HOURS_OFFSET] = prev_hours;
 8003c7e:	4b23      	ldr	r3, [pc, #140]	; (8003d0c <MRT_getFlags+0x1c0>)
 8003c80:	781a      	ldrb	r2, [r3, #0]
 8003c82:	4b1c      	ldr	r3, [pc, #112]	; (8003cf4 <MRT_getFlags+0x1a8>)
 8003c84:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(2);
 8003c86:	2002      	movs	r0, #2
 8003c88:	f000 fc46 	bl	8004518 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	2200      	movs	r2, #0
 8003c90:	2102      	movs	r1, #2
 8003c92:	4818      	ldr	r0, [pc, #96]	; (8003cf4 <MRT_getFlags+0x1a8>)
 8003c94:	f000 fd8a 	bl	80047ac <W25qxx_WriteSector>
	}

	//Minutes
	if (!(prev_min >= 0 && prev_min < 60)){ //If random value (none was written)
 8003c98:	4b1d      	ldr	r3, [pc, #116]	; (8003d10 <MRT_getFlags+0x1c4>)
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	2b3b      	cmp	r3, #59	; 0x3b
 8003c9e:	d90f      	bls.n	8003cc0 <MRT_getFlags+0x174>
		prev_min = 0;
 8003ca0:	4b1b      	ldr	r3, [pc, #108]	; (8003d10 <MRT_getFlags+0x1c4>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_MIN_OFFSET] = prev_min;
 8003ca6:	4b1a      	ldr	r3, [pc, #104]	; (8003d10 <MRT_getFlags+0x1c4>)
 8003ca8:	781a      	ldrb	r2, [r3, #0]
 8003caa:	4b12      	ldr	r3, [pc, #72]	; (8003cf4 <MRT_getFlags+0x1a8>)
 8003cac:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(2);
 8003cae:	2002      	movs	r0, #2
 8003cb0:	f000 fc32 	bl	8004518 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	2102      	movs	r1, #2
 8003cba:	480e      	ldr	r0, [pc, #56]	; (8003cf4 <MRT_getFlags+0x1a8>)
 8003cbc:	f000 fd76 	bl	80047ac <W25qxx_WriteSector>
	}

	//Seconds
	if (!(prev_sec >= 0 && prev_sec < 60)){ //If random value (none was written)
 8003cc0:	4b14      	ldr	r3, [pc, #80]	; (8003d14 <MRT_getFlags+0x1c8>)
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	2b3b      	cmp	r3, #59	; 0x3b
 8003cc6:	d90f      	bls.n	8003ce8 <MRT_getFlags+0x19c>
		prev_sec = 0;
 8003cc8:	4b12      	ldr	r3, [pc, #72]	; (8003d14 <MRT_getFlags+0x1c8>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_SEC_OFFSET] = prev_sec;
 8003cce:	4b11      	ldr	r3, [pc, #68]	; (8003d14 <MRT_getFlags+0x1c8>)
 8003cd0:	781a      	ldrb	r2, [r3, #0]
 8003cd2:	4b08      	ldr	r3, [pc, #32]	; (8003cf4 <MRT_getFlags+0x1a8>)
 8003cd4:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(2);
 8003cd6:	2002      	movs	r0, #2
 8003cd8:	f000 fc1e 	bl	8004518 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003cdc:	2303      	movs	r3, #3
 8003cde:	2200      	movs	r2, #0
 8003ce0:	2102      	movs	r1, #2
 8003ce2:	4804      	ldr	r0, [pc, #16]	; (8003cf4 <MRT_getFlags+0x1a8>)
 8003ce4:	f000 fd62 	bl	80047ac <W25qxx_WriteSector>
	}
}
 8003ce8:	bf00      	nop
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	2000606c 	.word	0x2000606c
 8003cf4:	200067d4 	.word	0x200067d4
 8003cf8:	20000711 	.word	0x20000711
 8003cfc:	20000008 	.word	0x20000008
 8003d00:	20000014 	.word	0x20000014
 8003d04:	2000049a 	.word	0x2000049a
 8003d08:	2000049b 	.word	0x2000049b
 8003d0c:	2000049c 	.word	0x2000049c
 8003d10:	2000049d 	.word	0x2000049d
 8003d14:	2000049e 	.word	0x2000049e

08003d18 <MRT_resetInfo>:


void MRT_resetInfo(UART_HandleTypeDef* uart){
 8003d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d1a:	b0a7      	sub	sp, #156	; 0x9c
 8003d1c:	af04      	add	r7, sp, #16
 8003d1e:	6078      	str	r0, [r7, #4]

	  char buffer[100];
	  sprintf(buffer,"Reset: %i,  WU: %i,  IWDG: %i\r\nPrevious RTC time: %i:%i:%i\r\n",reset_flag, wu_flag, iwdg_flag, prev_hours, prev_min, prev_sec);
 8003d20:	4b55      	ldr	r3, [pc, #340]	; (8003e78 <MRT_resetInfo+0x160>)
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	461d      	mov	r5, r3
 8003d26:	4b55      	ldr	r3, [pc, #340]	; (8003e7c <MRT_resetInfo+0x164>)
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	461e      	mov	r6, r3
 8003d2c:	4b54      	ldr	r3, [pc, #336]	; (8003e80 <MRT_resetInfo+0x168>)
 8003d2e:	781b      	ldrb	r3, [r3, #0]
 8003d30:	461a      	mov	r2, r3
 8003d32:	4b54      	ldr	r3, [pc, #336]	; (8003e84 <MRT_resetInfo+0x16c>)
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	4619      	mov	r1, r3
 8003d38:	4b53      	ldr	r3, [pc, #332]	; (8003e88 <MRT_resetInfo+0x170>)
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	461c      	mov	r4, r3
 8003d3e:	4b53      	ldr	r3, [pc, #332]	; (8003e8c <MRT_resetInfo+0x174>)
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	f107 0020 	add.w	r0, r7, #32
 8003d46:	9303      	str	r3, [sp, #12]
 8003d48:	9402      	str	r4, [sp, #8]
 8003d4a:	9101      	str	r1, [sp, #4]
 8003d4c:	9200      	str	r2, [sp, #0]
 8003d4e:	4633      	mov	r3, r6
 8003d50:	462a      	mov	r2, r5
 8003d52:	494f      	ldr	r1, [pc, #316]	; (8003e90 <MRT_resetInfo+0x178>)
 8003d54:	f018 fcc4 	bl	801c6e0 <siprintf>
	  HAL_UART_Transmit(uart, buffer, strlen(buffer), HAL_MAX_DELAY);
 8003d58:	f107 0320 	add.w	r3, r7, #32
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f7fc fa51 	bl	8000204 <strlen>
 8003d62:	4603      	mov	r3, r0
 8003d64:	b29a      	uxth	r2, r3
 8003d66:	f107 0120 	add.w	r1, r7, #32
 8003d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f00a ff61 	bl	800ec36 <HAL_UART_Transmit>

	  //Check if IWDG is being deactivated
	  if (iwdg_flag==1){
 8003d74:	4b42      	ldr	r3, [pc, #264]	; (8003e80 <MRT_resetInfo+0x168>)
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d11e      	bne.n	8003dba <MRT_resetInfo+0xa2>
		  HAL_UART_Transmit(uart, "Deactivating IWDG\r\n", 19, HAL_MAX_DELAY);
 8003d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8003d80:	2213      	movs	r2, #19
 8003d82:	4944      	ldr	r1, [pc, #272]	; (8003e94 <MRT_resetInfo+0x17c>)
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f00a ff56 	bl	800ec36 <HAL_UART_Transmit>

		  iwdg_flag = 0; //Flip flag
 8003d8a:	4b3d      	ldr	r3, [pc, #244]	; (8003e80 <MRT_resetInfo+0x168>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
		  flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8003d90:	4b3b      	ldr	r3, [pc, #236]	; (8003e80 <MRT_resetInfo+0x168>)
 8003d92:	781a      	ldrb	r2, [r3, #0]
 8003d94:	4b40      	ldr	r3, [pc, #256]	; (8003e98 <MRT_resetInfo+0x180>)
 8003d96:	709a      	strb	r2, [r3, #2]
		  W25qxx_EraseSector(1);
 8003d98:	2001      	movs	r0, #1
 8003d9a:	f000 fbbd 	bl	8004518 <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003d9e:	2303      	movs	r3, #3
 8003da0:	2200      	movs	r2, #0
 8003da2:	2101      	movs	r1, #1
 8003da4:	483c      	ldr	r0, [pc, #240]	; (8003e98 <MRT_resetInfo+0x180>)
 8003da6:	f000 fd01 	bl	80047ac <W25qxx_WriteSector>

		  HAL_Delay(1000);
 8003daa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003dae:	f004 fd6b 	bl	8008888 <HAL_Delay>

		  //Go to sleep
		  MRT_StandByMode(SLEEP_TIME);
 8003db2:	f648 40a0 	movw	r0, #36000	; 0x8ca0
 8003db6:	f004 f96d 	bl	8008094 <MRT_StandByMode>
	  }


	  //Check if we are after waking up (and at which wake up we are at)
	  if (wu_flag>0){
 8003dba:	4b30      	ldr	r3, [pc, #192]	; (8003e7c <MRT_resetInfo+0x164>)
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d03a      	beq.n	8003e38 <MRT_resetInfo+0x120>
		  char buf[20];
		  sprintf(buf, "FC wake up %i\r\n", wu_flag);
 8003dc2:	4b2e      	ldr	r3, [pc, #184]	; (8003e7c <MRT_resetInfo+0x164>)
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	f107 030c 	add.w	r3, r7, #12
 8003dcc:	4933      	ldr	r1, [pc, #204]	; (8003e9c <MRT_resetInfo+0x184>)
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f018 fc86 	bl	801c6e0 <siprintf>
		  HAL_UART_Transmit(uart, buf, strlen(buf), HAL_MAX_DELAY);
 8003dd4:	f107 030c 	add.w	r3, r7, #12
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7fc fa13 	bl	8000204 <strlen>
 8003dde:	4603      	mov	r3, r0
 8003de0:	b29a      	uxth	r2, r3
 8003de2:	f107 010c 	add.w	r1, r7, #12
 8003de6:	f04f 33ff 	mov.w	r3, #4294967295
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f00a ff23 	bl	800ec36 <HAL_UART_Transmit>

		  HAL_UART_Transmit(uart, "Resetting RTC time\r\n", 20, HAL_MAX_DELAY);
 8003df0:	f04f 33ff 	mov.w	r3, #4294967295
 8003df4:	2214      	movs	r2, #20
 8003df6:	492a      	ldr	r1, [pc, #168]	; (8003ea0 <MRT_resetInfo+0x188>)
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f00a ff1c 	bl	800ec36 <HAL_UART_Transmit>


		  //Clear RTC time (last recorded)
		  W25qxx_EraseSector(2);
 8003dfe:	2002      	movs	r0, #2
 8003e00:	f000 fb8a 	bl	8004518 <W25qxx_EraseSector>
		  W25qxx_WriteSector(RTC_TIME_NULL_BUFFER, 2, RTC_TIME_OFFSET, 3);
 8003e04:	2303      	movs	r3, #3
 8003e06:	2200      	movs	r2, #0
 8003e08:	2102      	movs	r1, #2
 8003e0a:	4826      	ldr	r0, [pc, #152]	; (8003ea4 <MRT_resetInfo+0x18c>)
 8003e0c:	f000 fcce 	bl	80047ac <W25qxx_WriteSector>

		  //Update variables (to 0)
		  for (int i = 0; i < 3; i++){
 8003e10:	2300      	movs	r3, #0
 8003e12:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003e16:	e00b      	b.n	8003e30 <MRT_resetInfo+0x118>
			  *flash_time[i] = 0x0;
 8003e18:	4a23      	ldr	r2, [pc, #140]	; (8003ea8 <MRT_resetInfo+0x190>)
 8003e1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e22:	2200      	movs	r2, #0
 8003e24:	701a      	strb	r2, [r3, #0]
		  for (int i = 0; i < 3; i++){
 8003e26:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003e30:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	ddef      	ble.n	8003e18 <MRT_resetInfo+0x100>

	  }


	  //Check if we start from the beginning
	  if (reset_flag==0){
 8003e38:	4b0f      	ldr	r3, [pc, #60]	; (8003e78 <MRT_resetInfo+0x160>)
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d116      	bne.n	8003e6e <MRT_resetInfo+0x156>
		  HAL_UART_Transmit(uart, "FC restarted\r\n", 14, HAL_MAX_DELAY);
 8003e40:	f04f 33ff 	mov.w	r3, #4294967295
 8003e44:	220e      	movs	r2, #14
 8003e46:	4919      	ldr	r1, [pc, #100]	; (8003eac <MRT_resetInfo+0x194>)
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f00a fef4 	bl	800ec36 <HAL_UART_Transmit>

		  reset_flag = 1; //Flip flag
 8003e4e:	4b0a      	ldr	r3, [pc, #40]	; (8003e78 <MRT_resetInfo+0x160>)
 8003e50:	2201      	movs	r2, #1
 8003e52:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
	      flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 8003e54:	4b08      	ldr	r3, [pc, #32]	; (8003e78 <MRT_resetInfo+0x160>)
 8003e56:	781a      	ldrb	r2, [r3, #0]
 8003e58:	4b0f      	ldr	r3, [pc, #60]	; (8003e98 <MRT_resetInfo+0x180>)
 8003e5a:	701a      	strb	r2, [r3, #0]
		  W25qxx_EraseSector(1);
 8003e5c:	2001      	movs	r0, #1
 8003e5e:	f000 fb5b 	bl	8004518 <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003e62:	2303      	movs	r3, #3
 8003e64:	2200      	movs	r2, #0
 8003e66:	2101      	movs	r1, #1
 8003e68:	480b      	ldr	r0, [pc, #44]	; (8003e98 <MRT_resetInfo+0x180>)
 8003e6a:	f000 fc9f 	bl	80047ac <W25qxx_WriteSector>
	  }
}
 8003e6e:	bf00      	nop
 8003e70:	378c      	adds	r7, #140	; 0x8c
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e76:	bf00      	nop
 8003e78:	2000049a 	.word	0x2000049a
 8003e7c:	20000711 	.word	0x20000711
 8003e80:	2000049b 	.word	0x2000049b
 8003e84:	2000049c 	.word	0x2000049c
 8003e88:	2000049d 	.word	0x2000049d
 8003e8c:	2000049e 	.word	0x2000049e
 8003e90:	0802103c 	.word	0x0802103c
 8003e94:	0802107c 	.word	0x0802107c
 8003e98:	2000606c 	.word	0x2000606c
 8003e9c:	08021090 	.word	0x08021090
 8003ea0:	080210a0 	.word	0x080210a0
 8003ea4:	200004a0 	.word	0x200004a0
 8003ea8:	20000014 	.word	0x20000014
 8003eac:	080210b8 	.word	0x080210b8

08003eb0 <MRT_saveRTCTime>:


/*
 * Update and save the RTC time in external flash memory
 */
void MRT_saveRTCTime(void){
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	af00      	add	r7, sp, #0
	MRT_updateExternalFlashBuffers();
 8003eb4:	f7ff fe12 	bl	8003adc <MRT_updateExternalFlashBuffers>

	//Write new RTC time to flash memory
	W25qxx_EraseSector(2);
 8003eb8:	2002      	movs	r0, #2
 8003eba:	f000 fb2d 	bl	8004518 <W25qxx_EraseSector>
	W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	2102      	movs	r1, #2
 8003ec4:	4802      	ldr	r0, [pc, #8]	; (8003ed0 <MRT_saveRTCTime+0x20>)
 8003ec6:	f000 fc71 	bl	80047ac <W25qxx_WriteSector>
}
 8003eca:	bf00      	nop
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	200067d4 	.word	0x200067d4

08003ed4 <MRT_getContinuity>:
 * Checks the continuity of the gates
 *
 * returns a binary number in its decimal form. Each bit is the state of a gate.
 * bit3 bit2 bit1 bit0 = drogue1 drogue2 prop1 prop2
 */
uint8_t MRT_getContinuity(void){
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
	uint8_t drogue1 = HAL_GPIO_ReadPin(IN_EJ_Drogue_Cont_GPIO_Port, IN_EJ_Drogue_Cont_Pin);
 8003eda:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003ede:	4815      	ldr	r0, [pc, #84]	; (8003f34 <MRT_getContinuity+0x60>)
 8003ee0:	f005 fbc6 	bl	8009670 <HAL_GPIO_ReadPin>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	71fb      	strb	r3, [r7, #7]
	uint8_t drogue2 = HAL_GPIO_ReadPin(IN_EJ_Main_Cont_GPIO_Port, IN_EJ_Main_Cont_Pin);
 8003ee8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003eec:	4811      	ldr	r0, [pc, #68]	; (8003f34 <MRT_getContinuity+0x60>)
 8003eee:	f005 fbbf 	bl	8009670 <HAL_GPIO_ReadPin>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	71bb      	strb	r3, [r7, #6]
	uint8_t prop1 = HAL_GPIO_ReadPin(IN_PyroValve_Cont_1_GPIO_Port, IN_PyroValve_Cont_1_Pin);
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	480e      	ldr	r0, [pc, #56]	; (8003f34 <MRT_getContinuity+0x60>)
 8003efa:	f005 fbb9 	bl	8009670 <HAL_GPIO_ReadPin>
 8003efe:	4603      	mov	r3, r0
 8003f00:	717b      	strb	r3, [r7, #5]
	uint8_t prop2 = HAL_GPIO_ReadPin(IN_PyroValve_Cont_2_GPIO_Port, IN_PyroValve_Cont_2_Pin);
 8003f02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f06:	480c      	ldr	r0, [pc, #48]	; (8003f38 <MRT_getContinuity+0x64>)
 8003f08:	f005 fbb2 	bl	8009670 <HAL_GPIO_ReadPin>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	713b      	strb	r3, [r7, #4]
	uint8_t continuity = 8*drogue1 + 4*drogue2 + 2*prop1 + prop2;
 8003f10:	79fb      	ldrb	r3, [r7, #7]
 8003f12:	005a      	lsls	r2, r3, #1
 8003f14:	79bb      	ldrb	r3, [r7, #6]
 8003f16:	4413      	add	r3, r2
 8003f18:	005a      	lsls	r2, r3, #1
 8003f1a:	797b      	ldrb	r3, [r7, #5]
 8003f1c:	4413      	add	r3, r2
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	005b      	lsls	r3, r3, #1
 8003f22:	b2da      	uxtb	r2, r3
 8003f24:	793b      	ldrb	r3, [r7, #4]
 8003f26:	4413      	add	r3, r2
 8003f28:	70fb      	strb	r3, [r7, #3]
	return continuity;
 8003f2a:	78fb      	ldrb	r3, [r7, #3]
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3708      	adds	r7, #8
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	40021800 	.word	0x40021800
 8003f38:	40021400 	.word	0x40021400
 8003f3c:	00000000 	.word	0x00000000

08003f40 <MRT_prop_poll_pressure_transducer>:


/*
 * Get the pressure transducer voltage (poll ADC)
 */
float MRT_prop_poll_pressure_transducer(ADC_HandleTypeDef* hadc) {
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
	// reading adc
	HAL_ADC_Start(hadc);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f004 fd05 	bl	8008958 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, 1000);
 8003f4e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f004 fe05 	bl	8008b62 <HAL_ADC_PollForConversion>
	uint32_t pressure_sensor_raw = HAL_ADC_GetValue(hadc);
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f004 fe8d 	bl	8008c78 <HAL_ADC_GetValue>
 8003f5e:	60f8      	str	r0, [r7, #12]
	HAL_ADC_Stop(hadc);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f004 fdcb 	bl	8008afc <HAL_ADC_Stop>

	float voltage = (float) (pressure_sensor_raw / 4095.0) * 3.3; // assuming 12 bits
 8003f66:	68f8      	ldr	r0, [r7, #12]
 8003f68:	f7fc faec 	bl	8000544 <__aeabi_ui2d>
 8003f6c:	a312      	add	r3, pc, #72	; (adr r3, 8003fb8 <MRT_prop_poll_pressure_transducer+0x78>)
 8003f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f72:	f7fc fc8b 	bl	800088c <__aeabi_ddiv>
 8003f76:	4602      	mov	r2, r0
 8003f78:	460b      	mov	r3, r1
 8003f7a:	4610      	mov	r0, r2
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	f7fc fe53 	bl	8000c28 <__aeabi_d2f>
 8003f82:	4603      	mov	r3, r0
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7fc faff 	bl	8000588 <__aeabi_f2d>
 8003f8a:	a30d      	add	r3, pc, #52	; (adr r3, 8003fc0 <MRT_prop_poll_pressure_transducer+0x80>)
 8003f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f90:	f7fc fb52 	bl	8000638 <__aeabi_dmul>
 8003f94:	4602      	mov	r2, r0
 8003f96:	460b      	mov	r3, r1
 8003f98:	4610      	mov	r0, r2
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	f7fc fe44 	bl	8000c28 <__aeabi_d2f>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	60bb      	str	r3, [r7, #8]

	// convert using transfer function
	// TODO

	return voltage;
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	ee07 3a90 	vmov	s15, r3
}
 8003faa:	eeb0 0a67 	vmov.f32	s0, s15
 8003fae:	3710      	adds	r7, #16
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	f3af 8000 	nop.w
 8003fb8:	00000000 	.word	0x00000000
 8003fbc:	40affe00 	.word	0x40affe00
 8003fc0:	66666666 	.word	0x66666666
 8003fc4:	400a6666 	.word	0x400a6666

08003fc8 <MRT_getAltitude>:

/*
 * Gets the altitude using temperature, pressure and sea-level pressure
 *https://www.mide.com/air-pressure-at-altitude-calculator
 */
float MRT_getAltitude(float pressure){
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b082      	sub	sp, #8
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	ed87 0a01 	vstr	s0, [r7, #4]
	return BASE_HEIGHT+(SEA_LEVEL_TEMPERATURE/-0.0065)*(pow(pressure/SEA_LEVEL_PRESSURE,(-R*-0.0065/(go*M)))-1);
 8003fd2:	edd7 7a01 	vldr	s15, [r7, #4]
 8003fd6:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8004058 <MRT_getAltitude+0x90>
 8003fda:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003fde:	ee16 0a90 	vmov	r0, s13
 8003fe2:	f7fc fad1 	bl	8000588 <__aeabi_f2d>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	ed9f 1b17 	vldr	d1, [pc, #92]	; 8004048 <MRT_getAltitude+0x80>
 8003fee:	ec43 2b10 	vmov	d0, r2, r3
 8003ff2:	f015 fe43 	bl	8019c7c <pow>
 8003ff6:	ec51 0b10 	vmov	r0, r1, d0
 8003ffa:	f04f 0200 	mov.w	r2, #0
 8003ffe:	4b17      	ldr	r3, [pc, #92]	; (800405c <MRT_getAltitude+0x94>)
 8004000:	f7fc f962 	bl	80002c8 <__aeabi_dsub>
 8004004:	4602      	mov	r2, r0
 8004006:	460b      	mov	r3, r1
 8004008:	4610      	mov	r0, r2
 800400a:	4619      	mov	r1, r3
 800400c:	a310      	add	r3, pc, #64	; (adr r3, 8004050 <MRT_getAltitude+0x88>)
 800400e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004012:	f7fc fb11 	bl	8000638 <__aeabi_dmul>
 8004016:	4602      	mov	r2, r0
 8004018:	460b      	mov	r3, r1
 800401a:	4610      	mov	r0, r2
 800401c:	4619      	mov	r1, r3
 800401e:	f04f 0200 	mov.w	r2, #0
 8004022:	4b0f      	ldr	r3, [pc, #60]	; (8004060 <MRT_getAltitude+0x98>)
 8004024:	f7fc f952 	bl	80002cc <__adddf3>
 8004028:	4602      	mov	r2, r0
 800402a:	460b      	mov	r3, r1
 800402c:	4610      	mov	r0, r2
 800402e:	4619      	mov	r1, r3
 8004030:	f7fc fdfa 	bl	8000c28 <__aeabi_d2f>
 8004034:	4603      	mov	r3, r0
 8004036:	ee07 3a90 	vmov	s15, r3
}
 800403a:	eeb0 0a67 	vmov.f32	s0, s15
 800403e:	3708      	adds	r7, #8
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	f3af 8000 	nop.w
 8004048:	b537afba 	.word	0xb537afba
 800404c:	3fc85a8b 	.word	0x3fc85a8b
 8004050:	76276276 	.word	0x76276276
 8004054:	c0e481c2 	.word	0xc0e481c2
 8004058:	447d8000 	.word	0x447d8000
 800405c:	3ff00000 	.word	0x3ff00000
 8004060:	40590000 	.word	0x40590000

08004064 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b086      	sub	sp, #24
 8004068:	af02      	add	r7, sp, #8
 800406a:	4603      	mov	r3, r0
 800406c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 800406e:	f107 020f 	add.w	r2, r7, #15
 8004072:	1df9      	adds	r1, r7, #7
 8004074:	2364      	movs	r3, #100	; 0x64
 8004076:	9300      	str	r3, [sp, #0]
 8004078:	2301      	movs	r3, #1
 800407a:	4804      	ldr	r0, [pc, #16]	; (800408c <W25qxx_Spi+0x28>)
 800407c:	f009 fcd0 	bl	800da20 <HAL_SPI_TransmitReceive>
	return ret;
 8004080:	7bfb      	ldrb	r3, [r7, #15]
}
 8004082:	4618      	mov	r0, r3
 8004084:	3710      	adds	r7, #16
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	20005fd0 	.word	0x20005fd0

08004090 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8004096:	2300      	movs	r3, #0
 8004098:	60fb      	str	r3, [r7, #12]
 800409a:	2300      	movs	r3, #0
 800409c:	60bb      	str	r3, [r7, #8]
 800409e:	2300      	movs	r3, #0
 80040a0:	607b      	str	r3, [r7, #4]
 80040a2:	2300      	movs	r3, #0
 80040a4:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80040a6:	2200      	movs	r2, #0
 80040a8:	2140      	movs	r1, #64	; 0x40
 80040aa:	4813      	ldr	r0, [pc, #76]	; (80040f8 <W25qxx_ReadID+0x68>)
 80040ac:	f005 faf8 	bl	80096a0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 80040b0:	209f      	movs	r0, #159	; 0x9f
 80040b2:	f7ff ffd7 	bl	8004064 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80040b6:	20a5      	movs	r0, #165	; 0xa5
 80040b8:	f7ff ffd4 	bl	8004064 <W25qxx_Spi>
 80040bc:	4603      	mov	r3, r0
 80040be:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80040c0:	20a5      	movs	r0, #165	; 0xa5
 80040c2:	f7ff ffcf 	bl	8004064 <W25qxx_Spi>
 80040c6:	4603      	mov	r3, r0
 80040c8:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80040ca:	20a5      	movs	r0, #165	; 0xa5
 80040cc:	f7ff ffca 	bl	8004064 <W25qxx_Spi>
 80040d0:	4603      	mov	r3, r0
 80040d2:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80040d4:	2201      	movs	r2, #1
 80040d6:	2140      	movs	r1, #64	; 0x40
 80040d8:	4807      	ldr	r0, [pc, #28]	; (80040f8 <W25qxx_ReadID+0x68>)
 80040da:	f005 fae1 	bl	80096a0 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	041a      	lsls	r2, r3, #16
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	021b      	lsls	r3, r3, #8
 80040e6:	4313      	orrs	r3, r2
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	60fb      	str	r3, [r7, #12]
	return Temp;
 80040ee:	68fb      	ldr	r3, [r7, #12]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	40020c00 	.word	0x40020c00

080040fc <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 80040fc:	b590      	push	{r4, r7, lr}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004102:	2200      	movs	r2, #0
 8004104:	2140      	movs	r1, #64	; 0x40
 8004106:	4816      	ldr	r0, [pc, #88]	; (8004160 <W25qxx_ReadUniqID+0x64>)
 8004108:	f005 faca 	bl	80096a0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 800410c:	204b      	movs	r0, #75	; 0x4b
 800410e:	f7ff ffa9 	bl	8004064 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8004112:	2300      	movs	r3, #0
 8004114:	71fb      	strb	r3, [r7, #7]
 8004116:	e005      	b.n	8004124 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004118:	20a5      	movs	r0, #165	; 0xa5
 800411a:	f7ff ffa3 	bl	8004064 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800411e:	79fb      	ldrb	r3, [r7, #7]
 8004120:	3301      	adds	r3, #1
 8004122:	71fb      	strb	r3, [r7, #7]
 8004124:	79fb      	ldrb	r3, [r7, #7]
 8004126:	2b03      	cmp	r3, #3
 8004128:	d9f6      	bls.n	8004118 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 800412a:	2300      	movs	r3, #0
 800412c:	71bb      	strb	r3, [r7, #6]
 800412e:	e00b      	b.n	8004148 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004130:	79bc      	ldrb	r4, [r7, #6]
 8004132:	20a5      	movs	r0, #165	; 0xa5
 8004134:	f7ff ff96 	bl	8004064 <W25qxx_Spi>
 8004138:	4603      	mov	r3, r0
 800413a:	461a      	mov	r2, r3
 800413c:	4b09      	ldr	r3, [pc, #36]	; (8004164 <W25qxx_ReadUniqID+0x68>)
 800413e:	4423      	add	r3, r4
 8004140:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 8004142:	79bb      	ldrb	r3, [r7, #6]
 8004144:	3301      	adds	r3, #1
 8004146:	71bb      	strb	r3, [r7, #6]
 8004148:	79bb      	ldrb	r3, [r7, #6]
 800414a:	2b07      	cmp	r3, #7
 800414c:	d9f0      	bls.n	8004130 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800414e:	2201      	movs	r2, #1
 8004150:	2140      	movs	r1, #64	; 0x40
 8004152:	4803      	ldr	r0, [pc, #12]	; (8004160 <W25qxx_ReadUniqID+0x64>)
 8004154:	f005 faa4 	bl	80096a0 <HAL_GPIO_WritePin>
}
 8004158:	bf00      	nop
 800415a:	370c      	adds	r7, #12
 800415c:	46bd      	mov	sp, r7
 800415e:	bd90      	pop	{r4, r7, pc}
 8004160:	40020c00 	.word	0x40020c00
 8004164:	20006dd8 	.word	0x20006dd8

08004168 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800416c:	2200      	movs	r2, #0
 800416e:	2140      	movs	r1, #64	; 0x40
 8004170:	4807      	ldr	r0, [pc, #28]	; (8004190 <W25qxx_WriteEnable+0x28>)
 8004172:	f005 fa95 	bl	80096a0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8004176:	2006      	movs	r0, #6
 8004178:	f7ff ff74 	bl	8004064 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800417c:	2201      	movs	r2, #1
 800417e:	2140      	movs	r1, #64	; 0x40
 8004180:	4803      	ldr	r0, [pc, #12]	; (8004190 <W25qxx_WriteEnable+0x28>)
 8004182:	f005 fa8d 	bl	80096a0 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8004186:	2001      	movs	r0, #1
 8004188:	f011 fdc5 	bl	8015d16 <osDelay>
}
 800418c:	bf00      	nop
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40020c00 	.word	0x40020c00

08004194 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	4603      	mov	r3, r0
 800419c:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 800419e:	2300      	movs	r3, #0
 80041a0:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80041a2:	2200      	movs	r2, #0
 80041a4:	2140      	movs	r1, #64	; 0x40
 80041a6:	481c      	ldr	r0, [pc, #112]	; (8004218 <W25qxx_ReadStatusRegister+0x84>)
 80041a8:	f005 fa7a 	bl	80096a0 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 80041ac:	79fb      	ldrb	r3, [r7, #7]
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d10c      	bne.n	80041cc <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 80041b2:	2005      	movs	r0, #5
 80041b4:	f7ff ff56 	bl	8004064 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80041b8:	20a5      	movs	r0, #165	; 0xa5
 80041ba:	f7ff ff53 	bl	8004064 <W25qxx_Spi>
 80041be:	4603      	mov	r3, r0
 80041c0:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 80041c2:	4a16      	ldr	r2, [pc, #88]	; (800421c <W25qxx_ReadStatusRegister+0x88>)
 80041c4:	7bfb      	ldrb	r3, [r7, #15]
 80041c6:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80041ca:	e01b      	b.n	8004204 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 80041cc:	79fb      	ldrb	r3, [r7, #7]
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d10c      	bne.n	80041ec <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 80041d2:	2035      	movs	r0, #53	; 0x35
 80041d4:	f7ff ff46 	bl	8004064 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80041d8:	20a5      	movs	r0, #165	; 0xa5
 80041da:	f7ff ff43 	bl	8004064 <W25qxx_Spi>
 80041de:	4603      	mov	r3, r0
 80041e0:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80041e2:	4a0e      	ldr	r2, [pc, #56]	; (800421c <W25qxx_ReadStatusRegister+0x88>)
 80041e4:	7bfb      	ldrb	r3, [r7, #15]
 80041e6:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 80041ea:	e00b      	b.n	8004204 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 80041ec:	2015      	movs	r0, #21
 80041ee:	f7ff ff39 	bl	8004064 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80041f2:	20a5      	movs	r0, #165	; 0xa5
 80041f4:	f7ff ff36 	bl	8004064 <W25qxx_Spi>
 80041f8:	4603      	mov	r3, r0
 80041fa:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 80041fc:	4a07      	ldr	r2, [pc, #28]	; (800421c <W25qxx_ReadStatusRegister+0x88>)
 80041fe:	7bfb      	ldrb	r3, [r7, #15]
 8004200:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004204:	2201      	movs	r2, #1
 8004206:	2140      	movs	r1, #64	; 0x40
 8004208:	4803      	ldr	r0, [pc, #12]	; (8004218 <W25qxx_ReadStatusRegister+0x84>)
 800420a:	f005 fa49 	bl	80096a0 <HAL_GPIO_WritePin>
	return status;
 800420e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}
 8004218:	40020c00 	.word	0x40020c00
 800421c:	20006dd8 	.word	0x20006dd8

08004220 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8004224:	2001      	movs	r0, #1
 8004226:	f011 fd76 	bl	8015d16 <osDelay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800422a:	2200      	movs	r2, #0
 800422c:	2140      	movs	r1, #64	; 0x40
 800422e:	480f      	ldr	r0, [pc, #60]	; (800426c <W25qxx_WaitForWriteEnd+0x4c>)
 8004230:	f005 fa36 	bl	80096a0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8004234:	2005      	movs	r0, #5
 8004236:	f7ff ff15 	bl	8004064 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800423a:	20a5      	movs	r0, #165	; 0xa5
 800423c:	f7ff ff12 	bl	8004064 <W25qxx_Spi>
 8004240:	4603      	mov	r3, r0
 8004242:	461a      	mov	r2, r3
 8004244:	4b0a      	ldr	r3, [pc, #40]	; (8004270 <W25qxx_WaitForWriteEnd+0x50>)
 8004246:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 800424a:	2001      	movs	r0, #1
 800424c:	f011 fd63 	bl	8015d16 <osDelay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8004250:	4b07      	ldr	r3, [pc, #28]	; (8004270 <W25qxx_WaitForWriteEnd+0x50>)
 8004252:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1ed      	bne.n	800423a <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800425e:	2201      	movs	r2, #1
 8004260:	2140      	movs	r1, #64	; 0x40
 8004262:	4802      	ldr	r0, [pc, #8]	; (800426c <W25qxx_WaitForWriteEnd+0x4c>)
 8004264:	f005 fa1c 	bl	80096a0 <HAL_GPIO_WritePin>
}
 8004268:	bf00      	nop
 800426a:	bd80      	pop	{r7, pc}
 800426c:	40020c00 	.word	0x40020c00
 8004270:	20006dd8 	.word	0x20006dd8

08004274 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 800427a:	4b90      	ldr	r3, [pc, #576]	; (80044bc <W25qxx_Init+0x248>)
 800427c:	2201      	movs	r2, #1
 800427e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 8004282:	e002      	b.n	800428a <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8004284:	2001      	movs	r0, #1
 8004286:	f011 fd46 	bl	8015d16 <osDelay>
	while (HAL_GetTick() < 100)
 800428a:	f004 faf1 	bl	8008870 <HAL_GetTick>
 800428e:	4603      	mov	r3, r0
 8004290:	2b63      	cmp	r3, #99	; 0x63
 8004292:	d9f7      	bls.n	8004284 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004294:	2201      	movs	r2, #1
 8004296:	2140      	movs	r1, #64	; 0x40
 8004298:	4889      	ldr	r0, [pc, #548]	; (80044c0 <W25qxx_Init+0x24c>)
 800429a:	f005 fa01 	bl	80096a0 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 800429e:	2064      	movs	r0, #100	; 0x64
 80042a0:	f011 fd39 	bl	8015d16 <osDelay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
 80042a4:	4887      	ldr	r0, [pc, #540]	; (80044c4 <W25qxx_Init+0x250>)
 80042a6:	f018 f94f 	bl	801c548 <puts>
#endif
	id = W25qxx_ReadID();
 80042aa:	f7ff fef1 	bl	8004090 <W25qxx_ReadID>
 80042ae:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
 80042b0:	6879      	ldr	r1, [r7, #4]
 80042b2:	4885      	ldr	r0, [pc, #532]	; (80044c8 <W25qxx_Init+0x254>)
 80042b4:	f018 f8c2 	bl	801c43c <iprintf>
#endif
	switch (id & 0x000000FF)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	3b11      	subs	r3, #17
 80042be:	2b0f      	cmp	r3, #15
 80042c0:	f200 808b 	bhi.w	80043da <W25qxx_Init+0x166>
 80042c4:	a201      	add	r2, pc, #4	; (adr r2, 80042cc <W25qxx_Init+0x58>)
 80042c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ca:	bf00      	nop
 80042cc:	080043c7 	.word	0x080043c7
 80042d0:	080043b3 	.word	0x080043b3
 80042d4:	0800439f 	.word	0x0800439f
 80042d8:	0800438b 	.word	0x0800438b
 80042dc:	08004377 	.word	0x08004377
 80042e0:	08004363 	.word	0x08004363
 80042e4:	0800434f 	.word	0x0800434f
 80042e8:	08004339 	.word	0x08004339
 80042ec:	08004323 	.word	0x08004323
 80042f0:	080043db 	.word	0x080043db
 80042f4:	080043db 	.word	0x080043db
 80042f8:	080043db 	.word	0x080043db
 80042fc:	080043db 	.word	0x080043db
 8004300:	080043db 	.word	0x080043db
 8004304:	080043db 	.word	0x080043db
 8004308:	0800430d 	.word	0x0800430d
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 800430c:	4b6b      	ldr	r3, [pc, #428]	; (80044bc <W25qxx_Init+0x248>)
 800430e:	220a      	movs	r2, #10
 8004310:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 8004312:	4b6a      	ldr	r3, [pc, #424]	; (80044bc <W25qxx_Init+0x248>)
 8004314:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004318:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
 800431a:	486c      	ldr	r0, [pc, #432]	; (80044cc <W25qxx_Init+0x258>)
 800431c:	f018 f914 	bl	801c548 <puts>
#endif
		break;
 8004320:	e064      	b.n	80043ec <W25qxx_Init+0x178>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8004322:	4b66      	ldr	r3, [pc, #408]	; (80044bc <W25qxx_Init+0x248>)
 8004324:	2209      	movs	r2, #9
 8004326:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8004328:	4b64      	ldr	r3, [pc, #400]	; (80044bc <W25qxx_Init+0x248>)
 800432a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800432e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
 8004330:	4867      	ldr	r0, [pc, #412]	; (80044d0 <W25qxx_Init+0x25c>)
 8004332:	f018 f909 	bl	801c548 <puts>
#endif
		break;
 8004336:	e059      	b.n	80043ec <W25qxx_Init+0x178>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8004338:	4b60      	ldr	r3, [pc, #384]	; (80044bc <W25qxx_Init+0x248>)
 800433a:	2208      	movs	r2, #8
 800433c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 800433e:	4b5f      	ldr	r3, [pc, #380]	; (80044bc <W25qxx_Init+0x248>)
 8004340:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004344:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
 8004346:	4863      	ldr	r0, [pc, #396]	; (80044d4 <W25qxx_Init+0x260>)
 8004348:	f018 f8fe 	bl	801c548 <puts>
#endif
		break;
 800434c:	e04e      	b.n	80043ec <W25qxx_Init+0x178>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 800434e:	4b5b      	ldr	r3, [pc, #364]	; (80044bc <W25qxx_Init+0x248>)
 8004350:	2207      	movs	r2, #7
 8004352:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8004354:	4b59      	ldr	r3, [pc, #356]	; (80044bc <W25qxx_Init+0x248>)
 8004356:	2280      	movs	r2, #128	; 0x80
 8004358:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
 800435a:	485f      	ldr	r0, [pc, #380]	; (80044d8 <W25qxx_Init+0x264>)
 800435c:	f018 f8f4 	bl	801c548 <puts>
#endif
		break;
 8004360:	e044      	b.n	80043ec <W25qxx_Init+0x178>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8004362:	4b56      	ldr	r3, [pc, #344]	; (80044bc <W25qxx_Init+0x248>)
 8004364:	2206      	movs	r2, #6
 8004366:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8004368:	4b54      	ldr	r3, [pc, #336]	; (80044bc <W25qxx_Init+0x248>)
 800436a:	2240      	movs	r2, #64	; 0x40
 800436c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
 800436e:	485b      	ldr	r0, [pc, #364]	; (80044dc <W25qxx_Init+0x268>)
 8004370:	f018 f8ea 	bl	801c548 <puts>
#endif
		break;
 8004374:	e03a      	b.n	80043ec <W25qxx_Init+0x178>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8004376:	4b51      	ldr	r3, [pc, #324]	; (80044bc <W25qxx_Init+0x248>)
 8004378:	2205      	movs	r2, #5
 800437a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 800437c:	4b4f      	ldr	r3, [pc, #316]	; (80044bc <W25qxx_Init+0x248>)
 800437e:	2220      	movs	r2, #32
 8004380:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
 8004382:	4857      	ldr	r0, [pc, #348]	; (80044e0 <W25qxx_Init+0x26c>)
 8004384:	f018 f8e0 	bl	801c548 <puts>
#endif
		break;
 8004388:	e030      	b.n	80043ec <W25qxx_Init+0x178>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 800438a:	4b4c      	ldr	r3, [pc, #304]	; (80044bc <W25qxx_Init+0x248>)
 800438c:	2204      	movs	r2, #4
 800438e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8004390:	4b4a      	ldr	r3, [pc, #296]	; (80044bc <W25qxx_Init+0x248>)
 8004392:	2210      	movs	r2, #16
 8004394:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
 8004396:	4853      	ldr	r0, [pc, #332]	; (80044e4 <W25qxx_Init+0x270>)
 8004398:	f018 f8d6 	bl	801c548 <puts>
#endif
		break;
 800439c:	e026      	b.n	80043ec <W25qxx_Init+0x178>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 800439e:	4b47      	ldr	r3, [pc, #284]	; (80044bc <W25qxx_Init+0x248>)
 80043a0:	2203      	movs	r2, #3
 80043a2:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 80043a4:	4b45      	ldr	r3, [pc, #276]	; (80044bc <W25qxx_Init+0x248>)
 80043a6:	2208      	movs	r2, #8
 80043a8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
 80043aa:	484f      	ldr	r0, [pc, #316]	; (80044e8 <W25qxx_Init+0x274>)
 80043ac:	f018 f8cc 	bl	801c548 <puts>
#endif
		break;
 80043b0:	e01c      	b.n	80043ec <W25qxx_Init+0x178>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 80043b2:	4b42      	ldr	r3, [pc, #264]	; (80044bc <W25qxx_Init+0x248>)
 80043b4:	2202      	movs	r2, #2
 80043b6:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 80043b8:	4b40      	ldr	r3, [pc, #256]	; (80044bc <W25qxx_Init+0x248>)
 80043ba:	2204      	movs	r2, #4
 80043bc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
 80043be:	484b      	ldr	r0, [pc, #300]	; (80044ec <W25qxx_Init+0x278>)
 80043c0:	f018 f8c2 	bl	801c548 <puts>
#endif
		break;
 80043c4:	e012      	b.n	80043ec <W25qxx_Init+0x178>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 80043c6:	4b3d      	ldr	r3, [pc, #244]	; (80044bc <W25qxx_Init+0x248>)
 80043c8:	2201      	movs	r2, #1
 80043ca:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 80043cc:	4b3b      	ldr	r3, [pc, #236]	; (80044bc <W25qxx_Init+0x248>)
 80043ce:	2202      	movs	r2, #2
 80043d0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
 80043d2:	4847      	ldr	r0, [pc, #284]	; (80044f0 <W25qxx_Init+0x27c>)
 80043d4:	f018 f8b8 	bl	801c548 <puts>
#endif
		break;
 80043d8:	e008      	b.n	80043ec <W25qxx_Init+0x178>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
 80043da:	4846      	ldr	r0, [pc, #280]	; (80044f4 <W25qxx_Init+0x280>)
 80043dc:	f018 f8b4 	bl	801c548 <puts>
#endif
		w25qxx.Lock = 0;
 80043e0:	4b36      	ldr	r3, [pc, #216]	; (80044bc <W25qxx_Init+0x248>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 80043e8:	2300      	movs	r3, #0
 80043ea:	e063      	b.n	80044b4 <W25qxx_Init+0x240>
	}
	w25qxx.PageSize = 256;
 80043ec:	4b33      	ldr	r3, [pc, #204]	; (80044bc <W25qxx_Init+0x248>)
 80043ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80043f2:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 80043f4:	4b31      	ldr	r3, [pc, #196]	; (80044bc <W25qxx_Init+0x248>)
 80043f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80043fa:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 80043fc:	4b2f      	ldr	r3, [pc, #188]	; (80044bc <W25qxx_Init+0x248>)
 80043fe:	69db      	ldr	r3, [r3, #28]
 8004400:	011b      	lsls	r3, r3, #4
 8004402:	4a2e      	ldr	r2, [pc, #184]	; (80044bc <W25qxx_Init+0x248>)
 8004404:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8004406:	4b2d      	ldr	r3, [pc, #180]	; (80044bc <W25qxx_Init+0x248>)
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	4a2c      	ldr	r2, [pc, #176]	; (80044bc <W25qxx_Init+0x248>)
 800440c:	6912      	ldr	r2, [r2, #16]
 800440e:	fb02 f303 	mul.w	r3, r2, r3
 8004412:	4a2a      	ldr	r2, [pc, #168]	; (80044bc <W25qxx_Init+0x248>)
 8004414:	8952      	ldrh	r2, [r2, #10]
 8004416:	fbb3 f3f2 	udiv	r3, r3, r2
 800441a:	4a28      	ldr	r2, [pc, #160]	; (80044bc <W25qxx_Init+0x248>)
 800441c:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 800441e:	4b27      	ldr	r3, [pc, #156]	; (80044bc <W25qxx_Init+0x248>)
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	011b      	lsls	r3, r3, #4
 8004424:	4a25      	ldr	r2, [pc, #148]	; (80044bc <W25qxx_Init+0x248>)
 8004426:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8004428:	4b24      	ldr	r3, [pc, #144]	; (80044bc <W25qxx_Init+0x248>)
 800442a:	695b      	ldr	r3, [r3, #20]
 800442c:	4a23      	ldr	r2, [pc, #140]	; (80044bc <W25qxx_Init+0x248>)
 800442e:	6912      	ldr	r2, [r2, #16]
 8004430:	fb02 f303 	mul.w	r3, r2, r3
 8004434:	0a9b      	lsrs	r3, r3, #10
 8004436:	4a21      	ldr	r2, [pc, #132]	; (80044bc <W25qxx_Init+0x248>)
 8004438:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 800443a:	f7ff fe5f 	bl	80040fc <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 800443e:	2001      	movs	r0, #1
 8004440:	f7ff fea8 	bl	8004194 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8004444:	2002      	movs	r0, #2
 8004446:	f7ff fea5 	bl	8004194 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 800444a:	2003      	movs	r0, #3
 800444c:	f7ff fea2 	bl	8004194 <W25qxx_ReadStatusRegister>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Page Size: %d Bytes\r\n", w25qxx.PageSize);
 8004450:	4b1a      	ldr	r3, [pc, #104]	; (80044bc <W25qxx_Init+0x248>)
 8004452:	895b      	ldrh	r3, [r3, #10]
 8004454:	4619      	mov	r1, r3
 8004456:	4828      	ldr	r0, [pc, #160]	; (80044f8 <W25qxx_Init+0x284>)
 8004458:	f017 fff0 	bl	801c43c <iprintf>
	printf("w25qxx Page Count: %d\r\n", w25qxx.PageCount);
 800445c:	4b17      	ldr	r3, [pc, #92]	; (80044bc <W25qxx_Init+0x248>)
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	4619      	mov	r1, r3
 8004462:	4826      	ldr	r0, [pc, #152]	; (80044fc <W25qxx_Init+0x288>)
 8004464:	f017 ffea 	bl	801c43c <iprintf>
	printf("w25qxx Sector Size: %d Bytes\r\n", w25qxx.SectorSize);
 8004468:	4b14      	ldr	r3, [pc, #80]	; (80044bc <W25qxx_Init+0x248>)
 800446a:	691b      	ldr	r3, [r3, #16]
 800446c:	4619      	mov	r1, r3
 800446e:	4824      	ldr	r0, [pc, #144]	; (8004500 <W25qxx_Init+0x28c>)
 8004470:	f017 ffe4 	bl	801c43c <iprintf>
	printf("w25qxx Sector Count: %d\r\n", w25qxx.SectorCount);
 8004474:	4b11      	ldr	r3, [pc, #68]	; (80044bc <W25qxx_Init+0x248>)
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	4619      	mov	r1, r3
 800447a:	4822      	ldr	r0, [pc, #136]	; (8004504 <W25qxx_Init+0x290>)
 800447c:	f017 ffde 	bl	801c43c <iprintf>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
 8004480:	4b0e      	ldr	r3, [pc, #56]	; (80044bc <W25qxx_Init+0x248>)
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	4619      	mov	r1, r3
 8004486:	4820      	ldr	r0, [pc, #128]	; (8004508 <W25qxx_Init+0x294>)
 8004488:	f017 ffd8 	bl	801c43c <iprintf>
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
 800448c:	4b0b      	ldr	r3, [pc, #44]	; (80044bc <W25qxx_Init+0x248>)
 800448e:	69db      	ldr	r3, [r3, #28]
 8004490:	4619      	mov	r1, r3
 8004492:	481e      	ldr	r0, [pc, #120]	; (800450c <W25qxx_Init+0x298>)
 8004494:	f017 ffd2 	bl	801c43c <iprintf>
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
 8004498:	4b08      	ldr	r3, [pc, #32]	; (80044bc <W25qxx_Init+0x248>)
 800449a:	6a1b      	ldr	r3, [r3, #32]
 800449c:	4619      	mov	r1, r3
 800449e:	481c      	ldr	r0, [pc, #112]	; (8004510 <W25qxx_Init+0x29c>)
 80044a0:	f017 ffcc 	bl	801c43c <iprintf>
	printf("w25qxx Init Done\r\n");
 80044a4:	481b      	ldr	r0, [pc, #108]	; (8004514 <W25qxx_Init+0x2a0>)
 80044a6:	f018 f84f 	bl	801c548 <puts>
#endif
	w25qxx.Lock = 0;
 80044aa:	4b04      	ldr	r3, [pc, #16]	; (80044bc <W25qxx_Init+0x248>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 80044b2:	2301      	movs	r3, #1
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3708      	adds	r7, #8
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	20006dd8 	.word	0x20006dd8
 80044c0:	40020c00 	.word	0x40020c00
 80044c4:	080210c8 	.word	0x080210c8
 80044c8:	080210e0 	.word	0x080210e0
 80044cc:	080210f4 	.word	0x080210f4
 80044d0:	0802110c 	.word	0x0802110c
 80044d4:	08021124 	.word	0x08021124
 80044d8:	0802113c 	.word	0x0802113c
 80044dc:	08021154 	.word	0x08021154
 80044e0:	0802116c 	.word	0x0802116c
 80044e4:	08021184 	.word	0x08021184
 80044e8:	0802119c 	.word	0x0802119c
 80044ec:	080211b4 	.word	0x080211b4
 80044f0:	080211cc 	.word	0x080211cc
 80044f4:	080211e4 	.word	0x080211e4
 80044f8:	080211f8 	.word	0x080211f8
 80044fc:	08021218 	.word	0x08021218
 8004500:	08021230 	.word	0x08021230
 8004504:	08021250 	.word	0x08021250
 8004508:	0802126c 	.word	0x0802126c
 800450c:	0802128c 	.word	0x0802128c
 8004510:	080212a8 	.word	0x080212a8
 8004514:	080212c8 	.word	0x080212c8

08004518 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8004520:	e002      	b.n	8004528 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8004522:	2001      	movs	r0, #1
 8004524:	f011 fbf7 	bl	8015d16 <osDelay>
	while (w25qxx.Lock == 1)
 8004528:	4b2d      	ldr	r3, [pc, #180]	; (80045e0 <W25qxx_EraseSector+0xc8>)
 800452a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800452e:	2b01      	cmp	r3, #1
 8004530:	d0f7      	beq.n	8004522 <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8004532:	4b2b      	ldr	r3, [pc, #172]	; (80045e0 <W25qxx_EraseSector+0xc8>)
 8004534:	2201      	movs	r2, #1
 8004536:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
 800453a:	f004 f999 	bl	8008870 <HAL_GetTick>
 800453e:	60f8      	str	r0, [r7, #12]
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
 8004540:	6879      	ldr	r1, [r7, #4]
 8004542:	4828      	ldr	r0, [pc, #160]	; (80045e4 <W25qxx_EraseSector+0xcc>)
 8004544:	f017 ff7a 	bl	801c43c <iprintf>
#endif
	W25qxx_WaitForWriteEnd();
 8004548:	f7ff fe6a 	bl	8004220 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 800454c:	4b24      	ldr	r3, [pc, #144]	; (80045e0 <W25qxx_EraseSector+0xc8>)
 800454e:	691a      	ldr	r2, [r3, #16]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	fb02 f303 	mul.w	r3, r2, r3
 8004556:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8004558:	f7ff fe06 	bl	8004168 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800455c:	2200      	movs	r2, #0
 800455e:	2140      	movs	r1, #64	; 0x40
 8004560:	4821      	ldr	r0, [pc, #132]	; (80045e8 <W25qxx_EraseSector+0xd0>)
 8004562:	f005 f89d 	bl	80096a0 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8004566:	4b1e      	ldr	r3, [pc, #120]	; (80045e0 <W25qxx_EraseSector+0xc8>)
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	2b08      	cmp	r3, #8
 800456c:	d909      	bls.n	8004582 <W25qxx_EraseSector+0x6a>
	{
		W25qxx_Spi(0x21);
 800456e:	2021      	movs	r0, #33	; 0x21
 8004570:	f7ff fd78 	bl	8004064 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	0e1b      	lsrs	r3, r3, #24
 8004578:	b2db      	uxtb	r3, r3
 800457a:	4618      	mov	r0, r3
 800457c:	f7ff fd72 	bl	8004064 <W25qxx_Spi>
 8004580:	e002      	b.n	8004588 <W25qxx_EraseSector+0x70>
	}
	else
	{
		W25qxx_Spi(0x20);
 8004582:	2020      	movs	r0, #32
 8004584:	f7ff fd6e 	bl	8004064 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	0c1b      	lsrs	r3, r3, #16
 800458c:	b2db      	uxtb	r3, r3
 800458e:	4618      	mov	r0, r3
 8004590:	f7ff fd68 	bl	8004064 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	0a1b      	lsrs	r3, r3, #8
 8004598:	b2db      	uxtb	r3, r3
 800459a:	4618      	mov	r0, r3
 800459c:	f7ff fd62 	bl	8004064 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	4618      	mov	r0, r3
 80045a6:	f7ff fd5d 	bl	8004064 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80045aa:	2201      	movs	r2, #1
 80045ac:	2140      	movs	r1, #64	; 0x40
 80045ae:	480e      	ldr	r0, [pc, #56]	; (80045e8 <W25qxx_EraseSector+0xd0>)
 80045b0:	f005 f876 	bl	80096a0 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80045b4:	f7ff fe34 	bl	8004220 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
 80045b8:	f004 f95a 	bl	8008870 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	4619      	mov	r1, r3
 80045c4:	4809      	ldr	r0, [pc, #36]	; (80045ec <W25qxx_EraseSector+0xd4>)
 80045c6:	f017 ff39 	bl	801c43c <iprintf>
#endif
	W25qxx_Delay(1);
 80045ca:	2001      	movs	r0, #1
 80045cc:	f011 fba3 	bl	8015d16 <osDelay>
	w25qxx.Lock = 0;
 80045d0:	4b03      	ldr	r3, [pc, #12]	; (80045e0 <W25qxx_EraseSector+0xc8>)
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80045d8:	bf00      	nop
 80045da:	3710      	adds	r7, #16
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	20006dd8 	.word	0x20006dd8
 80045e4:	08021320 	.word	0x08021320
 80045e8:	40020c00 	.word	0x40020c00
 80045ec:	08021344 	.word	0x08021344

080045f0 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 80045f8:	4b07      	ldr	r3, [pc, #28]	; (8004618 <W25qxx_SectorToPage+0x28>)
 80045fa:	691b      	ldr	r3, [r3, #16]
 80045fc:	687a      	ldr	r2, [r7, #4]
 80045fe:	fb02 f303 	mul.w	r3, r2, r3
 8004602:	4a05      	ldr	r2, [pc, #20]	; (8004618 <W25qxx_SectorToPage+0x28>)
 8004604:	8952      	ldrh	r2, [r2, #10]
 8004606:	fbb3 f3f2 	udiv	r3, r3, r2
}
 800460a:	4618      	mov	r0, r3
 800460c:	370c      	adds	r7, #12
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	20006dd8 	.word	0x20006dd8

0800461c <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
 8004628:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 800462a:	e002      	b.n	8004632 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 800462c:	2001      	movs	r0, #1
 800462e:	f011 fb72 	bl	8015d16 <osDelay>
	while (w25qxx.Lock == 1)
 8004632:	4b57      	ldr	r3, [pc, #348]	; (8004790 <W25qxx_WritePage+0x174>)
 8004634:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004638:	2b01      	cmp	r3, #1
 800463a:	d0f7      	beq.n	800462c <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 800463c:	4b54      	ldr	r3, [pc, #336]	; (8004790 <W25qxx_WritePage+0x174>)
 800463e:	2201      	movs	r2, #1
 8004640:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8004644:	683a      	ldr	r2, [r7, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4413      	add	r3, r2
 800464a:	4a51      	ldr	r2, [pc, #324]	; (8004790 <W25qxx_WritePage+0x174>)
 800464c:	8952      	ldrh	r2, [r2, #10]
 800464e:	4293      	cmp	r3, r2
 8004650:	d802      	bhi.n	8004658 <W25qxx_WritePage+0x3c>
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d105      	bne.n	8004664 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004658:	4b4d      	ldr	r3, [pc, #308]	; (8004790 <W25qxx_WritePage+0x174>)
 800465a:	895b      	ldrh	r3, [r3, #10]
 800465c:	461a      	mov	r2, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	4413      	add	r3, r2
 800466a:	4a49      	ldr	r2, [pc, #292]	; (8004790 <W25qxx_WritePage+0x174>)
 800466c:	8952      	ldrh	r2, [r2, #10]
 800466e:	4293      	cmp	r3, r2
 8004670:	d905      	bls.n	800467e <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004672:	4b47      	ldr	r3, [pc, #284]	; (8004790 <W25qxx_WritePage+0x174>)
 8004674:	895b      	ldrh	r3, [r3, #10]
 8004676:	461a      	mov	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	68b9      	ldr	r1, [r7, #8]
 8004684:	4843      	ldr	r0, [pc, #268]	; (8004794 <W25qxx_WritePage+0x178>)
 8004686:	f017 fed9 	bl	801c43c <iprintf>
	W25qxx_Delay(100);
 800468a:	2064      	movs	r0, #100	; 0x64
 800468c:	f011 fb43 	bl	8015d16 <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8004690:	f004 f8ee 	bl	8008870 <HAL_GetTick>
 8004694:	6138      	str	r0, [r7, #16]
#endif
	W25qxx_WaitForWriteEnd();
 8004696:	f7ff fdc3 	bl	8004220 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 800469a:	f7ff fd65 	bl	8004168 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800469e:	2200      	movs	r2, #0
 80046a0:	2140      	movs	r1, #64	; 0x40
 80046a2:	483d      	ldr	r0, [pc, #244]	; (8004798 <W25qxx_WritePage+0x17c>)
 80046a4:	f004 fffc 	bl	80096a0 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 80046a8:	4b39      	ldr	r3, [pc, #228]	; (8004790 <W25qxx_WritePage+0x174>)
 80046aa:	895b      	ldrh	r3, [r3, #10]
 80046ac:	461a      	mov	r2, r3
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	fb03 f302 	mul.w	r3, r3, r2
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	4413      	add	r3, r2
 80046b8:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 80046ba:	4b35      	ldr	r3, [pc, #212]	; (8004790 <W25qxx_WritePage+0x174>)
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	2b08      	cmp	r3, #8
 80046c0:	d909      	bls.n	80046d6 <W25qxx_WritePage+0xba>
	{
		W25qxx_Spi(0x12);
 80046c2:	2012      	movs	r0, #18
 80046c4:	f7ff fcce 	bl	8004064 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	0e1b      	lsrs	r3, r3, #24
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7ff fcc8 	bl	8004064 <W25qxx_Spi>
 80046d4:	e002      	b.n	80046dc <W25qxx_WritePage+0xc0>
	}
	else
	{
		W25qxx_Spi(0x02);
 80046d6:	2002      	movs	r0, #2
 80046d8:	f7ff fcc4 	bl	8004064 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	0c1b      	lsrs	r3, r3, #16
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7ff fcbe 	bl	8004064 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	0a1b      	lsrs	r3, r3, #8
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7ff fcb8 	bl	8004064 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7ff fcb3 	bl	8004064 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	b29a      	uxth	r2, r3
 8004702:	2364      	movs	r3, #100	; 0x64
 8004704:	68f9      	ldr	r1, [r7, #12]
 8004706:	4825      	ldr	r0, [pc, #148]	; (800479c <W25qxx_WritePage+0x180>)
 8004708:	f008 ff3d 	bl	800d586 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800470c:	2201      	movs	r2, #1
 800470e:	2140      	movs	r1, #64	; 0x40
 8004710:	4821      	ldr	r0, [pc, #132]	; (8004798 <W25qxx_WritePage+0x17c>)
 8004712:	f004 ffc5 	bl	80096a0 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8004716:	f7ff fd83 	bl	8004220 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 800471a:	f004 f8a9 	bl	8008870 <HAL_GetTick>
 800471e:	4602      	mov	r2, r0
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 8004726:	2300      	movs	r3, #0
 8004728:	617b      	str	r3, [r7, #20]
 800472a:	e018      	b.n	800475e <W25qxx_WritePage+0x142>
	{
		if ((i % 8 == 0) && (i > 2))
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	f003 0307 	and.w	r3, r3, #7
 8004732:	2b00      	cmp	r3, #0
 8004734:	d108      	bne.n	8004748 <W25qxx_WritePage+0x12c>
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	2b02      	cmp	r3, #2
 800473a:	d905      	bls.n	8004748 <W25qxx_WritePage+0x12c>
		{
			printf("\r\n");
 800473c:	4818      	ldr	r0, [pc, #96]	; (80047a0 <W25qxx_WritePage+0x184>)
 800473e:	f017 ff03 	bl	801c548 <puts>
			W25qxx_Delay(10);
 8004742:	200a      	movs	r0, #10
 8004744:	f011 fae7 	bl	8015d16 <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 8004748:	68fa      	ldr	r2, [r7, #12]
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	4413      	add	r3, r2
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	4619      	mov	r1, r3
 8004752:	4814      	ldr	r0, [pc, #80]	; (80047a4 <W25qxx_WritePage+0x188>)
 8004754:	f017 fe72 	bl	801c43c <iprintf>
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	3301      	adds	r3, #1
 800475c:	617b      	str	r3, [r7, #20]
 800475e:	697a      	ldr	r2, [r7, #20]
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	429a      	cmp	r2, r3
 8004764:	d3e2      	bcc.n	800472c <W25qxx_WritePage+0x110>
	}
	printf("\r\n");
 8004766:	480e      	ldr	r0, [pc, #56]	; (80047a0 <W25qxx_WritePage+0x184>)
 8004768:	f017 feee 	bl	801c548 <puts>
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
 800476c:	6939      	ldr	r1, [r7, #16]
 800476e:	480e      	ldr	r0, [pc, #56]	; (80047a8 <W25qxx_WritePage+0x18c>)
 8004770:	f017 fe64 	bl	801c43c <iprintf>
	W25qxx_Delay(100);
 8004774:	2064      	movs	r0, #100	; 0x64
 8004776:	f011 face 	bl	8015d16 <osDelay>
#endif
	W25qxx_Delay(1);
 800477a:	2001      	movs	r0, #1
 800477c:	f011 facb 	bl	8015d16 <osDelay>
	w25qxx.Lock = 0;
 8004780:	4b03      	ldr	r3, [pc, #12]	; (8004790 <W25qxx_WritePage+0x174>)
 8004782:	2200      	movs	r2, #0
 8004784:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004788:	bf00      	nop
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	20006dd8 	.word	0x20006dd8
 8004794:	080215a8 	.word	0x080215a8
 8004798:	40020c00 	.word	0x40020c00
 800479c:	20005fd0 	.word	0x20005fd0
 80047a0:	080215e4 	.word	0x080215e4
 80047a4:	080215e8 	.word	0x080215e8
 80047a8:	080215f0 	.word	0x080215f0

080047ac <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b088      	sub	sp, #32
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	607a      	str	r2, [r7, #4]
 80047b8:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 80047ba:	4b36      	ldr	r3, [pc, #216]	; (8004894 <W25qxx_WriteSector+0xe8>)
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d802      	bhi.n	80047ca <W25qxx_WriteSector+0x1e>
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d102      	bne.n	80047d0 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 80047ca:	4b32      	ldr	r3, [pc, #200]	; (8004894 <W25qxx_WriteSector+0xe8>)
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	68b9      	ldr	r1, [r7, #8]
 80047d6:	4830      	ldr	r0, [pc, #192]	; (8004898 <W25qxx_WriteSector+0xec>)
 80047d8:	f017 fe30 	bl	801c43c <iprintf>
	W25qxx_Delay(100);
 80047dc:	2064      	movs	r0, #100	; 0x64
 80047de:	f011 fa9a 	bl	8015d16 <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80047e2:	4b2c      	ldr	r3, [pc, #176]	; (8004894 <W25qxx_WriteSector+0xe8>)
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d306      	bcc.n	80047fa <W25qxx_WriteSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx WriteSector Faild!\r\n");
 80047ec:	482b      	ldr	r0, [pc, #172]	; (800489c <W25qxx_WriteSector+0xf0>)
 80047ee:	f017 feab 	bl	801c548 <puts>
		W25qxx_Delay(100);
 80047f2:	2064      	movs	r0, #100	; 0x64
 80047f4:	f011 fa8f 	bl	8015d16 <osDelay>
#endif
		return;
 80047f8:	e048      	b.n	800488c <W25qxx_WriteSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	441a      	add	r2, r3
 8004800:	4b24      	ldr	r3, [pc, #144]	; (8004894 <W25qxx_WriteSector+0xe8>)
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	429a      	cmp	r2, r3
 8004806:	d905      	bls.n	8004814 <W25qxx_WriteSector+0x68>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8004808:	4b22      	ldr	r3, [pc, #136]	; (8004894 <W25qxx_WriteSector+0xe8>)
 800480a:	691a      	ldr	r2, [r3, #16]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	61bb      	str	r3, [r7, #24]
 8004812:	e001      	b.n	8004818 <W25qxx_WriteSector+0x6c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8004818:	68b8      	ldr	r0, [r7, #8]
 800481a:	f7ff fee9 	bl	80045f0 <W25qxx_SectorToPage>
 800481e:	4602      	mov	r2, r0
 8004820:	4b1c      	ldr	r3, [pc, #112]	; (8004894 <W25qxx_WriteSector+0xe8>)
 8004822:	895b      	ldrh	r3, [r3, #10]
 8004824:	4619      	mov	r1, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	fbb3 f3f1 	udiv	r3, r3, r1
 800482c:	4413      	add	r3, r2
 800482e:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8004830:	4b18      	ldr	r3, [pc, #96]	; (8004894 <W25qxx_WriteSector+0xe8>)
 8004832:	895b      	ldrh	r3, [r3, #10]
 8004834:	461a      	mov	r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	fbb3 f1f2 	udiv	r1, r3, r2
 800483c:	fb02 f201 	mul.w	r2, r2, r1
 8004840:	1a9b      	subs	r3, r3, r2
 8004842:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	697a      	ldr	r2, [r7, #20]
 8004848:	69f9      	ldr	r1, [r7, #28]
 800484a:	68f8      	ldr	r0, [r7, #12]
 800484c:	f7ff fee6 	bl	800461c <W25qxx_WritePage>
		StartPage++;
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	3301      	adds	r3, #1
 8004854:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8004856:	4b0f      	ldr	r3, [pc, #60]	; (8004894 <W25qxx_WriteSector+0xe8>)
 8004858:	895b      	ldrh	r3, [r3, #10]
 800485a:	461a      	mov	r2, r3
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	1a9a      	subs	r2, r3, r2
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	4413      	add	r3, r2
 8004864:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8004866:	4b0b      	ldr	r3, [pc, #44]	; (8004894 <W25qxx_WriteSector+0xe8>)
 8004868:	895b      	ldrh	r3, [r3, #10]
 800486a:	461a      	mov	r2, r3
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	68fa      	ldr	r2, [r7, #12]
 8004872:	4413      	add	r3, r2
 8004874:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8004876:	2300      	movs	r3, #0
 8004878:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	2b00      	cmp	r3, #0
 800487e:	dce1      	bgt.n	8004844 <W25qxx_WriteSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
 8004880:	4807      	ldr	r0, [pc, #28]	; (80048a0 <W25qxx_WriteSector+0xf4>)
 8004882:	f017 fe61 	bl	801c548 <puts>
	W25qxx_Delay(100);
 8004886:	2064      	movs	r0, #100	; 0x64
 8004888:	f011 fa45 	bl	8015d16 <osDelay>
#endif
}
 800488c:	3720      	adds	r7, #32
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	20006dd8 	.word	0x20006dd8
 8004898:	08021614 	.word	0x08021614
 800489c:	08021654 	.word	0x08021654
 80048a0:	08021674 	.word	0x08021674

080048a4 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b086      	sub	sp, #24
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	607a      	str	r2, [r7, #4]
 80048b0:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80048b2:	e002      	b.n	80048ba <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 80048b4:	2001      	movs	r0, #1
 80048b6:	f011 fa2e 	bl	8015d16 <osDelay>
	while (w25qxx.Lock == 1)
 80048ba:	4b54      	ldr	r3, [pc, #336]	; (8004a0c <W25qxx_ReadPage+0x168>)
 80048bc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d0f7      	beq.n	80048b4 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 80048c4:	4b51      	ldr	r3, [pc, #324]	; (8004a0c <W25qxx_ReadPage+0x168>)
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 80048cc:	4b4f      	ldr	r3, [pc, #316]	; (8004a0c <W25qxx_ReadPage+0x168>)
 80048ce:	895b      	ldrh	r3, [r3, #10]
 80048d0:	461a      	mov	r2, r3
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d802      	bhi.n	80048de <W25qxx_ReadPage+0x3a>
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d102      	bne.n	80048e4 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 80048de:	4b4b      	ldr	r3, [pc, #300]	; (8004a0c <W25qxx_ReadPage+0x168>)
 80048e0:	895b      	ldrh	r3, [r3, #10]
 80048e2:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	4413      	add	r3, r2
 80048ea:	4a48      	ldr	r2, [pc, #288]	; (8004a0c <W25qxx_ReadPage+0x168>)
 80048ec:	8952      	ldrh	r2, [r2, #10]
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d905      	bls.n	80048fe <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80048f2:	4b46      	ldr	r3, [pc, #280]	; (8004a0c <W25qxx_ReadPage+0x168>)
 80048f4:	895b      	ldrh	r3, [r3, #10]
 80048f6:	461a      	mov	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	68b9      	ldr	r1, [r7, #8]
 8004904:	4842      	ldr	r0, [pc, #264]	; (8004a10 <W25qxx_ReadPage+0x16c>)
 8004906:	f017 fd99 	bl	801c43c <iprintf>
	W25qxx_Delay(100);
 800490a:	2064      	movs	r0, #100	; 0x64
 800490c:	f011 fa03 	bl	8015d16 <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8004910:	f003 ffae 	bl	8008870 <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8004916:	4b3d      	ldr	r3, [pc, #244]	; (8004a0c <W25qxx_ReadPage+0x168>)
 8004918:	895b      	ldrh	r3, [r3, #10]
 800491a:	461a      	mov	r2, r3
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	fb03 f302 	mul.w	r3, r3, r2
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	4413      	add	r3, r2
 8004926:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004928:	2200      	movs	r2, #0
 800492a:	2140      	movs	r1, #64	; 0x40
 800492c:	4839      	ldr	r0, [pc, #228]	; (8004a14 <W25qxx_ReadPage+0x170>)
 800492e:	f004 feb7 	bl	80096a0 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8004932:	4b36      	ldr	r3, [pc, #216]	; (8004a0c <W25qxx_ReadPage+0x168>)
 8004934:	781b      	ldrb	r3, [r3, #0]
 8004936:	2b08      	cmp	r3, #8
 8004938:	d909      	bls.n	800494e <W25qxx_ReadPage+0xaa>
	{
		W25qxx_Spi(0x0C);
 800493a:	200c      	movs	r0, #12
 800493c:	f7ff fb92 	bl	8004064 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	0e1b      	lsrs	r3, r3, #24
 8004944:	b2db      	uxtb	r3, r3
 8004946:	4618      	mov	r0, r3
 8004948:	f7ff fb8c 	bl	8004064 <W25qxx_Spi>
 800494c:	e002      	b.n	8004954 <W25qxx_ReadPage+0xb0>
	}
	else
	{
		W25qxx_Spi(0x0B);
 800494e:	200b      	movs	r0, #11
 8004950:	f7ff fb88 	bl	8004064 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	0c1b      	lsrs	r3, r3, #16
 8004958:	b2db      	uxtb	r3, r3
 800495a:	4618      	mov	r0, r3
 800495c:	f7ff fb82 	bl	8004064 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	0a1b      	lsrs	r3, r3, #8
 8004964:	b2db      	uxtb	r3, r3
 8004966:	4618      	mov	r0, r3
 8004968:	f7ff fb7c 	bl	8004064 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	b2db      	uxtb	r3, r3
 8004970:	4618      	mov	r0, r3
 8004972:	f7ff fb77 	bl	8004064 <W25qxx_Spi>
	W25qxx_Spi(0);
 8004976:	2000      	movs	r0, #0
 8004978:	f7ff fb74 	bl	8004064 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	b29a      	uxth	r2, r3
 8004980:	2364      	movs	r3, #100	; 0x64
 8004982:	68f9      	ldr	r1, [r7, #12]
 8004984:	4824      	ldr	r0, [pc, #144]	; (8004a18 <W25qxx_ReadPage+0x174>)
 8004986:	f008 ff3a 	bl	800d7fe <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800498a:	2201      	movs	r2, #1
 800498c:	2140      	movs	r1, #64	; 0x40
 800498e:	4821      	ldr	r0, [pc, #132]	; (8004a14 <W25qxx_ReadPage+0x170>)
 8004990:	f004 fe86 	bl	80096a0 <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8004994:	f003 ff6c 	bl	8008870 <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 80049a0:	2300      	movs	r3, #0
 80049a2:	617b      	str	r3, [r7, #20]
 80049a4:	e018      	b.n	80049d8 <W25qxx_ReadPage+0x134>
	{
		if ((i % 8 == 0) && (i > 2))
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	f003 0307 	and.w	r3, r3, #7
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d108      	bne.n	80049c2 <W25qxx_ReadPage+0x11e>
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d905      	bls.n	80049c2 <W25qxx_ReadPage+0x11e>
		{
			printf("\r\n");
 80049b6:	4819      	ldr	r0, [pc, #100]	; (8004a1c <W25qxx_ReadPage+0x178>)
 80049b8:	f017 fdc6 	bl	801c548 <puts>
			W25qxx_Delay(10);
 80049bc:	200a      	movs	r0, #10
 80049be:	f011 f9aa 	bl	8015d16 <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	4413      	add	r3, r2
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	4619      	mov	r1, r3
 80049cc:	4814      	ldr	r0, [pc, #80]	; (8004a20 <W25qxx_ReadPage+0x17c>)
 80049ce:	f017 fd35 	bl	801c43c <iprintf>
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	3301      	adds	r3, #1
 80049d6:	617b      	str	r3, [r7, #20]
 80049d8:	697a      	ldr	r2, [r7, #20]
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	429a      	cmp	r2, r3
 80049de:	d3e2      	bcc.n	80049a6 <W25qxx_ReadPage+0x102>
	}
	printf("\r\n");
 80049e0:	480e      	ldr	r0, [pc, #56]	; (8004a1c <W25qxx_ReadPage+0x178>)
 80049e2:	f017 fdb1 	bl	801c548 <puts>
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
 80049e6:	6939      	ldr	r1, [r7, #16]
 80049e8:	480e      	ldr	r0, [pc, #56]	; (8004a24 <W25qxx_ReadPage+0x180>)
 80049ea:	f017 fd27 	bl	801c43c <iprintf>
	W25qxx_Delay(100);
 80049ee:	2064      	movs	r0, #100	; 0x64
 80049f0:	f011 f991 	bl	8015d16 <osDelay>
#endif
	W25qxx_Delay(1);
 80049f4:	2001      	movs	r0, #1
 80049f6:	f011 f98e 	bl	8015d16 <osDelay>
	w25qxx.Lock = 0;
 80049fa:	4b04      	ldr	r3, [pc, #16]	; (8004a0c <W25qxx_ReadPage+0x168>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004a02:	bf00      	nop
 8004a04:	3718      	adds	r7, #24
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	20006dd8 	.word	0x20006dd8
 8004a10:	080217c0 	.word	0x080217c0
 8004a14:	40020c00 	.word	0x40020c00
 8004a18:	20005fd0 	.word	0x20005fd0
 8004a1c:	080215e4 	.word	0x080215e4
 8004a20:	080215e8 	.word	0x080215e8
 8004a24:	080217fc 	.word	0x080217fc

08004a28 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b088      	sub	sp, #32
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	607a      	str	r2, [r7, #4]
 8004a34:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8004a36:	4b36      	ldr	r3, [pc, #216]	; (8004b10 <W25qxx_ReadSector+0xe8>)
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	683a      	ldr	r2, [r7, #0]
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d802      	bhi.n	8004a46 <W25qxx_ReadSector+0x1e>
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d102      	bne.n	8004a4c <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8004a46:	4b32      	ldr	r3, [pc, #200]	; (8004b10 <W25qxx_ReadSector+0xe8>)
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	68b9      	ldr	r1, [r7, #8]
 8004a52:	4830      	ldr	r0, [pc, #192]	; (8004b14 <W25qxx_ReadSector+0xec>)
 8004a54:	f017 fcf2 	bl	801c43c <iprintf>
	W25qxx_Delay(100);
 8004a58:	2064      	movs	r0, #100	; 0x64
 8004a5a:	f011 f95c 	bl	8015d16 <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8004a5e:	4b2c      	ldr	r3, [pc, #176]	; (8004b10 <W25qxx_ReadSector+0xe8>)
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d306      	bcc.n	8004a76 <W25qxx_ReadSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx ReadSector Faild!\r\n");
 8004a68:	482b      	ldr	r0, [pc, #172]	; (8004b18 <W25qxx_ReadSector+0xf0>)
 8004a6a:	f017 fd6d 	bl	801c548 <puts>
		W25qxx_Delay(100);
 8004a6e:	2064      	movs	r0, #100	; 0x64
 8004a70:	f011 f951 	bl	8015d16 <osDelay>
#endif
		return;
 8004a74:	e048      	b.n	8004b08 <W25qxx_ReadSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	441a      	add	r2, r3
 8004a7c:	4b24      	ldr	r3, [pc, #144]	; (8004b10 <W25qxx_ReadSector+0xe8>)
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d905      	bls.n	8004a90 <W25qxx_ReadSector+0x68>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8004a84:	4b22      	ldr	r3, [pc, #136]	; (8004b10 <W25qxx_ReadSector+0xe8>)
 8004a86:	691a      	ldr	r2, [r3, #16]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	61bb      	str	r3, [r7, #24]
 8004a8e:	e001      	b.n	8004a94 <W25qxx_ReadSector+0x6c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8004a94:	68b8      	ldr	r0, [r7, #8]
 8004a96:	f7ff fdab 	bl	80045f0 <W25qxx_SectorToPage>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	4b1c      	ldr	r3, [pc, #112]	; (8004b10 <W25qxx_ReadSector+0xe8>)
 8004a9e:	895b      	ldrh	r3, [r3, #10]
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	fbb3 f3f1 	udiv	r3, r3, r1
 8004aa8:	4413      	add	r3, r2
 8004aaa:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8004aac:	4b18      	ldr	r3, [pc, #96]	; (8004b10 <W25qxx_ReadSector+0xe8>)
 8004aae:	895b      	ldrh	r3, [r3, #10]
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	fbb3 f1f2 	udiv	r1, r3, r2
 8004ab8:	fb02 f201 	mul.w	r2, r2, r1
 8004abc:	1a9b      	subs	r3, r3, r2
 8004abe:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	697a      	ldr	r2, [r7, #20]
 8004ac4:	69f9      	ldr	r1, [r7, #28]
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f7ff feec 	bl	80048a4 <W25qxx_ReadPage>
		StartPage++;
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	3301      	adds	r3, #1
 8004ad0:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8004ad2:	4b0f      	ldr	r3, [pc, #60]	; (8004b10 <W25qxx_ReadSector+0xe8>)
 8004ad4:	895b      	ldrh	r3, [r3, #10]
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	1a9a      	subs	r2, r3, r2
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	4413      	add	r3, r2
 8004ae0:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8004ae2:	4b0b      	ldr	r3, [pc, #44]	; (8004b10 <W25qxx_ReadSector+0xe8>)
 8004ae4:	895b      	ldrh	r3, [r3, #10]
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	4413      	add	r3, r2
 8004af0:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8004af2:	2300      	movs	r3, #0
 8004af4:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	dce1      	bgt.n	8004ac0 <W25qxx_ReadSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
 8004afc:	4807      	ldr	r0, [pc, #28]	; (8004b1c <W25qxx_ReadSector+0xf4>)
 8004afe:	f017 fd23 	bl	801c548 <puts>
	W25qxx_Delay(100);
 8004b02:	2064      	movs	r0, #100	; 0x64
 8004b04:	f011 f907 	bl	8015d16 <osDelay>
#endif
}
 8004b08:	3720      	adds	r7, #32
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	20006dd8 	.word	0x20006dd8
 8004b14:	08021820 	.word	0x08021820
 8004b18:	08021860 	.word	0x08021860
 8004b1c:	08021880 	.word	0x08021880

08004b20 <_ZN7TwoWire5writeEi>:
    void onRequest( void (*)(void) );

    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	683a      	ldr	r2, [r7, #0]
 8004b32:	b2d2      	uxtb	r2, r2
 8004b34:	4611      	mov	r1, r2
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	4798      	blx	r3
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	3708      	adds	r7, #8
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}

08004b44 <_Z12ISBDCallbackv>:

bool ISBDCallback() __attribute__((weak));
void ISBDConsoleCallback(IridiumSBD *device, char c) __attribute__((weak));
void ISBDDiagsCallback(IridiumSBD *device, char c) __attribute__((weak));

bool ISBDCallback() { return true; }
 8004b44:	b480      	push	{r7}
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	2301      	movs	r3, #1
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <_Z19ISBDConsoleCallbackP10IridiumSBDc>:
void ISBDConsoleCallback(IridiumSBD *device, char c) { }
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	460b      	mov	r3, r1
 8004b5e:	70fb      	strb	r3, [r7, #3]
 8004b60:	bf00      	nop
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <_Z17ISBDDiagsCallbackP10IridiumSBDc>:
void ISBDDiagsCallback(IridiumSBD *device, char c) { }
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	460b      	mov	r3, r1
 8004b76:	70fb      	strb	r3, [r7, #3]
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <_ZN10IridiumSBD5beginEv>:



// Power on the RockBLOCK or return from sleep
int IridiumSBD::begin()
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d001      	beq.n	8004b9a <_ZN10IridiumSBD5beginEv+0x16>
      return ISBD_REENTRANT;
 8004b96:	2309      	movs	r3, #9
 8004b98:	e01b      	b.n	8004bd2 <_ZN10IridiumSBD5beginEv+0x4e>

   this->reentrant = true;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
   int ret = internalBegin();
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f000 fa76 	bl	8005094 <_ZN10IridiumSBD13internalBeginEv>
 8004ba8:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

   // Absent a successful startup, keep the device turned off
   if (ret != ISBD_SUCCESS)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d00b      	beq.n	8004bd0 <_ZN10IridiumSBD5beginEv+0x4c>
   {
      if (this->useSerial)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d002      	beq.n	8004bc8 <_ZN10IridiumSBD5beginEv+0x44>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 fdac 	bl	8005720 <_ZN10IridiumSBD13endSerialPortEv>
      power(false);
 8004bc8:	2100      	movs	r1, #0
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f000 fcf6 	bl	80055bc <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3710      	adds	r7, #16
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}

08004bda <_ZN10IridiumSBD5sleepEv>:
   return ret;
}

// Gracefully put device to lower power mode (if sleep pin provided)
int IridiumSBD::sleep()
{
 8004bda:	b580      	push	{r7, lr}
 8004bdc:	b084      	sub	sp, #16
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d001      	beq.n	8004bf0 <_ZN10IridiumSBD5sleepEv+0x16>
      return ISBD_REENTRANT;
 8004bec:	2309      	movs	r3, #9
 8004bee:	e028      	b.n	8004c42 <_ZN10IridiumSBD5sleepEv+0x68>

   if (this->useSerial && (this->sleepPin == -1))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d007      	beq.n	8004c0a <_ZN10IridiumSBD5sleepEv+0x30>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c04:	d101      	bne.n	8004c0a <_ZN10IridiumSBD5sleepEv+0x30>
      return ISBD_NO_SLEEP_PIN;
 8004c06:	230b      	movs	r3, #11
 8004c08:	e01b      	b.n	8004c42 <_ZN10IridiumSBD5sleepEv+0x68>

   this->reentrant = true;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
   int ret = internalSleep();
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 fbc8 	bl	80053a8 <_ZN10IridiumSBD13internalSleepEv>
 8004c18:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

   if (ret == ISBD_SUCCESS)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d10b      	bne.n	8004c40 <_ZN10IridiumSBD5sleepEv+0x66>
   {
      if (this->useSerial)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d002      	beq.n	8004c38 <_ZN10IridiumSBD5sleepEv+0x5e>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 fd74 	bl	8005720 <_ZN10IridiumSBD13endSerialPortEv>
      power(false); // power off
 8004c38:	2100      	movs	r1, #0
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 fcbe 	bl	80055bc <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 8004c40:	68fb      	ldr	r3, [r7, #12]
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}

08004c4a <_ZN10IridiumSBD16enableRingAlertsEb>:
{
   this->msstmWorkaroundRequested = useWorkAround;
}

void IridiumSBD::enableRingAlerts(bool enable) // true to enable SBDRING alerts and RING signal pin
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b082      	sub	sp, #8
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
 8004c52:	460b      	mov	r3, r1
 8004c54:	70fb      	strb	r3, [r7, #3]
   this->ringAlertsEnabled = enable;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	78fa      	ldrb	r2, [r7, #3]
 8004c5a:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
   if (enable)
 8004c5e:	78fb      	ldrb	r3, [r7, #3]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00e      	beq.n	8004c82 <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
   {
      this->ringAsserted = false;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
      if (!this->useSerial) // If we are using I2C, clear the ring indicator flag
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c72:	f083 0301 	eor.w	r3, r3, #1
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d002      	beq.n	8004c82 <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
      {
        clearRingIndicator();
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 f9b3 	bl	8004fe8 <_ZN10IridiumSBD18clearRingIndicatorEv>
      }
   }
}
 8004c82:	bf00      	nop
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
	...

08004c8c <_ZN10IridiumSBD13getSystemTimeER2tm>:

   return ret;
}

int IridiumSBD::getSystemTime(struct tm &tm)
{
 8004c8c:	b5b0      	push	{r4, r5, r7, lr}
 8004c8e:	b09c      	sub	sp, #112	; 0x70
 8004c90:	af02      	add	r7, sp, #8
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
   char msstmResponseBuf[24];

   send(F("AT-MSSTM\r"));
 8004c96:	2301      	movs	r3, #1
 8004c98:	2201      	movs	r2, #1
 8004c9a:	493f      	ldr	r1, [pc, #252]	; (8004d98 <_ZN10IridiumSBD13getSystemTimeER2tm+0x10c>)
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f000 fd4d 	bl	800573c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(msstmResponseBuf, sizeof(msstmResponseBuf), "-MSSTM: "))
 8004ca2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004ca6:	4b3d      	ldr	r3, [pc, #244]	; (8004d9c <_ZN10IridiumSBD13getSystemTimeER2tm+0x110>)
 8004ca8:	9300      	str	r3, [sp, #0]
 8004caa:	4b3d      	ldr	r3, [pc, #244]	; (8004da0 <_ZN10IridiumSBD13getSystemTimeER2tm+0x114>)
 8004cac:	2218      	movs	r2, #24
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 fb8c 	bl	80053cc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	f083 0301 	eor.w	r3, r3, #1
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d009      	beq.n	8004cd4 <_ZN10IridiumSBD13getSystemTimeER2tm+0x48>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 fc49 	bl	8005558 <_ZN10IridiumSBD9cancelledEv>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d001      	beq.n	8004cd0 <_ZN10IridiumSBD13getSystemTimeER2tm+0x44>
 8004ccc:	2304      	movs	r3, #4
 8004cce:	e05e      	b.n	8004d8e <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e05c      	b.n	8004d8e <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   if (!isxdigit(msstmResponseBuf[0]))
 8004cd4:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f016 f8ab 	bl	801ae34 <isxdigit>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d101      	bne.n	8004ce8 <_ZN10IridiumSBD13getSystemTimeER2tm+0x5c>
      return ISBD_NO_NETWORK;
 8004ce4:	230c      	movs	r3, #12
 8004ce6:	e052      	b.n	8004d8e <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   // Latest epoch began at May 11, 2014, at 14:23:55 UTC.
   struct tm epoch_start;
   epoch_start.tm_year = 2014 - 1900;
 8004ce8:	2372      	movs	r3, #114	; 0x72
 8004cea:	62bb      	str	r3, [r7, #40]	; 0x28
   epoch_start.tm_mon = 5 - 1;
 8004cec:	2304      	movs	r3, #4
 8004cee:	627b      	str	r3, [r7, #36]	; 0x24
   epoch_start.tm_mday = 11;
 8004cf0:	230b      	movs	r3, #11
 8004cf2:	623b      	str	r3, [r7, #32]
   epoch_start.tm_hour = 14;
 8004cf4:	230e      	movs	r3, #14
 8004cf6:	61fb      	str	r3, [r7, #28]
   epoch_start.tm_min = 23;
 8004cf8:	2317      	movs	r3, #23
 8004cfa:	61bb      	str	r3, [r7, #24]
   epoch_start.tm_sec = 55;
 8004cfc:	2337      	movs	r3, #55	; 0x37
 8004cfe:	617b      	str	r3, [r7, #20]

   unsigned long ticks_since_epoch = strtoul(msstmResponseBuf, NULL, 16);
 8004d00:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004d04:	2210      	movs	r2, #16
 8004d06:	2100      	movs	r1, #0
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f018 fccf 	bl	801d6ac <strtoul>
 8004d0e:	6678      	str	r0, [r7, #100]	; 0x64
      seconds less than the equivalent ticks_since_epoch. Subtract that away and
      we'll be left with a small number that won't overflow when we scale by 90/1000.

      Many thanks to Scott Weldon for this suggestion.
   */
   unsigned long secs_since_epoch = (ticks_since_epoch / 1000) * 90;
 8004d10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d12:	4a24      	ldr	r2, [pc, #144]	; (8004da4 <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 8004d14:	fba2 2303 	umull	r2, r3, r2, r3
 8004d18:	099b      	lsrs	r3, r3, #6
 8004d1a:	225a      	movs	r2, #90	; 0x5a
 8004d1c:	fb02 f303 	mul.w	r3, r2, r3
 8004d20:	663b      	str	r3, [r7, #96]	; 0x60
   unsigned long small_ticks = ticks_since_epoch - (secs_since_epoch / 90) * 1000;
 8004d22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d24:	085b      	lsrs	r3, r3, #1
 8004d26:	4a20      	ldr	r2, [pc, #128]	; (8004da8 <_ZN10IridiumSBD13getSystemTimeER2tm+0x11c>)
 8004d28:	fba2 2303 	umull	r2, r3, r2, r3
 8004d2c:	095b      	lsrs	r3, r3, #5
 8004d2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004d32:	fb02 f303 	mul.w	r3, r2, r3
 8004d36:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	65fb      	str	r3, [r7, #92]	; 0x5c
   secs_since_epoch += small_ticks * 90 / 1000;
 8004d3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d3e:	225a      	movs	r2, #90	; 0x5a
 8004d40:	fb02 f303 	mul.w	r3, r2, r3
 8004d44:	4a17      	ldr	r2, [pc, #92]	; (8004da4 <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 8004d46:	fba2 2303 	umull	r2, r3, r2, r3
 8004d4a:	099b      	lsrs	r3, r3, #6
 8004d4c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004d4e:	4413      	add	r3, r2
 8004d50:	663b      	str	r3, [r7, #96]	; 0x60

   time_t epoch_time = mktime(&epoch_start);
 8004d52:	f107 0314 	add.w	r3, r7, #20
 8004d56:	4618      	mov	r0, r3
 8004d58:	f016 faa6 	bl	801b2a8 <mktime>
 8004d5c:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
   time_t now = epoch_time + secs_since_epoch;
 8004d60:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d62:	4618      	mov	r0, r3
 8004d64:	f04f 0100 	mov.w	r1, #0
 8004d68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004d6c:	1884      	adds	r4, r0, r2
 8004d6e:	eb41 0503 	adc.w	r5, r1, r3
 8004d72:	e9c7 4502 	strd	r4, r5, [r7, #8]
   memcpy(&tm, localtime(&now), sizeof tm);
 8004d76:	f107 0308 	add.w	r3, r7, #8
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f016 f862 	bl	801ae44 <localtime>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2224      	movs	r2, #36	; 0x24
 8004d84:	4619      	mov	r1, r3
 8004d86:	6838      	ldr	r0, [r7, #0]
 8004d88:	f016 f986 	bl	801b098 <memcpy>
   return ISBD_SUCCESS;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3768      	adds	r7, #104	; 0x68
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bdb0      	pop	{r4, r5, r7, pc}
 8004d96:	bf00      	nop
 8004d98:	0802193c 	.word	0x0802193c
 8004d9c:	08021954 	.word	0x08021954
 8004da0:	08021948 	.word	0x08021948
 8004da4:	10624dd3 	.word	0x10624dd3
 8004da8:	b60b60b7 	.word	0xb60b60b7

08004dac <_ZN10IridiumSBD18getFirmwareVersionEPcj>:

int IridiumSBD::getFirmwareVersion(char *version, size_t bufferSize)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b086      	sub	sp, #24
 8004db0:	af02      	add	r7, sp, #8
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	607a      	str	r2, [r7, #4]
   if (bufferSize < 8)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2b07      	cmp	r3, #7
 8004dbc:	d801      	bhi.n	8004dc2 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x16>
      return ISBD_RX_OVERFLOW;
 8004dbe:	2308      	movs	r3, #8
 8004dc0:	e01e      	b.n	8004e00 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   send(F("AT+CGMR\r"));
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	4910      	ldr	r1, [pc, #64]	; (8004e08 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x5c>)
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	f000 fcb7 	bl	800573c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(version, bufferSize, "Call Processor Version: "))
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	4b0e      	ldr	r3, [pc, #56]	; (8004e0c <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x60>)
 8004dd2:	9300      	str	r3, [sp, #0]
 8004dd4:	4b0e      	ldr	r3, [pc, #56]	; (8004e10 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x64>)
 8004dd6:	68b9      	ldr	r1, [r7, #8]
 8004dd8:	68f8      	ldr	r0, [r7, #12]
 8004dda:	f000 faf7 	bl	80053cc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004dde:	4603      	mov	r3, r0
 8004de0:	f083 0301 	eor.w	r3, r3, #1
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d009      	beq.n	8004dfe <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x52>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 fbb4 	bl	8005558 <_ZN10IridiumSBD9cancelledEv>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d001      	beq.n	8004dfa <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x4e>
 8004df6:	2304      	movs	r3, #4
 8004df8:	e002      	b.n	8004e00 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e000      	b.n	8004e00 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   return ISBD_SUCCESS;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3710      	adds	r7, #16
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	0802195c 	.word	0x0802195c
 8004e0c:	08021954 	.word	0x08021954
 8004e10:	08021968 	.word	0x08021968

08004e14 <_ZN10IridiumSBD21enableSuperCapChargerEb>:

void IridiumSBD::enableSuperCapCharger(bool enable)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the charger manually)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d004      	beq.n	8004e34 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x20>
  {
    diagprint(F("enableSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004e2a:	4918      	ldr	r1, [pc, #96]	; (8004e8c <_ZN10IridiumSBD21enableSuperCapChargerEb+0x78>)
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f000 fd2d 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004e32:	e028      	b.n	8004e86 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x72>
  }

  // Enable/disable the supercapacitor charger by pulling its SHDN pin high/low
  check9603pins(); // Update IO_REGISTER
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f001 f80b 	bl	8005e50 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8004e3a:	78fb      	ldrb	r3, [r7, #3]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d00b      	beq.n	8004e58 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x44>
  {
    IO_REGISTER |= IO_SHDN; // Set the SHDN bit
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	b2da      	uxtb	r2, r3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004e56:	e00f      	b.n	8004e78 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_SHDN; // Clear the SHDN bit
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004e5e:	b25a      	sxtb	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8004e66:	b25b      	sxtb	r3, r3
 8004e68:	43db      	mvns	r3, r3
 8004e6a:	b25b      	sxtb	r3, r3
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	b25b      	sxtb	r3, r3
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004e7e:	4619      	mov	r1, r3
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f001 f820 	bl	8005ec6 <_ZN10IridiumSBD11set9603pinsEh>
}
 8004e86:	3708      	adds	r7, #8
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	08021984 	.word	0x08021984

08004e90 <_ZN10IridiumSBD20checkSuperCapChargerEv>:

bool IridiumSBD::checkSuperCapCharger()
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial (the user will have to check PGOOD manually)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d005      	beq.n	8004eae <_ZN10IridiumSBD20checkSuperCapChargerEv+0x1e>
  {
    diagprint(F("checkSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004ea2:	4912      	ldr	r1, [pc, #72]	; (8004eec <_ZN10IridiumSBD20checkSuperCapChargerEv+0x5c>)
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 fcf1 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return(false);
 8004eaa:	2300      	movs	r3, #0
 8004eac:	e01a      	b.n	8004ee4 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }

  // Check the status of the supercapacitor charger PGOOD pin
  check9603pins(); // Update IO_REGISTER
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 ffce 	bl	8005e50 <_ZN10IridiumSBD13check9603pinsEv>
  if (IO_REGISTER &= IO_PGOOD) // If the PGOOD bit is set, return true
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	b2da      	uxtb	r2, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	bf14      	ite	ne
 8004ed4:	2301      	movne	r3, #1
 8004ed6:	2300      	moveq	r3, #0
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d001      	beq.n	8004ee2 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x52>
  {
    return(true);
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e000      	b.n	8004ee4 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }
  else
  {
    return(false);
 8004ee2:	2300      	movs	r3, #0
  }
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3708      	adds	r7, #8
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	080219d0 	.word	0x080219d0

08004ef0 <_ZN10IridiumSBD16enable9603NpowerEb>:

void IridiumSBD::enable9603Npower(bool enable)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b082      	sub	sp, #8
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	460b      	mov	r3, r1
 8004efa:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N power manually)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d004      	beq.n	8004f10 <_ZN10IridiumSBD16enable9603NpowerEb+0x20>
  {
    diagprint(F("enable9603Npower is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004f06:	4918      	ldr	r1, [pc, #96]	; (8004f68 <_ZN10IridiumSBD16enable9603NpowerEb+0x78>)
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f000 fcbf 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004f0e:	e028      	b.n	8004f62 <_ZN10IridiumSBD16enable9603NpowerEb+0x72>
  }

  // Enable/disable power to the 9603N by pulling PWR_EN high/low
  check9603pins(); // Update IO_REGISTER
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f000 ff9d 	bl	8005e50 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8004f16:	78fb      	ldrb	r3, [r7, #3]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d00b      	beq.n	8004f34 <_ZN10IridiumSBD16enable9603NpowerEb+0x44>
  {
    IO_REGISTER |= IO_PWR_EN; // Set the PWR_EN bit
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	b2da      	uxtb	r2, r3
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004f32:	e00f      	b.n	8004f54 <_ZN10IridiumSBD16enable9603NpowerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_PWR_EN; // Clear the PWR_EN bit
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004f3a:	b25a      	sxtb	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8004f42:	b25b      	sxtb	r3, r3
 8004f44:	43db      	mvns	r3, r3
 8004f46:	b25b      	sxtb	r3, r3
 8004f48:	4013      	ands	r3, r2
 8004f4a:	b25b      	sxtb	r3, r3
 8004f4c:	b2da      	uxtb	r2, r3
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f000 ffb2 	bl	8005ec6 <_ZN10IridiumSBD11set9603pinsEh>
}
 8004f62:	3708      	adds	r7, #8
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	08021a1c 	.word	0x08021a1c

08004f6c <_ZN10IridiumSBD10enable9603Eb>:

void IridiumSBD::enable9603(bool enable)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b082      	sub	sp, #8
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	460b      	mov	r3, r1
 8004f76:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N manually)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d004      	beq.n	8004f8c <_ZN10IridiumSBD10enable9603Eb+0x20>
  {
    diagprint(F("enable9603 is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004f82:	4918      	ldr	r1, [pc, #96]	; (8004fe4 <_ZN10IridiumSBD10enable9603Eb+0x78>)
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 fc81 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004f8a:	e028      	b.n	8004fde <_ZN10IridiumSBD10enable9603Eb+0x72>
  }

  // Enable/disable the 9603 by pulling ON_OFF high/low
  check9603pins(); // Update IO_REGISTER
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f000 ff5f 	bl	8005e50 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8004f92:	78fb      	ldrb	r3, [r7, #3]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d00b      	beq.n	8004fb0 <_ZN10IridiumSBD10enable9603Eb+0x44>
  {
    IO_REGISTER |= IO_ON_OFF; // Set the ON_OFF bit
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	b2da      	uxtb	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004fae:	e00f      	b.n	8004fd0 <_ZN10IridiumSBD10enable9603Eb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_ON_OFF; // Clear the ON_OFF bit
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004fb6:	b25a      	sxtb	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8004fbe:	b25b      	sxtb	r3, r3
 8004fc0:	43db      	mvns	r3, r3
 8004fc2:	b25b      	sxtb	r3, r3
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	b25b      	sxtb	r3, r3
 8004fc8:	b2da      	uxtb	r2, r3
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f000 ff74 	bl	8005ec6 <_ZN10IridiumSBD11set9603pinsEh>
}
 8004fde:	3708      	adds	r7, #8
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	08021a64 	.word	0x08021a64

08004fe8 <_ZN10IridiumSBD18clearRingIndicatorEv>:
    return(false);
  }
}

void IridiumSBD::clearRingIndicator()
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b082      	sub	sp, #8
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d004      	beq.n	8005004 <_ZN10IridiumSBD18clearRingIndicatorEv+0x1c>
  {
    diagprint(F("clearRingIndicator is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004ffa:	4913      	ldr	r1, [pc, #76]	; (8005048 <_ZN10IridiumSBD18clearRingIndicatorEv+0x60>)
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 fc45 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8005002:	e01d      	b.n	8005040 <_ZN10IridiumSBD18clearRingIndicatorEv+0x58>
  }

  // Clear the 9603 RI flag
  check9603pins(); // Update IO_REGISTER
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f000 ff23 	bl	8005e50 <_ZN10IridiumSBD13check9603pinsEv>
  IO_REGISTER &= ~IO_RI; // Clear the RI bit
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8005010:	b25a      	sxtb	r2, r3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8005018:	b25b      	sxtb	r3, r3
 800501a:	43db      	mvns	r3, r3
 800501c:	b25b      	sxtb	r3, r3
 800501e:	4013      	ands	r3, r2
 8005020:	b25b      	sxtb	r3, r3
 8005022:	b2da      	uxtb	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  set9603pins(IO_REGISTER); // Update the pins
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8005030:	4619      	mov	r1, r3
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 ff47 	bl	8005ec6 <_ZN10IridiumSBD11set9603pinsEh>
  this->ringAsserted = false; // Also clear the ringAsserted flag
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
}
 8005040:	3708      	adds	r7, #8
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
 8005046:	bf00      	nop
 8005048:	08021b34 	.word	0x08021b34

0800504c <_ZN10IridiumSBD11isConnectedEv>:

//Returns true if the I2C device is connected
//Always returns true for serial
//boolean IridiumSBD::isConnected() TODO
bool IridiumSBD::isConnected()
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
   if (this->useSerial) // If we are using Serial
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800505a:	2b00      	cmp	r3, #0
 800505c:	d001      	beq.n	8005062 <_ZN10IridiumSBD11isConnectedEv+0x16>
   {
		return true;
 800505e:	2301      	movs	r3, #1
 8005060:	e013      	b.n	800508a <_ZN10IridiumSBD11isConnectedEv+0x3e>
   }
   else
   {
		wireport->beginTransmission((uint8_t)deviceaddress);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800506c:	4619      	mov	r1, r3
 800506e:	4610      	mov	r0, r2
 8005070:	f001 fc62 	bl	8006938 <_ZN7TwoWire17beginTransmissionEh>
		return (wireport->endTransmission() == 0); // Check that the device ack's
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005078:	4618      	mov	r0, r3
 800507a:	f001 fca7 	bl	80069cc <_ZN7TwoWire15endTransmissionEv>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	bf0c      	ite	eq
 8005084:	2301      	moveq	r3, #1
 8005086:	2300      	movne	r3, #0
 8005088:	b2db      	uxtb	r3, r3
   }
}
 800508a:	4618      	mov	r0, r3
 800508c:	3708      	adds	r7, #8
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
	...

08005094 <_ZN10IridiumSBD13internalBeginEv>:
/*
Private interface
*/

int IridiumSBD::internalBegin()
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b090      	sub	sp, #64	; 0x40
 8005098:	af02      	add	r7, sp, #8
 800509a:	6078      	str	r0, [r7, #4]
   diagprint(F("Calling internalBegin\r\n"));
 800509c:	49b1      	ldr	r1, [pc, #708]	; (8005364 <_ZN10IridiumSBD13internalBeginEv+0x2d0>)
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f000 fbf4 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (!this->asleep)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80050aa:	f083 0301 	eor.w	r3, r3, #1
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d001      	beq.n	80050b8 <_ZN10IridiumSBD13internalBeginEv+0x24>
      return ISBD_ALREADY_AWAKE;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e150      	b.n	800535a <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (!this->useSerial) // If we are using I2C
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050be:	f083 0301 	eor.w	r3, r3, #1
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d005      	beq.n	80050d4 <_ZN10IridiumSBD13internalBeginEv+0x40>
   {
      check9603pins(); // Update IO_REGISTER with the status of the 9603 pins
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f000 fec1 	bl	8005e50 <_ZN10IridiumSBD13check9603pinsEv>
      check9603data(); // Get any waiting 9603 serial data
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 fde6 	bl	8005ca0 <_ZN10IridiumSBD13check9603dataEv>
   }

   power(true); // power on
 80050d4:	2101      	movs	r1, #1
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 fa70 	bl	80055bc <_ZN10IridiumSBD5powerEb>

   bool modemAlive = false;
 80050dc:	2300      	movs	r3, #0
 80050de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

   unsigned long startupTime = 500; //ms
 80050e2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80050e6:	62fb      	str	r3, [r7, #44]	; 0x2c
   for (unsigned long start = millis(); millis() - start < startupTime;)
 80050e8:	f003 fbc2 	bl	8008870 <HAL_GetTick>
 80050ec:	62b8      	str	r0, [r7, #40]	; 0x28
 80050ee:	f003 fbbf 	bl	8008870 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050fa:	429a      	cmp	r2, r3
 80050fc:	bf8c      	ite	hi
 80050fe:	2301      	movhi	r3, #1
 8005100:	2300      	movls	r3, #0
 8005102:	b2db      	uxtb	r3, r3
 8005104:	2b00      	cmp	r3, #0
 8005106:	d007      	beq.n	8005118 <_ZN10IridiumSBD13internalBeginEv+0x84>
      if (cancelled())
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 fa25 	bl	8005558 <_ZN10IridiumSBD9cancelledEv>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d0ec      	beq.n	80050ee <_ZN10IridiumSBD13internalBeginEv+0x5a>
         return ISBD_CANCELLED;
 8005114:	2304      	movs	r3, #4
 8005116:	e120      	b.n	800535a <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (this->useSerial) // If we are using Serial
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800511e:	2b00      	cmp	r3, #0
 8005120:	d002      	beq.n	8005128 <_ZN10IridiumSBD13internalBeginEv+0x94>
      beginSerialPort(); // Apollo3 v2.1 Serial fix - begin the Serial port 500ms after power(true)
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 faee 	bl	8005704 <_ZN10IridiumSBD15beginSerialPortEv>

   // Turn on modem and wait for a response from "AT" command to begin
   for (unsigned long start = millis(); !modemAlive && millis() - start < 1000UL * this->startupTimeout;)
 8005128:	f003 fba2 	bl	8008870 <HAL_GetTick>
 800512c:	6278      	str	r0, [r7, #36]	; 0x24
 800512e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005132:	f083 0301 	eor.w	r3, r3, #1
 8005136:	b2db      	uxtb	r3, r3
 8005138:	2b00      	cmp	r3, #0
 800513a:	d010      	beq.n	800515e <_ZN10IridiumSBD13internalBeginEv+0xca>
 800513c:	f003 fb98 	bl	8008870 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005144:	1ad2      	subs	r2, r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800514c:	4619      	mov	r1, r3
 800514e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005152:	fb03 f301 	mul.w	r3, r3, r1
 8005156:	429a      	cmp	r2, r3
 8005158:	d201      	bcs.n	800515e <_ZN10IridiumSBD13internalBeginEv+0xca>
 800515a:	2301      	movs	r3, #1
 800515c:	e000      	b.n	8005160 <_ZN10IridiumSBD13internalBeginEv+0xcc>
 800515e:	2300      	movs	r3, #0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d018      	beq.n	8005196 <_ZN10IridiumSBD13internalBeginEv+0x102>
   {
      send(F("AT\r"));
 8005164:	2301      	movs	r3, #1
 8005166:	2201      	movs	r2, #1
 8005168:	497f      	ldr	r1, [pc, #508]	; (8005368 <_ZN10IridiumSBD13internalBeginEv+0x2d4>)
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 fae6 	bl	800573c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
      modemAlive = waitForATResponse();
 8005170:	4b7e      	ldr	r3, [pc, #504]	; (800536c <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	2300      	movs	r3, #0
 8005176:	2200      	movs	r2, #0
 8005178:	2100      	movs	r1, #0
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 f926 	bl	80053cc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8005180:	4603      	mov	r3, r0
 8005182:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      if (cancelled())
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f9e6 	bl	8005558 <_ZN10IridiumSBD9cancelledEv>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d0cd      	beq.n	800512e <_ZN10IridiumSBD13internalBeginEv+0x9a>
         return ISBD_CANCELLED;
 8005192:	2304      	movs	r3, #4
 8005194:	e0e1      	b.n	800535a <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   if (!modemAlive)
 8005196:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800519a:	f083 0301 	eor.w	r3, r3, #1
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d005      	beq.n	80051b0 <_ZN10IridiumSBD13internalBeginEv+0x11c>
   {
      diagprint(F("No modem detected.\r\n"));
 80051a4:	4972      	ldr	r1, [pc, #456]	; (8005370 <_ZN10IridiumSBD13internalBeginEv+0x2dc>)
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 fb70 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      return ISBD_NO_MODEM_DETECTED;
 80051ac:	2305      	movs	r3, #5
 80051ae:	e0d4      	b.n	800535a <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   // The usual initialization sequence
   const char *strings[3] = { "ATE1\r", "AT&D0\r", "AT&K0\r" };
 80051b0:	4a70      	ldr	r2, [pc, #448]	; (8005374 <_ZN10IridiumSBD13internalBeginEv+0x2e0>)
 80051b2:	f107 0310 	add.w	r3, r7, #16
 80051b6:	ca07      	ldmia	r2, {r0, r1, r2}
 80051b8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   for (int i=0; i<3; ++i)
 80051bc:	2300      	movs	r3, #0
 80051be:	633b      	str	r3, [r7, #48]	; 0x30
 80051c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c2:	2b02      	cmp	r3, #2
 80051c4:	dc26      	bgt.n	8005214 <_ZN10IridiumSBD13internalBeginEv+0x180>
   {
      send(strings[i]);
 80051c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80051ce:	4413      	add	r3, r2
 80051d0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80051d4:	4619      	mov	r1, r3
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f000 fb0a 	bl	80057f0 <_ZN10IridiumSBD4sendEPKc>
      if (!waitForATResponse())
 80051dc:	4b63      	ldr	r3, [pc, #396]	; (800536c <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	2300      	movs	r3, #0
 80051e2:	2200      	movs	r2, #0
 80051e4:	2100      	movs	r1, #0
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 f8f0 	bl	80053cc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 80051ec:	4603      	mov	r3, r0
 80051ee:	f083 0301 	eor.w	r3, r3, #1
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d009      	beq.n	800520c <_ZN10IridiumSBD13internalBeginEv+0x178>
         return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 f9ad 	bl	8005558 <_ZN10IridiumSBD9cancelledEv>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d001      	beq.n	8005208 <_ZN10IridiumSBD13internalBeginEv+0x174>
 8005204:	2304      	movs	r3, #4
 8005206:	e0a8      	b.n	800535a <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 8005208:	2303      	movs	r3, #3
 800520a:	e0a6      	b.n	800535a <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   for (int i=0; i<3; ++i)
 800520c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800520e:	3301      	adds	r3, #1
 8005210:	633b      	str	r3, [r7, #48]	; 0x30
 8005212:	e7d5      	b.n	80051c0 <_ZN10IridiumSBD13internalBeginEv+0x12c>
   }

   // Enable or disable RING alerts as requested by user
   // By default they are on if a RING pin was supplied on constructor
   diagprint(F("Ring alerts are")); diagprint(ringAlertsEnabled ? F("") : F(" NOT")); diagprint(F(" enabled.\r\n"));
 8005214:	4958      	ldr	r1, [pc, #352]	; (8005378 <_ZN10IridiumSBD13internalBeginEv+0x2e4>)
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 fb38 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <_ZN10IridiumSBD13internalBeginEv+0x196>
 8005226:	4b55      	ldr	r3, [pc, #340]	; (800537c <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 8005228:	e000      	b.n	800522c <_ZN10IridiumSBD13internalBeginEv+0x198>
 800522a:	4b55      	ldr	r3, [pc, #340]	; (8005380 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 800522c:	4619      	mov	r1, r3
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f000 fb2c 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8005234:	4953      	ldr	r1, [pc, #332]	; (8005384 <_ZN10IridiumSBD13internalBeginEv+0x2f0>)
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f000 fb28 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (ringAlertsEnabled) enableRingAlerts(true); // This will clear ringAsserted and the Ring Indicator flag
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8005242:	2b00      	cmp	r3, #0
 8005244:	d004      	beq.n	8005250 <_ZN10IridiumSBD13internalBeginEv+0x1bc>
 8005246:	2101      	movs	r1, #1
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f7ff fcfe 	bl	8004c4a <_ZN10IridiumSBD16enableRingAlertsEb>
 800524e:	e00a      	b.n	8005266 <_ZN10IridiumSBD13internalBeginEv+0x1d2>
   else {
	   if (!this->useSerial) clearRingIndicator(); // If ring alerts are not enabled and using I2C, make sure the Ring Indicator flag is clear
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005256:	f083 0301 	eor.w	r3, r3, #1
 800525a:	b2db      	uxtb	r3, r3
 800525c:	2b00      	cmp	r3, #0
 800525e:	d002      	beq.n	8005266 <_ZN10IridiumSBD13internalBeginEv+0x1d2>
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f7ff fec1 	bl	8004fe8 <_ZN10IridiumSBD18clearRingIndicatorEv>
   }

   send(ringAlertsEnabled ? F("AT+SBDMTA=1\r") : F("AT+SBDMTA=0\r"));
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800526c:	2b00      	cmp	r3, #0
 800526e:	d001      	beq.n	8005274 <_ZN10IridiumSBD13internalBeginEv+0x1e0>
 8005270:	4945      	ldr	r1, [pc, #276]	; (8005388 <_ZN10IridiumSBD13internalBeginEv+0x2f4>)
 8005272:	e000      	b.n	8005276 <_ZN10IridiumSBD13internalBeginEv+0x1e2>
 8005274:	4945      	ldr	r1, [pc, #276]	; (800538c <_ZN10IridiumSBD13internalBeginEv+0x2f8>)
 8005276:	2301      	movs	r3, #1
 8005278:	2201      	movs	r2, #1
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 fa5e 	bl	800573c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse())
 8005280:	4b3a      	ldr	r3, [pc, #232]	; (800536c <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8005282:	9300      	str	r3, [sp, #0]
 8005284:	2300      	movs	r3, #0
 8005286:	2200      	movs	r2, #0
 8005288:	2100      	movs	r1, #0
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f89e 	bl	80053cc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8005290:	4603      	mov	r3, r0
 8005292:	f083 0301 	eor.w	r3, r3, #1
 8005296:	b2db      	uxtb	r3, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	d009      	beq.n	80052b0 <_ZN10IridiumSBD13internalBeginEv+0x21c>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 f95b 	bl	8005558 <_ZN10IridiumSBD9cancelledEv>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d001      	beq.n	80052ac <_ZN10IridiumSBD13internalBeginEv+0x218>
 80052a8:	2304      	movs	r3, #4
 80052aa:	e056      	b.n	800535a <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 80052ac:	2303      	movs	r3, #3
 80052ae:	e054      	b.n	800535a <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   // Decide whether the internal MSSTM workaround should be enforced on TX/RX
   // By default it is unless the firmware rev is >= TA13001
   char version[8];
   int ret = getFirmwareVersion(version, sizeof(version));
 80052b0:	f107 0308 	add.w	r3, r7, #8
 80052b4:	2208      	movs	r2, #8
 80052b6:	4619      	mov	r1, r3
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f7ff fd77 	bl	8004dac <_ZN10IridiumSBD18getFirmwareVersionEPcj>
 80052be:	6238      	str	r0, [r7, #32]
   if (ret != ISBD_SUCCESS)
 80052c0:	6a3b      	ldr	r3, [r7, #32]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d008      	beq.n	80052d8 <_ZN10IridiumSBD13internalBeginEv+0x244>
   {
      diagprint(F("Unknown FW version\r\n"));
 80052c6:	4932      	ldr	r1, [pc, #200]	; (8005390 <_ZN10IridiumSBD13internalBeginEv+0x2fc>)
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f000 fadf 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      msstmWorkaroundRequested = true;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 80052d6:	e027      	b.n	8005328 <_ZN10IridiumSBD13internalBeginEv+0x294>
   }
   else
   {
      diagprint(F("Firmware version is ")); diagprint(version); diagprint(F("\r\n"));
 80052d8:	492e      	ldr	r1, [pc, #184]	; (8005394 <_ZN10IridiumSBD13internalBeginEv+0x300>)
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 fad6 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 80052e0:	f107 0308 	add.w	r3, r7, #8
 80052e4:	4619      	mov	r1, r3
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f000 faf6 	bl	80058d8 <_ZN10IridiumSBD9diagprintEPKc>
 80052ec:	492a      	ldr	r1, [pc, #168]	; (8005398 <_ZN10IridiumSBD13internalBeginEv+0x304>)
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 facc 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (version[0] == 'T' && version[1] == 'A')
 80052f4:	7a3b      	ldrb	r3, [r7, #8]
 80052f6:	2b54      	cmp	r3, #84	; 0x54
 80052f8:	d116      	bne.n	8005328 <_ZN10IridiumSBD13internalBeginEv+0x294>
 80052fa:	7a7b      	ldrb	r3, [r7, #9]
 80052fc:	2b41      	cmp	r3, #65	; 0x41
 80052fe:	d113      	bne.n	8005328 <_ZN10IridiumSBD13internalBeginEv+0x294>
      {
         unsigned long ver = strtoul(version + 2, NULL, 10);
 8005300:	f107 0308 	add.w	r3, r7, #8
 8005304:	3302      	adds	r3, #2
 8005306:	220a      	movs	r2, #10
 8005308:	2100      	movs	r1, #0
 800530a:	4618      	mov	r0, r3
 800530c:	f018 f9ce 	bl	801d6ac <strtoul>
 8005310:	61f8      	str	r0, [r7, #28]
         msstmWorkaroundRequested = ver < ISBD_MSSTM_WORKAROUND_FW_VER;
 8005312:	69fb      	ldr	r3, [r7, #28]
 8005314:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8005318:	4293      	cmp	r3, r2
 800531a:	bf94      	ite	ls
 800531c:	2301      	movls	r3, #1
 800531e:	2300      	movhi	r3, #0
 8005320:	b2da      	uxtb	r2, r3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
      }
   }
   diagprint(F("MSSTM workaround is")); diagprint(msstmWorkaroundRequested ? F("") : F(" NOT")); diagprint(F(" enforced.\r\n"));
 8005328:	491c      	ldr	r1, [pc, #112]	; (800539c <_ZN10IridiumSBD13internalBeginEv+0x308>)
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 faae 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8005336:	2b00      	cmp	r3, #0
 8005338:	d001      	beq.n	800533e <_ZN10IridiumSBD13internalBeginEv+0x2aa>
 800533a:	4b10      	ldr	r3, [pc, #64]	; (800537c <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 800533c:	e000      	b.n	8005340 <_ZN10IridiumSBD13internalBeginEv+0x2ac>
 800533e:	4b10      	ldr	r3, [pc, #64]	; (8005380 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 8005340:	4619      	mov	r1, r3
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 faa2 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8005348:	4915      	ldr	r1, [pc, #84]	; (80053a0 <_ZN10IridiumSBD13internalBeginEv+0x30c>)
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f000 fa9e 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   // Done!
   diagprint(F("InternalBegin: success!\r\n"));
 8005350:	4914      	ldr	r1, [pc, #80]	; (80053a4 <_ZN10IridiumSBD13internalBeginEv+0x310>)
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 fa9a 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   return ISBD_SUCCESS;
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	3738      	adds	r7, #56	; 0x38
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	08021c54 	.word	0x08021c54
 8005368:	08021c6c 	.word	0x08021c6c
 800536c:	08021954 	.word	0x08021954
 8005370:	08021c70 	.word	0x08021c70
 8005374:	08021d44 	.word	0x08021d44
 8005378:	08021c88 	.word	0x08021c88
 800537c:	08021c98 	.word	0x08021c98
 8005380:	08021c9c 	.word	0x08021c9c
 8005384:	08021ca4 	.word	0x08021ca4
 8005388:	08021cb0 	.word	0x08021cb0
 800538c:	08021cc0 	.word	0x08021cc0
 8005390:	08021cd0 	.word	0x08021cd0
 8005394:	08021ce8 	.word	0x08021ce8
 8005398:	08021d00 	.word	0x08021d00
 800539c:	08021d04 	.word	0x08021d04
 80053a0:	08021d18 	.word	0x08021d18
 80053a4:	08021d28 	.word	0x08021d28

080053a8 <_ZN10IridiumSBD13internalSleepEv>:
   okToProceed = isxdigit(msstmResponseBuf[0]);
   return ISBD_SUCCESS;
}

int IridiumSBD::internalSleep()
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
   if (this->asleep)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d001      	beq.n	80053be <_ZN10IridiumSBD13internalSleepEv+0x16>
      return ISBD_IS_ASLEEP;
 80053ba:	230a      	movs	r3, #10
 80053bc:	e000      	b.n	80053c0 <_ZN10IridiumSBD13internalSleepEv+0x18>

   if (!waitForATResponse())
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
#endif

   return ISBD_SUCCESS;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>:

// Wait for response from previous AT command.  This process terminates when "terminator" string is seen or upon timeout.
// If "prompt" string is provided (example "+CSQ:"), then all characters following prompt up to the next CRLF are
// stored in response buffer for later parsing by caller.
bool IridiumSBD::waitForATResponse(char *response, int responseSize, const char *prompt, const char *terminator)
{
 80053cc:	b590      	push	{r4, r7, lr}
 80053ce:	b08b      	sub	sp, #44	; 0x2c
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
 80053d8:	603b      	str	r3, [r7, #0]
   diagprint(F("Waiting for response "));
 80053da:	495d      	ldr	r1, [pc, #372]	; (8005550 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x184>)
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f000 fa55 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   diagprint(terminator);
 80053e2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f000 fa77 	bl	80058d8 <_ZN10IridiumSBD9diagprintEPKc>
   HAL_UART_Transmit(&(this->uart),(uint8_t*) terminator, strlen(terminator), HAL_MAX_DELAY); //TODO doesn't print otherwise
 80053ea:	68fc      	ldr	r4, [r7, #12]
 80053ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80053ee:	f7fa ff09 	bl	8000204 <strlen>
 80053f2:	4603      	mov	r3, r0
 80053f4:	b29a      	uxth	r2, r3
 80053f6:	f04f 33ff 	mov.w	r3, #4294967295
 80053fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80053fc:	4620      	mov	r0, r4
 80053fe:	f009 fc1a 	bl	800ec36 <HAL_UART_Transmit>
   diagprint(F("\r\n"));
 8005402:	4954      	ldr	r1, [pc, #336]	; (8005554 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x188>)
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f000 fa41 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (response)
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d005      	beq.n	800541c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x50>
      memset(response, 0, responseSize);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	461a      	mov	r2, r3
 8005414:	2100      	movs	r1, #0
 8005416:	68b8      	ldr	r0, [r7, #8]
 8005418:	f015 fe66 	bl	801b0e8 <memset>

   int matchPromptPos = 0; // Matches chars in prompt
 800541c:	2300      	movs	r3, #0
 800541e:	627b      	str	r3, [r7, #36]	; 0x24
   int matchTerminatorPos = 0; // Matches chars in terminator
 8005420:	2300      	movs	r3, #0
 8005422:	623b      	str	r3, [r7, #32]
   enum {LOOKING_FOR_PROMPT, GATHERING_RESPONSE, LOOKING_FOR_TERMINATOR};
   int promptState = prompt ? LOOKING_FOR_PROMPT : LOOKING_FOR_TERMINATOR;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x62>
 800542a:	2300      	movs	r3, #0
 800542c:	e000      	b.n	8005430 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x64>
 800542e:	2302      	movs	r3, #2
 8005430:	61fb      	str	r3, [r7, #28]
   //consoleprint(F("<< ")); //TODO If we comment out this it looks cleaner in the serial
   for (unsigned long start=millis(); millis() - start < 1000UL * atTimeout;)
 8005432:	f003 fa1d 	bl	8008870 <HAL_GetTick>
 8005436:	61b8      	str	r0, [r7, #24]
 8005438:	f003 fa1a 	bl	8008870 <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	1ad2      	subs	r2, r2, r3
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005448:	4619      	mov	r1, r3
 800544a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800544e:	fb03 f301 	mul.w	r3, r3, r1
 8005452:	429a      	cmp	r2, r3
 8005454:	bf34      	ite	cc
 8005456:	2301      	movcc	r3, #1
 8005458:	2300      	movcs	r3, #0
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b00      	cmp	r3, #0
 800545e:	d072      	beq.n	8005546 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17a>
   {
      if (cancelled())
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f000 f879 	bl	8005558 <_ZN10IridiumSBD9cancelledEv>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d001      	beq.n	8005470 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
         return false;
 800546c:	2300      	movs	r3, #0
 800546e:	e06b      	b.n	8005548 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17c>

      while (filteredavailable() > 0)
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	f000 fbb3 	bl	8005bdc <_ZN10IridiumSBD17filteredavailableEv>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	bfcc      	ite	gt
 800547c:	2301      	movgt	r3, #1
 800547e:	2300      	movle	r3, #0
 8005480:	b2db      	uxtb	r3, r3
 8005482:	2b00      	cmp	r3, #0
 8005484:	d0d8      	beq.n	8005438 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x6c>
      {
         char c = filteredread();
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f000 fbc4 	bl	8005c14 <_ZN10IridiumSBD12filteredreadEv>
 800548c:	4603      	mov	r3, r0
 800548e:	75fb      	strb	r3, [r7, #23]
         if (prompt)
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d03b      	beq.n	800550e <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
         {
            switch (promptState)
 8005496:	69fb      	ldr	r3, [r7, #28]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d003      	beq.n	80054a4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xd8>
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d01d      	beq.n	80054de <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x112>
 80054a2:	e034      	b.n	800550e <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
            {
            case LOOKING_FOR_PROMPT:
               if (c == prompt[matchPromptPos])
 80054a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a6:	683a      	ldr	r2, [r7, #0]
 80054a8:	4413      	add	r3, r2
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	7dfa      	ldrb	r2, [r7, #23]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d10b      	bne.n	80054ca <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xfe>
               {
                  ++matchPromptPos;
 80054b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b4:	3301      	adds	r3, #1
 80054b6:	627b      	str	r3, [r7, #36]	; 0x24
                  if (prompt[matchPromptPos] == '\0')
 80054b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ba:	683a      	ldr	r2, [r7, #0]
 80054bc:	4413      	add	r3, r2
 80054be:	781b      	ldrb	r3, [r3, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d121      	bne.n	8005508 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
                     promptState = GATHERING_RESPONSE;
 80054c4:	2301      	movs	r3, #1
 80054c6:	61fb      	str	r3, [r7, #28]
               else
               {
                  matchPromptPos = c == prompt[0] ? 1 : 0;
               }

               break;
 80054c8:	e01e      	b.n	8005508 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
                  matchPromptPos = c == prompt[0] ? 1 : 0;
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	7dfa      	ldrb	r2, [r7, #23]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d101      	bne.n	80054d8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10c>
 80054d4:	2301      	movs	r3, #1
 80054d6:	e000      	b.n	80054da <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10e>
 80054d8:	2300      	movs	r3, #0
 80054da:	627b      	str	r3, [r7, #36]	; 0x24
               break;
 80054dc:	e014      	b.n	8005508 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
            case GATHERING_RESPONSE: // gathering response from end of prompt to first \r
               if (response)
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d013      	beq.n	800550c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
               {
                  if (c == '\r' || responseSize < 2)
 80054e4:	7dfb      	ldrb	r3, [r7, #23]
 80054e6:	2b0d      	cmp	r3, #13
 80054e8:	d002      	beq.n	80054f0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x124>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	dc02      	bgt.n	80054f6 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12a>
                  {
                     promptState = LOOKING_FOR_TERMINATOR;
 80054f0:	2302      	movs	r3, #2
 80054f2:	61fb      	str	r3, [r7, #28]
                  {
                     *response++ = c;
                     responseSize--;
                  }
               }
               break;
 80054f4:	e00a      	b.n	800550c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
                     *response++ = c;
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	60ba      	str	r2, [r7, #8]
 80054fc:	7dfa      	ldrb	r2, [r7, #23]
 80054fe:	701a      	strb	r2, [r3, #0]
                     responseSize--;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	3b01      	subs	r3, #1
 8005504:	607b      	str	r3, [r7, #4]
               break;
 8005506:	e001      	b.n	800550c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
               break;
 8005508:	bf00      	nop
 800550a:	e000      	b.n	800550e <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
               break;
 800550c:	bf00      	nop
            }
         }

         if (c == terminator[matchTerminatorPos])
 800550e:	6a3b      	ldr	r3, [r7, #32]
 8005510:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005512:	4413      	add	r3, r2
 8005514:	781b      	ldrb	r3, [r3, #0]
 8005516:	7dfa      	ldrb	r2, [r7, #23]
 8005518:	429a      	cmp	r2, r3
 800551a:	d10a      	bne.n	8005532 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x166>
         {
            ++matchTerminatorPos;
 800551c:	6a3b      	ldr	r3, [r7, #32]
 800551e:	3301      	adds	r3, #1
 8005520:	623b      	str	r3, [r7, #32]
            if (terminator[matchTerminatorPos] == '\0')
 8005522:	6a3b      	ldr	r3, [r7, #32]
 8005524:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005526:	4413      	add	r3, r2
 8005528:	781b      	ldrb	r3, [r3, #0]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1a0      	bne.n	8005470 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
               return true;
 800552e:	2301      	movs	r3, #1
 8005530:	e00a      	b.n	8005548 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17c>
         }
         else
         {
            matchTerminatorPos = c == terminator[0] ? 1 : 0;
 8005532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	7dfa      	ldrb	r2, [r7, #23]
 8005538:	429a      	cmp	r2, r3
 800553a:	d101      	bne.n	8005540 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x174>
 800553c:	2301      	movs	r3, #1
 800553e:	e000      	b.n	8005542 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x176>
 8005540:	2300      	movs	r3, #0
 8005542:	623b      	str	r3, [r7, #32]
      while (filteredavailable() > 0)
 8005544:	e794      	b.n	8005470 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
         }
      } // while (filteredavailable() > 0)
   } // timer loop
   return false;
 8005546:	2300      	movs	r3, #0
}
 8005548:	4618      	mov	r0, r3
 800554a:	372c      	adds	r7, #44	; 0x2c
 800554c:	46bd      	mov	sp, r7
 800554e:	bd90      	pop	{r4, r7, pc}
 8005550:	08021e88 	.word	0x08021e88
 8005554:	08021d00 	.word	0x08021d00

08005558 <_ZN10IridiumSBD9cancelledEv>:

bool IridiumSBD::cancelled()
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
   if (this->useSerial)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005566:	2b00      	cmp	r3, #0
 8005568:	d019      	beq.n	800559e <_ZN10IridiumSBD9cancelledEv+0x46>
   {
	   //TODO For some reason when using digitalRead here it didn't work so simply replaced with HAL function
	   //if ((ringPin != -1) && digitalRead(ringPin) == LOW)
	     if ((ringPin != -1) && HAL_GPIO_ReadPin(ringPin_GPIO_Port,ringPin_Pin) == LOW)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005574:	d008      	beq.n	8005588 <_ZN10IridiumSBD9cancelledEv+0x30>
 8005576:	2110      	movs	r1, #16
 8005578:	480e      	ldr	r0, [pc, #56]	; (80055b4 <_ZN10IridiumSBD9cancelledEv+0x5c>)
 800557a:	f004 f879 	bl	8009670 <HAL_GPIO_ReadPin>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d101      	bne.n	8005588 <_ZN10IridiumSBD9cancelledEv+0x30>
 8005584:	2301      	movs	r3, #1
 8005586:	e000      	b.n	800558a <_ZN10IridiumSBD9cancelledEv+0x32>
 8005588:	2300      	movs	r3, #0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d007      	beq.n	800559e <_ZN10IridiumSBD9cancelledEv+0x46>
	  {
         ringAsserted = true;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2201      	movs	r2, #1
 8005592:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
		 diagprint(F("ringPin seen!\r\n"));
 8005596:	4908      	ldr	r1, [pc, #32]	; (80055b8 <_ZN10IridiumSBD9cancelledEv+0x60>)
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f000 f977 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
	  }
   }

   return !ISBDCallback();
 800559e:	f7ff fad1 	bl	8004b44 <_Z12ISBDCallbackv>
 80055a2:	4603      	mov	r3, r0
 80055a4:	f083 0301 	eor.w	r3, r3, #1
 80055a8:	b2db      	uxtb	r3, r3
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3708      	adds	r7, #8
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	40020800 	.word	0x40020800
 80055b8:	08021ea0 	.word	0x08021ea0

080055bc <_ZN10IridiumSBD5powerEb>:

   return rxOverflow ? ISBD_RX_OVERFLOW : ISBD_SUCCESS;
}

void IridiumSBD::power(bool on)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	460b      	mov	r3, r1
 80055c6:	70fb      	strb	r3, [r7, #3]
   this->asleep = !on;
 80055c8:	78fb      	ldrb	r3, [r7, #3]
 80055ca:	f083 0301 	eor.w	r3, r3, #1
 80055ce:	b2da      	uxtb	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

   if (this->useSerial)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d011      	beq.n	8005604 <_ZN10IridiumSBD5powerEb+0x48>
   {
      if (this->sleepPin == -1)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80055e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ea:	d04c      	beq.n	8005686 <_ZN10IridiumSBD5powerEb+0xca>
      {
         return;
      }
      else
      {
          if (this->sleepPinConfigured == false)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d106      	bne.n	8005604 <_ZN10IridiumSBD5powerEb+0x48>
          {
             configureSleepPin();
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 f84e 	bl	8005698 <_ZN10IridiumSBD17configureSleepPinEv>
             this->sleepPinConfigured = true;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
          }
      }
   }

   if (on)
 8005604:	78fb      	ldrb	r3, [r7, #3]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d018      	beq.n	800563c <_ZN10IridiumSBD5powerEb+0x80>
   {
      diagprint(F("Powering on modem...\r\n"));
 800560a:	4921      	ldr	r1, [pc, #132]	; (8005690 <_ZN10IridiumSBD5powerEb+0xd4>)
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 f93d 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005618:	2b00      	cmp	r3, #0
 800561a:	d004      	beq.n	8005626 <_ZN10IridiumSBD5powerEb+0x6a>
      {
         setSleepPin(HIGH); // HIGH = awake
 800561c:	2101      	movs	r1, #1
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f848 	bl	80056b4 <_ZN10IridiumSBD11setSleepPinEh>
 8005624:	e003      	b.n	800562e <_ZN10IridiumSBD5powerEb+0x72>
      }
      else
      {
         enable9603(true);
 8005626:	2101      	movs	r1, #1
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f7ff fc9f 	bl	8004f6c <_ZN10IridiumSBD10enable9603Eb>
      }
      lastPowerOnTime = millis();
 800562e:	f003 f91f 	bl	8008870 <HAL_GetTick>
 8005632:	4602      	mov	r2, r0
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 800563a:	e025      	b.n	8005688 <_ZN10IridiumSBD5powerEb+0xcc>
   }
   else
   {
      // Best Practices Guide suggests waiting at least 2 seconds
      // before powering off again
      unsigned long elapsed = millis() - lastPowerOnTime;
 800563c:	f003 f918 	bl	8008870 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	60fb      	str	r3, [r7, #12]
      if (elapsed < 2000UL)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005652:	d205      	bcs.n	8005660 <_ZN10IridiumSBD5powerEb+0xa4>
         //delay(2000UL - elapsed); TODO
    	  HAL_Delay(2000UL - elapsed);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f5c3 63fa 	rsb	r3, r3, #2000	; 0x7d0
 800565a:	4618      	mov	r0, r3
 800565c:	f003 f914 	bl	8008888 <HAL_Delay>

      diagprint(F("Powering off modem...\r\n"));
 8005660:	490c      	ldr	r1, [pc, #48]	; (8005694 <_ZN10IridiumSBD5powerEb+0xd8>)
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 f912 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800566e:	2b00      	cmp	r3, #0
 8005670:	d004      	beq.n	800567c <_ZN10IridiumSBD5powerEb+0xc0>
      {
         setSleepPin(LOW); // LOW = asleep
 8005672:	2100      	movs	r1, #0
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	f000 f81d 	bl	80056b4 <_ZN10IridiumSBD11setSleepPinEh>
 800567a:	e005      	b.n	8005688 <_ZN10IridiumSBD5powerEb+0xcc>
      }
      else
      {
         enable9603(false);
 800567c:	2100      	movs	r1, #0
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f7ff fc74 	bl	8004f6c <_ZN10IridiumSBD10enable9603Eb>
 8005684:	e000      	b.n	8005688 <_ZN10IridiumSBD5powerEb+0xcc>
         return;
 8005686:	bf00      	nop
      }
   }
}
 8005688:	3710      	adds	r7, #16
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
 800568e:	bf00      	nop
 8005690:	08021ef4 	.word	0x08021ef4
 8005694:	08021f0c 	.word	0x08021f0c

08005698 <_ZN10IridiumSBD17configureSleepPinEv>:

void IridiumSBD::configureSleepPin()
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
	//pinMode(sleepPin, OUTPUT); // Make the sleep pin an output TODO (doesnt work with this)
   //pinMode(sleepPin, OUTPUT_PP); // Make the sleep pin an output
   diagprint(F("configureSleepPin: sleepPin configured\r\n"));
 80056a0:	4903      	ldr	r1, [pc, #12]	; (80056b0 <_ZN10IridiumSBD17configureSleepPinEv+0x18>)
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 f8f2 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80056a8:	bf00      	nop
 80056aa:	3708      	adds	r7, #8
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	08021f24 	.word	0x08021f24

080056b4 <_ZN10IridiumSBD11setSleepPinEh>:

void IridiumSBD::setSleepPin(uint8_t enable)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	460b      	mov	r3, r1
 80056be:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(sleepPin_GPIO_Port,sleepPin_Pin,GPIO_PIN_SET);
 80056c0:	2201      	movs	r2, #1
 80056c2:	2108      	movs	r1, #8
 80056c4:	480b      	ldr	r0, [pc, #44]	; (80056f4 <_ZN10IridiumSBD11setSleepPinEh+0x40>)
 80056c6:	f003 ffeb 	bl	80096a0 <HAL_GPIO_WritePin>
   //digitalWrite(this->sleepPin, enable); // HIGH = awake, LOW = asleep TODO
   diagprint(F("setSleepPin: sleepPin set "));
 80056ca:	490b      	ldr	r1, [pc, #44]	; (80056f8 <_ZN10IridiumSBD11setSleepPinEh+0x44>)
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 f8dd 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   if (enable == HIGH)
 80056d2:	78fb      	ldrb	r3, [r7, #3]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d104      	bne.n	80056e2 <_ZN10IridiumSBD11setSleepPinEh+0x2e>
      diagprint(F("HIGH\r\n"));
 80056d8:	4908      	ldr	r1, [pc, #32]	; (80056fc <_ZN10IridiumSBD11setSleepPinEh+0x48>)
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 f8d6 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   else
      diagprint(F("LOW\r\n"));
}
 80056e0:	e003      	b.n	80056ea <_ZN10IridiumSBD11setSleepPinEh+0x36>
      diagprint(F("LOW\r\n"));
 80056e2:	4907      	ldr	r1, [pc, #28]	; (8005700 <_ZN10IridiumSBD11setSleepPinEh+0x4c>)
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 f8d1 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80056ea:	bf00      	nop
 80056ec:	3708      	adds	r7, #8
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	40020800 	.word	0x40020800
 80056f8:	08021f50 	.word	0x08021f50
 80056fc:	08021f6c 	.word	0x08021f6c
 8005700:	08021f74 	.word	0x08021f74

08005704 <_ZN10IridiumSBD15beginSerialPortEv>:

void IridiumSBD::beginSerialPort()
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b082      	sub	sp, #8
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::beginSerialPort\r\n"));
 800570c:	4903      	ldr	r1, [pc, #12]	; (800571c <_ZN10IridiumSBD15beginSerialPortEv+0x18>)
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 f8bc 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8005714:	bf00      	nop
 8005716:	3708      	adds	r7, #8
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	08021f7c 	.word	0x08021f7c

08005720 <_ZN10IridiumSBD13endSerialPortEv>:

void IridiumSBD::endSerialPort()
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::endSerialPort\r\n"));
 8005728:	4903      	ldr	r1, [pc, #12]	; (8005738 <_ZN10IridiumSBD13endSerialPortEv+0x18>)
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	f000 f8ae 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8005730:	bf00      	nop
 8005732:	3708      	adds	r7, #8
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	08021f9c 	.word	0x08021f9c

0800573c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>:

void IridiumSBD::send(FlashString str, bool beginLine, bool endLine)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b084      	sub	sp, #16
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	4611      	mov	r1, r2
 8005748:	461a      	mov	r2, r3
 800574a:	460b      	mov	r3, r1
 800574c:	71fb      	strb	r3, [r7, #7]
 800574e:	4613      	mov	r3, r2
 8005750:	71bb      	strb	r3, [r7, #6]
   if (beginLine)
 8005752:	79fb      	ldrb	r3, [r7, #7]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d003      	beq.n	8005760 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x24>
      consoleprint(F(">> "));
 8005758:	4922      	ldr	r1, [pc, #136]	; (80057e4 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xa8>)
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f000 f8de 	bl	800591c <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 8005760:	68b9      	ldr	r1, [r7, #8]
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	f000 f8da 	bl	800591c <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (endLine)
 8005768:	79bb      	ldrb	r3, [r7, #6]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x3a>
      consoleprint(F("\r\n"));
 800576e:	491e      	ldr	r1, [pc, #120]	; (80057e8 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xac>)
 8005770:	68f8      	ldr	r0, [r7, #12]
 8005772:	f000 f8d3 	bl	800591c <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800577c:	2b00      	cmp	r3, #0
 800577e:	d006      	beq.n	800578e <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x52>
   {
      stream->print(str);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005784:	68b9      	ldr	r1, [r7, #8]
 8005786:	4618      	mov	r0, r3
 8005788:	f001 f80a 	bl	80067a0 <_ZN5Print5printEPK19__FlashStringHelper>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 800578c:	e025      	b.n	80057da <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
      wireport->beginTransmission((uint8_t)deviceaddress);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005798:	4619      	mov	r1, r3
 800579a:	4610      	mov	r0, r2
 800579c:	f001 f8cc 	bl	8006938 <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057a4:	21ff      	movs	r1, #255	; 0xff
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7ff f9ba 	bl	8004b20 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057b0:	68b9      	ldr	r1, [r7, #8]
 80057b2:	4618      	mov	r0, r3
 80057b4:	f000 fff4 	bl	80067a0 <_ZN5Print5printEPK19__FlashStringHelper>
      if (wireport->endTransmission() != 0) //Release bus
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057bc:	4618      	mov	r0, r3
 80057be:	f001 f905 	bl	80069cc <_ZN7TwoWire15endTransmissionEv>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	bf14      	ite	ne
 80057c8:	2301      	movne	r3, #1
 80057ca:	2300      	moveq	r3, #0
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d003      	beq.n	80057da <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
         diagprint(F("I2C write was not successful!\r\n"));
 80057d2:	4906      	ldr	r1, [pc, #24]	; (80057ec <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xb0>)
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f000 f859 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80057da:	bf00      	nop
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	08021fb8 	.word	0x08021fb8
 80057e8:	08021d00 	.word	0x08021d00
 80057ec:	08021d80 	.word	0x08021d80

080057f0 <_ZN10IridiumSBD4sendEPKc>:

void IridiumSBD::send(const char *str)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b082      	sub	sp, #8
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
   consoleprint(F(">> "));
 80057fa:	4921      	ldr	r1, [pc, #132]	; (8005880 <_ZN10IridiumSBD4sendEPKc+0x90>)
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 f88d 	bl	800591c <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 8005802:	6839      	ldr	r1, [r7, #0]
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 f8af 	bl	8005968 <_ZN10IridiumSBD12consoleprintEPKc>
   consoleprint(F("\r\n"));
 800580a:	491e      	ldr	r1, [pc, #120]	; (8005884 <_ZN10IridiumSBD4sendEPKc+0x94>)
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 f885 	bl	800591c <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005818:	2b00      	cmp	r3, #0
 800581a:	d006      	beq.n	800582a <_ZN10IridiumSBD4sendEPKc+0x3a>
   {
      stream->print(str);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005820:	6839      	ldr	r1, [r7, #0]
 8005822:	4618      	mov	r0, r3
 8005824:	f000 ffca 	bl	80067bc <_ZN5Print5printEPKc>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 8005828:	e025      	b.n	8005876 <_ZN10IridiumSBD4sendEPKc+0x86>
      wireport->beginTransmission((uint8_t)deviceaddress);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005834:	4619      	mov	r1, r3
 8005836:	4610      	mov	r0, r2
 8005838:	f001 f87e 	bl	8006938 <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005840:	21ff      	movs	r1, #255	; 0xff
 8005842:	4618      	mov	r0, r3
 8005844:	f7ff f96c 	bl	8004b20 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800584c:	6839      	ldr	r1, [r7, #0]
 800584e:	4618      	mov	r0, r3
 8005850:	f000 ffb4 	bl	80067bc <_ZN5Print5printEPKc>
      if (wireport->endTransmission() != 0) //Release bus
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005858:	4618      	mov	r0, r3
 800585a:	f001 f8b7 	bl	80069cc <_ZN7TwoWire15endTransmissionEv>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	bf14      	ite	ne
 8005864:	2301      	movne	r3, #1
 8005866:	2300      	moveq	r3, #0
 8005868:	b2db      	uxtb	r3, r3
 800586a:	2b00      	cmp	r3, #0
 800586c:	d003      	beq.n	8005876 <_ZN10IridiumSBD4sendEPKc+0x86>
         diagprint(F("I2C write was not successful!\r\n"));
 800586e:	4906      	ldr	r1, [pc, #24]	; (8005888 <_ZN10IridiumSBD4sendEPKc+0x98>)
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f000 f80b 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8005876:	bf00      	nop
 8005878:	3708      	adds	r7, #8
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	08021fb8 	.word	0x08021fb8
 8005884:	08021d00 	.word	0x08021d00
 8005888:	08021d80 	.word	0x08021d80

0800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>:
         diagprint(F("I2C write was not successful!\r\n"));
   }
}

void IridiumSBD::diagprint(FlashString str)
{
 800588c:	b590      	push	{r4, r7, lr}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	1c5a      	adds	r2, r3, #1
 800589e:	60fa      	str	r2, [r7, #12]
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 80058a4:	7afb      	ldrb	r3, [r7, #11]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d005      	beq.n	80058b6 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0x2a>
      ISBDDiagsCallback(this, c);
 80058aa:	7afb      	ldrb	r3, [r7, #11]
 80058ac:	4619      	mov	r1, r3
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f7ff f95c 	bl	8004b6c <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   }
 80058b4:	e7f1      	b.n	800589a <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 80058b6:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*)str), HAL_MAX_DELAY);
 80058b8:	687c      	ldr	r4, [r7, #4]
 80058ba:	6838      	ldr	r0, [r7, #0]
 80058bc:	f7fa fca2 	bl	8000204 <strlen>
 80058c0:	4603      	mov	r3, r0
 80058c2:	b29a      	uxth	r2, r3
 80058c4:	f04f 33ff 	mov.w	r3, #4294967295
 80058c8:	6839      	ldr	r1, [r7, #0]
 80058ca:	4620      	mov	r0, r4
 80058cc:	f009 f9b3 	bl	800ec36 <HAL_UART_Transmit>
}
 80058d0:	bf00      	nop
 80058d2:	3714      	adds	r7, #20
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd90      	pop	{r4, r7, pc}

080058d8 <_ZN10IridiumSBD9diagprintEPKc>:

void IridiumSBD::diagprint(const char *str)
{
 80058d8:	b590      	push	{r4, r7, lr}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]
   while (*str)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	781b      	ldrb	r3, [r3, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d008      	beq.n	80058fc <_ZN10IridiumSBD9diagprintEPKc+0x24>
      ISBDDiagsCallback(this, *str++);
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	1c5a      	adds	r2, r3, #1
 80058ee:	603a      	str	r2, [r7, #0]
 80058f0:	781b      	ldrb	r3, [r3, #0]
 80058f2:	4619      	mov	r1, r3
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f7ff f939 	bl	8004b6c <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   while (*str)
 80058fa:	e7f2      	b.n	80058e2 <_ZN10IridiumSBD9diagprintEPKc+0xa>

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 80058fc:	687c      	ldr	r4, [r7, #4]
 80058fe:	6838      	ldr	r0, [r7, #0]
 8005900:	f7fa fc80 	bl	8000204 <strlen>
 8005904:	4603      	mov	r3, r0
 8005906:	b29a      	uxth	r2, r3
 8005908:	f04f 33ff 	mov.w	r3, #4294967295
 800590c:	6839      	ldr	r1, [r7, #0]
 800590e:	4620      	mov	r0, r4
 8005910:	f009 f991 	bl	800ec36 <HAL_UART_Transmit>
}
 8005914:	bf00      	nop
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	bd90      	pop	{r4, r7, pc}

0800591c <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>:
   diagprint(str); //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
}

void IridiumSBD::consoleprint(FlashString str)
{
 800591c:	b590      	push	{r4, r7, lr}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	1c5a      	adds	r2, r3, #1
 800592e:	60fa      	str	r2, [r7, #12]
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 8005934:	7afb      	ldrb	r3, [r7, #11]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d005      	beq.n	8005946 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0x2a>
      ISBDConsoleCallback(this, c);
 800593a:	7afb      	ldrb	r3, [r7, #11]
 800593c:	4619      	mov	r1, r3
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f7ff f908 	bl	8004b54 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   }
 8005944:	e7f1      	b.n	800592a <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 8005946:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*) str), HAL_MAX_DELAY);
 8005948:	687c      	ldr	r4, [r7, #4]
 800594a:	6838      	ldr	r0, [r7, #0]
 800594c:	f7fa fc5a 	bl	8000204 <strlen>
 8005950:	4603      	mov	r3, r0
 8005952:	b29a      	uxth	r2, r3
 8005954:	f04f 33ff 	mov.w	r3, #4294967295
 8005958:	6839      	ldr	r1, [r7, #0]
 800595a:	4620      	mov	r0, r4
 800595c:	f009 f96b 	bl	800ec36 <HAL_UART_Transmit>
}
 8005960:	bf00      	nop
 8005962:	3714      	adds	r7, #20
 8005964:	46bd      	mov	sp, r7
 8005966:	bd90      	pop	{r4, r7, pc}

08005968 <_ZN10IridiumSBD12consoleprintEPKc>:

void IridiumSBD::consoleprint(const char *str)
{
 8005968:	b590      	push	{r4, r7, lr}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	6039      	str	r1, [r7, #0]
   while (*str)
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d008      	beq.n	800598c <_ZN10IridiumSBD12consoleprintEPKc+0x24>
      ISBDConsoleCallback(this, *str++);
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	1c5a      	adds	r2, r3, #1
 800597e:	603a      	str	r2, [r7, #0]
 8005980:	781b      	ldrb	r3, [r3, #0]
 8005982:	4619      	mov	r1, r3
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f7ff f8e5 	bl	8004b54 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   while (*str)
 800598a:	e7f2      	b.n	8005972 <_ZN10IridiumSBD12consoleprintEPKc+0xa>

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 800598c:	687c      	ldr	r4, [r7, #4]
 800598e:	6838      	ldr	r0, [r7, #0]
 8005990:	f7fa fc38 	bl	8000204 <strlen>
 8005994:	4603      	mov	r3, r0
 8005996:	b29a      	uxth	r2, r3
 8005998:	f04f 33ff 	mov.w	r3, #4294967295
 800599c:	6839      	ldr	r1, [r7, #0]
 800599e:	4620      	mov	r0, r4
 80059a0:	f009 f949 	bl	800ec36 <HAL_UART_Transmit>
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd90      	pop	{r4, r7, pc}

080059ac <_ZN10IridiumSBD12consoleprintEc>:
   //consoleprint((const char*) str);
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
}

void IridiumSBD::consoleprint(char c)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	460b      	mov	r3, r1
 80059b6:	70fb      	strb	r3, [r7, #3]
   ISBDConsoleCallback(this, c);
 80059b8:	78fb      	ldrb	r3, [r7, #3]
 80059ba:	4619      	mov	r1, r3
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f7ff f8c9 	bl	8004b54 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
}
 80059c2:	bf00      	nop
 80059c4:	3708      	adds	r7, #8
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
	...

080059cc <_ZN10IridiumSBD11SBDRINGSeenEv>:

void IridiumSBD::SBDRINGSeen()
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b082      	sub	sp, #8
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
   ringAsserted = true;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
   diagprint(F("SBDRING alert seen!\r\n"));
 80059dc:	4903      	ldr	r1, [pc, #12]	; (80059ec <_ZN10IridiumSBD11SBDRINGSeenEv+0x20>)
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f7ff ff54 	bl	800588c <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80059e4:	bf00      	nop
 80059e6:	3708      	adds	r7, #8
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}
 80059ec:	08021fc0 	.word	0x08021fc0

080059f0 <_ZN10IridiumSBD13filterSBDRINGEv>:
// Read characters until we find one that doesn't match SBDRING
// If nextChar is -1 it means we are still entertaining a possible
// match with SBDRING\r\n.  Once we find a mismatch, stuff it into
// nextChar.
void IridiumSBD::filterSBDRING()
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
   if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80059fe:	f083 0301 	eor.w	r3, r3, #1
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d002      	beq.n	8005a0e <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 f949 	bl	8005ca0 <_ZN10IridiumSBD13check9603dataEv>
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00b      	beq.n	8005a30 <_ZN10IridiumSBD13filterSBDRINGEv+0x40>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	3308      	adds	r3, #8
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4610      	mov	r0, r2
 8005a28:	4798      	blx	r3
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	dc0d      	bgt.n	8005a4c <_ZN10IridiumSBD13filterSBDRINGEv+0x5c>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a36:	f083 0301 	eor.w	r3, r3, #1
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d00d      	beq.n	8005a5c <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 fa67 	bl	8005f14 <_ZN10IridiumSBD15i2cSerAvailableEv>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	dd07      	ble.n	8005a5c <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a56:	d101      	bne.n	8005a5c <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e000      	b.n	8005a5e <_ZN10IridiumSBD13filterSBDRINGEv+0x6e>
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f000 80b6 	beq.w	8005bd0 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e0>
   {
      char c;
      if (this->useSerial)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00b      	beq.n	8005a86 <_ZN10IridiumSBD13filterSBDRINGEv+0x96>
      {
         c = stream->read();
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	330c      	adds	r3, #12
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4610      	mov	r0, r2
 8005a7e:	4798      	blx	r3
 8005a80:	4603      	mov	r3, r0
 8005a82:	73fb      	strb	r3, [r7, #15]
 8005a84:	e004      	b.n	8005a90 <_ZN10IridiumSBD13filterSBDRINGEv+0xa0>
      }
      else
      {
         c = i2cSerRead();
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f000 fa5e 	bl	8005f48 <_ZN10IridiumSBD10i2cSerReadEv>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	73fb      	strb	r3, [r7, #15]
      }
      consoleprint(c);
 8005a90:	7bfb      	ldrb	r3, [r7, #15]
 8005a92:	4619      	mov	r1, r3
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f7ff ff89 	bl	80059ac <_ZN10IridiumSBD12consoleprintEc>
      if (*head != 0 && c == *head)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005aa0:	781b      	ldrb	r3, [r3, #0]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	f000 808d 	beq.w	8005bc2 <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005aae:	781b      	ldrb	r3, [r3, #0]
 8005ab0:	7bfa      	ldrb	r2, [r7, #15]
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	f040 8085 	bne.w	8005bc2 <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
      {
         ++head;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005abe:	1c5a      	adds	r2, r3, #1
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
         if (*head == 0)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005acc:	781b      	ldrb	r3, [r3, #0]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10d      	bne.n	8005aee <_ZN10IridiumSBD13filterSBDRINGEv+0xfe>
         {
            SBDRINGSeen();
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7ff ff7a 	bl	80059cc <_ZN10IridiumSBD11SBDRINGSeenEv>
            head = tail = SBDRING;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a3f      	ldr	r2, [pc, #252]	; (8005bd8 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e8>)
 8005adc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
            {
               --head;
               nextChar = c;
            }
         }
 8005aec:	e06e      	b.n	8005bcc <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
            for (unsigned long start = millis(); ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) && millis() - start < FILTERTIMEOUT; );
 8005aee:	f002 febf 	bl	8008870 <HAL_GetTick>
 8005af2:	60b8      	str	r0, [r7, #8]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00b      	beq.n	8005b16 <_ZN10IridiumSBD13filterSBDRINGEv+0x126>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	3308      	adds	r3, #8
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4610      	mov	r0, r2
 8005b0e:	4798      	blx	r3
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00d      	beq.n	8005b32 <_ZN10IridiumSBD13filterSBDRINGEv+0x142>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b1c:	f083 0301 	eor.w	r3, r3, #1
 8005b20:	b2db      	uxtb	r3, r3
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d00e      	beq.n	8005b44 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 f9f4 	bl	8005f14 <_ZN10IridiumSBD15i2cSerAvailableEv>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d108      	bne.n	8005b44 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 8005b32:	f002 fe9d 	bl	8008870 <HAL_GetTick>
 8005b36:	4602      	mov	r2, r0
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	2b09      	cmp	r3, #9
 8005b3e:	d801      	bhi.n	8005b44 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 8005b40:	2301      	movs	r3, #1
 8005b42:	e000      	b.n	8005b46 <_ZN10IridiumSBD13filterSBDRINGEv+0x156>
 8005b44:	2300      	movs	r3, #0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d000      	beq.n	8005b4c <_ZN10IridiumSBD13filterSBDRINGEv+0x15c>
 8005b4a:	e7d3      	b.n	8005af4 <_ZN10IridiumSBD13filterSBDRINGEv+0x104>
            if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b52:	f083 0301 	eor.w	r3, r3, #1
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d002      	beq.n	8005b62 <_ZN10IridiumSBD13filterSBDRINGEv+0x172>
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 f89f 	bl	8005ca0 <_ZN10IridiumSBD13check9603dataEv>
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d00b      	beq.n	8005b84 <_ZN10IridiumSBD13filterSBDRINGEv+0x194>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	3308      	adds	r3, #8
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4610      	mov	r0, r2
 8005b7c:	4798      	blx	r3
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d00d      	beq.n	8005ba0 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b0>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b8a:	f083 0301 	eor.w	r3, r3, #1
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d007      	beq.n	8005ba4 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f000 f9bd 	bl	8005f14 <_ZN10IridiumSBD15i2cSerAvailableEv>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d101      	bne.n	8005ba4 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	e000      	b.n	8005ba6 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b6>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d010      	beq.n	8005bcc <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
               --head;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005bb0:	1e5a      	subs	r2, r3, #1
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
               nextChar = c;
 8005bb8:	7bfa      	ldrb	r2, [r7, #15]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
         }
 8005bc0:	e004      	b.n	8005bcc <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
      }
      else
      {
         nextChar = c;
 8005bc2:	7bfa      	ldrb	r2, [r7, #15]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8005bca:	e720      	b.n	8005a0e <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
         }
 8005bcc:	bf00      	nop
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 8005bce:	e71e      	b.n	8005a0e <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
      }
   }
}
 8005bd0:	bf00      	nop
 8005bd2:	3710      	adds	r7, #16
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	08022a70 	.word	0x08022a70

08005bdc <_ZN10IridiumSBD17filteredavailableEv>:

const char IridiumSBD::SBDRING[] = "SBDRING\r\n";

int IridiumSBD::filteredavailable()
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f7ff ff03 	bl	80059f0 <_ZN10IridiumSBD13filterSBDRINGEv>
   return head - tail + (nextChar != -1 ? 1 : 0);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005bf6:	1ad3      	subs	r3, r2, r3
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	f8d2 20d8 	ldr.w	r2, [r2, #216]	; 0xd8
 8005bfe:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005c02:	d001      	beq.n	8005c08 <_ZN10IridiumSBD17filteredavailableEv+0x2c>
 8005c04:	2201      	movs	r2, #1
 8005c06:	e000      	b.n	8005c0a <_ZN10IridiumSBD17filteredavailableEv+0x2e>
 8005c08:	2200      	movs	r2, #0
 8005c0a:	4413      	add	r3, r2
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3708      	adds	r7, #8
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <_ZN10IridiumSBD12filteredreadEv>:

int IridiumSBD::filteredread()
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f7ff fee7 	bl	80059f0 <_ZN10IridiumSBD13filterSBDRINGEv>

   // Use up the queue first
   if (head > tail)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d91c      	bls.n	8005c6c <_ZN10IridiumSBD12filteredreadEv+0x58>
   {
      char c = *tail++;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005c38:	1c59      	adds	r1, r3, #1
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	f8c2 10d4 	str.w	r1, [r2, #212]	; 0xd4
 8005c40:	781b      	ldrb	r3, [r3, #0]
 8005c42:	73bb      	strb	r3, [r7, #14]
      if (head == tail)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d109      	bne.n	8005c68 <_ZN10IridiumSBD12filteredreadEv+0x54>
         head = tail = SBDRING;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a11      	ldr	r2, [pc, #68]	; (8005c9c <_ZN10IridiumSBD12filteredreadEv+0x88>)
 8005c58:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      return c;
 8005c68:	7bbb      	ldrb	r3, [r7, #14]
 8005c6a:	e012      	b.n	8005c92 <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   // Then the "extra" char
   else if (nextChar != -1)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c76:	d00a      	beq.n	8005c8e <_ZN10IridiumSBD12filteredreadEv+0x7a>
   {
      char c = (char)nextChar;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005c7e:	73fb      	strb	r3, [r7, #15]
      nextChar = -1;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f04f 32ff 	mov.w	r2, #4294967295
 8005c86:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      return c;
 8005c8a:	7bfb      	ldrb	r3, [r7, #15]
 8005c8c:	e001      	b.n	8005c92 <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   return -1;
 8005c8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3710      	adds	r7, #16
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	08022a70 	.word	0x08022a70

08005ca0 <_ZN10IridiumSBD13check9603dataEv>:

//Checks the number of available serial bytes
//Reads the available serial bytes (if any) and stores them in i2c_ser_buffer
void IridiumSBD::check9603data()
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  if (millis() - lastCheck >= I2C_POLLING_WAIT_MS)
 8005ca8:	f002 fde2 	bl	8008870 <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	f892 20b0 	ldrb.w	r2, [r2, #176]	; 0xb0
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	bf2c      	ite	cs
 8005cc0:	2301      	movcs	r3, #1
 8005cc2:	2300      	movcc	r3, #0
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	f000 80be 	beq.w	8005e48 <_ZN10IridiumSBD13check9603dataEv+0x1a8>
  {
    //Check how many serial bytes are waiting to be read
    uint16_t bytesAvailable = 0;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	81fb      	strh	r3, [r7, #14]
    wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005cda:	4619      	mov	r1, r3
 8005cdc:	4610      	mov	r0, r2
 8005cde:	f000 fe2b 	bl	8006938 <_ZN7TwoWire17beginTransmissionEh>
    wireport->write(LEN_REG); // Point to the serial buffer length
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ce6:	21fd      	movs	r1, #253	; 0xfd
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f7fe ff19 	bl	8004b20 <_ZN7TwoWire5writeEi>
    wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f000 fe6a 	bl	80069cc <_ZN7TwoWire15endTransmissionEv>
    if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)2) == 2) // Request two bytes
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d02:	2202      	movs	r2, #2
 8005d04:	4619      	mov	r1, r3
 8005d06:	f000 fe04 	bl	8006912 <_ZN7TwoWire11requestFromEhh>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	bf0c      	ite	eq
 8005d10:	2301      	moveq	r3, #1
 8005d12:	2300      	movne	r3, #0
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d01d      	beq.n	8005d56 <_ZN10IridiumSBD13check9603dataEv+0xb6>
    {
      uint8_t msb = wireport->read();
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	330c      	adds	r3, #12
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4610      	mov	r0, r2
 8005d2a:	4798      	blx	r3
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	737b      	strb	r3, [r7, #13]
      uint8_t lsb = wireport->read();
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	330c      	adds	r3, #12
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4610      	mov	r0, r2
 8005d40:	4798      	blx	r3
 8005d42:	4603      	mov	r3, r0
 8005d44:	733b      	strb	r3, [r7, #12]
      bytesAvailable = (((uint16_t)msb) << 8) | lsb;
 8005d46:	7b7b      	ldrb	r3, [r7, #13]
 8005d48:	021b      	lsls	r3, r3, #8
 8005d4a:	b21a      	sxth	r2, r3
 8005d4c:	7b3b      	ldrb	r3, [r7, #12]
 8005d4e:	b21b      	sxth	r3, r3
 8005d50:	4313      	orrs	r3, r2
 8005d52:	b21b      	sxth	r3, r3
 8005d54:	81fb      	strh	r3, [r7, #14]
    }

    //Now read the serial bytes (if any)
    if (bytesAvailable > 0)
 8005d56:	89fb      	ldrh	r3, [r7, #14]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d06f      	beq.n	8005e3c <_ZN10IridiumSBD13check9603dataEv+0x19c>
    {
      // Request the bytes
      // Poke them into the i2c_serial buffer
      // Release the bus afterwards
      wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d66:	4619      	mov	r1, r3
 8005d68:	4610      	mov	r0, r2
 8005d6a:	f000 fde5 	bl	8006938 <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the serial buffer
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d72:	21ff      	movs	r1, #255	; 0xff
 8005d74:	4618      	mov	r0, r3
 8005d76:	f7fe fed3 	bl	8004b20 <_ZN7TwoWire5writeEi>
      wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f000 fe24 	bl	80069cc <_ZN7TwoWire15endTransmissionEv>
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8005d84:	89fb      	ldrh	r3, [r7, #14]
 8005d86:	2b08      	cmp	r3, #8
 8005d88:	d92d      	bls.n	8005de6 <_ZN10IridiumSBD13check9603dataEv+0x146>
      {
        wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)SER_PACKET_SIZE, (uint8_t)false); // Request SER_PACKET_SIZE bytes, don't release the bus
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
 8005d94:	2300      	movs	r3, #0
 8005d96:	2208      	movs	r2, #8
 8005d98:	f000 fd80 	bl	800689c <_ZN7TwoWire11requestFromEhhh>
        while (wireport->available())
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3308      	adds	r3, #8
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4610      	mov	r0, r2
 8005dac:	4798      	blx	r3
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	bf14      	ite	ne
 8005db4:	2301      	movne	r3, #1
 8005db6:	2300      	moveq	r3, #0
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d00f      	beq.n	8005dde <_ZN10IridiumSBD13check9603dataEv+0x13e>
        {
          i2cSerPoke(wireport->read()); // Read and store each byte
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	330c      	adds	r3, #12
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4610      	mov	r0, r2
 8005dce:	4798      	blx	r3
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f000 f8e2 	bl	8005fa0 <_ZN10IridiumSBD10i2cSerPokeEc>
        while (wireport->available())
 8005ddc:	e7de      	b.n	8005d9c <_ZN10IridiumSBD13check9603dataEv+0xfc>
        }
        bytesAvailable -= SER_PACKET_SIZE; // Decrease the number of bytes available by SER_PACKET_SIZE
 8005dde:	89fb      	ldrh	r3, [r7, #14]
 8005de0:	3b08      	subs	r3, #8
 8005de2:	81fb      	strh	r3, [r7, #14]
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8005de4:	e7ce      	b.n	8005d84 <_ZN10IridiumSBD13check9603dataEv+0xe4>
      }
      wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)bytesAvailable); // Request remaining bytes, release the bus
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005df0:	89fa      	ldrh	r2, [r7, #14]
 8005df2:	b2d2      	uxtb	r2, r2
 8005df4:	4619      	mov	r1, r3
 8005df6:	f000 fd8c 	bl	8006912 <_ZN7TwoWire11requestFromEhh>
      while (wireport->available())
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	3308      	adds	r3, #8
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4610      	mov	r0, r2
 8005e0a:	4798      	blx	r3
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	bf14      	ite	ne
 8005e12:	2301      	movne	r3, #1
 8005e14:	2300      	moveq	r3, #0
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00f      	beq.n	8005e3c <_ZN10IridiumSBD13check9603dataEv+0x19c>
      {
        i2cSerPoke(wireport->read()); // Read and store each byte
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	330c      	adds	r3, #12
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4610      	mov	r0, r2
 8005e2c:	4798      	blx	r3
 8005e2e:	4603      	mov	r3, r0
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	4619      	mov	r1, r3
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 f8b3 	bl	8005fa0 <_ZN10IridiumSBD10i2cSerPokeEc>
      while (wireport->available())
 8005e3a:	e7de      	b.n	8005dfa <_ZN10IridiumSBD13check9603dataEv+0x15a>
      }
    }

    lastCheck = millis(); //Put off checking to avoid excessive I2C bus traffic
 8005e3c:	f002 fd18 	bl	8008870 <HAL_GetTick>
 8005e40:	4602      	mov	r2, r0
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  }
}
 8005e48:	bf00      	nop
 8005e4a:	3710      	adds	r7, #16
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}

08005e50 <_ZN10IridiumSBD13check9603pinsEv>:

//Reads the IO pins and update IO_REGISTER
void IridiumSBD::check9603pins()
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b082      	sub	sp, #8
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  //Read the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005e62:	4619      	mov	r1, r3
 8005e64:	4610      	mov	r0, r2
 8005e66:	f000 fd67 	bl	8006938 <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e6e:	2110      	movs	r1, #16
 8005e70:	4618      	mov	r0, r3
 8005e72:	f7fe fe55 	bl	8004b20 <_ZN7TwoWire5writeEi>
  wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f000 fda6 	bl	80069cc <_ZN7TwoWire15endTransmissionEv>
  if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)1) == 1) // Request one byte from the IO register
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	f000 fd40 	bl	8006912 <_ZN7TwoWire11requestFromEhh>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	bf0c      	ite	eq
 8005e98:	2301      	moveq	r3, #1
 8005e9a:	2300      	movne	r3, #0
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d00d      	beq.n	8005ebe <_ZN10IridiumSBD13check9603pinsEv+0x6e>
  {
    IO_REGISTER = wireport->read(); // Read the IO register
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	330c      	adds	r3, #12
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4610      	mov	r0, r2
 8005eb2:	4798      	blx	r3
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	b2da      	uxtb	r2, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
}
 8005ebe:	bf00      	nop
 8005ec0:	3708      	adds	r7, #8
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}

08005ec6 <_ZN10IridiumSBD11set9603pinsEh>:

//Set the IO pins
void IridiumSBD::set9603pins(uint8_t pins)
{
 8005ec6:	b580      	push	{r7, lr}
 8005ec8:	b082      	sub	sp, #8
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
 8005ece:	460b      	mov	r3, r1
 8005ed0:	70fb      	strb	r3, [r7, #3]
  //Write to the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005edc:	4619      	mov	r1, r3
 8005ede:	4610      	mov	r0, r2
 8005ee0:	f000 fd2a 	bl	8006938 <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ee8:	2110      	movs	r1, #16
 8005eea:	4618      	mov	r0, r3
 8005eec:	f7fe fe18 	bl	8004b20 <_ZN7TwoWire5writeEi>
  wireport->write(pins); // Set the pins
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	78f9      	ldrb	r1, [r7, #3]
 8005efe:	4610      	mov	r0, r2
 8005f00:	4798      	blx	r3
  wireport->endTransmission(); // Send data and surrender the bus
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f06:	4618      	mov	r0, r3
 8005f08:	f000 fd60 	bl	80069cc <_ZN7TwoWire15endTransmissionEv>
}
 8005f0c:	bf00      	nop
 8005f0e:	3708      	adds	r7, #8
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <_ZN10IridiumSBD15i2cSerAvailableEv>:
    return(ISBD_SUCCESS);
}

// I2C_SER functions
int IridiumSBD::i2cSerAvailable()
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  return (i2c_ser_buffer_tail + I2C_SER_MAX_BUFF - i2c_ser_buffer_head) % I2C_SER_MAX_BUFF;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f22:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	425a      	negs	r2, r3
 8005f30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f34:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005f38:	bf58      	it	pl
 8005f3a:	4253      	negpl	r3, r2
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	370c      	adds	r7, #12
 8005f40:	46bd      	mov	sp, r7
 8005f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f46:	4770      	bx	lr

08005f48 <_ZN10IridiumSBD10i2cSerReadEv>:

int IridiumSBD::i2cSerRead()
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  // Empty buffer?
  if (i2c_ser_buffer_head == i2c_ser_buffer_tail)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d102      	bne.n	8005f66 <_ZN10IridiumSBD10i2cSerReadEv+0x1e>
    return -1;
 8005f60:	f04f 33ff 	mov.w	r3, #4294967295
 8005f64:	e016      	b.n	8005f94 <_ZN10IridiumSBD10i2cSerReadEv+0x4c>

  // Read from "head"
  uint8_t d = i2c_ser_buffer[i2c_ser_buffer_head]; // grab next byte
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005f6c:	687a      	ldr	r2, [r7, #4]
 8005f6e:	4413      	add	r3, r2
 8005f70:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8005f74:	73fb      	strb	r3, [r7, #15]
  i2c_ser_buffer_head = (i2c_ser_buffer_head + 1) % I2C_SER_MAX_BUFF; // update head
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005f7c:	3301      	adds	r3, #1
 8005f7e:	425a      	negs	r2, r3
 8005f80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f84:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005f88:	bf58      	it	pl
 8005f8a:	4253      	negpl	r3, r2
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  return d;
 8005f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3714      	adds	r7, #20
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <_ZN10IridiumSBD10i2cSerPokeEc>:

void IridiumSBD::i2cSerPoke(char serChar)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b085      	sub	sp, #20
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	460b      	mov	r3, r1
 8005faa:	70fb      	strb	r3, [r7, #3]
  // Calculate the new value for the tail
  int next = (i2c_ser_buffer_tail + 1) % I2C_SER_MAX_BUFF;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	425a      	negs	r2, r3
 8005fb6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fba:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005fbe:	bf58      	it	pl
 8005fc0:	4253      	negpl	r3, r2
 8005fc2:	60fb      	str	r3, [r7, #12]
  // If the buffer is not full (i.e. we are not about to overwrite the head byte)
  // If the buffer is full, the byte is lost
  if (next != i2c_ser_buffer_head)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	d00b      	beq.n	8005fe8 <_ZN10IridiumSBD10i2cSerPokeEc+0x48>
  {
    // save new data in buffer: tail points to where byte goes
    i2c_ser_buffer[i2c_ser_buffer_tail] = serChar; // save new byte
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	4413      	add	r3, r2
 8005fda:	78fa      	ldrb	r2, [r7, #3]
 8005fdc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    i2c_ser_buffer_tail = next;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  }
}
 8005fe8:	bf00      	nop
 8005fea:	3714      	adds	r7, #20
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr

08005ff4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef>:
	#endif
}


//uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart,POWERPROFILE profile){ TODO
uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart){
 8005ff4:	b084      	sub	sp, #16
 8005ff6:	b580      	push	{r7, lr}
 8005ff8:	b084      	sub	sp, #16
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	6078      	str	r0, [r7, #4]
 8005ffe:	f107 001c 	add.w	r0, r7, #28
 8006002:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	this->uart = huart;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4618      	mov	r0, r3
 800600a:	f107 031c 	add.w	r3, r7, #28
 800600e:	2244      	movs	r2, #68	; 0x44
 8006010:	4619      	mov	r1, r3
 8006012:	f015 f841 	bl	801b098 <memcpy>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nSetting up the Iridium 9603N\r\n", 32, HAL_MAX_DELAY);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f04f 33ff 	mov.w	r3, #4294967295
 800601c:	2220      	movs	r2, #32
 800601e:	4962      	ldr	r1, [pc, #392]	; (80061a8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1b4>)
 8006020:	f008 fe09 	bl	800ec36 <HAL_UART_Transmit>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Checking for the device...", 28, HAL_MAX_DELAY);
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f04f 33ff 	mov.w	r3, #4294967295
 800602a:	221c      	movs	r2, #28
 800602c:	495f      	ldr	r1, [pc, #380]	; (80061ac <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1b8>)
 800602e:	f008 fe02 	bl	800ec36 <HAL_UART_Transmit>
	while(!this->isConnected()){
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f7ff f80a 	bl	800504c <_ZN10IridiumSBD11isConnectedEv>
 8006038:	4603      	mov	r3, r0
 800603a:	f083 0301 	eor.w	r3, r3, #1
 800603e:	b2db      	uxtb	r3, r3
 8006040:	2b00      	cmp	r3, #0
 8006042:	d02c      	beq.n	800609e <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0xaa>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Check if the device is connected. Trying again in\r\n", 53, HAL_MAX_DELAY);
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f04f 33ff 	mov.w	r3, #4294967295
 800604a:	2235      	movs	r2, #53	; 0x35
 800604c:	4958      	ldr	r1, [pc, #352]	; (80061b0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1bc>)
 800604e:	f008 fdf2 	bl	800ec36 <HAL_UART_Transmit>
		HAL_Delay(500);
 8006052:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006056:	f002 fc17 	bl	8008888 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r3", 3, HAL_MAX_DELAY);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f04f 33ff 	mov.w	r3, #4294967295
 8006060:	2203      	movs	r2, #3
 8006062:	4954      	ldr	r1, [pc, #336]	; (80061b4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c0>)
 8006064:	f008 fde7 	bl	800ec36 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8006068:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800606c:	f002 fc0c 	bl	8008888 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r2", 3, HAL_MAX_DELAY);
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f04f 33ff 	mov.w	r3, #4294967295
 8006076:	2203      	movs	r2, #3
 8006078:	494f      	ldr	r1, [pc, #316]	; (80061b8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c4>)
 800607a:	f008 fddc 	bl	800ec36 <HAL_UART_Transmit>
		HAL_Delay(1000);
 800607e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006082:	f002 fc01 	bl	8008888 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r1\r\n", 7, HAL_MAX_DELAY);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f04f 33ff 	mov.w	r3, #4294967295
 800608c:	2207      	movs	r2, #7
 800608e:	494b      	ldr	r1, [pc, #300]	; (80061bc <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c8>)
 8006090:	f008 fdd1 	bl	800ec36 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8006094:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006098:	f002 fbf6 	bl	8008888 <HAL_Delay>
	while(!this->isConnected()){
 800609c:	e7c9      	b.n	8006032 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x3e>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f04f 33ff 	mov.w	r3, #4294967295
 80060a4:	2206      	movs	r2, #6
 80060a6:	4946      	ldr	r1, [pc, #280]	; (80061c0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 80060a8:	f008 fdc5 	bl	800ec36 <HAL_UART_Transmit>

	//Activate the superchargers
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Activating the superchargers...", 31, HAL_MAX_DELAY);
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f04f 33ff 	mov.w	r3, #4294967295
 80060b2:	221f      	movs	r2, #31
 80060b4:	4943      	ldr	r1, [pc, #268]	; (80061c4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d0>)
 80060b6:	f008 fdbe 	bl	800ec36 <HAL_UART_Transmit>
	this->enableSuperCapCharger(true);
 80060ba:	2101      	movs	r1, #1
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f7fe fea9 	bl	8004e14 <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f04f 33ff 	mov.w	r3, #4294967295
 80060c8:	2206      	movs	r2, #6
 80060ca:	493d      	ldr	r1, [pc, #244]	; (80061c0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 80060cc:	f008 fdb3 	bl	800ec36 <HAL_UART_Transmit>


	//Wait for the supercapacitors to charge
	//int start=millis();
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Waiting for the supercapacitors to charge...", 44, HAL_MAX_DELAY);
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f04f 33ff 	mov.w	r3, #4294967295
 80060d6:	222c      	movs	r2, #44	; 0x2c
 80060d8:	493b      	ldr	r1, [pc, #236]	; (80061c8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d4>)
 80060da:	f008 fdac 	bl	800ec36 <HAL_UART_Transmit>
	while (!this->checkSuperCapCharger()){
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f7fe fed6 	bl	8004e90 <_ZN10IridiumSBD20checkSuperCapChargerEv>
 80060e4:	4603      	mov	r3, r0
 80060e6:	f083 0301 	eor.w	r3, r3, #1
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d004      	beq.n	80060fa <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x106>
		HAL_Delay(333);
 80060f0:	f240 104d 	movw	r0, #333	; 0x14d
 80060f4:	f002 fbc8 	bl	8008888 <HAL_Delay>
	while (!this->checkSuperCapCharger()){
 80060f8:	e7f1      	b.n	80060de <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0xea>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006100:	2206      	movs	r2, #6
 8006102:	492f      	ldr	r1, [pc, #188]	; (80061c0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8006104:	f008 fd97 	bl	800ec36 <HAL_UART_Transmit>


	//Enable power for the 9603N
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Enabling 9603N power...", 23, HAL_MAX_DELAY);
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f04f 33ff 	mov.w	r3, #4294967295
 800610e:	2217      	movs	r2, #23
 8006110:	492e      	ldr	r1, [pc, #184]	; (80061cc <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d8>)
 8006112:	f008 fd90 	bl	800ec36 <HAL_UART_Transmit>
	this->enable9603Npower(true);
 8006116:	2101      	movs	r1, #1
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f7fe fee9 	bl	8004ef0 <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f04f 33ff 	mov.w	r3, #4294967295
 8006124:	2206      	movs	r2, #6
 8006126:	4926      	ldr	r1, [pc, #152]	; (80061c0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8006128:	f008 fd85 	bl	800ec36 <HAL_UART_Transmit>
	/*
	 * Begin satellite modem operation
	 */

	//Power on the rockblock
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Starting Modem...", 17, HAL_MAX_DELAY);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f04f 33ff 	mov.w	r3, #4294967295
 8006132:	2211      	movs	r2, #17
 8006134:	4926      	ldr	r1, [pc, #152]	; (80061d0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1dc>)
 8006136:	f008 fd7e 	bl	800ec36 <HAL_UART_Transmit>
	//this->setPowerProfile(profile);
	int err = this->begin();
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f7fe fd22 	bl	8004b84 <_ZN10IridiumSBD5beginEv>
 8006140:	60f8      	str	r0, [r7, #12]
	if (err != ISBD_SUCCESS)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d015      	beq.n	8006174 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x180>
	  {
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Failed: ", 8, HAL_MAX_DELAY);
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f04f 33ff 	mov.w	r3, #4294967295
 800614e:	2208      	movs	r2, #8
 8006150:	4920      	ldr	r1, [pc, #128]	; (80061d4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e0>)
 8006152:	f008 fd70 	bl	800ec36 <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) err, 4, HAL_MAX_DELAY);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	68f9      	ldr	r1, [r7, #12]
 800615a:	f04f 33ff 	mov.w	r3, #4294967295
 800615e:	2204      	movs	r2, #4
 8006160:	f008 fd69 	bl	800ec36 <HAL_UART_Transmit>
		this->MRT_Iridium_ErrorMessage(err);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	b2db      	uxtb	r3, r3
 8006168:	4619      	mov	r1, r3
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 f8b0 	bl	80062d0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>

	    return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e011      	b.n	8006198 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1a4>
	  }
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "...OK\r\n", 7, HAL_MAX_DELAY);
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f04f 33ff 	mov.w	r3, #4294967295
 800617a:	2207      	movs	r2, #7
 800617c:	4916      	ldr	r1, [pc, #88]	; (80061d8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e4>)
 800617e:	f008 fd5a 	bl	800ec36 <HAL_UART_Transmit>

	//Setup default IMEI to 000000000000000 (no IMEI)
	IMEI="000000000000000";
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a15      	ldr	r2, [pc, #84]	; (80061dc <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e8>)
 8006186:	645a      	str	r2, [r3, #68]	; 0x44

	HAL_UART_Transmit(&(this->uart),(uint8_t*) "End of setup\r\n\r\n", 16, HAL_MAX_DELAY);
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f04f 33ff 	mov.w	r3, #4294967295
 800618e:	2210      	movs	r2, #16
 8006190:	4913      	ldr	r1, [pc, #76]	; (80061e0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1ec>)
 8006192:	f008 fd50 	bl	800ec36 <HAL_UART_Transmit>

	return HAL_OK;
 8006196:	2300      	movs	r3, #0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3710      	adds	r7, #16
 800619c:	46bd      	mov	sp, r7
 800619e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80061a2:	b004      	add	sp, #16
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	08022040 	.word	0x08022040
 80061ac:	08022064 	.word	0x08022064
 80061b0:	08022080 	.word	0x08022080
 80061b4:	080220b4 	.word	0x080220b4
 80061b8:	080220b8 	.word	0x080220b8
 80061bc:	080220bc 	.word	0x080220bc
 80061c0:	08021954 	.word	0x08021954
 80061c4:	080220c4 	.word	0x080220c4
 80061c8:	080220e4 	.word	0x080220e4
 80061cc:	08022114 	.word	0x08022114
 80061d0:	0802212c 	.word	0x0802212c
 80061d4:	08022140 	.word	0x08022140
 80061d8:	0802214c 	.word	0x0802214c
 80061dc:	08022154 	.word	0x08022154
 80061e0:	08022164 	.word	0x08022164

080061e4 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>:


boolean IridiumSBD::MRT_Iridium_shutdown(void){
 80061e4:	b590      	push	{r4, r7, lr}
 80061e6:	b08b      	sub	sp, #44	; 0x2c
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nShutting down the Iridium\r\n", 29, HAL_MAX_DELAY);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f04f 33ff 	mov.w	r3, #4294967295
 80061f2:	221d      	movs	r2, #29
 80061f4:	492f      	ldr	r1, [pc, #188]	; (80062b4 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd0>)
 80061f6:	f008 fd1e 	bl	800ec36 <HAL_UART_Transmit>

	// Power down the modem
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Putting the 9603N to sleep...", 29, HAL_MAX_DELAY);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006200:	221d      	movs	r2, #29
 8006202:	492d      	ldr	r1, [pc, #180]	; (80062b8 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd4>)
 8006204:	f008 fd17 	bl	800ec36 <HAL_UART_Transmit>
	int err = this->sleep();
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f7fe fce6 	bl	8004bda <_ZN10IridiumSBD5sleepEv>
 800620e:	6278      	str	r0, [r7, #36]	; 0x24
	if (err != ISBD_SUCCESS)
 8006210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006212:	2b00      	cmp	r3, #0
 8006214:	d017      	beq.n	8006246 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x62>
	{
		char str[24+sizeof(int)];
		sprintf(str, "sleep failed: error  %i\r\n", err);
 8006216:	f107 0308 	add.w	r3, r7, #8
 800621a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800621c:	4927      	ldr	r1, [pc, #156]	; (80062bc <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd8>)
 800621e:	4618      	mov	r0, r3
 8006220:	f016 fa5e 	bl	801c6e0 <siprintf>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8006224:	687c      	ldr	r4, [r7, #4]
 8006226:	f107 0308 	add.w	r3, r7, #8
 800622a:	4618      	mov	r0, r3
 800622c:	f7f9 ffea 	bl	8000204 <strlen>
 8006230:	4603      	mov	r3, r0
 8006232:	b29a      	uxth	r2, r3
 8006234:	f107 0108 	add.w	r1, r7, #8
 8006238:	f04f 33ff 	mov.w	r3, #4294967295
 800623c:	4620      	mov	r0, r4
 800623e:	f008 fcfa 	bl	800ec36 <HAL_UART_Transmit>
		return false;
 8006242:	2300      	movs	r3, #0
 8006244:	e032      	b.n	80062ac <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xc8>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f04f 33ff 	mov.w	r3, #4294967295
 800624c:	2204      	movs	r2, #4
 800624e:	491c      	ldr	r1, [pc, #112]	; (80062c0 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8006250:	f008 fcf1 	bl	800ec36 <HAL_UART_Transmit>

	// Disable 9603N power
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Disabling 9603N power...", 24, HAL_MAX_DELAY);
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f04f 33ff 	mov.w	r3, #4294967295
 800625a:	2218      	movs	r2, #24
 800625c:	4919      	ldr	r1, [pc, #100]	; (80062c4 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe0>)
 800625e:	f008 fcea 	bl	800ec36 <HAL_UART_Transmit>
	this->enable9603Npower(false);
 8006262:	2100      	movs	r1, #0
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f7fe fe43 	bl	8004ef0 <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f04f 33ff 	mov.w	r3, #4294967295
 8006270:	2204      	movs	r2, #4
 8006272:	4913      	ldr	r1, [pc, #76]	; (80062c0 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8006274:	f008 fcdf 	bl	800ec36 <HAL_UART_Transmit>

	// Disable the supercapacitor charger
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Disabling the supercapacitor charger...", 39, HAL_MAX_DELAY);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f04f 33ff 	mov.w	r3, #4294967295
 800627e:	2227      	movs	r2, #39	; 0x27
 8006280:	4911      	ldr	r1, [pc, #68]	; (80062c8 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe4>)
 8006282:	f008 fcd8 	bl	800ec36 <HAL_UART_Transmit>
	this->enableSuperCapCharger(false);
 8006286:	2100      	movs	r1, #0
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f7fe fdc3 	bl	8004e14 <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f04f 33ff 	mov.w	r3, #4294967295
 8006294:	2204      	movs	r2, #4
 8006296:	490a      	ldr	r1, [pc, #40]	; (80062c0 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8006298:	f008 fccd 	bl	800ec36 <HAL_UART_Transmit>

	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Iridium successfully shutdown\r\n", 32, HAL_MAX_DELAY);
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	f04f 33ff 	mov.w	r3, #4294967295
 80062a2:	2220      	movs	r2, #32
 80062a4:	4909      	ldr	r1, [pc, #36]	; (80062cc <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe8>)
 80062a6:	f008 fcc6 	bl	800ec36 <HAL_UART_Transmit>
	return true;
 80062aa:	2301      	movs	r3, #1
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	372c      	adds	r7, #44	; 0x2c
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd90      	pop	{r4, r7, pc}
 80062b4:	08022178 	.word	0x08022178
 80062b8:	08022198 	.word	0x08022198
 80062bc:	080221b8 	.word	0x080221b8
 80062c0:	08021954 	.word	0x08021954
 80062c4:	080221d4 	.word	0x080221d4
 80062c8:	080221f0 	.word	0x080221f0
 80062cc:	08022218 	.word	0x08022218

080062d0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>:



void IridiumSBD::MRT_Iridium_ErrorMessage(uint8_t error){
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b082      	sub	sp, #8
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
 80062d8:	460b      	mov	r3, r1
 80062da:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nError:\t", 12, HAL_MAX_DELAY);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f04f 33ff 	mov.w	r3, #4294967295
 80062e2:	220c      	movs	r2, #12
 80062e4:	4948      	ldr	r1, [pc, #288]	; (8006408 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x138>)
 80062e6:	f008 fca6 	bl	800ec36 <HAL_UART_Transmit>
	if (error == ISBD_ALREADY_AWAKE){
 80062ea:	78fb      	ldrb	r3, [r7, #3]
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d107      	bne.n	8006300 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x30>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Already Awake\r\n", 17, HAL_MAX_DELAY);
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f04f 33ff 	mov.w	r3, #4294967295
 80062f6:	2211      	movs	r2, #17
 80062f8:	4944      	ldr	r1, [pc, #272]	; (800640c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x13c>)
 80062fa:	f008 fc9c 	bl	800ec36 <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
	}
	else{
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
	}
}
 80062fe:	e07f      	b.n	8006400 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SERIAL_FAILURE){
 8006300:	78fb      	ldrb	r3, [r7, #3]
 8006302:	2b02      	cmp	r3, #2
 8006304:	d107      	bne.n	8006316 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x46>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Serial Failure\r\n", 18, HAL_MAX_DELAY);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f04f 33ff 	mov.w	r3, #4294967295
 800630c:	2212      	movs	r2, #18
 800630e:	4940      	ldr	r1, [pc, #256]	; (8006410 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x140>)
 8006310:	f008 fc91 	bl	800ec36 <HAL_UART_Transmit>
}
 8006314:	e074      	b.n	8006400 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_PROTOCOL_ERROR){
 8006316:	78fb      	ldrb	r3, [r7, #3]
 8006318:	2b03      	cmp	r3, #3
 800631a:	d107      	bne.n	800632c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x5c>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Protocol Error\r\n", 18, HAL_MAX_DELAY);
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f04f 33ff 	mov.w	r3, #4294967295
 8006322:	2212      	movs	r2, #18
 8006324:	493b      	ldr	r1, [pc, #236]	; (8006414 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x144>)
 8006326:	f008 fc86 	bl	800ec36 <HAL_UART_Transmit>
}
 800632a:	e069      	b.n	8006400 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_CANCELLED){
 800632c:	78fb      	ldrb	r3, [r7, #3]
 800632e:	2b04      	cmp	r3, #4
 8006330:	d107      	bne.n	8006342 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x72>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nCancelled", 13, HAL_MAX_DELAY);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f04f 33ff 	mov.w	r3, #4294967295
 8006338:	220d      	movs	r2, #13
 800633a:	4937      	ldr	r1, [pc, #220]	; (8006418 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x148>)
 800633c:	f008 fc7b 	bl	800ec36 <HAL_UART_Transmit>
}
 8006340:	e05e      	b.n	8006400 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_NO_MODEM_DETECTED){
 8006342:	78fb      	ldrb	r3, [r7, #3]
 8006344:	2b05      	cmp	r3, #5
 8006346:	d107      	bne.n	8006358 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x88>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nNo modem detected: check wiring.", 36, HAL_MAX_DELAY);
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f04f 33ff 	mov.w	r3, #4294967295
 800634e:	2224      	movs	r2, #36	; 0x24
 8006350:	4932      	ldr	r1, [pc, #200]	; (800641c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x14c>)
 8006352:	f008 fc70 	bl	800ec36 <HAL_UART_Transmit>
}
 8006356:	e053      	b.n	8006400 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SBDIX_FATAL_ERROR){
 8006358:	78fb      	ldrb	r3, [r7, #3]
 800635a:	2b06      	cmp	r3, #6
 800635c:	d107      	bne.n	800636e <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x9e>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "SDBIX Fatal Error\r\n", 21, HAL_MAX_DELAY);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f04f 33ff 	mov.w	r3, #4294967295
 8006364:	2215      	movs	r2, #21
 8006366:	492e      	ldr	r1, [pc, #184]	; (8006420 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x150>)
 8006368:	f008 fc65 	bl	800ec36 <HAL_UART_Transmit>
}
 800636c:	e048      	b.n	8006400 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SENDRECEIVE_TIMEOUT){
 800636e:	78fb      	ldrb	r3, [r7, #3]
 8006370:	2b07      	cmp	r3, #7
 8006372:	d107      	bne.n	8006384 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xb4>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Send-Receive Timeout\r\n", 24, HAL_MAX_DELAY);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f04f 33ff 	mov.w	r3, #4294967295
 800637a:	2218      	movs	r2, #24
 800637c:	4929      	ldr	r1, [pc, #164]	; (8006424 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x154>)
 800637e:	f008 fc5a 	bl	800ec36 <HAL_UART_Transmit>
}
 8006382:	e03d      	b.n	8006400 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_RX_OVERFLOW){
 8006384:	78fb      	ldrb	r3, [r7, #3]
 8006386:	2b08      	cmp	r3, #8
 8006388:	d107      	bne.n	800639a <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xca>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "RX Overflow\r\n", 15, HAL_MAX_DELAY);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f04f 33ff 	mov.w	r3, #4294967295
 8006390:	220f      	movs	r2, #15
 8006392:	4925      	ldr	r1, [pc, #148]	; (8006428 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x158>)
 8006394:	f008 fc4f 	bl	800ec36 <HAL_UART_Transmit>
}
 8006398:	e032      	b.n	8006400 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_REENTRANT){
 800639a:	78fb      	ldrb	r3, [r7, #3]
 800639c:	2b09      	cmp	r3, #9
 800639e:	d107      	bne.n	80063b0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xe0>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "REENTRANT\r\n", 13, HAL_MAX_DELAY);
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f04f 33ff 	mov.w	r3, #4294967295
 80063a6:	220d      	movs	r2, #13
 80063a8:	4920      	ldr	r1, [pc, #128]	; (800642c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x15c>)
 80063aa:	f008 fc44 	bl	800ec36 <HAL_UART_Transmit>
}
 80063ae:	e027      	b.n	8006400 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_IS_ASLEEP){
 80063b0:	78fb      	ldrb	r3, [r7, #3]
 80063b2:	2b0a      	cmp	r3, #10
 80063b4:	d107      	bne.n	80063c6 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xf6>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Is Asleep\r\n", 13, HAL_MAX_DELAY);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f04f 33ff 	mov.w	r3, #4294967295
 80063bc:	220d      	movs	r2, #13
 80063be:	491c      	ldr	r1, [pc, #112]	; (8006430 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x160>)
 80063c0:	f008 fc39 	bl	800ec36 <HAL_UART_Transmit>
}
 80063c4:	e01c      	b.n	8006400 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_NO_SLEEP_PIN){
 80063c6:	78fb      	ldrb	r3, [r7, #3]
 80063c8:	2b0b      	cmp	r3, #11
 80063ca:	d107      	bne.n	80063dc <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x10c>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "No Sleep Pin\r\n", 16, HAL_MAX_DELAY);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f04f 33ff 	mov.w	r3, #4294967295
 80063d2:	2210      	movs	r2, #16
 80063d4:	4917      	ldr	r1, [pc, #92]	; (8006434 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x164>)
 80063d6:	f008 fc2e 	bl	800ec36 <HAL_UART_Transmit>
}
 80063da:	e011      	b.n	8006400 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if(error == 20){
 80063dc:	78fb      	ldrb	r3, [r7, #3]
 80063de:	2b14      	cmp	r3, #20
 80063e0:	d107      	bne.n	80063f2 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x122>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f04f 33ff 	mov.w	r3, #4294967295
 80063e8:	2216      	movs	r2, #22
 80063ea:	4913      	ldr	r1, [pc, #76]	; (8006438 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x168>)
 80063ec:	f008 fc23 	bl	800ec36 <HAL_UART_Transmit>
}
 80063f0:	e006      	b.n	8006400 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f04f 33ff 	mov.w	r3, #4294967295
 80063f8:	220b      	movs	r2, #11
 80063fa:	4910      	ldr	r1, [pc, #64]	; (800643c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x16c>)
 80063fc:	f008 fc1b 	bl	800ec36 <HAL_UART_Transmit>
}
 8006400:	bf00      	nop
 8006402:	3708      	adds	r7, #8
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	08022238 	.word	0x08022238
 800640c:	08022244 	.word	0x08022244
 8006410:	08022254 	.word	0x08022254
 8006414:	08022268 	.word	0x08022268
 8006418:	0802227c 	.word	0x0802227c
 800641c:	08022288 	.word	0x08022288
 8006420:	080222ac 	.word	0x080222ac
 8006424:	080222c0 	.word	0x080222c0
 8006428:	080222d8 	.word	0x080222d8
 800642c:	080222e8 	.word	0x080222e8
 8006430:	080222f4 	.word	0x080222f4
 8006434:	08022300 	.word	0x08022300
 8006438:	08022310 	.word	0x08022310
 800643c:	08022328 	.word	0x08022328

08006440 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv>:


/*
 * This function requests the time
 */
boolean IridiumSBD::MRT_Iridium_getTime(void){
 8006440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006442:	b0a1      	sub	sp, #132	; 0x84
 8006444:	af04      	add	r7, sp, #16
 8006446:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nRetrieving time\r\n", 20, HAL_MAX_DELAY);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f04f 33ff 	mov.w	r3, #4294967295
 800644e:	2214      	movs	r2, #20
 8006450:	4928      	ldr	r1, [pc, #160]	; (80064f4 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xb4>)
 8006452:	f008 fbf0 	bl	800ec36 <HAL_UART_Transmit>
	struct tm t; // struct tm is defined in time.h
	int err = this->getSystemTime(t); // Ask the 9603N for the system time
 8006456:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800645a:	4619      	mov	r1, r3
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f7fe fc15 	bl	8004c8c <_ZN10IridiumSBD13getSystemTimeER2tm>
 8006462:	66f8      	str	r0, [r7, #108]	; 0x6c
	if (err == ISBD_SUCCESS) // Was it successful?
 8006464:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006466:	2b00      	cmp	r3, #0
 8006468:	d125      	bne.n	80064b6 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x76>
	    {
		char buf[61];
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
				t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 800646a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 800646c:	f203 756c 	addw	r5, r3, #1900	; 0x76c
				t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 8006470:	6dbb      	ldr	r3, [r7, #88]	; 0x58
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 8006472:	1c5e      	adds	r6, r3, #1
 8006474:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006476:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006478:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800647a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800647c:	f107 0408 	add.w	r4, r7, #8
 8006480:	9003      	str	r0, [sp, #12]
 8006482:	9102      	str	r1, [sp, #8]
 8006484:	9201      	str	r2, [sp, #4]
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	4633      	mov	r3, r6
 800648a:	462a      	mov	r2, r5
 800648c:	491a      	ldr	r1, [pc, #104]	; (80064f8 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xb8>)
 800648e:	4620      	mov	r0, r4
 8006490:	f016 f926 	bl	801c6e0 <siprintf>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 8006494:	687c      	ldr	r4, [r7, #4]
 8006496:	f107 0308 	add.w	r3, r7, #8
 800649a:	4618      	mov	r0, r3
 800649c:	f7f9 feb2 	bl	8000204 <strlen>
 80064a0:	4603      	mov	r3, r0
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	f107 0108 	add.w	r1, r7, #8
 80064a8:	f04f 33ff 	mov.w	r3, #4294967295
 80064ac:	4620      	mov	r0, r4
 80064ae:	f008 fbc2 	bl	800ec36 <HAL_UART_Transmit>
		return true;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e019      	b.n	80064ea <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xaa>
	}

	else if (err == ISBD_NO_NETWORK) // Did it fail because the 9603N has not yet seen the network?
 80064b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064b8:	2b0c      	cmp	r3, #12
 80064ba:	d108      	bne.n	80064ce <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x8e>
	     {
	  	 HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nNo network detected.\r\n", 28, HAL_MAX_DELAY);
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f04f 33ff 	mov.w	r3, #4294967295
 80064c2:	221c      	movs	r2, #28
 80064c4:	490d      	ldr	r1, [pc, #52]	; (80064fc <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xbc>)
 80064c6:	f008 fbb6 	bl	800ec36 <HAL_UART_Transmit>
	   	 return false;
 80064ca:	2300      	movs	r3, #0
 80064cc:	e00d      	b.n	80064ea <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xaa>
	}

	else
	    {
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nUnexpected Error ", 21, HAL_MAX_DELAY);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f04f 33ff 	mov.w	r3, #4294967295
 80064d4:	2215      	movs	r2, #21
 80064d6:	490a      	ldr	r1, [pc, #40]	; (8006500 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xc0>)
 80064d8:	f008 fbad 	bl	800ec36 <HAL_UART_Transmit>
		this->MRT_Iridium_ErrorMessage(err);
 80064dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	4619      	mov	r1, r3
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7ff fef4 	bl	80062d0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>
		return false;
 80064e8:	2300      	movs	r3, #0
	}
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3774      	adds	r7, #116	; 0x74
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064f2:	bf00      	nop
 80064f4:	08022448 	.word	0x08022448
 80064f8:	0802245c 	.word	0x0802245c
 80064fc:	08022494 	.word	0x08022494
 8006500:	080224b0 	.word	0x080224b0

08006504 <_ZN10IridiumSBDC1ER7TwoWireh>:
      if (ringPin != -1)
         pinMode(ringPin, INPUT);
   }
   */

IridiumSBD(TwoWire &wirePort = MRT_IRIDIUM_I2C, uint8_t deviceAddress = 0x63)
 8006504:	b480      	push	{r7}
 8006506:	b085      	sub	sp, #20
 8006508:	af00      	add	r7, sp, #0
 800650a:	60f8      	str	r0, [r7, #12]
 800650c:	60b9      	str	r1, [r7, #8]
 800650e:	4613      	mov	r3, r2
 8006510:	71fb      	strb	r3, [r7, #7]
   {
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2205      	movs	r2, #5
 800651e:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2201      	movs	r2, #1
 8006526:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2202      	movs	r2, #2
 800652e:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2204      	movs	r2, #4
 8006536:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2208      	movs	r2, #8
 800653e:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2210      	movs	r2, #16
 8006546:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2220      	movs	r2, #32
 800654e:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2240      	movs	r2, #64	; 0x40
 8006556:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
      useSerial = false;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      wireport = &wirePort;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	68ba      	ldr	r2, [r7, #8]
 8006566:	64da      	str	r2, [r3, #76]	; 0x4c
      deviceaddress = deviceAddress;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	79fa      	ldrb	r2, [r7, #7]
 800656c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      sbdixInterval = ISBD_USB_SBDIX_INTERVAL;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	221e      	movs	r2, #30
 8006574:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      atTimeout = ISBD_DEFAULT_AT_TIMEOUT;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	221e      	movs	r2, #30
 800657c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      sendReceiveTimeout = ISBD_DEFAULT_SENDRECEIVE_TIME;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006586:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      startupTimeout = ISBD_STARTUP_MAX_TIME;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	22f0      	movs	r2, #240	; 0xf0
 800658e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
      remainingMessages = -1;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f04f 32ff 	mov.w	r2, #4294967295
 8006598:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
      asleep = true;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2201      	movs	r2, #1
 80065a0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
      reentrant = false;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2200      	movs	r2, #0
 80065a8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
      sleepPin = -1;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f04f 32ff 	mov.w	r2, #4294967295
 80065b2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
      sleepPinConfigured = false;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
      ringPin = -1;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f04f 32ff 	mov.w	r2, #4294967295
 80065c4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
      msstmWorkaroundRequested = false;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
      ringAlertsEnabled = true;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
      ringAsserted = false;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2200      	movs	r2, #0
 80065dc:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
      lastPowerOnTime = 0UL;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
      head = SBDRING;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	4a0d      	ldr	r2, [pc, #52]	; (8006620 <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 80065ec:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      tail = SBDRING;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	4a0b      	ldr	r2, [pc, #44]	; (8006620 <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 80065f4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      nextChar = -1;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f04f 32ff 	mov.w	r2, #4294967295
 80065fe:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      i2c_ser_buffer_tail = 0;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2200      	movs	r2, #0
 8006606:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      i2c_ser_buffer_head = 0;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
   }
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	4618      	mov	r0, r3
 8006616:	3714      	adds	r7, #20
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr
 8006620:	08022a70 	.word	0x08022a70

08006624 <MRT_Static_Iridium_Constructor>:
#endif

static IridiumSBD *E_T = NULL;


void MRT_Static_Iridium_Constructor(){
 8006624:	b598      	push	{r3, r4, r7, lr}
 8006626:	af00      	add	r7, sp, #0
	if (E_T==NULL){
 8006628:	4b08      	ldr	r3, [pc, #32]	; (800664c <MRT_Static_Iridium_Constructor+0x28>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d10b      	bne.n	8006648 <MRT_Static_Iridium_Constructor+0x24>
		E_T = new IridiumSBD();
 8006630:	20e4      	movs	r0, #228	; 0xe4
 8006632:	f013 faf5 	bl	8019c20 <_Znwj>
 8006636:	4603      	mov	r3, r0
 8006638:	461c      	mov	r4, r3
 800663a:	2263      	movs	r2, #99	; 0x63
 800663c:	4904      	ldr	r1, [pc, #16]	; (8006650 <MRT_Static_Iridium_Constructor+0x2c>)
 800663e:	4620      	mov	r0, r4
 8006640:	f7ff ff60 	bl	8006504 <_ZN10IridiumSBDC1ER7TwoWireh>
 8006644:	4b01      	ldr	r3, [pc, #4]	; (800664c <MRT_Static_Iridium_Constructor+0x28>)
 8006646:	601c      	str	r4, [r3, #0]
	}
}
 8006648:	bf00      	nop
 800664a:	bd98      	pop	{r3, r4, r7, pc}
 800664c:	200004a4 	.word	0x200004a4
 8006650:	20000560 	.word	0x20000560

08006654 <MRT_Static_Iridium_Destructor>:

void MRT_Static_Iridium_Destructor(){
 8006654:	b480      	push	{r7}
 8006656:	af00      	add	r7, sp, #0
	if (E_T!=NULL){
 8006658:	4b05      	ldr	r3, [pc, #20]	; (8006670 <MRT_Static_Iridium_Destructor+0x1c>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d002      	beq.n	8006666 <MRT_Static_Iridium_Destructor+0x12>
		E_T = NULL;
 8006660:	4b03      	ldr	r3, [pc, #12]	; (8006670 <MRT_Static_Iridium_Destructor+0x1c>)
 8006662:	2200      	movs	r2, #0
 8006664:	601a      	str	r2, [r3, #0]
	}
}
 8006666:	bf00      	nop
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr
 8006670:	200004a4 	.word	0x200004a4

08006674 <MRT_Static_Iridium_Setup>:


uint8_t MRT_Static_Iridium_Setup(UART_HandleTypeDef huart){
 8006674:	b084      	sub	sp, #16
 8006676:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006678:	b08f      	sub	sp, #60	; 0x3c
 800667a:	af0e      	add	r7, sp, #56	; 0x38
 800667c:	f107 0418 	add.w	r4, r7, #24
 8006680:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	MRT_Static_Iridium_Constructor();
 8006684:	f7ff ffce 	bl	8006624 <MRT_Static_Iridium_Constructor>
	return E_T->MRT_Iridium_setup(huart);
 8006688:	4b0e      	ldr	r3, [pc, #56]	; (80066c4 <MRT_Static_Iridium_Setup+0x50>)
 800668a:	681e      	ldr	r6, [r3, #0]
 800668c:	466d      	mov	r5, sp
 800668e:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8006692:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006694:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006696:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006698:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800669a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800669c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800669e:	e894 0003 	ldmia.w	r4, {r0, r1}
 80066a2:	e885 0003 	stmia.w	r5, {r0, r1}
 80066a6:	f107 0318 	add.w	r3, r7, #24
 80066aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80066ac:	4630      	mov	r0, r6
 80066ae:	f7ff fca1 	bl	8005ff4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef>
 80066b2:	4603      	mov	r3, r0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3704      	adds	r7, #4
 80066b8:	46bd      	mov	sp, r7
 80066ba:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80066be:	b004      	add	sp, #16
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	200004a4 	.word	0x200004a4

080066c8 <MRT_Static_Iridium_Shutdown>:

bool MRT_Static_Iridium_Shutdown(void){
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b082      	sub	sp, #8
 80066cc:	af00      	add	r7, sp, #0
	bool b = E_T->MRT_Iridium_shutdown();
 80066ce:	4b09      	ldr	r3, [pc, #36]	; (80066f4 <MRT_Static_Iridium_Shutdown+0x2c>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4618      	mov	r0, r3
 80066d4:	f7ff fd86 	bl	80061e4 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	bf14      	ite	ne
 80066de:	2301      	movne	r3, #1
 80066e0:	2300      	moveq	r3, #0
 80066e2:	71fb      	strb	r3, [r7, #7]
	MRT_Static_Iridium_Destructor();
 80066e4:	f7ff ffb6 	bl	8006654 <MRT_Static_Iridium_Destructor>
	return b;
 80066e8:	79fb      	ldrb	r3, [r7, #7]
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3708      	adds	r7, #8
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	200004a4 	.word	0x200004a4

080066f8 <MRT_Static_Iridium_getTime>:
bool MRT_Static_Iridium_NetworkAvailability(){
	return E_T->MRT_Iridium_NetworkAvailability();
}


bool MRT_Static_Iridium_getTime(void){
 80066f8:	b580      	push	{r7, lr}
 80066fa:	af00      	add	r7, sp, #0
	return E_T->MRT_Iridium_getTime();
 80066fc:	4b06      	ldr	r3, [pc, #24]	; (8006718 <MRT_Static_Iridium_getTime+0x20>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4618      	mov	r0, r3
 8006702:	f7ff fe9d 	bl	8006440 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	bf14      	ite	ne
 800670c:	2301      	movne	r3, #1
 800670e:	2300      	moveq	r3, #0
 8006710:	b2db      	uxtb	r3, r3
}
 8006712:	4618      	mov	r0, r3
 8006714:	bd80      	pop	{r7, pc}
 8006716:	bf00      	nop
 8006718:	200004a4 	.word	0x200004a4

0800671c <_ZN5Print5writeEPKc>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
 800671c:	b590      	push	{r4, r7, lr}
 800671e:	b083      	sub	sp, #12
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	6039      	str	r1, [r7, #0]
      if (str == NULL) return 0;
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d101      	bne.n	8006730 <_ZN5Print5writeEPKc+0x14>
 800672c:	2300      	movs	r3, #0
 800672e:	e00d      	b.n	800674c <_ZN5Print5writeEPKc+0x30>
      return write((const uint8_t *)str, strlen(str));
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	3304      	adds	r3, #4
 8006736:	681c      	ldr	r4, [r3, #0]
 8006738:	6838      	ldr	r0, [r7, #0]
 800673a:	f7f9 fd63 	bl	8000204 <strlen>
 800673e:	4603      	mov	r3, r0
 8006740:	461a      	mov	r2, r3
 8006742:	6839      	ldr	r1, [r7, #0]
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	47a0      	blx	r4
 8006748:	4603      	mov	r3, r0
 800674a:	bf00      	nop
    }
 800674c:	4618      	mov	r0, r3
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	bd90      	pop	{r4, r7, pc}

08006754 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b086      	sub	sp, #24
 8006758:	af00      	add	r7, sp, #0
 800675a:	60f8      	str	r0, [r7, #12]
 800675c:	60b9      	str	r1, [r7, #8]
 800675e:	607a      	str	r2, [r7, #4]
  size_t n = 0;
 8006760:	2300      	movs	r3, #0
 8006762:	617b      	str	r3, [r7, #20]
  while (size--) {
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	1e5a      	subs	r2, r3, #1
 8006768:	607a      	str	r2, [r7, #4]
 800676a:	2b00      	cmp	r3, #0
 800676c:	bf14      	ite	ne
 800676e:	2301      	movne	r3, #1
 8006770:	2300      	moveq	r3, #0
 8006772:	b2db      	uxtb	r3, r3
 8006774:	2b00      	cmp	r3, #0
 8006776:	d00e      	beq.n	8006796 <_ZN5Print5writeEPKhj+0x42>
    n += write(*buffer++);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	1c59      	adds	r1, r3, #1
 8006782:	60b9      	str	r1, [r7, #8]
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	4619      	mov	r1, r3
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	4790      	blx	r2
 800678c:	4602      	mov	r2, r0
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	4413      	add	r3, r2
 8006792:	617b      	str	r3, [r7, #20]
  while (size--) {
 8006794:	e7e6      	b.n	8006764 <_ZN5Print5writeEPKhj+0x10>
  }
  return n;
 8006796:	697b      	ldr	r3, [r7, #20]
}
 8006798:	4618      	mov	r0, r3
 800679a:	3718      	adds	r7, #24
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <_ZN5Print5printEPK19__FlashStringHelper>:

size_t Print::print(const __FlashStringHelper *ifsh)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  return print(reinterpret_cast<const char *>(ifsh));
 80067aa:	6839      	ldr	r1, [r7, #0]
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 f805 	bl	80067bc <_ZN5Print5printEPKc>
 80067b2:	4603      	mov	r3, r0
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	3708      	adds	r7, #8
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}

080067bc <_ZN5Print5printEPKc>:
{
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b082      	sub	sp, #8
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  return write(str);
 80067c6:	6839      	ldr	r1, [r7, #0]
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7ff ffa7 	bl	800671c <_ZN5Print5writeEPKc>
 80067ce:	4603      	mov	r3, r0
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3708      	adds	r7, #8
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <_ZN5PrintC1Ev>:
    Print() : write_error(0) {}
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	4a06      	ldr	r2, [pc, #24]	; (80067fc <_ZN5PrintC1Ev+0x24>)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	601a      	str	r2, [r3, #0]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2200      	movs	r2, #0
 80067ea:	605a      	str	r2, [r3, #4]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4618      	mov	r0, r3
 80067f0:	370c      	adds	r7, #12
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop
 80067fc:	08022a84 	.word	0x08022a84

08006800 <_ZN6StreamC1Ev>:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 8006800:	b580      	push	{r7, lr}
 8006802:	b082      	sub	sp, #8
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4618      	mov	r0, r3
 800680c:	f7ff ffe4 	bl	80067d8 <_ZN5PrintC1Ev>
 8006810:	4a05      	ldr	r2, [pc, #20]	; (8006828 <_ZN6StreamC1Ev+0x28>)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	601a      	str	r2, [r3, #0]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800681c:	609a      	str	r2, [r3, #8]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4618      	mov	r0, r3
 8006822:	3708      	adds	r7, #8
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}
 8006828:	08022ab4 	.word	0x08022ab4

0800682c <_ZN7TwoWireC1EP11I2C_TypeDef>:

#define FLAG_TIMEOUT ((int)0x1000)
#define LONG_TIMEOUT ((int)0x8000)

// Constructors ////////////////////////////////////////////////////////////////
TwoWire::TwoWire(I2C_TypeDef *twi)
 800682c:	b580      	push	{r7, lr}
 800682e:	b082      	sub	sp, #8
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4618      	mov	r0, r3
 800683a:	f7ff ffe1 	bl	8006800 <_ZN6StreamC1Ev>
 800683e:	4a16      	ldr	r2, [pc, #88]	; (8006898 <_ZN7TwoWireC1EP11I2C_TypeDef+0x6c>)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	601a      	str	r2, [r3, #0]
{
  I2cHandle.Instance = twi;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	683a      	ldr	r2, [r7, #0]
 8006848:	63da      	str	r2, [r3, #60]	; 0x3c
  memset(rxBuffer, 0, BUFFER_LENGTH);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	3390      	adds	r3, #144	; 0x90
 800684e:	2220      	movs	r2, #32
 8006850:	2100      	movs	r1, #0
 8006852:	4618      	mov	r0, r3
 8006854:	f014 fc48 	bl	801b0e8 <memset>
  rxBufferIndex = 0;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = 0;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2200      	movs	r2, #0
 8006864:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
  txAddress = 0;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	741a      	strb	r2, [r3, #16]
  txBufferIndex = 0;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  transmitting = 0;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  defaultAddress = 0x00;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4618      	mov	r0, r3
 8006892:	3708      	adds	r7, #8
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}
 8006898:	08022a94 	.word	0x08022a94

0800689c <_ZN7TwoWire11requestFromEhhh>:
  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
  HAL_I2C_Init(&I2cHandle);
}

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity, uint8_t sendStop)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b086      	sub	sp, #24
 80068a0:	af02      	add	r7, sp, #8
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	4608      	mov	r0, r1
 80068a6:	4611      	mov	r1, r2
 80068a8:	461a      	mov	r2, r3
 80068aa:	4603      	mov	r3, r0
 80068ac:	70fb      	strb	r3, [r7, #3]
 80068ae:	460b      	mov	r3, r1
 80068b0:	70bb      	strb	r3, [r7, #2]
 80068b2:	4613      	mov	r3, r2
 80068b4:	707b      	strb	r3, [r7, #1]
  uint8_t ret_val;

  disableInterrupt();
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 fc24 	bl	8007104 <_ZN7TwoWire16disableInterruptEv>

  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
 80068bc:	78bb      	ldrb	r3, [r7, #2]
 80068be:	2b20      	cmp	r3, #32
 80068c0:	d901      	bls.n	80068c6 <_ZN7TwoWire11requestFromEhhh+0x2a>
    quantity = BUFFER_LENGTH;
 80068c2:	2320      	movs	r3, #32
 80068c4:	70bb      	strb	r3, [r7, #2]
  }
  // perform blocking read into buffer
  int read = i2c_master_read((address << 1), (char *)rxBuffer, quantity, sendStop);
 80068c6:	78fb      	ldrb	r3, [r7, #3]
 80068c8:	005b      	lsls	r3, r3, #1
 80068ca:	b2d9      	uxtb	r1, r3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f103 0290 	add.w	r2, r3, #144	; 0x90
 80068d2:	78b8      	ldrb	r0, [r7, #2]
 80068d4:	787b      	ldrb	r3, [r7, #1]
 80068d6:	9300      	str	r3, [sp, #0]
 80068d8:	4603      	mov	r3, r0
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 f9cf 	bl	8006c7e <_ZN7TwoWire15i2c_master_readEhPchh>
 80068e0:	60b8      	str	r0, [r7, #8]

  if(read < 0)
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	da02      	bge.n	80068ee <_ZN7TwoWire11requestFromEhhh+0x52>
  {
    ret_val = 0;
 80068e8:	2300      	movs	r3, #0
 80068ea:	73fb      	strb	r3, [r7, #15]
 80068ec:	e001      	b.n	80068f2 <_ZN7TwoWire11requestFromEhhh+0x56>
  }else
  {
    ret_val = read;
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	73fb      	strb	r3, [r7, #15]
  }

  // set rx buffer iterator vars
  rxBufferIndex = 0;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = ret_val;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	7bfa      	ldrb	r2, [r7, #15]
 80068fe:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1

  enableInterrupt();
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 fbcc 	bl	80070a0 <_ZN7TwoWire15enableInterruptEv>

  return ret_val;
 8006908:	7bfb      	ldrb	r3, [r7, #15]
}
 800690a:	4618      	mov	r0, r3
 800690c:	3710      	adds	r7, #16
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}

08006912 <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
 8006912:	b580      	push	{r7, lr}
 8006914:	b082      	sub	sp, #8
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
 800691a:	460b      	mov	r3, r1
 800691c:	70fb      	strb	r3, [r7, #3]
 800691e:	4613      	mov	r3, r2
 8006920:	70bb      	strb	r3, [r7, #2]
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
 8006922:	78ba      	ldrb	r2, [r7, #2]
 8006924:	78f9      	ldrb	r1, [r7, #3]
 8006926:	2301      	movs	r3, #1
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f7ff ffb7 	bl	800689c <_ZN7TwoWire11requestFromEhhh>
 800692e:	4603      	mov	r3, r0
}
 8006930:	4618      	mov	r0, r3
 8006932:	3708      	adds	r7, #8
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <_ZN7TwoWire17beginTransmissionEh>:
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)sendStop);
}

void TwoWire::beginTransmission(uint8_t address)
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	460b      	mov	r3, r1
 8006942:	70fb      	strb	r3, [r7, #3]
  // indicate that we are transmitting
  transmitting = 1;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  // set address of targeted slave
  txAddress = address;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	78fa      	ldrb	r2, [r7, #3]
 8006950:	741a      	strb	r2, [r3, #16]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 8006962:	bf00      	nop
 8006964:	370c      	adds	r7, #12
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr

0800696e <_ZN7TwoWire15endTransmissionEh>:
//  is very possible to leave the bus in a hung state if
//  no call to endTransmission(true) is made. Some I2C
//  devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b086      	sub	sp, #24
 8006972:	af02      	add	r7, sp, #8
 8006974:	6078      	str	r0, [r7, #4]
 8006976:	460b      	mov	r3, r1
 8006978:	70fb      	strb	r3, [r7, #3]
  // transmit buffer (blocking)
  disableInterrupt();
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 fbc2 	bl	8007104 <_ZN7TwoWire16disableInterruptEv>

  int8_t ret = i2c_master_write((txAddress << 1), (const char *)txBuffer, txBufferLength, sendStop);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	7c1b      	ldrb	r3, [r3, #16]
 8006984:	0059      	lsls	r1, r3, #1
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f103 0211 	add.w	r2, r3, #17
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006992:	4618      	mov	r0, r3
 8006994:	78fb      	ldrb	r3, [r7, #3]
 8006996:	9300      	str	r3, [sp, #0]
 8006998:	4603      	mov	r3, r0
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 fa00 	bl	8006da0 <_ZN7TwoWire16i2c_master_writeEiPKcii>
 80069a0:	4603      	mov	r3, r0
 80069a2:	73fb      	strb	r3, [r7, #15]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  // indicate that we are done transmitting
  transmitting = 0;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  enableInterrupt();
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 fb6f 	bl	80070a0 <_ZN7TwoWire15enableInterruptEv>

  return ret;
 80069c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3710      	adds	r7, #16
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}

080069cc <_ZN7TwoWire15endTransmissionEv>:

//  This provides backwards compatibility with the original
//  definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b082      	sub	sp, #8
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  return endTransmission(true);
 80069d4:	2101      	movs	r1, #1
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f7ff ffc9 	bl	800696e <_ZN7TwoWire15endTransmissionEh>
 80069dc:	4603      	mov	r3, r0
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3708      	adds	r7, #8
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <_ZN7TwoWire5writeEh>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	b082      	sub	sp, #8
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
 80069ee:	460b      	mov	r3, r1
 80069f0:	70fb      	strb	r3, [r7, #3]
  if(transmitting){
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d01d      	beq.n	8006a38 <_ZN7TwoWire5writeEh+0x52>
    // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006a02:	2b1f      	cmp	r3, #31
 8006a04:	d901      	bls.n	8006a0a <_ZN7TwoWire5writeEh+0x24>
      return 0;
 8006a06:	2300      	movs	r3, #0
 8006a08:	e028      	b.n	8006a5c <_ZN7TwoWire5writeEh+0x76>
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006a10:	4619      	mov	r1, r3
 8006a12:	78fa      	ldrb	r2, [r7, #3]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	440b      	add	r3, r1
 8006a18:	745a      	strb	r2, [r3, #17]
    ++txBufferIndex;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006a20:	3301      	adds	r3, #1
 8006a22:	b2da      	uxtb	r2, r3
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    // update amount in buffer
    txBufferLength = txBufferIndex;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8006a36:	e010      	b.n	8006a5a <_ZN7TwoWire5writeEh+0x74>
  }else{
    // in slave send mode
  // transmit buffer (blocking)
    disableInterrupt();
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 fb63 	bl	8007104 <_ZN7TwoWire16disableInterruptEv>

    // reply to master
  i2c_slave_write((const char *)&data, 1);
 8006a3e:	1cfb      	adds	r3, r7, #3
 8006a40:	2201      	movs	r2, #1
 8006a42:	4619      	mov	r1, r3
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f000 fa95 	bl	8006f74 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f000 fb28 	bl	80070a0 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	333c      	adds	r3, #60	; 0x3c
 8006a54:	4618      	mov	r0, r3
 8006a56:	f003 fab9 	bl	8009fcc <HAL_I2C_EnableListen_IT>
  }
  return 1;
 8006a5a:	2301      	movs	r3, #1
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3708      	adds	r7, #8
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b086      	sub	sp, #24
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	607a      	str	r2, [r7, #4]
  if(transmitting){
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d013      	beq.n	8006aa2 <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	617b      	str	r3, [r7, #20]
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d21e      	bcs.n	8006ac4 <_ZN7TwoWire5writeEPKhj+0x60>
      write(data[i]);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68b9      	ldr	r1, [r7, #8]
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	440a      	add	r2, r1
 8006a92:	7812      	ldrb	r2, [r2, #0]
 8006a94:	4611      	mov	r1, r2
 8006a96:	68f8      	ldr	r0, [r7, #12]
 8006a98:	4798      	blx	r3
    for(size_t i = 0; i < quantity; ++i){
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	3301      	adds	r3, #1
 8006a9e:	617b      	str	r3, [r7, #20]
 8006aa0:	e7ed      	b.n	8006a7e <_ZN7TwoWire5writeEPKhj+0x1a>
    }
  }else{
    // in slave send mode
    // reply to master
  disableInterrupt();
 8006aa2:	68f8      	ldr	r0, [r7, #12]
 8006aa4:	f000 fb2e 	bl	8007104 <_ZN7TwoWire16disableInterruptEv>

  i2c_slave_write((const char *)data, quantity);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	461a      	mov	r2, r3
 8006aac:	68b9      	ldr	r1, [r7, #8]
 8006aae:	68f8      	ldr	r0, [r7, #12]
 8006ab0:	f000 fa60 	bl	8006f74 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f000 faf3 	bl	80070a0 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	333c      	adds	r3, #60	; 0x3c
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f003 fa84 	bl	8009fcc <HAL_I2C_EnableListen_IT>
  }
  return quantity;
 8006ac4:	687b      	ldr	r3, [r7, #4]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3718      	adds	r7, #24
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}

08006ace <_ZN7TwoWire9availableEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
 8006ace:	b480      	push	{r7}
 8006ad0:	b083      	sub	sp, #12
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  return rxBufferLength - rxBufferIndex;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	461a      	mov	r2, r3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	1ad3      	subs	r3, r2, r3
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	370c      	adds	r7, #12
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr

08006af6 <_ZN7TwoWire4readEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
 8006af6:	b480      	push	{r7}
 8006af8:	b085      	sub	sp, #20
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]
  int value = -1;
 8006afe:	f04f 33ff 	mov.w	r3, #4294967295
 8006b02:	60fb      	str	r3, [r7, #12]

  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006b0a:	b2da      	uxtb	r2, r3
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	429a      	cmp	r2, r3
 8006b16:	bf34      	ite	cc
 8006b18:	2301      	movcc	r3, #1
 8006b1a:	2300      	movcs	r3, #0
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d012      	beq.n	8006b48 <_ZN7TwoWire4readEv+0x52>
    value = rxBuffer[rxBufferIndex];
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	461a      	mov	r2, r3
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4413      	add	r3, r2
 8006b30:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8006b34:	60fb      	str	r3, [r7, #12]
    ++rxBufferIndex;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	3301      	adds	r3, #1
 8006b40:	b2da      	uxtb	r2, r3
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  }

  return value;
 8006b48:	68fb      	ldr	r3, [r7, #12]
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3714      	adds	r7, #20
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr

08006b56 <_ZN7TwoWire4peekEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
 8006b56:	b480      	push	{r7}
 8006b58:	b085      	sub	sp, #20
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	6078      	str	r0, [r7, #4]
  int value = -1;
 8006b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8006b62:	60fb      	str	r3, [r7, #12]

  if(rxBufferIndex < rxBufferLength){
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006b6a:	b2da      	uxtb	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	429a      	cmp	r2, r3
 8006b76:	bf34      	ite	cc
 8006b78:	2301      	movcc	r3, #1
 8006b7a:	2300      	movcs	r3, #0
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d009      	beq.n	8006b96 <_ZN7TwoWire4peekEv+0x40>
    value = rxBuffer[rxBufferIndex];
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4413      	add	r3, r2
 8006b90:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8006b94:	60fb      	str	r3, [r7, #12]
  }

  return value;
 8006b96:	68fb      	ldr	r3, [r7, #12]
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3714      	adds	r7, #20
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr

08006ba4 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b083      	sub	sp, #12
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  // XXX: to be implemented.
}
 8006bac:	bf00      	nop
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <_ZN7TwoWire16i2c_master_startEv>:
{
  user_onRequest = function;
}

int TwoWire::i2c_master_start()
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bc4:	60bb      	str	r3, [r7, #8]

    int timeout;

    // Clear Acknowledge failure flag
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006bce:	615a      	str	r2, [r3, #20]

    // Wait the STOP condition has been previously correctly sent
  // This timeout can be avoid in some specific cases by simply clearing the STOP bit
    timeout = FLAG_TIMEOUT;
 8006bd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006bd4:	60fb      	str	r3, [r7, #12]
    while ((i2c->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP) {
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006bde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006be2:	bf0c      	ite	eq
 8006be4:	2301      	moveq	r3, #1
 8006be6:	2300      	movne	r3, #0
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d00b      	beq.n	8006c06 <_ZN7TwoWire16i2c_master_startEv+0x4e>
        if ((timeout--) == 0) {
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	1e5a      	subs	r2, r3, #1
 8006bf2:	60fa      	str	r2, [r7, #12]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	bf0c      	ite	eq
 8006bf8:	2301      	moveq	r3, #1
 8006bfa:	2300      	movne	r3, #0
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d0e9      	beq.n	8006bd6 <_ZN7TwoWire16i2c_master_startEv+0x1e>
            return 1;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e021      	b.n	8006c4a <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    // Generate the START condition
    i2c->CR1 |= I2C_CR1_START;
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	601a      	str	r2, [r3, #0]

    // Wait the START condition has been correctly sent
    timeout = FLAG_TIMEOUT;
 8006c12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c16:	60fb      	str	r3, [r7, #12]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c1c:	695b      	ldr	r3, [r3, #20]
 8006c1e:	f003 0301 	and.w	r3, r3, #1
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	bf14      	ite	ne
 8006c26:	2301      	movne	r3, #1
 8006c28:	2300      	moveq	r3, #0
 8006c2a:	b2db      	uxtb	r3, r3
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d00b      	beq.n	8006c48 <_ZN7TwoWire16i2c_master_startEv+0x90>
        if ((timeout--) == 0) {
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	1e5a      	subs	r2, r3, #1
 8006c34:	60fa      	str	r2, [r7, #12]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	bf0c      	ite	eq
 8006c3a:	2301      	moveq	r3, #1
 8006c3c:	2300      	movne	r3, #0
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d0e9      	beq.n	8006c18 <_ZN7TwoWire16i2c_master_startEv+0x60>
            return 1;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e000      	b.n	8006c4a <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    return 0;
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3714      	adds	r7, #20
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <_ZN7TwoWire15i2c_master_stopEv>:

int TwoWire::i2c_master_stop()
{
 8006c56:	b480      	push	{r7}
 8006c58:	b085      	sub	sp, #20
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c62:	60fb      	str	r3, [r7, #12]

    // Generate the STOP condition
    i2c->CR1 |= I2C_CR1_STOP;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	601a      	str	r2, [r3, #0]

    return 0;
 8006c70:	2300      	movs	r3, #0
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3714      	adds	r7, #20
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr

08006c7e <_ZN7TwoWire15i2c_master_readEhPchh>:

int TwoWire::i2c_master_read(uint8_t address, char *data, uint8_t length, uint8_t stop)
{
 8006c7e:	b580      	push	{r7, lr}
 8006c80:	b08a      	sub	sp, #40	; 0x28
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	60f8      	str	r0, [r7, #12]
 8006c86:	607a      	str	r2, [r7, #4]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	460b      	mov	r3, r1
 8006c8c:	72fb      	strb	r3, [r7, #11]
 8006c8e:	4613      	mov	r3, r2
 8006c90:	72bb      	strb	r3, [r7, #10]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c96:	61fb      	str	r3, [r7, #28]
    int timeout;
    int count;
    int value;
    int ret;

    i2c_master_start();
 8006c98:	68f8      	ldr	r0, [r7, #12]
 8006c9a:	f7ff ff8d 	bl	8006bb8 <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 8006c9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ca2:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ca8:	695b      	ldr	r3, [r3, #20]
 8006caa:	f003 0301 	and.w	r3, r3, #1
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	bf14      	ite	ne
 8006cb2:	2301      	movne	r3, #1
 8006cb4:	2300      	moveq	r3, #0
 8006cb6:	b2db      	uxtb	r3, r3
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d008      	beq.n	8006cce <_ZN7TwoWire15i2c_master_readEhPchh+0x50>
        timeout--;
 8006cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 8006cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d1ed      	bne.n	8006ca4 <_ZN7TwoWire15i2c_master_readEhPchh+0x26>
            return -1;
 8006cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8006ccc:	e064      	b.n	8006d98 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_READ(address);
 8006cce:	7afb      	ldrb	r3, [r7, #11]
 8006cd0:	f043 0301 	orr.w	r3, r3, #1
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	69fb      	ldr	r3, [r7, #28]
 8006cda:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 8006cdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ce0:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ce6:	695b      	ldr	r3, [r3, #20]
 8006ce8:	f003 0302 	and.w	r3, r3, #2
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	bf14      	ite	ne
 8006cf0:	2301      	movne	r3, #1
 8006cf2:	2300      	moveq	r3, #0
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d008      	beq.n	8006d0c <_ZN7TwoWire15i2c_master_readEhPchh+0x8e>
        timeout--;
 8006cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 8006d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1ed      	bne.n	8006ce2 <_ZN7TwoWire15i2c_master_readEhPchh+0x64>
            return -1;
 8006d06:	f04f 33ff 	mov.w	r3, #4294967295
 8006d0a:	e045      	b.n	8006d98 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	613b      	str	r3, [r7, #16]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	613b      	str	r3, [r7, #16]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	613b      	str	r3, [r7, #16]
 8006d20:	693b      	ldr	r3, [r7, #16]

    // Read all bytes except last one
    for (count = 0; count < (length - 1); count++) {
 8006d22:	2300      	movs	r3, #0
 8006d24:	623b      	str	r3, [r7, #32]
 8006d26:	7abb      	ldrb	r3, [r7, #10]
 8006d28:	3b01      	subs	r3, #1
 8006d2a:	6a3a      	ldr	r2, [r7, #32]
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	da17      	bge.n	8006d60 <_ZN7TwoWire15i2c_master_readEhPchh+0xe2>
        ret = i2c_master_byte_read(&value, 0);
 8006d30:	f107 0314 	add.w	r3, r7, #20
 8006d34:	2200      	movs	r2, #0
 8006d36:	4619      	mov	r1, r3
 8006d38:	68f8      	ldr	r0, [r7, #12]
 8006d3a:	f000 f8a4 	bl	8006e86 <_ZN7TwoWire20i2c_master_byte_readEPii>
 8006d3e:	61b8      	str	r0, [r7, #24]
        if(ret)
 8006d40:	69bb      	ldr	r3, [r7, #24]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d002      	beq.n	8006d4c <_ZN7TwoWire15i2c_master_readEhPchh+0xce>
        {
          return -1;
 8006d46:	f04f 33ff 	mov.w	r3, #4294967295
 8006d4a:	e025      	b.n	8006d98 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
        data[count] = (char)value;
 8006d4c:	6979      	ldr	r1, [r7, #20]
 8006d4e:	6a3b      	ldr	r3, [r7, #32]
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	4413      	add	r3, r2
 8006d54:	b2ca      	uxtb	r2, r1
 8006d56:	701a      	strb	r2, [r3, #0]
    for (count = 0; count < (length - 1); count++) {
 8006d58:	6a3b      	ldr	r3, [r7, #32]
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	623b      	str	r3, [r7, #32]
 8006d5e:	e7e2      	b.n	8006d26 <_ZN7TwoWire15i2c_master_readEhPchh+0xa8>
    }

    // If not repeated start, send stop.
    // Warning: must be done BEFORE the data is read.
    if (stop) {
 8006d60:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d002      	beq.n	8006d6e <_ZN7TwoWire15i2c_master_readEhPchh+0xf0>
        i2c_master_stop();
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f7ff ff74 	bl	8006c56 <_ZN7TwoWire15i2c_master_stopEv>
    }

    // Read the last byte
    ret = i2c_master_byte_read(&value, 1);
 8006d6e:	f107 0314 	add.w	r3, r7, #20
 8006d72:	2201      	movs	r2, #1
 8006d74:	4619      	mov	r1, r3
 8006d76:	68f8      	ldr	r0, [r7, #12]
 8006d78:	f000 f885 	bl	8006e86 <_ZN7TwoWire20i2c_master_byte_readEPii>
 8006d7c:	61b8      	str	r0, [r7, #24]
    if(ret)
 8006d7e:	69bb      	ldr	r3, [r7, #24]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d002      	beq.n	8006d8a <_ZN7TwoWire15i2c_master_readEhPchh+0x10c>
    {
      return -1;
 8006d84:	f04f 33ff 	mov.w	r3, #4294967295
 8006d88:	e006      	b.n	8006d98 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
    }
    data[count] = (char)value;
 8006d8a:	6979      	ldr	r1, [r7, #20]
 8006d8c:	6a3b      	ldr	r3, [r7, #32]
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	4413      	add	r3, r2
 8006d92:	b2ca      	uxtb	r2, r1
 8006d94:	701a      	strb	r2, [r3, #0]

    return length;
 8006d96:	7abb      	ldrb	r3, [r7, #10]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3728      	adds	r7, #40	; 0x28
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <_ZN7TwoWire16i2c_master_writeEiPKcii>:

int TwoWire::i2c_master_write(int address, const char *data, int length, int stop)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b088      	sub	sp, #32
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	60b9      	str	r1, [r7, #8]
 8006daa:	607a      	str	r2, [r7, #4]
 8006dac:	603b      	str	r3, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006db2:	617b      	str	r3, [r7, #20]
    int timeout;
    int count;

    i2c_master_start();
 8006db4:	68f8      	ldr	r0, [r7, #12]
 8006db6:	f7ff feff 	bl	8006bb8 <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 8006dba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006dbe:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dc4:	695b      	ldr	r3, [r3, #20]
 8006dc6:	f003 0301 	and.w	r3, r3, #1
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	bf14      	ite	ne
 8006dce:	2301      	movne	r3, #1
 8006dd0:	2300      	moveq	r3, #0
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d007      	beq.n	8006de8 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x48>
        timeout--;
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	3b01      	subs	r3, #1
 8006ddc:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d1ed      	bne.n	8006dc0 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x20>
            return 4;
 8006de4:	2304      	movs	r3, #4
 8006de6:	e04a      	b.n	8006e7e <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_WRITE(address);
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	b2db      	uxtb	r3, r3
 8006dec:	f003 02fe 	and.w	r2, r3, #254	; 0xfe
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 8006df4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006df8:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dfe:	695b      	ldr	r3, [r3, #20]
 8006e00:	f003 0302 	and.w	r3, r3, #2
 8006e04:	2b02      	cmp	r3, #2
 8006e06:	bf14      	ite	ne
 8006e08:	2301      	movne	r3, #1
 8006e0a:	2300      	moveq	r3, #0
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d007      	beq.n	8006e22 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x82>
        timeout--;
 8006e12:	69fb      	ldr	r3, [r7, #28]
 8006e14:	3b01      	subs	r3, #1
 8006e16:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d1ed      	bne.n	8006dfa <_ZN7TwoWire16i2c_master_writeEiPKcii+0x5a>
            return 2;
 8006e1e:	2302      	movs	r3, #2
 8006e20:	e02d      	b.n	8006e7e <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 8006e22:	2300      	movs	r3, #0
 8006e24:	613b      	str	r3, [r7, #16]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e2a:	695b      	ldr	r3, [r3, #20]
 8006e2c:	613b      	str	r3, [r7, #16]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	613b      	str	r3, [r7, #16]
 8006e36:	693b      	ldr	r3, [r7, #16]

    for (count = 0; count < length; count++) {
 8006e38:	2300      	movs	r3, #0
 8006e3a:	61bb      	str	r3, [r7, #24]
 8006e3c:	69ba      	ldr	r2, [r7, #24]
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	429a      	cmp	r2, r3
 8006e42:	da15      	bge.n	8006e70 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xd0>
        if (i2c_master_byte_write(data[count]) != 1) {
 8006e44:	69bb      	ldr	r3, [r7, #24]
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	4413      	add	r3, r2
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	68f8      	ldr	r0, [r7, #12]
 8006e50:	f000 f85a 	bl	8006f08 <_ZN7TwoWire21i2c_master_byte_writeEi>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	bf14      	ite	ne
 8006e5a:	2301      	movne	r3, #1
 8006e5c:	2300      	moveq	r3, #0
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d001      	beq.n	8006e68 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xc8>
            return 3;
 8006e64:	2303      	movs	r3, #3
 8006e66:	e00a      	b.n	8006e7e <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
    for (count = 0; count < length; count++) {
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	61bb      	str	r3, [r7, #24]
 8006e6e:	e7e5      	b.n	8006e3c <_ZN7TwoWire16i2c_master_writeEiPKcii+0x9c>
        }
    }

    // If not repeated start, send stop.
    if (stop) {
 8006e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d002      	beq.n	8006e7c <_ZN7TwoWire16i2c_master_writeEiPKcii+0xdc>
        i2c_master_stop();
 8006e76:	68f8      	ldr	r0, [r7, #12]
 8006e78:	f7ff feed 	bl	8006c56 <_ZN7TwoWire15i2c_master_stopEv>
    }

    return 0;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3720      	adds	r7, #32
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <_ZN7TwoWire20i2c_master_byte_readEPii>:

int TwoWire::i2c_master_byte_read(int *value, int last)
{
 8006e86:	b480      	push	{r7}
 8006e88:	b087      	sub	sp, #28
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	60f8      	str	r0, [r7, #12]
 8006e8e:	60b9      	str	r1, [r7, #8]
 8006e90:	607a      	str	r2, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e96:	613b      	str	r3, [r7, #16]
    int timeout;

    if (last) {
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d006      	beq.n	8006eac <_ZN7TwoWire20i2c_master_byte_readEPii+0x26>
        // Don't acknowledge the last byte
        i2c->CR1 &= ~I2C_CR1_ACK;
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	601a      	str	r2, [r3, #0]
 8006eaa:	e005      	b.n	8006eb8 <_ZN7TwoWire20i2c_master_byte_readEPii+0x32>
    } else {
        // Acknowledge the byte
        i2c->CR1 |= I2C_CR1_ACK;
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006eb4:	693b      	ldr	r3, [r7, #16]
 8006eb6:	601a      	str	r2, [r3, #0]
    }

    // Wait until the byte is received
    timeout = FLAG_TIMEOUT;
 8006eb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ebc:	617b      	str	r3, [r7, #20]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_RXNE) == RESET) {
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ec8:	2b40      	cmp	r3, #64	; 0x40
 8006eca:	bf14      	ite	ne
 8006ecc:	2301      	movne	r3, #1
 8006ece:	2300      	moveq	r3, #0
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00c      	beq.n	8006ef0 <_ZN7TwoWire20i2c_master_byte_readEPii+0x6a>
        if ((timeout--) == 0) {
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	1e5a      	subs	r2, r3, #1
 8006eda:	617a      	str	r2, [r7, #20]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	bf0c      	ite	eq
 8006ee0:	2301      	moveq	r3, #1
 8006ee2:	2300      	movne	r3, #0
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d0e9      	beq.n	8006ebe <_ZN7TwoWire20i2c_master_byte_readEPii+0x38>
            return -1;
 8006eea:	f04f 33ff 	mov.w	r3, #4294967295
 8006eee:	e005      	b.n	8006efc <_ZN7TwoWire20i2c_master_byte_readEPii+0x76>
        }
    }

    *value = (int)i2c->DR;
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	691b      	ldr	r3, [r3, #16]
 8006ef4:	461a      	mov	r2, r3
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	601a      	str	r2, [r3, #0]

    return 0;
 8006efa:	2300      	movs	r3, #0
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	371c      	adds	r7, #28
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <_ZN7TwoWire21i2c_master_byte_writeEi>:

int TwoWire::i2c_master_byte_write(int data)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f16:	60bb      	str	r3, [r7, #8]
    int timeout;

    i2c->DR = (uint8_t)data;
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	611a      	str	r2, [r3, #16]

    // Wait until the byte is transmitted
    timeout = FLAG_TIMEOUT;
 8006f22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f26:	60fb      	str	r3, [r7, #12]
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f2c:	695b      	ldr	r3, [r3, #20]
 8006f2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f32:	2b80      	cmp	r3, #128	; 0x80
 8006f34:	d008      	beq.n	8006f48 <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
            (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == RESET)) {
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f3a:	695b      	ldr	r3, [r3, #20]
 8006f3c:	f003 0304 	and.w	r3, r3, #4
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 8006f40:	2b04      	cmp	r3, #4
 8006f42:	d001      	beq.n	8006f48 <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
 8006f44:	2301      	movs	r3, #1
 8006f46:	e000      	b.n	8006f4a <_ZN7TwoWire21i2c_master_byte_writeEi+0x42>
 8006f48:	2300      	movs	r3, #0
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d00b      	beq.n	8006f66 <_ZN7TwoWire21i2c_master_byte_writeEi+0x5e>
        if ((timeout--) == 0) {
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	1e5a      	subs	r2, r3, #1
 8006f52:	60fa      	str	r2, [r7, #12]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	bf0c      	ite	eq
 8006f58:	2301      	moveq	r3, #1
 8006f5a:	2300      	movne	r3, #0
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d0e2      	beq.n	8006f28 <_ZN7TwoWire21i2c_master_byte_writeEi+0x20>
            return 0;
 8006f62:	2300      	movs	r3, #0
 8006f64:	e000      	b.n	8006f68 <_ZN7TwoWire21i2c_master_byte_writeEi+0x60>
        }
    }

    return 1;
 8006f66:	2301      	movs	r3, #1
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3714      	adds	r7, #20
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <_ZN7TwoWire15i2c_slave_writeEPKci>:

int TwoWire::i2c_slave_write(const char *data, int length)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b089      	sub	sp, #36	; 0x24
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	60f8      	str	r0, [r7, #12]
 8006f7c:	60b9      	str	r1, [r7, #8]
 8006f7e:	607a      	str	r2, [r7, #4]
    uint32_t Timeout;
    int size = 0;
 8006f80:	2300      	movs	r3, #0
 8006f82:	61bb      	str	r3, [r7, #24]

    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f88:	617b      	str	r3, [r7, #20]

    while (length > 0) {
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	dd41      	ble.n	8007014 <_ZN7TwoWire15i2c_slave_writeEPKci+0xa0>
        /* Wait until TXE flag is set */
        Timeout = FLAG_TIMEOUT;
 8006f90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f94:	61fb      	str	r3, [r7, #28]
        while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) {
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f9a:	695b      	ldr	r3, [r3, #20]
 8006f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fa0:	2b80      	cmp	r3, #128	; 0x80
 8006fa2:	bf14      	ite	ne
 8006fa4:	2301      	movne	r3, #1
 8006fa6:	2300      	moveq	r3, #0
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d008      	beq.n	8006fc0 <_ZN7TwoWire15i2c_slave_writeEPKci+0x4c>
            Timeout--;
 8006fae:	69fb      	ldr	r3, [r7, #28]
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	61fb      	str	r3, [r7, #28]
            if (Timeout == 0) {
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1ed      	bne.n	8006f96 <_ZN7TwoWire15i2c_slave_writeEPKci+0x22>
                return -1;
 8006fba:	f04f 33ff 	mov.w	r3, #4294967295
 8006fbe:	e068      	b.n	8007092 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
            }
        }

        /* Write data to DR */
        i2c->DR = (*data++);
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	1c5a      	adds	r2, r3, #1
 8006fc4:	60ba      	str	r2, [r7, #8]
 8006fc6:	781b      	ldrb	r3, [r3, #0]
 8006fc8:	461a      	mov	r2, r3
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	611a      	str	r2, [r3, #16]
        length--;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	3b01      	subs	r3, #1
 8006fd2:	607b      	str	r3, [r7, #4]
        size++;
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	61bb      	str	r3, [r7, #24]

        if ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == SET) && (length != 0)) {
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fde:	695b      	ldr	r3, [r3, #20]
 8006fe0:	f003 0304 	and.w	r3, r3, #4
 8006fe4:	2b04      	cmp	r3, #4
 8006fe6:	d104      	bne.n	8006ff2 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d001      	beq.n	8006ff2 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e000      	b.n	8006ff4 <_ZN7TwoWire15i2c_slave_writeEPKci+0x80>
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d0c8      	beq.n	8006f8a <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
            /* Write data to DR */
            i2c->DR = (*data++);
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	1c5a      	adds	r2, r3, #1
 8006ffc:	60ba      	str	r2, [r7, #8]
 8006ffe:	781b      	ldrb	r3, [r3, #0]
 8007000:	461a      	mov	r2, r3
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	611a      	str	r2, [r3, #16]
            length--;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	3b01      	subs	r3, #1
 800700a:	607b      	str	r3, [r7, #4]
            size++;
 800700c:	69bb      	ldr	r3, [r7, #24]
 800700e:	3301      	adds	r3, #1
 8007010:	61bb      	str	r3, [r7, #24]
    while (length > 0) {
 8007012:	e7ba      	b.n	8006f8a <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
        }
    }

    /* Wait until AF flag is set */
    Timeout = FLAG_TIMEOUT;
 8007014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007018:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_AF) == RESET) {
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800701e:	695b      	ldr	r3, [r3, #20]
 8007020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007028:	bf14      	ite	ne
 800702a:	2301      	movne	r3, #1
 800702c:	2300      	moveq	r3, #0
 800702e:	b2db      	uxtb	r3, r3
 8007030:	2b00      	cmp	r3, #0
 8007032:	d008      	beq.n	8007046 <_ZN7TwoWire15i2c_slave_writeEPKci+0xd2>
        Timeout--;
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	3b01      	subs	r3, #1
 8007038:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 800703a:	69fb      	ldr	r3, [r7, #28]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d1ec      	bne.n	800701a <_ZN7TwoWire15i2c_slave_writeEPKci+0xa6>
            return -1;
 8007040:	f04f 33ff 	mov.w	r3, #4294967295
 8007044:	e025      	b.n	8007092 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800704a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800704e:	615a      	str	r2, [r3, #20]

    /* Wait until BUSY flag is reset */
    Timeout = FLAG_TIMEOUT;
 8007050:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007054:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BUSY) == SET) {
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800705a:	699b      	ldr	r3, [r3, #24]
 800705c:	f003 0302 	and.w	r3, r3, #2
 8007060:	2b02      	cmp	r3, #2
 8007062:	bf0c      	ite	eq
 8007064:	2301      	moveq	r3, #1
 8007066:	2300      	movne	r3, #0
 8007068:	b2db      	uxtb	r3, r3
 800706a:	2b00      	cmp	r3, #0
 800706c:	d008      	beq.n	8007080 <_ZN7TwoWire15i2c_slave_writeEPKci+0x10c>
        Timeout--;
 800706e:	69fb      	ldr	r3, [r7, #28]
 8007070:	3b01      	subs	r3, #1
 8007072:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8007074:	69fb      	ldr	r3, [r7, #28]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d1ed      	bne.n	8007056 <_ZN7TwoWire15i2c_slave_writeEPKci+0xe2>
            return -1;
 800707a:	f04f 33ff 	mov.w	r3, #4294967295
 800707e:	e008      	b.n	8007092 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    I2cHandle.State = HAL_I2C_STATE_READY;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	2220      	movs	r2, #32
 8007084:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

    /* Process Unlocked */
    __HAL_UNLOCK(&I2cHandle);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2200      	movs	r2, #0
 800708c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    return size;
 8007090:	69bb      	ldr	r3, [r7, #24]
}
 8007092:	4618      	mov	r0, r3
 8007094:	3724      	adds	r7, #36	; 0x24
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr
	...

080070a0 <_ZN7TwoWire15enableInterruptEv>:
      }
    }
}

void TwoWire::enableInterrupt(void)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b082      	sub	sp, #8
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ac:	4a12      	ldr	r2, [pc, #72]	; (80070f8 <_ZN7TwoWire15enableInterruptEv+0x58>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d106      	bne.n	80070c0 <_ZN7TwoWire15enableInterruptEv+0x20>
    {
      HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80070b2:	2049      	movs	r0, #73	; 0x49
 80070b4:	f002 f914 	bl	80092e0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80070b8:	2048      	movs	r0, #72	; 0x48
 80070ba:	f002 f911 	bl	80092e0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 80070be:	e016      	b.n	80070ee <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070c4:	4a0d      	ldr	r2, [pc, #52]	; (80070fc <_ZN7TwoWire15enableInterruptEv+0x5c>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d106      	bne.n	80070d8 <_ZN7TwoWire15enableInterruptEv+0x38>
      HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80070ca:	2022      	movs	r0, #34	; 0x22
 80070cc:	f002 f908 	bl	80092e0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80070d0:	2021      	movs	r0, #33	; 0x21
 80070d2:	f002 f905 	bl	80092e0 <HAL_NVIC_EnableIRQ>
}
 80070d6:	e00a      	b.n	80070ee <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070dc:	4a08      	ldr	r2, [pc, #32]	; (8007100 <_ZN7TwoWire15enableInterruptEv+0x60>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d105      	bne.n	80070ee <_ZN7TwoWire15enableInterruptEv+0x4e>
      HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80070e2:	2020      	movs	r0, #32
 80070e4:	f002 f8fc 	bl	80092e0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80070e8:	201f      	movs	r0, #31
 80070ea:	f002 f8f9 	bl	80092e0 <HAL_NVIC_EnableIRQ>
}
 80070ee:	bf00      	nop
 80070f0:	3708      	adds	r7, #8
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop
 80070f8:	40005c00 	.word	0x40005c00
 80070fc:	40005800 	.word	0x40005800
 8007100:	40005400 	.word	0x40005400

08007104 <_ZN7TwoWire16disableInterruptEv>:

void TwoWire::disableInterrupt(void)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b082      	sub	sp, #8
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007110:	4a12      	ldr	r2, [pc, #72]	; (800715c <_ZN7TwoWire16disableInterruptEv+0x58>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d106      	bne.n	8007124 <_ZN7TwoWire16disableInterruptEv+0x20>
    {
      HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8007116:	2049      	movs	r0, #73	; 0x49
 8007118:	f002 f8f0 	bl	80092fc <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 800711c:	2048      	movs	r0, #72	; 0x48
 800711e:	f002 f8ed 	bl	80092fc <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8007122:	e016      	b.n	8007152 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007128:	4a0d      	ldr	r2, [pc, #52]	; (8007160 <_ZN7TwoWire16disableInterruptEv+0x5c>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d106      	bne.n	800713c <_ZN7TwoWire16disableInterruptEv+0x38>
      HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 800712e:	2022      	movs	r0, #34	; 0x22
 8007130:	f002 f8e4 	bl	80092fc <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8007134:	2021      	movs	r0, #33	; 0x21
 8007136:	f002 f8e1 	bl	80092fc <HAL_NVIC_DisableIRQ>
}
 800713a:	e00a      	b.n	8007152 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007140:	4a08      	ldr	r2, [pc, #32]	; (8007164 <_ZN7TwoWire16disableInterruptEv+0x60>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d105      	bne.n	8007152 <_ZN7TwoWire16disableInterruptEv+0x4e>
      HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8007146:	2020      	movs	r0, #32
 8007148:	f002 f8d8 	bl	80092fc <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 800714c:	201f      	movs	r0, #31
 800714e:	f002 f8d5 	bl	80092fc <HAL_NVIC_DisableIRQ>
}
 8007152:	bf00      	nop
 8007154:	3708      	adds	r7, #8
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
 800715a:	bf00      	nop
 800715c:	40005c00 	.word	0x40005c00
 8007160:	40005800 	.word	0x40005800
 8007164:	40005400 	.word	0x40005400

08007168 <_Z41__static_initialization_and_destruction_0ii>:

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire  = TwoWire(I2C1);
TwoWire Wire1 = TwoWire(I2C2);
TwoWire Wire2 = TwoWire(I2C3);
 8007168:	b580      	push	{r7, lr}
 800716a:	b082      	sub	sp, #8
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	6039      	str	r1, [r7, #0]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2b01      	cmp	r3, #1
 8007176:	d110      	bne.n	800719a <_Z41__static_initialization_and_destruction_0ii+0x32>
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800717e:	4293      	cmp	r3, r2
 8007180:	d10b      	bne.n	800719a <_Z41__static_initialization_and_destruction_0ii+0x32>
TwoWire Wire  = TwoWire(I2C1);
 8007182:	4908      	ldr	r1, [pc, #32]	; (80071a4 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8007184:	4808      	ldr	r0, [pc, #32]	; (80071a8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8007186:	f7ff fb51 	bl	800682c <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire1 = TwoWire(I2C2);
 800718a:	4908      	ldr	r1, [pc, #32]	; (80071ac <_Z41__static_initialization_and_destruction_0ii+0x44>)
 800718c:	4808      	ldr	r0, [pc, #32]	; (80071b0 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 800718e:	f7ff fb4d 	bl	800682c <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire2 = TwoWire(I2C3);
 8007192:	4908      	ldr	r1, [pc, #32]	; (80071b4 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8007194:	4808      	ldr	r0, [pc, #32]	; (80071b8 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8007196:	f7ff fb49 	bl	800682c <_ZN7TwoWireC1EP11I2C_TypeDef>
 800719a:	bf00      	nop
 800719c:	3708      	adds	r7, #8
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	bf00      	nop
 80071a4:	40005400 	.word	0x40005400
 80071a8:	200004a8 	.word	0x200004a8
 80071ac:	40005800 	.word	0x40005800
 80071b0:	20000560 	.word	0x20000560
 80071b4:	40005c00 	.word	0x40005c00
 80071b8:	20000618 	.word	0x20000618

080071bc <_GLOBAL__sub_I__ZN7TwoWireC2EP11I2C_TypeDef>:
 80071bc:	b580      	push	{r7, lr}
 80071be:	af00      	add	r7, sp, #0
 80071c0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80071c4:	2001      	movs	r0, #1
 80071c6:	f7ff ffcf 	bl	8007168 <_Z41__static_initialization_and_destruction_0ii>
 80071ca:	bd80      	pop	{r7, pc}

080071cc <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80071cc:	b590      	push	{r4, r7, lr}
 80071ce:	b087      	sub	sp, #28
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	60f8      	str	r0, [r7, #12]
 80071d4:	607a      	str	r2, [r7, #4]
 80071d6:	461a      	mov	r2, r3
 80071d8:	460b      	mov	r3, r1
 80071da:	72fb      	strb	r3, [r7, #11]
 80071dc:	4613      	mov	r3, r2
 80071de:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	685c      	ldr	r4, [r3, #4]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6898      	ldr	r0, [r3, #8]
 80071e8:	893b      	ldrh	r3, [r7, #8]
 80071ea:	7af9      	ldrb	r1, [r7, #11]
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	47a0      	blx	r4
 80071f0:	6178      	str	r0, [r7, #20]

  return ret;
 80071f2:	697b      	ldr	r3, [r7, #20]
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	371c      	adds	r7, #28
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd90      	pop	{r4, r7, pc}

080071fc <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 80071fc:	b590      	push	{r4, r7, lr}
 80071fe:	b087      	sub	sp, #28
 8007200:	af00      	add	r7, sp, #0
 8007202:	60f8      	str	r0, [r7, #12]
 8007204:	607a      	str	r2, [r7, #4]
 8007206:	461a      	mov	r2, r3
 8007208:	460b      	mov	r3, r1
 800720a:	72fb      	strb	r3, [r7, #11]
 800720c:	4613      	mov	r3, r2
 800720e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681c      	ldr	r4, [r3, #0]
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6898      	ldr	r0, [r3, #8]
 8007218:	893b      	ldrh	r3, [r7, #8]
 800721a:	7af9      	ldrb	r1, [r7, #11]
 800721c:	687a      	ldr	r2, [r7, #4]
 800721e:	47a0      	blx	r4
 8007220:	6178      	str	r0, [r7, #20]

  return ret;
 8007222:	697b      	ldr	r3, [r7, #20]
}
 8007224:	4618      	mov	r0, r3
 8007226:	371c      	adds	r7, #28
 8007228:	46bd      	mov	sp, r7
 800722a:	bd90      	pop	{r4, r7, pc}

0800722c <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	ee07 3a90 	vmov	s15, r3
 800723a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800723e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8007258 <lps22hh_from_lsb_to_hpa+0x2c>
 8007242:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007246:	eef0 7a66 	vmov.f32	s15, s13
}
 800724a:	eeb0 0a67 	vmov.f32	s0, s15
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr
 8007258:	49800000 	.word	0x49800000

0800725c <lps22hh_from_lsb_to_celsius>:

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
 8007262:	4603      	mov	r3, r0
 8007264:	80fb      	strh	r3, [r7, #6]
  return ((float_t) lsb / 100.0f);
 8007266:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800726a:	ee07 3a90 	vmov	s15, r3
 800726e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007272:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800728c <lps22hh_from_lsb_to_celsius+0x30>
 8007276:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800727a:	eef0 7a66 	vmov.f32	s15, s13
}
 800727e:	eeb0 0a67 	vmov.f32	s0, s15
 8007282:	370c      	adds	r7, #12
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr
 800728c:	42c80000 	.word	0x42c80000

08007290 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b084      	sub	sp, #16
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	460b      	mov	r3, r1
 800729a:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 800729c:	f107 0208 	add.w	r2, r7, #8
 80072a0:	2301      	movs	r3, #1
 80072a2:	2110      	movs	r1, #16
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f7ff ff91 	bl	80071cc <lps22hh_read_reg>
 80072aa:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d10f      	bne.n	80072d2 <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 80072b2:	78fb      	ldrb	r3, [r7, #3]
 80072b4:	f003 0301 	and.w	r3, r3, #1
 80072b8:	b2da      	uxtb	r2, r3
 80072ba:	7a3b      	ldrb	r3, [r7, #8]
 80072bc:	f362 0341 	bfi	r3, r2, #1, #1
 80072c0:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 80072c2:	f107 0208 	add.w	r2, r7, #8
 80072c6:	2301      	movs	r3, #1
 80072c8:	2110      	movs	r1, #16
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f7ff ff96 	bl	80071fc <lps22hh_write_reg>
 80072d0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80072d2:	68fb      	ldr	r3, [r7, #12]
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3710      	adds	r7, #16
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}

080072dc <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b086      	sub	sp, #24
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	460b      	mov	r3, r1
 80072e6:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80072e8:	f107 0210 	add.w	r2, r7, #16
 80072ec:	2301      	movs	r3, #1
 80072ee:	2110      	movs	r1, #16
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f7ff ff6b 	bl	80071cc <lps22hh_read_reg>
 80072f6:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d107      	bne.n	800730e <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 80072fe:	f107 020c 	add.w	r2, r7, #12
 8007302:	2301      	movs	r3, #1
 8007304:	2111      	movs	r1, #17
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7ff ff60 	bl	80071cc <lps22hh_read_reg>
 800730c:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d10f      	bne.n	8007334 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 8007314:	78fb      	ldrb	r3, [r7, #3]
 8007316:	f003 0307 	and.w	r3, r3, #7
 800731a:	b2da      	uxtb	r2, r3
 800731c:	7c3b      	ldrb	r3, [r7, #16]
 800731e:	f362 1306 	bfi	r3, r2, #4, #3
 8007322:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8007324:	f107 0210 	add.w	r2, r7, #16
 8007328:	2301      	movs	r3, #1
 800732a:	2110      	movs	r1, #16
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f7ff ff65 	bl	80071fc <lps22hh_write_reg>
 8007332:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d119      	bne.n	800736e <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 800733a:	78fb      	ldrb	r3, [r7, #3]
 800733c:	091b      	lsrs	r3, r3, #4
 800733e:	f003 0301 	and.w	r3, r3, #1
 8007342:	b2da      	uxtb	r2, r3
 8007344:	7b3b      	ldrb	r3, [r7, #12]
 8007346:	f362 0341 	bfi	r3, r2, #1, #1
 800734a:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 800734c:	78fb      	ldrb	r3, [r7, #3]
 800734e:	08db      	lsrs	r3, r3, #3
 8007350:	f003 0301 	and.w	r3, r3, #1
 8007354:	b2da      	uxtb	r2, r3
 8007356:	7b3b      	ldrb	r3, [r7, #12]
 8007358:	f362 0300 	bfi	r3, r2, #0, #1
 800735c:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800735e:	f107 020c 	add.w	r2, r7, #12
 8007362:	2301      	movs	r3, #1
 8007364:	2111      	movs	r1, #17
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7ff ff48 	bl	80071fc <lps22hh_write_reg>
 800736c:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800736e:	697b      	ldr	r3, [r7, #20]
}
 8007370:	4618      	mov	r0, r3
 8007372:	3718      	adds	r7, #24
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <lps22hh_temp_flag_data_ready_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
  lps22hh_status_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_STATUS, (uint8_t *) &reg, 1);
 8007382:	f107 0208 	add.w	r2, r7, #8
 8007386:	2301      	movs	r3, #1
 8007388:	2127      	movs	r1, #39	; 0x27
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f7ff ff1e 	bl	80071cc <lps22hh_read_reg>
 8007390:	60f8      	str	r0, [r7, #12]
  *val = reg.t_da;
 8007392:	7a3b      	ldrb	r3, [r7, #8]
 8007394:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007398:	b2db      	uxtb	r3, r3
 800739a:	461a      	mov	r2, r3
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	701a      	strb	r2, [r3, #0]

  return ret;
 80073a0:	68fb      	ldr	r3, [r7, #12]
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3710      	adds	r7, #16
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}

080073aa <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 80073aa:	b580      	push	{r7, lr}
 80073ac:	b084      	sub	sp, #16
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]
 80073b2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 80073b4:	f107 0208 	add.w	r2, r7, #8
 80073b8:	2303      	movs	r3, #3
 80073ba:	2128      	movs	r1, #40	; 0x28
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f7ff ff05 	bl	80071cc <lps22hh_read_reg>
 80073c2:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 80073c4:	7abb      	ldrb	r3, [r7, #10]
 80073c6:	461a      	mov	r2, r3
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	021b      	lsls	r3, r3, #8
 80073d2:	7a7a      	ldrb	r2, [r7, #9]
 80073d4:	441a      	add	r2, r3
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	021b      	lsls	r3, r3, #8
 80073e0:	7a3a      	ldrb	r2, [r7, #8]
 80073e2:	441a      	add	r2, r3
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	021a      	lsls	r2, r3, #8
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	601a      	str	r2, [r3, #0]

  return ret;
 80073f2:	68fb      	ldr	r3, [r7, #12]
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3710      	adds	r7, #16
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b084      	sub	sp, #16
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[2];
  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 8007406:	f107 0208 	add.w	r2, r7, #8
 800740a:	2302      	movs	r3, #2
 800740c:	212b      	movs	r1, #43	; 0x2b
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f7ff fedc 	bl	80071cc <lps22hh_read_reg>
 8007414:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 8007416:	7a7b      	ldrb	r3, [r7, #9]
 8007418:	b21a      	sxth	r2, r3
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007424:	b29b      	uxth	r3, r3
 8007426:	021b      	lsls	r3, r3, #8
 8007428:	b29a      	uxth	r2, r3
 800742a:	7a3b      	ldrb	r3, [r7, #8]
 800742c:	b29b      	uxth	r3, r3
 800742e:	4413      	add	r3, r2
 8007430:	b29b      	uxth	r3, r3
 8007432:	b21a      	sxth	r2, r3
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	801a      	strh	r2, [r3, #0]

  return ret;
 8007438:	68fb      	ldr	r3, [r7, #12]
}
 800743a:	4618      	mov	r0, r3
 800743c:	3710      	adds	r7, #16
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}

08007442 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8007442:	b580      	push	{r7, lr}
 8007444:	b084      	sub	sp, #16
 8007446:	af00      	add	r7, sp, #0
 8007448:	6078      	str	r0, [r7, #4]
 800744a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 800744c:	2301      	movs	r3, #1
 800744e:	683a      	ldr	r2, [r7, #0]
 8007450:	210f      	movs	r1, #15
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f7ff feba 	bl	80071cc <lps22hh_read_reg>
 8007458:	60f8      	str	r0, [r7, #12]

  return ret;
 800745a:	68fb      	ldr	r3, [r7, #12]
}
 800745c:	4618      	mov	r0, r3
 800745e:	3710      	adds	r7, #16
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}

08007464 <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b084      	sub	sp, #16
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	460b      	mov	r3, r1
 800746e:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8007470:	f107 0208 	add.w	r2, r7, #8
 8007474:	2301      	movs	r3, #1
 8007476:	2111      	movs	r1, #17
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f7ff fea7 	bl	80071cc <lps22hh_read_reg>
 800747e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d10f      	bne.n	80074a6 <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 8007486:	78fb      	ldrb	r3, [r7, #3]
 8007488:	f003 0301 	and.w	r3, r3, #1
 800748c:	b2da      	uxtb	r2, r3
 800748e:	7a3b      	ldrb	r3, [r7, #8]
 8007490:	f362 0382 	bfi	r3, r2, #2, #1
 8007494:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8007496:	f107 0208 	add.w	r2, r7, #8
 800749a:	2301      	movs	r3, #1
 800749c:	2111      	movs	r1, #17
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f7ff feac 	bl	80071fc <lps22hh_write_reg>
 80074a4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80074a6:	68fb      	ldr	r3, [r7, #12]
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3710      	adds	r7, #16
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b084      	sub	sp, #16
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80074ba:	f107 0208 	add.w	r2, r7, #8
 80074be:	2301      	movs	r3, #1
 80074c0:	2111      	movs	r1, #17
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f7ff fe82 	bl	80071cc <lps22hh_read_reg>
 80074c8:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 80074ca:	7a3b      	ldrb	r3, [r7, #8]
 80074cc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	461a      	mov	r2, r3
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	701a      	strb	r2, [r3, #0]

  return ret;
 80074d8:	68fb      	ldr	r3, [r7, #12]
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3710      	adds	r7, #16
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}

080074e2 <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80074e2:	b590      	push	{r4, r7, lr}
 80074e4:	b087      	sub	sp, #28
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	60f8      	str	r0, [r7, #12]
 80074ea:	607a      	str	r2, [r7, #4]
 80074ec:	461a      	mov	r2, r3
 80074ee:	460b      	mov	r3, r1
 80074f0:	72fb      	strb	r3, [r7, #11]
 80074f2:	4613      	mov	r3, r2
 80074f4:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	685c      	ldr	r4, [r3, #4]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6898      	ldr	r0, [r3, #8]
 80074fe:	893b      	ldrh	r3, [r7, #8]
 8007500:	7af9      	ldrb	r1, [r7, #11]
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	47a0      	blx	r4
 8007506:	6178      	str	r0, [r7, #20]

  return ret;
 8007508:	697b      	ldr	r3, [r7, #20]
}
 800750a:	4618      	mov	r0, r3
 800750c:	371c      	adds	r7, #28
 800750e:	46bd      	mov	sp, r7
 8007510:	bd90      	pop	{r4, r7, pc}

08007512 <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8007512:	b590      	push	{r4, r7, lr}
 8007514:	b087      	sub	sp, #28
 8007516:	af00      	add	r7, sp, #0
 8007518:	60f8      	str	r0, [r7, #12]
 800751a:	607a      	str	r2, [r7, #4]
 800751c:	461a      	mov	r2, r3
 800751e:	460b      	mov	r3, r1
 8007520:	72fb      	strb	r3, [r7, #11]
 8007522:	4613      	mov	r3, r2
 8007524:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681c      	ldr	r4, [r3, #0]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	6898      	ldr	r0, [r3, #8]
 800752e:	893b      	ldrh	r3, [r7, #8]
 8007530:	7af9      	ldrb	r1, [r7, #11]
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	47a0      	blx	r4
 8007536:	6178      	str	r0, [r7, #20]

  return ret;
 8007538:	697b      	ldr	r3, [r7, #20]
}
 800753a:	4618      	mov	r0, r3
 800753c:	371c      	adds	r7, #28
 800753e:	46bd      	mov	sp, r7
 8007540:	bd90      	pop	{r4, r7, pc}
	...

08007544 <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	4603      	mov	r3, r0
 800754c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 800754e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007552:	ee07 3a90 	vmov	s15, r3
 8007556:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800755a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8007570 <lsm6dsr_from_fs2g_to_mg+0x2c>
 800755e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8007562:	eeb0 0a67 	vmov.f32	s0, s15
 8007566:	370c      	adds	r7, #12
 8007568:	46bd      	mov	sp, r7
 800756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756e:	4770      	bx	lr
 8007570:	3d79db23 	.word	0x3d79db23

08007574 <lsm6dsr_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsr_from_fs2000dps_to_mdps(int16_t lsb)
{
 8007574:	b480      	push	{r7}
 8007576:	b083      	sub	sp, #12
 8007578:	af00      	add	r7, sp, #0
 800757a:	4603      	mov	r3, r0
 800757c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 800757e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007582:	ee07 3a90 	vmov	s15, r3
 8007586:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800758a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80075a0 <lsm6dsr_from_fs2000dps_to_mdps+0x2c>
 800758e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8007592:	eeb0 0a67 	vmov.f32	s0, s15
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr
 80075a0:	428c0000 	.word	0x428c0000

080075a4 <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	4603      	mov	r3, r0
 80075ac:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 80075ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80075b2:	ee07 3a90 	vmov	s15, r3
 80075b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80075ba:	eddf 6a07 	vldr	s13, [pc, #28]	; 80075d8 <lsm6dsr_from_lsb_to_celsius+0x34>
 80075be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80075c2:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80075c6:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80075ca:	eeb0 0a67 	vmov.f32	s0, s15
 80075ce:	370c      	adds	r7, #12
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr
 80075d8:	43800000 	.word	0x43800000

080075dc <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	460b      	mov	r3, r1
 80075e6:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80075e8:	f107 0208 	add.w	r2, r7, #8
 80075ec:	2301      	movs	r3, #1
 80075ee:	2110      	movs	r1, #16
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f7ff ff76 	bl	80074e2 <lsm6dsr_read_reg>
 80075f6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d10f      	bne.n	800761e <lsm6dsr_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 80075fe:	78fb      	ldrb	r3, [r7, #3]
 8007600:	f003 0303 	and.w	r3, r3, #3
 8007604:	b2da      	uxtb	r2, r3
 8007606:	7a3b      	ldrb	r3, [r7, #8]
 8007608:	f362 0383 	bfi	r3, r2, #2, #2
 800760c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 800760e:	f107 0208 	add.w	r2, r7, #8
 8007612:	2301      	movs	r3, #1
 8007614:	2110      	movs	r1, #16
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f7ff ff7b 	bl	8007512 <lsm6dsr_write_reg>
 800761c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800761e:	68fb      	ldr	r3, [r7, #12]
}
 8007620:	4618      	mov	r0, r3
 8007622:	3710      	adds	r7, #16
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b086      	sub	sp, #24
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	460b      	mov	r3, r1
 8007632:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 8007634:	78fb      	ldrb	r3, [r7, #3]
 8007636:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8007638:	f107 030c 	add.w	r3, r7, #12
 800763c:	4619      	mov	r1, r3
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 fbb0 	bl	8007da4 <lsm6dsr_fsm_enable_get>
 8007644:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	2b00      	cmp	r3, #0
 800764a:	f040 80c4 	bne.w	80077d6 <lsm6dsr_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800764e:	7b3b      	ldrb	r3, [r7, #12]
 8007650:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007654:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8007656:	7b3b      	ldrb	r3, [r7, #12]
 8007658:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800765c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800765e:	4313      	orrs	r3, r2
 8007660:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8007662:	7b3b      	ldrb	r3, [r7, #12]
 8007664:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007668:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800766a:	4313      	orrs	r3, r2
 800766c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800766e:	7b3b      	ldrb	r3, [r7, #12]
 8007670:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007674:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8007676:	4313      	orrs	r3, r2
 8007678:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800767a:	7b3b      	ldrb	r3, [r7, #12]
 800767c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007680:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8007682:	4313      	orrs	r3, r2
 8007684:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8007686:	7b3b      	ldrb	r3, [r7, #12]
 8007688:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800768c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800768e:	4313      	orrs	r3, r2
 8007690:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8007692:	7b3b      	ldrb	r3, [r7, #12]
 8007694:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007698:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800769a:	4313      	orrs	r3, r2
 800769c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800769e:	7b3b      	ldrb	r3, [r7, #12]
 80076a0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80076a4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80076a6:	4313      	orrs	r3, r2
 80076a8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80076aa:	7b7b      	ldrb	r3, [r7, #13]
 80076ac:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80076b0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80076b2:	4313      	orrs	r3, r2
 80076b4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80076b6:	7b7b      	ldrb	r3, [r7, #13]
 80076b8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80076bc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80076be:	4313      	orrs	r3, r2
 80076c0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80076c2:	7b7b      	ldrb	r3, [r7, #13]
 80076c4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80076c8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80076ca:	4313      	orrs	r3, r2
 80076cc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80076ce:	7b7b      	ldrb	r3, [r7, #13]
 80076d0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80076d4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80076d6:	4313      	orrs	r3, r2
 80076d8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80076da:	7b7b      	ldrb	r3, [r7, #13]
 80076dc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80076e0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80076e2:	4313      	orrs	r3, r2
 80076e4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80076e6:	7b7b      	ldrb	r3, [r7, #13]
 80076e8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80076ec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80076ee:	4313      	orrs	r3, r2
 80076f0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80076f2:	7b7b      	ldrb	r3, [r7, #13]
 80076f4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80076f8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80076fa:	4313      	orrs	r3, r2
 80076fc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 80076fe:	7b7b      	ldrb	r3, [r7, #13]
 8007700:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007704:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8007706:	4313      	orrs	r3, r2
 8007708:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800770a:	2b01      	cmp	r3, #1
 800770c:	d163      	bne.n	80077d6 <lsm6dsr_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 800770e:	f107 030b 	add.w	r3, r7, #11
 8007712:	4619      	mov	r1, r3
 8007714:	6878      	ldr	r0, [r7, #4]
 8007716:	f000 fb71 	bl	8007dfc <lsm6dsr_fsm_data_rate_get>
 800771a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d159      	bne.n	80077d6 <lsm6dsr_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8007722:	7afb      	ldrb	r3, [r7, #11]
 8007724:	2b03      	cmp	r3, #3
 8007726:	d853      	bhi.n	80077d0 <lsm6dsr_xl_data_rate_set+0x1a8>
 8007728:	a201      	add	r2, pc, #4	; (adr r2, 8007730 <lsm6dsr_xl_data_rate_set+0x108>)
 800772a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800772e:	bf00      	nop
 8007730:	08007741 	.word	0x08007741
 8007734:	08007753 	.word	0x08007753
 8007738:	08007771 	.word	0x08007771
 800773c:	0800779b 	.word	0x0800779b
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF)
 8007740:	78fb      	ldrb	r3, [r7, #3]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d102      	bne.n	800774c <lsm6dsr_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 8007746:	2301      	movs	r3, #1
 8007748:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800774a:	e045      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800774c:	78fb      	ldrb	r3, [r7, #3]
 800774e:	75fb      	strb	r3, [r7, #23]
            break;
 8007750:	e042      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8007752:	78fb      	ldrb	r3, [r7, #3]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d102      	bne.n	800775e <lsm6dsr_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8007758:	2302      	movs	r3, #2
 800775a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800775c:	e03c      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800775e:	78fb      	ldrb	r3, [r7, #3]
 8007760:	2b01      	cmp	r3, #1
 8007762:	d102      	bne.n	800776a <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8007764:	2302      	movs	r3, #2
 8007766:	75fb      	strb	r3, [r7, #23]
            break;
 8007768:	e036      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800776a:	78fb      	ldrb	r3, [r7, #3]
 800776c:	75fb      	strb	r3, [r7, #23]
            break;
 800776e:	e033      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8007770:	78fb      	ldrb	r3, [r7, #3]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d102      	bne.n	800777c <lsm6dsr_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8007776:	2303      	movs	r3, #3
 8007778:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800777a:	e02d      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800777c:	78fb      	ldrb	r3, [r7, #3]
 800777e:	2b01      	cmp	r3, #1
 8007780:	d102      	bne.n	8007788 <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8007782:	2303      	movs	r3, #3
 8007784:	75fb      	strb	r3, [r7, #23]
            break;
 8007786:	e027      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8007788:	78fb      	ldrb	r3, [r7, #3]
 800778a:	2b02      	cmp	r3, #2
 800778c:	d102      	bne.n	8007794 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 800778e:	2303      	movs	r3, #3
 8007790:	75fb      	strb	r3, [r7, #23]
            break;
 8007792:	e021      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8007794:	78fb      	ldrb	r3, [r7, #3]
 8007796:	75fb      	strb	r3, [r7, #23]
            break;
 8007798:	e01e      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 800779a:	78fb      	ldrb	r3, [r7, #3]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d102      	bne.n	80077a6 <lsm6dsr_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80077a0:	2304      	movs	r3, #4
 80077a2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80077a4:	e018      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 80077a6:	78fb      	ldrb	r3, [r7, #3]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d102      	bne.n	80077b2 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80077ac:	2304      	movs	r3, #4
 80077ae:	75fb      	strb	r3, [r7, #23]
            break;
 80077b0:	e012      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 80077b2:	78fb      	ldrb	r3, [r7, #3]
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d102      	bne.n	80077be <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80077b8:	2304      	movs	r3, #4
 80077ba:	75fb      	strb	r3, [r7, #23]
            break;
 80077bc:	e00c      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_52Hz)
 80077be:	78fb      	ldrb	r3, [r7, #3]
 80077c0:	2b03      	cmp	r3, #3
 80077c2:	d102      	bne.n	80077ca <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80077c4:	2304      	movs	r3, #4
 80077c6:	75fb      	strb	r3, [r7, #23]
            break;
 80077c8:	e006      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80077ca:	78fb      	ldrb	r3, [r7, #3]
 80077cc:	75fb      	strb	r3, [r7, #23]
            break;
 80077ce:	e003      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 80077d0:	78fb      	ldrb	r3, [r7, #3]
 80077d2:	75fb      	strb	r3, [r7, #23]
            break;
 80077d4:	e000      	b.n	80077d8 <lsm6dsr_xl_data_rate_set+0x1b0>
        }
      }
 80077d6:	bf00      	nop
    }
  }

  if (ret == 0)
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d107      	bne.n	80077ee <lsm6dsr_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80077de:	f107 0208 	add.w	r2, r7, #8
 80077e2:	2301      	movs	r3, #1
 80077e4:	2110      	movs	r1, #16
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f7ff fe7b 	bl	80074e2 <lsm6dsr_read_reg>
 80077ec:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d10f      	bne.n	8007814 <lsm6dsr_xl_data_rate_set+0x1ec>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 80077f4:	7dfb      	ldrb	r3, [r7, #23]
 80077f6:	f003 030f 	and.w	r3, r3, #15
 80077fa:	b2da      	uxtb	r2, r3
 80077fc:	7a3b      	ldrb	r3, [r7, #8]
 80077fe:	f362 1307 	bfi	r3, r2, #4, #4
 8007802:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8007804:	f107 0208 	add.w	r2, r7, #8
 8007808:	2301      	movs	r3, #1
 800780a:	2110      	movs	r1, #16
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f7ff fe80 	bl	8007512 <lsm6dsr_write_reg>
 8007812:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8007814:	693b      	ldr	r3, [r7, #16]
}
 8007816:	4618      	mov	r0, r3
 8007818:	3718      	adds	r7, #24
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}
 800781e:	bf00      	nop

08007820 <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	460b      	mov	r3, r1
 800782a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800782c:	f107 0208 	add.w	r2, r7, #8
 8007830:	2301      	movs	r3, #1
 8007832:	2111      	movs	r1, #17
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f7ff fe54 	bl	80074e2 <lsm6dsr_read_reg>
 800783a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d10f      	bne.n	8007862 <lsm6dsr_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 8007842:	78fb      	ldrb	r3, [r7, #3]
 8007844:	f003 030f 	and.w	r3, r3, #15
 8007848:	b2da      	uxtb	r2, r3
 800784a:	7a3b      	ldrb	r3, [r7, #8]
 800784c:	f362 0303 	bfi	r3, r2, #0, #4
 8007850:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007852:	f107 0208 	add.w	r2, r7, #8
 8007856:	2301      	movs	r3, #1
 8007858:	2111      	movs	r1, #17
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f7ff fe59 	bl	8007512 <lsm6dsr_write_reg>
 8007860:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007862:	68fb      	ldr	r3, [r7, #12]
}
 8007864:	4618      	mov	r0, r3
 8007866:	3710      	adds	r7, #16
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b086      	sub	sp, #24
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
 8007874:	460b      	mov	r3, r1
 8007876:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 8007878:	78fb      	ldrb	r3, [r7, #3]
 800787a:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 800787c:	f107 030c 	add.w	r3, r7, #12
 8007880:	4619      	mov	r1, r3
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 fa8e 	bl	8007da4 <lsm6dsr_fsm_enable_get>
 8007888:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	2b00      	cmp	r3, #0
 800788e:	f040 80c4 	bne.w	8007a1a <lsm6dsr_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8007892:	7b3b      	ldrb	r3, [r7, #12]
 8007894:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007898:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800789a:	7b3b      	ldrb	r3, [r7, #12]
 800789c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80078a0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80078a2:	4313      	orrs	r3, r2
 80078a4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80078a6:	7b3b      	ldrb	r3, [r7, #12]
 80078a8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80078ac:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80078ae:	4313      	orrs	r3, r2
 80078b0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80078b2:	7b3b      	ldrb	r3, [r7, #12]
 80078b4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80078b8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80078ba:	4313      	orrs	r3, r2
 80078bc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80078be:	7b3b      	ldrb	r3, [r7, #12]
 80078c0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80078c4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80078c6:	4313      	orrs	r3, r2
 80078c8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80078ca:	7b3b      	ldrb	r3, [r7, #12]
 80078cc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80078d0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80078d2:	4313      	orrs	r3, r2
 80078d4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80078d6:	7b3b      	ldrb	r3, [r7, #12]
 80078d8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80078dc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80078de:	4313      	orrs	r3, r2
 80078e0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80078e2:	7b3b      	ldrb	r3, [r7, #12]
 80078e4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80078e8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80078ea:	4313      	orrs	r3, r2
 80078ec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80078ee:	7b7b      	ldrb	r3, [r7, #13]
 80078f0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80078f4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80078f6:	4313      	orrs	r3, r2
 80078f8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80078fa:	7b7b      	ldrb	r3, [r7, #13]
 80078fc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007900:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8007902:	4313      	orrs	r3, r2
 8007904:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8007906:	7b7b      	ldrb	r3, [r7, #13]
 8007908:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800790c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800790e:	4313      	orrs	r3, r2
 8007910:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8007912:	7b7b      	ldrb	r3, [r7, #13]
 8007914:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007918:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800791a:	4313      	orrs	r3, r2
 800791c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800791e:	7b7b      	ldrb	r3, [r7, #13]
 8007920:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007924:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8007926:	4313      	orrs	r3, r2
 8007928:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800792a:	7b7b      	ldrb	r3, [r7, #13]
 800792c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007930:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8007932:	4313      	orrs	r3, r2
 8007934:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8007936:	7b7b      	ldrb	r3, [r7, #13]
 8007938:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800793c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800793e:	4313      	orrs	r3, r2
 8007940:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8007942:	7b7b      	ldrb	r3, [r7, #13]
 8007944:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007948:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800794a:	4313      	orrs	r3, r2
 800794c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800794e:	2b01      	cmp	r3, #1
 8007950:	d163      	bne.n	8007a1a <lsm6dsr_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8007952:	f107 030b 	add.w	r3, r7, #11
 8007956:	4619      	mov	r1, r3
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 fa4f 	bl	8007dfc <lsm6dsr_fsm_data_rate_get>
 800795e:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d159      	bne.n	8007a1a <lsm6dsr_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8007966:	7afb      	ldrb	r3, [r7, #11]
 8007968:	2b03      	cmp	r3, #3
 800796a:	d853      	bhi.n	8007a14 <lsm6dsr_gy_data_rate_set+0x1a8>
 800796c:	a201      	add	r2, pc, #4	; (adr r2, 8007974 <lsm6dsr_gy_data_rate_set+0x108>)
 800796e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007972:	bf00      	nop
 8007974:	08007985 	.word	0x08007985
 8007978:	08007997 	.word	0x08007997
 800797c:	080079b5 	.word	0x080079b5
 8007980:	080079df 	.word	0x080079df
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF)
 8007984:	78fb      	ldrb	r3, [r7, #3]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d102      	bne.n	8007990 <lsm6dsr_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 800798a:	2301      	movs	r3, #1
 800798c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800798e:	e045      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8007990:	78fb      	ldrb	r3, [r7, #3]
 8007992:	75fb      	strb	r3, [r7, #23]
            break;
 8007994:	e042      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8007996:	78fb      	ldrb	r3, [r7, #3]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d102      	bne.n	80079a2 <lsm6dsr_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 800799c:	2302      	movs	r3, #2
 800799e:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80079a0:	e03c      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80079a2:	78fb      	ldrb	r3, [r7, #3]
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d102      	bne.n	80079ae <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 80079a8:	2302      	movs	r3, #2
 80079aa:	75fb      	strb	r3, [r7, #23]
            break;
 80079ac:	e036      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80079ae:	78fb      	ldrb	r3, [r7, #3]
 80079b0:	75fb      	strb	r3, [r7, #23]
            break;
 80079b2:	e033      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80079b4:	78fb      	ldrb	r3, [r7, #3]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d102      	bne.n	80079c0 <lsm6dsr_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80079ba:	2303      	movs	r3, #3
 80079bc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80079be:	e02d      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80079c0:	78fb      	ldrb	r3, [r7, #3]
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d102      	bne.n	80079cc <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80079c6:	2303      	movs	r3, #3
 80079c8:	75fb      	strb	r3, [r7, #23]
            break;
 80079ca:	e027      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 80079cc:	78fb      	ldrb	r3, [r7, #3]
 80079ce:	2b02      	cmp	r3, #2
 80079d0:	d102      	bne.n	80079d8 <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80079d2:	2303      	movs	r3, #3
 80079d4:	75fb      	strb	r3, [r7, #23]
            break;
 80079d6:	e021      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80079d8:	78fb      	ldrb	r3, [r7, #3]
 80079da:	75fb      	strb	r3, [r7, #23]
            break;
 80079dc:	e01e      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80079de:	78fb      	ldrb	r3, [r7, #3]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d102      	bne.n	80079ea <lsm6dsr_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 80079e4:	2304      	movs	r3, #4
 80079e6:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80079e8:	e018      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80079ea:	78fb      	ldrb	r3, [r7, #3]
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d102      	bne.n	80079f6 <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 80079f0:	2304      	movs	r3, #4
 80079f2:	75fb      	strb	r3, [r7, #23]
            break;
 80079f4:	e012      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 80079f6:	78fb      	ldrb	r3, [r7, #3]
 80079f8:	2b02      	cmp	r3, #2
 80079fa:	d102      	bne.n	8007a02 <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 80079fc:	2304      	movs	r3, #4
 80079fe:	75fb      	strb	r3, [r7, #23]
            break;
 8007a00:	e00c      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_52Hz)
 8007a02:	78fb      	ldrb	r3, [r7, #3]
 8007a04:	2b03      	cmp	r3, #3
 8007a06:	d102      	bne.n	8007a0e <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8007a08:	2304      	movs	r3, #4
 8007a0a:	75fb      	strb	r3, [r7, #23]
            break;
 8007a0c:	e006      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8007a0e:	78fb      	ldrb	r3, [r7, #3]
 8007a10:	75fb      	strb	r3, [r7, #23]
            break;
 8007a12:	e003      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8007a14:	78fb      	ldrb	r3, [r7, #3]
 8007a16:	75fb      	strb	r3, [r7, #23]
            break;
 8007a18:	e000      	b.n	8007a1c <lsm6dsr_gy_data_rate_set+0x1b0>
        }
      }
 8007a1a:	bf00      	nop
    }
  }

  if (ret == 0)
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d107      	bne.n	8007a32 <lsm6dsr_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007a22:	f107 0208 	add.w	r2, r7, #8
 8007a26:	2301      	movs	r3, #1
 8007a28:	2111      	movs	r1, #17
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f7ff fd59 	bl	80074e2 <lsm6dsr_read_reg>
 8007a30:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d10f      	bne.n	8007a58 <lsm6dsr_gy_data_rate_set+0x1ec>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 8007a38:	7dfb      	ldrb	r3, [r7, #23]
 8007a3a:	f003 030f 	and.w	r3, r3, #15
 8007a3e:	b2da      	uxtb	r2, r3
 8007a40:	7a3b      	ldrb	r3, [r7, #8]
 8007a42:	f362 1307 	bfi	r3, r2, #4, #4
 8007a46:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007a48:	f107 0208 	add.w	r2, r7, #8
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	2111      	movs	r1, #17
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f7ff fd5e 	bl	8007512 <lsm6dsr_write_reg>
 8007a56:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8007a58:	693b      	ldr	r3, [r7, #16]
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3718      	adds	r7, #24
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop

08007a64 <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b084      	sub	sp, #16
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007a70:	f107 0208 	add.w	r2, r7, #8
 8007a74:	2301      	movs	r3, #1
 8007a76:	2112      	movs	r1, #18
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f7ff fd32 	bl	80074e2 <lsm6dsr_read_reg>
 8007a7e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d10f      	bne.n	8007aa6 <lsm6dsr_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 8007a86:	78fb      	ldrb	r3, [r7, #3]
 8007a88:	f003 0301 	and.w	r3, r3, #1
 8007a8c:	b2da      	uxtb	r2, r3
 8007a8e:	7a3b      	ldrb	r3, [r7, #8]
 8007a90:	f362 1386 	bfi	r3, r2, #6, #1
 8007a94:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007a96:	f107 0208 	add.w	r2, r7, #8
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	2112      	movs	r1, #18
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f7ff fd37 	bl	8007512 <lsm6dsr_write_reg>
 8007aa4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3710      	adds	r7, #16
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8007aba:	f107 0208 	add.w	r2, r7, #8
 8007abe:	2301      	movs	r3, #1
 8007ac0:	211e      	movs	r1, #30
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f7ff fd0d 	bl	80074e2 <lsm6dsr_read_reg>
 8007ac8:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 8007aca:	7a3b      	ldrb	r3, [r7, #8]
 8007acc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	701a      	strb	r2, [r3, #0]

  return ret;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3710      	adds	r7, #16
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}

08007ae2 <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8007ae2:	b580      	push	{r7, lr}
 8007ae4:	b084      	sub	sp, #16
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]
 8007aea:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8007aec:	f107 0208 	add.w	r2, r7, #8
 8007af0:	2301      	movs	r3, #1
 8007af2:	211e      	movs	r1, #30
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f7ff fcf4 	bl	80074e2 <lsm6dsr_read_reg>
 8007afa:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8007afc:	7a3b      	ldrb	r3, [r7, #8]
 8007afe:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007b02:	b2db      	uxtb	r3, r3
 8007b04:	461a      	mov	r2, r3
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	701a      	strb	r2, [r3, #0]

  return ret;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3710      	adds	r7, #16
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b084      	sub	sp, #16
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8007b1e:	f107 0208 	add.w	r2, r7, #8
 8007b22:	2301      	movs	r3, #1
 8007b24:	211e      	movs	r1, #30
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f7ff fcdb 	bl	80074e2 <lsm6dsr_read_reg>
 8007b2c:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 8007b2e:	7a3b      	ldrb	r3, [r7, #8]
 8007b30:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	461a      	mov	r2, r3
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	701a      	strb	r2, [r3, #0]

  return ret;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}

08007b46 <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b084      	sub	sp, #16
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]
 8007b4e:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 8007b50:	f107 0208 	add.w	r2, r7, #8
 8007b54:	2302      	movs	r3, #2
 8007b56:	2120      	movs	r1, #32
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f7ff fcc2 	bl	80074e2 <lsm6dsr_read_reg>
 8007b5e:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 8007b60:	7a7b      	ldrb	r3, [r7, #9]
 8007b62:	b21a      	sxth	r2, r3
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	021b      	lsls	r3, r3, #8
 8007b72:	b29a      	uxth	r2, r3
 8007b74:	7a3b      	ldrb	r3, [r7, #8]
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	4413      	add	r3, r2
 8007b7a:	b29b      	uxth	r3, r3
 8007b7c:	b21a      	sxth	r2, r3
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	801a      	strh	r2, [r3, #0]

  return ret;
 8007b82:	68fb      	ldr	r3, [r7, #12]
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	3710      	adds	r7, #16
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}

08007b8c <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b086      	sub	sp, #24
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 8007b96:	f107 020c 	add.w	r2, r7, #12
 8007b9a:	2306      	movs	r3, #6
 8007b9c:	2122      	movs	r1, #34	; 0x22
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f7ff fc9f 	bl	80074e2 <lsm6dsr_read_reg>
 8007ba4:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8007ba6:	7b7b      	ldrb	r3, [r7, #13]
 8007ba8:	b21a      	sxth	r2, r3
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	021b      	lsls	r3, r3, #8
 8007bb8:	b29a      	uxth	r2, r3
 8007bba:	7b3b      	ldrb	r3, [r7, #12]
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	4413      	add	r3, r2
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	b21a      	sxth	r2, r3
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8007bc8:	7bfa      	ldrb	r2, [r7, #15]
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	3302      	adds	r3, #2
 8007bce:	b212      	sxth	r2, r2
 8007bd0:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	3302      	adds	r3, #2
 8007bd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	021b      	lsls	r3, r3, #8
 8007bde:	b29a      	uxth	r2, r3
 8007be0:	7bbb      	ldrb	r3, [r7, #14]
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	4413      	add	r3, r2
 8007be6:	b29a      	uxth	r2, r3
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	3302      	adds	r3, #2
 8007bec:	b212      	sxth	r2, r2
 8007bee:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8007bf0:	7c7a      	ldrb	r2, [r7, #17]
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	3304      	adds	r3, #4
 8007bf6:	b212      	sxth	r2, r2
 8007bf8:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	3304      	adds	r3, #4
 8007bfe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	021b      	lsls	r3, r3, #8
 8007c06:	b29a      	uxth	r2, r3
 8007c08:	7c3b      	ldrb	r3, [r7, #16]
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	4413      	add	r3, r2
 8007c0e:	b29a      	uxth	r2, r3
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	3304      	adds	r3, #4
 8007c14:	b212      	sxth	r2, r2
 8007c16:	801a      	strh	r2, [r3, #0]

  return ret;
 8007c18:	697b      	ldr	r3, [r7, #20]
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3718      	adds	r7, #24
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}

08007c22 <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8007c22:	b580      	push	{r7, lr}
 8007c24:	b086      	sub	sp, #24
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
 8007c2a:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 8007c2c:	f107 020c 	add.w	r2, r7, #12
 8007c30:	2306      	movs	r3, #6
 8007c32:	2128      	movs	r1, #40	; 0x28
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f7ff fc54 	bl	80074e2 <lsm6dsr_read_reg>
 8007c3a:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8007c3c:	7b7b      	ldrb	r3, [r7, #13]
 8007c3e:	b21a      	sxth	r2, r3
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	021b      	lsls	r3, r3, #8
 8007c4e:	b29a      	uxth	r2, r3
 8007c50:	7b3b      	ldrb	r3, [r7, #12]
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	4413      	add	r3, r2
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	b21a      	sxth	r2, r3
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8007c5e:	7bfa      	ldrb	r2, [r7, #15]
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	3302      	adds	r3, #2
 8007c64:	b212      	sxth	r2, r2
 8007c66:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	3302      	adds	r3, #2
 8007c6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	021b      	lsls	r3, r3, #8
 8007c74:	b29a      	uxth	r2, r3
 8007c76:	7bbb      	ldrb	r3, [r7, #14]
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	4413      	add	r3, r2
 8007c7c:	b29a      	uxth	r2, r3
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	3302      	adds	r3, #2
 8007c82:	b212      	sxth	r2, r2
 8007c84:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8007c86:	7c7a      	ldrb	r2, [r7, #17]
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	3304      	adds	r3, #4
 8007c8c:	b212      	sxth	r2, r2
 8007c8e:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	3304      	adds	r3, #4
 8007c94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	021b      	lsls	r3, r3, #8
 8007c9c:	b29a      	uxth	r2, r3
 8007c9e:	7c3b      	ldrb	r3, [r7, #16]
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	4413      	add	r3, r2
 8007ca4:	b29a      	uxth	r2, r3
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	3304      	adds	r3, #4
 8007caa:	b212      	sxth	r2, r2
 8007cac:	801a      	strh	r2, [r3, #0]

  return ret;
 8007cae:	697b      	ldr	r3, [r7, #20]
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3718      	adds	r7, #24
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}

08007cb8 <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	460b      	mov	r3, r1
 8007cc2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8007cc4:	f107 0208 	add.w	r2, r7, #8
 8007cc8:	2301      	movs	r3, #1
 8007cca:	2101      	movs	r1, #1
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f7ff fc08 	bl	80074e2 <lsm6dsr_read_reg>
 8007cd2:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d10f      	bne.n	8007cfa <lsm6dsr_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 8007cda:	78fb      	ldrb	r3, [r7, #3]
 8007cdc:	f003 0303 	and.w	r3, r3, #3
 8007ce0:	b2da      	uxtb	r2, r3
 8007ce2:	7a3b      	ldrb	r3, [r7, #8]
 8007ce4:	f362 1387 	bfi	r3, r2, #6, #2
 8007ce8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8007cea:	f107 0208 	add.w	r2, r7, #8
 8007cee:	2301      	movs	r3, #1
 8007cf0:	2101      	movs	r1, #1
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f7ff fc0d 	bl	8007512 <lsm6dsr_write_reg>
 8007cf8:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3710      	adds	r7, #16
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b084      	sub	sp, #16
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 8007d0e:	2301      	movs	r3, #1
 8007d10:	683a      	ldr	r2, [r7, #0]
 8007d12:	210f      	movs	r1, #15
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f7ff fbe4 	bl	80074e2 <lsm6dsr_read_reg>
 8007d1a:	60f8      	str	r0, [r7, #12]

  return ret;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3710      	adds	r7, #16
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}

08007d26 <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007d26:	b580      	push	{r7, lr}
 8007d28:	b084      	sub	sp, #16
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
 8007d2e:	460b      	mov	r3, r1
 8007d30:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007d32:	f107 0208 	add.w	r2, r7, #8
 8007d36:	2301      	movs	r3, #1
 8007d38:	2112      	movs	r1, #18
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f7ff fbd1 	bl	80074e2 <lsm6dsr_read_reg>
 8007d40:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d10f      	bne.n	8007d68 <lsm6dsr_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 8007d48:	78fb      	ldrb	r3, [r7, #3]
 8007d4a:	f003 0301 	and.w	r3, r3, #1
 8007d4e:	b2da      	uxtb	r2, r3
 8007d50:	7a3b      	ldrb	r3, [r7, #8]
 8007d52:	f362 0300 	bfi	r3, r2, #0, #1
 8007d56:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007d58:	f107 0208 	add.w	r2, r7, #8
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	2112      	movs	r1, #18
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f7ff fbd6 	bl	8007512 <lsm6dsr_write_reg>
 8007d66:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007d68:	68fb      	ldr	r3, [r7, #12]
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3710      	adds	r7, #16
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}

08007d72 <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8007d72:	b580      	push	{r7, lr}
 8007d74:	b084      	sub	sp, #16
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	6078      	str	r0, [r7, #4]
 8007d7a:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007d7c:	f107 0208 	add.w	r2, r7, #8
 8007d80:	2301      	movs	r3, #1
 8007d82:	2112      	movs	r1, #18
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f7ff fbac 	bl	80074e2 <lsm6dsr_read_reg>
 8007d8a:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8007d8c:	7a3b      	ldrb	r3, [r7, #8]
 8007d8e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	461a      	mov	r2, r3
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	701a      	strb	r2, [r3, #0]

  return ret;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3710      	adds	r7, #16
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b084      	sub	sp, #16
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8007dae:	2102      	movs	r1, #2
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f7ff ff81 	bl	8007cb8 <lsm6dsr_mem_bank_set>
 8007db6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d106      	bne.n	8007dcc <lsm6dsr_fsm_enable_get+0x28>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 8007dbe:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	2146      	movs	r1, #70	; 0x46
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f7ff fb8c 	bl	80074e2 <lsm6dsr_read_reg>
 8007dca:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d107      	bne.n	8007de2 <lsm6dsr_fsm_enable_get+0x3e>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	2147      	movs	r1, #71	; 0x47
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f7ff fb81 	bl	80074e2 <lsm6dsr_read_reg>
 8007de0:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d104      	bne.n	8007df2 <lsm6dsr_fsm_enable_get+0x4e>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8007de8:	2100      	movs	r1, #0
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f7ff ff64 	bl	8007cb8 <lsm6dsr_mem_bank_set>
 8007df0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007df2:	68fb      	ldr	r3, [r7, #12]
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	3710      	adds	r7, #16
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}

08007dfc <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b084      	sub	sp, #16
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8007e06:	2102      	movs	r1, #2
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f7ff ff55 	bl	8007cb8 <lsm6dsr_mem_bank_set>
 8007e0e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d107      	bne.n	8007e26 <lsm6dsr_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 8007e16:	f107 0208 	add.w	r2, r7, #8
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	215f      	movs	r1, #95	; 0x5f
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f7ff fb5f 	bl	80074e2 <lsm6dsr_read_reg>
 8007e24:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d104      	bne.n	8007e36 <lsm6dsr_fsm_data_rate_get+0x3a>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8007e2c:	2100      	movs	r1, #0
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f7ff ff42 	bl	8007cb8 <lsm6dsr_mem_bank_set>
 8007e34:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 8007e36:	7a3b      	ldrb	r3, [r7, #8]
 8007e38:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007e3c:	b2db      	uxtb	r3, r3
 8007e3e:	2b03      	cmp	r3, #3
 8007e40:	d81a      	bhi.n	8007e78 <lsm6dsr_fsm_data_rate_get+0x7c>
 8007e42:	a201      	add	r2, pc, #4	; (adr r2, 8007e48 <lsm6dsr_fsm_data_rate_get+0x4c>)
 8007e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e48:	08007e59 	.word	0x08007e59
 8007e4c:	08007e61 	.word	0x08007e61
 8007e50:	08007e69 	.word	0x08007e69
 8007e54:	08007e71 	.word	0x08007e71
  {
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	701a      	strb	r2, [r3, #0]
      break;
 8007e5e:	e00f      	b.n	8007e80 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	2201      	movs	r2, #1
 8007e64:	701a      	strb	r2, [r3, #0]
      break;
 8007e66:	e00b      	b.n	8007e80 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	701a      	strb	r2, [r3, #0]
      break;
 8007e6e:	e007      	b.n	8007e80 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	2203      	movs	r2, #3
 8007e74:	701a      	strb	r2, [r3, #0]
      break;
 8007e76:	e003      	b.n	8007e80 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	701a      	strb	r2, [r3, #0]
      break;
 8007e7e:	bf00      	nop
  }

  return ret;
 8007e80:	68fb      	ldr	r3, [r7, #12]
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3710      	adds	r7, #16
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop

08007e8c <HAL_RTC_AlarmAEventCallback>:
								0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39,
								0x40, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49,
								0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59};

/*You cannot put these in the user callbacks section and I don't know why (can put in user begin 4)*/
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b082      	sub	sp, #8
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),(uint8_t*)"AlarmA\r\n", 8, HAL_MAX_DELAY);
 8007e94:	f04f 33ff 	mov.w	r3, #4294967295
 8007e98:	2208      	movs	r2, #8
 8007e9a:	4905      	ldr	r1, [pc, #20]	; (8007eb0 <HAL_RTC_AlarmAEventCallback+0x24>)
 8007e9c:	4805      	ldr	r0, [pc, #20]	; (8007eb4 <HAL_RTC_AlarmAEventCallback+0x28>)
 8007e9e:	f006 feca 	bl	800ec36 <HAL_UART_Transmit>
	flagA = 1;
 8007ea2:	4b05      	ldr	r3, [pc, #20]	; (8007eb8 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	701a      	strb	r2, [r3, #0]
}
 8007ea8:	bf00      	nop
 8007eaa:	3708      	adds	r7, #8
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}
 8007eb0:	08022730 	.word	0x08022730
 8007eb4:	20006e00 	.word	0x20006e00
 8007eb8:	20000710 	.word	0x20000710

08007ebc <MRT_SetupRTOS>:
}




void MRT_SetupRTOS(RTC_HandleTypeDef* hrtc, UART_HandleTypeDef uart,uint8_t sleepT){
 8007ebc:	b084      	sub	sp, #16
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b082      	sub	sp, #8
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	6078      	str	r0, [r7, #4]
 8007ec6:	f107 0014 	add.w	r0, r7, #20
 8007eca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	rtc = hrtc;
 8007ece:	4a0f      	ldr	r2, [pc, #60]	; (8007f0c <MRT_SetupRTOS+0x50>)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6013      	str	r3, [r2, #0]
	rtos.huart = uart;
 8007ed4:	4b0e      	ldr	r3, [pc, #56]	; (8007f10 <MRT_SetupRTOS+0x54>)
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f107 0314 	add.w	r3, r7, #20
 8007edc:	2244      	movs	r2, #68	; 0x44
 8007ede:	4619      	mov	r1, r3
 8007ee0:	f013 f8da 	bl	801b098 <memcpy>
	rtos.sleepTime = sleepT;
 8007ee4:	4a0a      	ldr	r2, [pc, #40]	; (8007f10 <MRT_SetupRTOS+0x54>)
 8007ee6:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8007eea:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTOS\r\n", 17, HAL_MAX_DELAY);
 8007eee:	f04f 33ff 	mov.w	r3, #4294967295
 8007ef2:	2211      	movs	r2, #17
 8007ef4:	4907      	ldr	r1, [pc, #28]	; (8007f14 <MRT_SetupRTOS+0x58>)
 8007ef6:	4806      	ldr	r0, [pc, #24]	; (8007f10 <MRT_SetupRTOS+0x54>)
 8007ef8:	f006 fe9d 	bl	800ec36 <HAL_UART_Transmit>
}
 8007efc:	bf00      	nop
 8007efe:	3708      	adds	r7, #8
 8007f00:	46bd      	mov	sp, r7
 8007f02:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f06:	b004      	add	sp, #16
 8007f08:	4770      	bx	lr
 8007f0a:	bf00      	nop
 8007f0c:	20006e48 	.word	0x20006e48
 8007f10:	20006e00 	.word	0x20006e00
 8007f14:	08022748 	.word	0x08022748

08007f18 <MRT_WUProcedure>:



void MRT_WUProcedure(void){
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b082      	sub	sp, #8
 8007f1c:	af00      	add	r7, sp, #0

	//If WU flag set, wake up procedure
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8007f1e:	4b15      	ldr	r3, [pc, #84]	; (8007f74 <MRT_WUProcedure+0x5c>)
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	f003 0302 	and.w	r3, r3, #2
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	d11e      	bne.n	8007f68 <MRT_WUProcedure+0x50>
	{

		wu_flag = 1;
 8007f2a:	4b13      	ldr	r3, [pc, #76]	; (8007f78 <MRT_WUProcedure+0x60>)
 8007f2c:	2201      	movs	r2, #1
 8007f2e:	701a      	strb	r2, [r3, #0]

		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8007f30:	4b10      	ldr	r3, [pc, #64]	; (8007f74 <MRT_WUProcedure+0x5c>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a0f      	ldr	r2, [pc, #60]	; (8007f74 <MRT_WUProcedure+0x5c>)
 8007f36:	f043 0308 	orr.w	r3, r3, #8
 8007f3a:	6013      	str	r3, [r2, #0]

		/** display  the string **/
		char *str = "Wakeup from the STANDBY MODE\r\n";
 8007f3c:	4b0f      	ldr	r3, [pc, #60]	; (8007f7c <MRT_WUProcedure+0x64>)
 8007f3e:	607b      	str	r3, [r7, #4]
		HAL_UART_Transmit(&(rtos.huart), (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f7f8 f95f 	bl	8000204 <strlen>
 8007f46:	4603      	mov	r3, r0
 8007f48:	b29a      	uxth	r2, r3
 8007f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8007f4e:	6879      	ldr	r1, [r7, #4]
 8007f50:	480b      	ldr	r0, [pc, #44]	; (8007f80 <MRT_WUProcedure+0x68>)
 8007f52:	f006 fe70 	bl	800ec36 <HAL_UART_Transmit>

		/** Disable the WWAKEUP PIN **/
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8007f56:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007f5a:	f003 fe2b 	bl	800bbb4 <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(rtc);
 8007f5e:	4b09      	ldr	r3, [pc, #36]	; (8007f84 <MRT_WUProcedure+0x6c>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4618      	mov	r0, r3
 8007f64:	f005 fa24 	bl	800d3b0 <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	MRT_ClearFlags();
 8007f68:	f000 f80e 	bl	8007f88 <MRT_ClearFlags>
}
 8007f6c:	bf00      	nop
 8007f6e:	3708      	adds	r7, #8
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}
 8007f74:	40007000 	.word	0x40007000
 8007f78:	20000711 	.word	0x20000711
 8007f7c:	0802275c 	.word	0x0802275c
 8007f80:	20006e00 	.word	0x20006e00
 8007f84:	20006e48 	.word	0x20006e48

08007f88 <MRT_ClearFlags>:


void MRT_ClearFlags(void){
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	af00      	add	r7, sp, #0
	//Must be after alarm A was activated and before going to sleep

	HAL_UART_Transmit(&(rtos.huart),"Clearing the flags\r\n", 20, HAL_MAX_DELAY);
 8007f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8007f90:	2214      	movs	r2, #20
 8007f92:	4939      	ldr	r1, [pc, #228]	; (8008078 <MRT_ClearFlags+0xf0>)
 8007f94:	4839      	ldr	r0, [pc, #228]	; (800807c <MRT_ClearFlags+0xf4>)
 8007f96:	f006 fe4e 	bl	800ec36 <HAL_UART_Transmit>
	  	//Clear alarmA flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(rtc);
 8007f9a:	4b39      	ldr	r3, [pc, #228]	; (8008080 <MRT_ClearFlags+0xf8>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	22ca      	movs	r2, #202	; 0xca
 8007fa2:	625a      	str	r2, [r3, #36]	; 0x24
 8007fa4:	4b36      	ldr	r3, [pc, #216]	; (8008080 <MRT_ClearFlags+0xf8>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	2253      	movs	r2, #83	; 0x53
 8007fac:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRAF) != RESET){
 8007fae:	e011      	b.n	8007fd4 <MRT_ClearFlags+0x4c>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm A flag\r\n", 23, HAL_MAX_DELAY);
 8007fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8007fb4:	2217      	movs	r2, #23
 8007fb6:	4933      	ldr	r1, [pc, #204]	; (8008084 <MRT_ClearFlags+0xfc>)
 8007fb8:	4830      	ldr	r0, [pc, #192]	; (800807c <MRT_ClearFlags+0xf4>)
 8007fba:	f006 fe3c 	bl	800ec36 <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(rtc, RTC_FLAG_ALRAF);
 8007fbe:	4b30      	ldr	r3, [pc, #192]	; (8008080 <MRT_ClearFlags+0xf8>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	68db      	ldr	r3, [r3, #12]
 8007fc6:	b2da      	uxtb	r2, r3
 8007fc8:	4b2d      	ldr	r3, [pc, #180]	; (8008080 <MRT_ClearFlags+0xf8>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8007fd2:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRAF) != RESET){
 8007fd4:	4b2a      	ldr	r3, [pc, #168]	; (8008080 <MRT_ClearFlags+0xf8>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	68db      	ldr	r3, [r3, #12]
 8007fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d1e5      	bne.n	8007fb0 <MRT_ClearFlags+0x28>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(rtc);
 8007fe4:	4b26      	ldr	r3, [pc, #152]	; (8008080 <MRT_ClearFlags+0xf8>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	22ff      	movs	r2, #255	; 0xff
 8007fec:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007fee:	4b26      	ldr	r3, [pc, #152]	; (8008088 <MRT_ClearFlags+0x100>)
 8007ff0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007ff4:	615a      	str	r2, [r3, #20]


  	//Clear alarmB flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(rtc);
 8007ff6:	4b22      	ldr	r3, [pc, #136]	; (8008080 <MRT_ClearFlags+0xf8>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	22ca      	movs	r2, #202	; 0xca
 8007ffe:	625a      	str	r2, [r3, #36]	; 0x24
 8008000:	4b1f      	ldr	r3, [pc, #124]	; (8008080 <MRT_ClearFlags+0xf8>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2253      	movs	r2, #83	; 0x53
 8008008:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRBF) != RESET){
 800800a:	e011      	b.n	8008030 <MRT_ClearFlags+0xa8>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm B flag\r\n", 23, HAL_MAX_DELAY);
 800800c:	f04f 33ff 	mov.w	r3, #4294967295
 8008010:	2217      	movs	r2, #23
 8008012:	491e      	ldr	r1, [pc, #120]	; (800808c <MRT_ClearFlags+0x104>)
 8008014:	4819      	ldr	r0, [pc, #100]	; (800807c <MRT_ClearFlags+0xf4>)
 8008016:	f006 fe0e 	bl	800ec36 <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(rtc, RTC_FLAG_ALRBF);
 800801a:	4b19      	ldr	r3, [pc, #100]	; (8008080 <MRT_ClearFlags+0xf8>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	b2da      	uxtb	r2, r3
 8008024:	4b16      	ldr	r3, [pc, #88]	; (8008080 <MRT_ClearFlags+0xf8>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f462 7220 	orn	r2, r2, #640	; 0x280
 800802e:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRBF) != RESET){
 8008030:	4b13      	ldr	r3, [pc, #76]	; (8008080 <MRT_ClearFlags+0xf8>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	68db      	ldr	r3, [r3, #12]
 8008038:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800803c:	2b00      	cmp	r3, #0
 800803e:	d1e5      	bne.n	800800c <MRT_ClearFlags+0x84>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(rtc);
 8008040:	4b0f      	ldr	r3, [pc, #60]	; (8008080 <MRT_ClearFlags+0xf8>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	22ff      	movs	r2, #255	; 0xff
 8008048:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800804a:	4b0f      	ldr	r3, [pc, #60]	; (8008088 <MRT_ClearFlags+0x100>)
 800804c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008050:	615a      	str	r2, [r3, #20]


	/* Clear the WU FLAG */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing WU flag\r\n", 18, HAL_MAX_DELAY);
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8008052:	4b0f      	ldr	r3, [pc, #60]	; (8008090 <MRT_ClearFlags+0x108>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a0e      	ldr	r2, [pc, #56]	; (8008090 <MRT_ClearFlags+0x108>)
 8008058:	f043 0304 	orr.w	r3, r3, #4
 800805c:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing RTC WU flag\r\n", 22, HAL_MAX_DELAY);
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(rtc, RTC_FLAG_WUTF);
 800805e:	4b08      	ldr	r3, [pc, #32]	; (8008080 <MRT_ClearFlags+0xf8>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	68db      	ldr	r3, [r3, #12]
 8008066:	b2da      	uxtb	r2, r3
 8008068:	4b05      	ldr	r3, [pc, #20]	; (8008080 <MRT_ClearFlags+0xf8>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8008072:	60da      	str	r2, [r3, #12]
}
 8008074:	bf00      	nop
 8008076:	bd80      	pop	{r7, pc}
 8008078:	0802277c 	.word	0x0802277c
 800807c:	20006e00 	.word	0x20006e00
 8008080:	20006e48 	.word	0x20006e48
 8008084:	08022794 	.word	0x08022794
 8008088:	40013c00 	.word	0x40013c00
 800808c:	080227ac 	.word	0x080227ac
 8008090:	40007000 	.word	0x40007000

08008094 <MRT_StandByMode>:

/*
 * This function is called to enter standby mode
 * @param seconds: time before it wakes up (max of 36 hours)
 */
void MRT_StandByMode( uint32_t seconds){
 8008094:	b580      	push	{r7, lr}
 8008096:	b0a4      	sub	sp, #144	; 0x90
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),"\r\nStandByMode\r\n", 15, HAL_MAX_DELAY);
 800809c:	f04f 33ff 	mov.w	r3, #4294967295
 80080a0:	220f      	movs	r2, #15
 80080a2:	491c      	ldr	r1, [pc, #112]	; (8008114 <MRT_StandByMode+0x80>)
 80080a4:	481c      	ldr	r0, [pc, #112]	; (8008118 <MRT_StandByMode+0x84>)
 80080a6:	f006 fdc6 	bl	800ec36 <HAL_UART_Transmit>

	/* Enable the WAKEUP PIN
	 * (Needs to be placed BEFORE clearing up the flags or else it wakes up as soon as we enter standby mode)*/
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 80080aa:	f44f 7080 	mov.w	r0, #256	; 0x100
 80080ae:	f003 fd6f 	bl	800bb90 <HAL_PWR_EnableWakeUpPin>

	/*Clear the flags so it doesn't wake up as soon as it goes to sleep*/
	MRT_ClearFlags();
 80080b2:	f7ff ff69 	bl	8007f88 <MRT_ClearFlags>

	//Setup RTC wake up timer
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTCW\r\n", 17, HAL_MAX_DELAY);
 80080b6:	f04f 33ff 	mov.w	r3, #4294967295
 80080ba:	2211      	movs	r2, #17
 80080bc:	4917      	ldr	r1, [pc, #92]	; (800811c <MRT_StandByMode+0x88>)
 80080be:	4816      	ldr	r0, [pc, #88]	; (8008118 <MRT_StandByMode+0x84>)
 80080c0:	f006 fdb9 	bl	800ec36 <HAL_UART_Transmit>
	  Error_Handler();
	}
	*/

	char* msg[30+sizeof(uint32_t)];
	sprintf(msg,"Going to sleep for %i seconds\r\n",seconds);
 80080c4:	f107 0308 	add.w	r3, r7, #8
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	4915      	ldr	r1, [pc, #84]	; (8008120 <MRT_StandByMode+0x8c>)
 80080cc:	4618      	mov	r0, r3
 80080ce:	f014 fb07 	bl	801c6e0 <siprintf>
	HAL_UART_Transmit(&(rtos.huart), msg,strlen(msg),HAL_MAX_DELAY);
 80080d2:	f107 0308 	add.w	r3, r7, #8
 80080d6:	4618      	mov	r0, r3
 80080d8:	f7f8 f894 	bl	8000204 <strlen>
 80080dc:	4603      	mov	r3, r0
 80080de:	b29a      	uxth	r2, r3
 80080e0:	f107 0108 	add.w	r1, r7, #8
 80080e4:	f04f 33ff 	mov.w	r3, #4294967295
 80080e8:	480b      	ldr	r0, [pc, #44]	; (8008118 <MRT_StandByMode+0x84>)
 80080ea:	f006 fda4 	bl	800ec36 <HAL_UART_Transmit>

	if (HAL_RTCEx_SetWakeUpTimer_IT(rtc,seconds, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80080ee:	4b0d      	ldr	r3, [pc, #52]	; (8008124 <MRT_StandByMode+0x90>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	2204      	movs	r2, #4
 80080f4:	6879      	ldr	r1, [r7, #4]
 80080f6:	4618      	mov	r0, r3
 80080f8:	f005 f89a 	bl	800d230 <HAL_RTCEx_SetWakeUpTimer_IT>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d001      	beq.n	8008106 <MRT_StandByMode+0x72>
	{
	  Error_Handler();
 8008102:	f7fa fd1f 	bl	8002b44 <Error_Handler>
	}

	HAL_PWR_EnterSTANDBYMode();
 8008106:	f003 fd69 	bl	800bbdc <HAL_PWR_EnterSTANDBYMode>
}
 800810a:	bf00      	nop
 800810c:	3790      	adds	r7, #144	; 0x90
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}
 8008112:	bf00      	nop
 8008114:	080227c4 	.word	0x080227c4
 8008118:	20006e00 	.word	0x20006e00
 800811c:	080227d4 	.word	0x080227d4
 8008120:	080227e8 	.word	0x080227e8
 8008124:	20006e48 	.word	0x20006e48

08008128 <MRT_setAlarmA>:


void MRT_setAlarmA(uint8_t h, uint8_t m, uint8_t s){
 8008128:	b580      	push	{r7, lr}
 800812a:	b082      	sub	sp, #8
 800812c:	af00      	add	r7, sp, #0
 800812e:	4603      	mov	r3, r0
 8008130:	71fb      	strb	r3, [r7, #7]
 8008132:	460b      	mov	r3, r1
 8008134:	71bb      	strb	r3, [r7, #6]
 8008136:	4613      	mov	r3, r2
 8008138:	717b      	strb	r3, [r7, #5]
	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = int_to_hex_table[h];
 800813a:	79fb      	ldrb	r3, [r7, #7]
 800813c:	4a1b      	ldr	r2, [pc, #108]	; (80081ac <MRT_setAlarmA+0x84>)
 800813e:	5cd2      	ldrb	r2, [r2, r3]
 8008140:	4b1b      	ldr	r3, [pc, #108]	; (80081b0 <MRT_setAlarmA+0x88>)
 8008142:	701a      	strb	r2, [r3, #0]
	  sAlarm.AlarmTime.Minutes = int_to_hex_table[m];
 8008144:	79bb      	ldrb	r3, [r7, #6]
 8008146:	4a19      	ldr	r2, [pc, #100]	; (80081ac <MRT_setAlarmA+0x84>)
 8008148:	5cd2      	ldrb	r2, [r2, r3]
 800814a:	4b19      	ldr	r3, [pc, #100]	; (80081b0 <MRT_setAlarmA+0x88>)
 800814c:	705a      	strb	r2, [r3, #1]
	  sAlarm.AlarmTime.Seconds = int_to_hex_table[s];
 800814e:	797b      	ldrb	r3, [r7, #5]
 8008150:	4a16      	ldr	r2, [pc, #88]	; (80081ac <MRT_setAlarmA+0x84>)
 8008152:	5cd2      	ldrb	r2, [r2, r3]
 8008154:	4b16      	ldr	r3, [pc, #88]	; (80081b0 <MRT_setAlarmA+0x88>)
 8008156:	709a      	strb	r2, [r3, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 8008158:	4b15      	ldr	r3, [pc, #84]	; (80081b0 <MRT_setAlarmA+0x88>)
 800815a:	2200      	movs	r2, #0
 800815c:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800815e:	4b14      	ldr	r3, [pc, #80]	; (80081b0 <MRT_setAlarmA+0x88>)
 8008160:	2200      	movs	r2, #0
 8008162:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8008164:	4b12      	ldr	r3, [pc, #72]	; (80081b0 <MRT_setAlarmA+0x88>)
 8008166:	2200      	movs	r2, #0
 8008168:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800816a:	4b11      	ldr	r3, [pc, #68]	; (80081b0 <MRT_setAlarmA+0x88>)
 800816c:	2200      	movs	r2, #0
 800816e:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8008170:	4b0f      	ldr	r3, [pc, #60]	; (80081b0 <MRT_setAlarmA+0x88>)
 8008172:	2200      	movs	r2, #0
 8008174:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8008176:	4b0e      	ldr	r3, [pc, #56]	; (80081b0 <MRT_setAlarmA+0x88>)
 8008178:	2200      	movs	r2, #0
 800817a:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 800817c:	4b0c      	ldr	r3, [pc, #48]	; (80081b0 <MRT_setAlarmA+0x88>)
 800817e:	2201      	movs	r2, #1
 8008180:	f883 2020 	strb.w	r2, [r3, #32]
	  sAlarm.Alarm = RTC_ALARM_A;
 8008184:	4b0a      	ldr	r3, [pc, #40]	; (80081b0 <MRT_setAlarmA+0x88>)
 8008186:	f44f 7280 	mov.w	r2, #256	; 0x100
 800818a:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(rtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800818c:	4b09      	ldr	r3, [pc, #36]	; (80081b4 <MRT_setAlarmA+0x8c>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	2201      	movs	r2, #1
 8008192:	4907      	ldr	r1, [pc, #28]	; (80081b0 <MRT_setAlarmA+0x88>)
 8008194:	4618      	mov	r0, r3
 8008196:	f004 fe3d 	bl	800ce14 <HAL_RTC_SetAlarm_IT>
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d001      	beq.n	80081a4 <MRT_setAlarmA+0x7c>
	  {
	    Error_Handler();
 80081a0:	f7fa fcd0 	bl	8002b44 <Error_Handler>
	  }
}
 80081a4:	bf00      	nop
 80081a6:	3708      	adds	r7, #8
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}
 80081ac:	20000020 	.word	0x20000020
 80081b0:	200006e8 	.word	0x200006e8
 80081b4:	20006e48 	.word	0x20006e48

080081b8 <MRT_setRTC>:


void MRT_setRTC(uint8_t h, uint8_t m, uint8_t s){
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b088      	sub	sp, #32
 80081bc:	af00      	add	r7, sp, #0
 80081be:	4603      	mov	r3, r0
 80081c0:	71fb      	strb	r3, [r7, #7]
 80081c2:	460b      	mov	r3, r1
 80081c4:	71bb      	strb	r3, [r7, #6]
 80081c6:	4613      	mov	r3, r2
 80081c8:	717b      	strb	r3, [r7, #5]
	  /** Initialize RTC and set the Time and Date
	  */
	  RTC_TimeTypeDef sTime;

	  sTime.Hours = int_to_hex_table[h];
 80081ca:	79fb      	ldrb	r3, [r7, #7]
 80081cc:	4a1b      	ldr	r2, [pc, #108]	; (800823c <MRT_setRTC+0x84>)
 80081ce:	5cd3      	ldrb	r3, [r2, r3]
 80081d0:	733b      	strb	r3, [r7, #12]
	  sTime.Minutes = int_to_hex_table[m];
 80081d2:	79bb      	ldrb	r3, [r7, #6]
 80081d4:	4a19      	ldr	r2, [pc, #100]	; (800823c <MRT_setRTC+0x84>)
 80081d6:	5cd3      	ldrb	r3, [r2, r3]
 80081d8:	737b      	strb	r3, [r7, #13]
	  sTime.Seconds = int_to_hex_table[s];
 80081da:	797b      	ldrb	r3, [r7, #5]
 80081dc:	4a17      	ldr	r2, [pc, #92]	; (800823c <MRT_setRTC+0x84>)
 80081de:	5cd3      	ldrb	r3, [r2, r3]
 80081e0:	73bb      	strb	r3, [r7, #14]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80081e2:	2300      	movs	r3, #0
 80081e4:	61bb      	str	r3, [r7, #24]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80081e6:	2300      	movs	r3, #0
 80081e8:	61fb      	str	r3, [r7, #28]
	  if (HAL_RTC_SetTime(rtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80081ea:	4b15      	ldr	r3, [pc, #84]	; (8008240 <MRT_setRTC+0x88>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f107 010c 	add.w	r1, r7, #12
 80081f2:	2201      	movs	r2, #1
 80081f4:	4618      	mov	r0, r3
 80081f6:	f004 fbfc 	bl	800c9f2 <HAL_RTC_SetTime>
 80081fa:	4603      	mov	r3, r0
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d001      	beq.n	8008204 <MRT_setRTC+0x4c>
	  {
	    Error_Handler();
 8008200:	f7fa fca0 	bl	8002b44 <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8008204:	4b0f      	ldr	r3, [pc, #60]	; (8008244 <MRT_setRTC+0x8c>)
 8008206:	2201      	movs	r2, #1
 8008208:	701a      	strb	r2, [r3, #0]
	  sDate.Month = RTC_MONTH_JANUARY;
 800820a:	4b0e      	ldr	r3, [pc, #56]	; (8008244 <MRT_setRTC+0x8c>)
 800820c:	2201      	movs	r2, #1
 800820e:	705a      	strb	r2, [r3, #1]
	  sDate.Date = 0x1;
 8008210:	4b0c      	ldr	r3, [pc, #48]	; (8008244 <MRT_setRTC+0x8c>)
 8008212:	2201      	movs	r2, #1
 8008214:	709a      	strb	r2, [r3, #2]
	  sDate.Year = 0x0;
 8008216:	4b0b      	ldr	r3, [pc, #44]	; (8008244 <MRT_setRTC+0x8c>)
 8008218:	2200      	movs	r2, #0
 800821a:	70da      	strb	r2, [r3, #3]

	  if (HAL_RTC_SetDate(rtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800821c:	4b08      	ldr	r3, [pc, #32]	; (8008240 <MRT_setRTC+0x88>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	2201      	movs	r2, #1
 8008222:	4908      	ldr	r1, [pc, #32]	; (8008244 <MRT_setRTC+0x8c>)
 8008224:	4618      	mov	r0, r3
 8008226:	f004 fcff 	bl	800cc28 <HAL_RTC_SetDate>
 800822a:	4603      	mov	r3, r0
 800822c:	2b00      	cmp	r3, #0
 800822e:	d001      	beq.n	8008234 <MRT_setRTC+0x7c>
	  {
	    Error_Handler();
 8008230:	f7fa fc88 	bl	8002b44 <Error_Handler>
	  }
}
 8008234:	bf00      	nop
 8008236:	3720      	adds	r7, #32
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}
 800823c:	20000020 	.word	0x20000020
 8008240:	20006e48 	.word	0x20006e48
 8008244:	200006e4 	.word	0x200006e4

08008248 <Max31855_Read_Temp>:
uint32_t sign=0;									  // Sign bit
uint8_t DATARX[4];                                    // Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};                                    // Raw Data from MAX6675

// ------------------- Functions ----------------
void Max31855_Read_Temp(void) {
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
	int Temp = 0;                                        // Temperature Variable
 800824e:	2300      	movs	r3, #0
 8008250:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); // Low State for SPI Communication
 8008252:	2200      	movs	r2, #0
 8008254:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008258:	483f      	ldr	r0, [pc, #252]	; (8008358 <Max31855_Read_Temp+0x110>)
 800825a:	f001 fa21 	bl	80096a0 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);                // DATA Transfer
 800825e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008262:	2204      	movs	r2, #4
 8008264:	493d      	ldr	r1, [pc, #244]	; (800835c <Max31855_Read_Temp+0x114>)
 8008266:	483e      	ldr	r0, [pc, #248]	; (8008360 <Max31855_Read_Temp+0x118>)
 8008268:	f005 fac9 	bl	800d7fe <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET); // High State for SPI Communication
 800826c:	2201      	movs	r2, #1
 800826e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008272:	4839      	ldr	r0, [pc, #228]	; (8008358 <Max31855_Read_Temp+0x110>)
 8008274:	f001 fa14 	bl	80096a0 <HAL_GPIO_WritePin>


	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 8008278:	4b38      	ldr	r3, [pc, #224]	; (800835c <Max31855_Read_Temp+0x114>)
 800827a:	78db      	ldrb	r3, [r3, #3]
 800827c:	461a      	mov	r2, r3
 800827e:	4b37      	ldr	r3, [pc, #220]	; (800835c <Max31855_Read_Temp+0x114>)
 8008280:	789b      	ldrb	r3, [r3, #2]
 8008282:	021b      	lsls	r3, r3, #8
 8008284:	431a      	orrs	r2, r3
 8008286:	4b35      	ldr	r3, [pc, #212]	; (800835c <Max31855_Read_Temp+0x114>)
 8008288:	785b      	ldrb	r3, [r3, #1]
 800828a:	041b      	lsls	r3, r3, #16
 800828c:	431a      	orrs	r2, r3
 800828e:	4b33      	ldr	r3, [pc, #204]	; (800835c <Max31855_Read_Temp+0x114>)
 8008290:	781b      	ldrb	r3, [r3, #0]
 8008292:	061b      	lsls	r3, r3, #24
 8008294:	4313      	orrs	r3, r2
 8008296:	603b      	str	r3, [r7, #0]

	Error = v & 0x07;								  // Error Detection
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	b2db      	uxtb	r3, r3
 800829c:	f003 0307 	and.w	r3, r3, #7
 80082a0:	b2da      	uxtb	r2, r3
 80082a2:	4b30      	ldr	r3, [pc, #192]	; (8008364 <Max31855_Read_Temp+0x11c>)
 80082a4:	701a      	strb	r2, [r3, #0]



		sign = (DATARX[0] & (0x80)) >> 7;					// Sign Bit calculation
 80082a6:	4b2d      	ldr	r3, [pc, #180]	; (800835c <Max31855_Read_Temp+0x114>)
 80082a8:	781b      	ldrb	r3, [r3, #0]
 80082aa:	09db      	lsrs	r3, r3, #7
 80082ac:	b2db      	uxtb	r3, r3
 80082ae:	461a      	mov	r2, r3
 80082b0:	4b2d      	ldr	r3, [pc, #180]	; (8008368 <Max31855_Read_Temp+0x120>)
 80082b2:	601a      	str	r2, [r3, #0]

		if (DATARX[3] & 0x07)								 // Returns Error Number
 80082b4:	4b29      	ldr	r3, [pc, #164]	; (800835c <Max31855_Read_Temp+0x114>)
 80082b6:	78db      	ldrb	r3, [r3, #3]
 80082b8:	f003 0307 	and.w	r3, r3, #7
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d00c      	beq.n	80082da <Max31855_Read_Temp+0x92>
			THERMO_TEMP = (-1 * (DATARX[3] & 0x07));
 80082c0:	4b26      	ldr	r3, [pc, #152]	; (800835c <Max31855_Read_Temp+0x114>)
 80082c2:	78db      	ldrb	r3, [r3, #3]
 80082c4:	f003 0307 	and.w	r3, r3, #7
 80082c8:	425b      	negs	r3, r3
 80082ca:	ee07 3a90 	vmov	s15, r3
 80082ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082d2:	4b26      	ldr	r3, [pc, #152]	; (800836c <Max31855_Read_Temp+0x124>)
 80082d4:	edc3 7a00 	vstr	s15, [r3]

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
	return centigrade;
	*/
}
 80082d8:	e039      	b.n	800834e <Max31855_Read_Temp+0x106>
		else if (sign == 1) {								// Negative Temperature
 80082da:	4b23      	ldr	r3, [pc, #140]	; (8008368 <Max31855_Read_Temp+0x120>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d120      	bne.n	8008324 <Max31855_Read_Temp+0xdc>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 80082e2:	4b1e      	ldr	r3, [pc, #120]	; (800835c <Max31855_Read_Temp+0x114>)
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	019b      	lsls	r3, r3, #6
 80082e8:	4a1c      	ldr	r2, [pc, #112]	; (800835c <Max31855_Read_Temp+0x114>)
 80082ea:	7852      	ldrb	r2, [r2, #1]
 80082ec:	0892      	lsrs	r2, r2, #2
 80082ee:	b2d2      	uxtb	r2, r2
 80082f0:	4313      	orrs	r3, r2
 80082f2:	607b      	str	r3, [r7, #4]
			Temp &= 0b01111111111111;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80082fa:	607b      	str	r3, [r7, #4]
			Temp ^= 0b01111111111111;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f483 53ff 	eor.w	r3, r3, #8160	; 0x1fe0
 8008302:	f083 031f 	eor.w	r3, r3, #31
 8008306:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) -Temp / 4);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	425b      	negs	r3, r3
 800830c:	ee07 3a90 	vmov	s15, r3
 8008310:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008314:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8008318:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800831c:	4b13      	ldr	r3, [pc, #76]	; (800836c <Max31855_Read_Temp+0x124>)
 800831e:	edc3 7a00 	vstr	s15, [r3]
}
 8008322:	e014      	b.n	800834e <Max31855_Read_Temp+0x106>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 8008324:	4b0d      	ldr	r3, [pc, #52]	; (800835c <Max31855_Read_Temp+0x114>)
 8008326:	781b      	ldrb	r3, [r3, #0]
 8008328:	019b      	lsls	r3, r3, #6
 800832a:	4a0c      	ldr	r2, [pc, #48]	; (800835c <Max31855_Read_Temp+0x114>)
 800832c:	7852      	ldrb	r2, [r2, #1]
 800832e:	0892      	lsrs	r2, r2, #2
 8008330:	b2d2      	uxtb	r2, r2
 8008332:	4313      	orrs	r3, r2
 8008334:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) Temp / 4.0);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	ee07 3a90 	vmov	s15, r3
 800833c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008340:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8008344:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008348:	4b08      	ldr	r3, [pc, #32]	; (800836c <Max31855_Read_Temp+0x124>)
 800834a:	edc3 7a00 	vstr	s15, [r3]
}
 800834e:	bf00      	nop
 8008350:	3708      	adds	r7, #8
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}
 8008356:	bf00      	nop
 8008358:	40021000 	.word	0x40021000
 800835c:	20006e4c 	.word	0x20006e4c
 8008360:	200068e4 	.word	0x200068e4
 8008364:	20000712 	.word	0x20000712
 8008368:	20000714 	.word	0x20000714
 800836c:	20006a24 	.word	0x20006a24

08008370 <myprintf>:


uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value);
void str2upper(char* string, char* upper);

void myprintf(const char *fmt, ...) { // currently does nothing, was copied from a tutorial to make the code work
 8008370:	b40f      	push	{r0, r1, r2, r3}
 8008372:	b580      	push	{r7, lr}
 8008374:	b082      	sub	sp, #8
 8008376:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8008378:	f107 0314 	add.w	r3, r7, #20
 800837c:	607b      	str	r3, [r7, #4]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	693a      	ldr	r2, [r7, #16]
 8008382:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008386:	480a      	ldr	r0, [pc, #40]	; (80083b0 <myprintf+0x40>)
 8008388:	f015 fbfc 	bl	801db84 <vsniprintf>
  va_end(args);

  //CDC_Transmit_FS((uint8_t *)buffer, strlen(buffer));
  HAL_UART_Transmit(&DEBUG_UART, (uint8_t*)buffer, strlen(buffer), -1);
 800838c:	4808      	ldr	r0, [pc, #32]	; (80083b0 <myprintf+0x40>)
 800838e:	f7f7 ff39 	bl	8000204 <strlen>
 8008392:	4603      	mov	r3, r0
 8008394:	b29a      	uxth	r2, r3
 8008396:	f04f 33ff 	mov.w	r3, #4294967295
 800839a:	4905      	ldr	r1, [pc, #20]	; (80083b0 <myprintf+0x40>)
 800839c:	4805      	ldr	r0, [pc, #20]	; (80083b4 <myprintf+0x44>)
 800839e:	f006 fc4a 	bl	800ec36 <HAL_UART_Transmit>

}
 80083a2:	bf00      	nop
 80083a4:	3708      	adds	r7, #8
 80083a6:	46bd      	mov	sp, r7
 80083a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80083ac:	b004      	add	sp, #16
 80083ae:	4770      	bx	lr
 80083b0:	20000718 	.word	0x20000718
 80083b4:	20005ed8 	.word	0x20005ed8

080083b8 <sd_init_dynamic_filename>:
 * creates new file of form "[prefix][number].txt"
 * where the string composed of "[prefix][number]" is 8 characters long.
 *
 */
FRESULT sd_init_dynamic_filename(char *prefix, char *header_text, char* return_filename)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b08a      	sub	sp, #40	; 0x28
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	607a      	str	r2, [r7, #4]
	FRESULT fres = f_mount(&FatFs, "", 1);
 80083c4:	2201      	movs	r2, #1
 80083c6:	4932      	ldr	r1, [pc, #200]	; (8008490 <sd_init_dynamic_filename+0xd8>)
 80083c8:	4832      	ldr	r0, [pc, #200]	; (8008494 <sd_init_dynamic_filename+0xdc>)
 80083ca:	f00c fb11 	bl	80149f0 <f_mount>
 80083ce:	4603      	mov	r3, r0
 80083d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (fres != FR_OK) {
 80083d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d008      	beq.n	80083ee <sd_init_dynamic_filename+0x36>
		myprintf("f_mount error (%i)\r\n", fres);
 80083dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80083e0:	4619      	mov	r1, r3
 80083e2:	482d      	ldr	r0, [pc, #180]	; (8008498 <sd_init_dynamic_filename+0xe0>)
 80083e4:	f7ff ffc4 	bl	8008370 <myprintf>
		return fres;
 80083e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80083ec:	e04b      	b.n	8008486 <sd_init_dynamic_filename+0xce>
	}

	// scan files on drive to figure out what suffix number is appropriate
	uint32_t max_used_value = 0;
 80083ee:	2300      	movs	r3, #0
 80083f0:	623b      	str	r3, [r7, #32]
	fres = scan_files("", prefix, &max_used_value);
 80083f2:	f107 0320 	add.w	r3, r7, #32
 80083f6:	461a      	mov	r2, r3
 80083f8:	68f9      	ldr	r1, [r7, #12]
 80083fa:	4825      	ldr	r0, [pc, #148]	; (8008490 <sd_init_dynamic_filename+0xd8>)
 80083fc:	f000 f89c 	bl	8008538 <scan_files>
 8008400:	4603      	mov	r3, r0
 8008402:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// create filename (max filename length in char array is 13 without LFN)
	char filename[13];
	sprintf(filename, "fc%06lu.txt", max_used_value + 1);
 8008406:	6a3b      	ldr	r3, [r7, #32]
 8008408:	1c5a      	adds	r2, r3, #1
 800840a:	f107 0310 	add.w	r3, r7, #16
 800840e:	4923      	ldr	r1, [pc, #140]	; (800849c <sd_init_dynamic_filename+0xe4>)
 8008410:	4618      	mov	r0, r3
 8008412:	f014 f965 	bl	801c6e0 <siprintf>
	return_filename = strcpy(return_filename, filename); // needed so that other functions can open the file!
 8008416:	f107 0310 	add.w	r3, r7, #16
 800841a:	4619      	mov	r1, r3
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f014 f9f0 	bl	801c802 <strcpy>
 8008422:	6078      	str	r0, [r7, #4]

	// open file (create file) on SD card
	fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 8008424:	f107 0310 	add.w	r3, r7, #16
 8008428:	221a      	movs	r2, #26
 800842a:	4619      	mov	r1, r3
 800842c:	481c      	ldr	r0, [pc, #112]	; (80084a0 <sd_init_dynamic_filename+0xe8>)
 800842e:	f00c fb43 	bl	8014ab8 <f_open>
 8008432:	4603      	mov	r3, r0
 8008434:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (fres == FR_OK) {
 8008438:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800843c:	2b00      	cmp	r3, #0
 800843e:	d11a      	bne.n	8008476 <sd_init_dynamic_filename+0xbe>
		myprintf("I was able to open filename.txt for writing\r\n");
 8008440:	4818      	ldr	r0, [pc, #96]	; (80084a4 <sd_init_dynamic_filename+0xec>)
 8008442:	f7ff ff95 	bl	8008370 <myprintf>
	} else {
		myprintf("f_open error (%i)\r\n", fres);
		return fres;
	}
	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 8008446:	4b16      	ldr	r3, [pc, #88]	; (80084a0 <sd_init_dynamic_filename+0xe8>)
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	4619      	mov	r1, r3
 800844c:	4814      	ldr	r0, [pc, #80]	; (80084a0 <sd_init_dynamic_filename+0xe8>)
 800844e:	f00c ff54 	bl	80152fa <f_lseek>

	// save indicate start of new log session
	sprintf((char *)msg_buffer, "--- new logging session! ---\r\n");
 8008452:	4915      	ldr	r1, [pc, #84]	; (80084a8 <sd_init_dynamic_filename+0xf0>)
 8008454:	4815      	ldr	r0, [pc, #84]	; (80084ac <sd_init_dynamic_filename+0xf4>)
 8008456:	f014 f943 	bl	801c6e0 <siprintf>
	sd_write(&fil, msg_buffer);
 800845a:	4914      	ldr	r1, [pc, #80]	; (80084ac <sd_init_dynamic_filename+0xf4>)
 800845c:	4810      	ldr	r0, [pc, #64]	; (80084a0 <sd_init_dynamic_filename+0xe8>)
 800845e:	f000 f841 	bl	80084e4 <sd_write>

	// save header row to indicate what the data is
	sd_write(&fil, (uint8_t *)header_text);
 8008462:	68b9      	ldr	r1, [r7, #8]
 8008464:	480e      	ldr	r0, [pc, #56]	; (80084a0 <sd_init_dynamic_filename+0xe8>)
 8008466:	f000 f83d 	bl	80084e4 <sd_write>
	f_close(&fil);
 800846a:	480d      	ldr	r0, [pc, #52]	; (80084a0 <sd_init_dynamic_filename+0xe8>)
 800846c:	f00c ff16 	bl	801529c <f_close>

	return fres;
 8008470:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008474:	e007      	b.n	8008486 <sd_init_dynamic_filename+0xce>
		myprintf("f_open error (%i)\r\n", fres);
 8008476:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800847a:	4619      	mov	r1, r3
 800847c:	480c      	ldr	r0, [pc, #48]	; (80084b0 <sd_init_dynamic_filename+0xf8>)
 800847e:	f7ff ff77 	bl	8008370 <myprintf>
		return fres;
 8008482:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008486:	4618      	mov	r0, r3
 8008488:	3728      	adds	r7, #40	; 0x28
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}
 800848e:	bf00      	nop
 8008490:	08022808 	.word	0x08022808
 8008494:	20006084 	.word	0x20006084
 8008498:	0802280c 	.word	0x0802280c
 800849c:	08022888 	.word	0x08022888
 80084a0:	20006a94 	.word	0x20006a94
 80084a4:	08022824 	.word	0x08022824
 80084a8:	08022868 	.word	0x08022868
 80084ac:	20006e50 	.word	0x20006e50
 80084b0:	08022854 	.word	0x08022854

080084b4 <sd_open_file>:

/*
 * always open in mode FA_WRITE | FA_OPEN_ALWAYS and then appends.
 */
FRESULT sd_open_file(char *filename)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b084      	sub	sp, #16
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
	// write start to SD card
	FRESULT fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS);
 80084bc:	2212      	movs	r2, #18
 80084be:	6879      	ldr	r1, [r7, #4]
 80084c0:	4807      	ldr	r0, [pc, #28]	; (80084e0 <sd_open_file+0x2c>)
 80084c2:	f00c faf9 	bl	8014ab8 <f_open>
 80084c6:	4603      	mov	r3, r0
 80084c8:	73fb      	strb	r3, [r7, #15]

	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 80084ca:	4b05      	ldr	r3, [pc, #20]	; (80084e0 <sd_open_file+0x2c>)
 80084cc:	68db      	ldr	r3, [r3, #12]
 80084ce:	4619      	mov	r1, r3
 80084d0:	4803      	ldr	r0, [pc, #12]	; (80084e0 <sd_open_file+0x2c>)
 80084d2:	f00c ff12 	bl	80152fa <f_lseek>

	return fres;
 80084d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3710      	adds	r7, #16
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}
 80084e0:	20006a94 	.word	0x20006a94

080084e4 <sd_write>:
 * @brief  write buffer to file on sd card.
 * @param  fp 		file to save to
 * @param  buffer	data to write to file
 */
int8_t sd_write(FIL* fp, uint8_t* buffer)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	6039      	str	r1, [r7, #0]
	UINT bytesWrote;
	FRESULT fres = f_write(fp, buffer, strlen((char const *)buffer), &bytesWrote);
 80084ee:	6838      	ldr	r0, [r7, #0]
 80084f0:	f7f7 fe88 	bl	8000204 <strlen>
 80084f4:	4602      	mov	r2, r0
 80084f6:	f107 0308 	add.w	r3, r7, #8
 80084fa:	6839      	ldr	r1, [r7, #0]
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f00c fca0 	bl	8014e42 <f_write>
 8008502:	4603      	mov	r3, r0
 8008504:	73fb      	strb	r3, [r7, #15]
	if (fres == FR_OK) {
 8008506:	7bfb      	ldrb	r3, [r7, #15]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d107      	bne.n	800851c <sd_write+0x38>
		myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	4619      	mov	r1, r3
 8008510:	4807      	ldr	r0, [pc, #28]	; (8008530 <sd_write+0x4c>)
 8008512:	f7ff ff2d 	bl	8008370 <myprintf>
		return bytesWrote;
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	b25b      	sxtb	r3, r3
 800851a:	e004      	b.n	8008526 <sd_write+0x42>
	} else {
		myprintf("f_write error (%i)\r\n");
 800851c:	4805      	ldr	r0, [pc, #20]	; (8008534 <sd_write+0x50>)
 800851e:	f7ff ff27 	bl	8008370 <myprintf>
		return -1;
 8008522:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8008526:	4618      	mov	r0, r3
 8008528:	3710      	adds	r7, #16
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
 800852e:	bf00      	nop
 8008530:	08022894 	.word	0x08022894
 8008534:	080228b8 	.word	0x080228b8

08008538 <scan_files>:
FRESULT scan_files (
    char* path,        /* Start node to be scanned (***also used as work area***) */
	char* prefix,	   /* prefix in the filename for our datafiles */
	uint32_t* max_used_value
)
{
 8008538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800853a:	b099      	sub	sp, #100	; 0x64
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	60b9      	str	r1, [r7, #8]
 8008542:	607a      	str	r2, [r7, #4]
 8008544:	466b      	mov	r3, sp
 8008546:	461d      	mov	r5, r3
    DIR dir;
//    UINT i;
    static FILINFO fno;

    // does not change so make it static
    uint8_t len_prefix = strlen(prefix);
 8008548:	68b8      	ldr	r0, [r7, #8]
 800854a:	f7f7 fe5b 	bl	8000204 <strlen>
 800854e:	4603      	mov	r3, r0
 8008550:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    char prefix_upper[len_prefix];
 8008554:	f897 405e 	ldrb.w	r4, [r7, #94]	; 0x5e
 8008558:	4623      	mov	r3, r4
 800855a:	3b01      	subs	r3, #1
 800855c:	65bb      	str	r3, [r7, #88]	; 0x58
 800855e:	b2e0      	uxtb	r0, r4
 8008560:	f04f 0100 	mov.w	r1, #0
 8008564:	f04f 0200 	mov.w	r2, #0
 8008568:	f04f 0300 	mov.w	r3, #0
 800856c:	00cb      	lsls	r3, r1, #3
 800856e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8008572:	00c2      	lsls	r2, r0, #3
 8008574:	b2e0      	uxtb	r0, r4
 8008576:	f04f 0100 	mov.w	r1, #0
 800857a:	f04f 0200 	mov.w	r2, #0
 800857e:	f04f 0300 	mov.w	r3, #0
 8008582:	00cb      	lsls	r3, r1, #3
 8008584:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8008588:	00c2      	lsls	r2, r0, #3
 800858a:	4623      	mov	r3, r4
 800858c:	3307      	adds	r3, #7
 800858e:	08db      	lsrs	r3, r3, #3
 8008590:	00db      	lsls	r3, r3, #3
 8008592:	ebad 0d03 	sub.w	sp, sp, r3
 8008596:	466b      	mov	r3, sp
 8008598:	3300      	adds	r3, #0
 800859a:	657b      	str	r3, [r7, #84]	; 0x54
	str2upper(prefix, prefix_upper);
 800859c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800859e:	4619      	mov	r1, r3
 80085a0:	68b8      	ldr	r0, [r7, #8]
 80085a2:	f000 f8ff 	bl	80087a4 <str2upper>

	*max_used_value = 0; // initialize to known minimum value
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2200      	movs	r2, #0
 80085aa:	601a      	str	r2, [r3, #0]
	uint32_t num_files_fc = 0; // suffix on the files containing fc data already on sd card
 80085ac:	2300      	movs	r3, #0
 80085ae:	617b      	str	r3, [r7, #20]

    res = f_opendir(&dir, path);                       /* Open the directory */
 80085b0:	f107 0318 	add.w	r3, r7, #24
 80085b4:	68f9      	ldr	r1, [r7, #12]
 80085b6:	4618      	mov	r0, r3
 80085b8:	f00d f8f2 	bl	80157a0 <f_opendir>
 80085bc:	4603      	mov	r3, r0
 80085be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (res == FR_OK) {
 80085c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d16c      	bne.n	80086a4 <scan_files+0x16c>
        for (;;) {
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 80085ca:	f107 0318 	add.w	r3, r7, #24
 80085ce:	4939      	ldr	r1, [pc, #228]	; (80086b4 <scan_files+0x17c>)
 80085d0:	4618      	mov	r0, r3
 80085d2:	f00d f989 	bl	80158e8 <f_readdir>
 80085d6:	4603      	mov	r3, r0
 80085d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
            if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 80085dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d15a      	bne.n	800869a <scan_files+0x162>
 80085e4:	4b33      	ldr	r3, [pc, #204]	; (80086b4 <scan_files+0x17c>)
 80085e6:	7a5b      	ldrb	r3, [r3, #9]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d056      	beq.n	800869a <scan_files+0x162>
            if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 80085ec:	4b31      	ldr	r3, [pc, #196]	; (80086b4 <scan_files+0x17c>)
 80085ee:	7a1b      	ldrb	r3, [r3, #8]
 80085f0:	f003 0310 	and.w	r3, r3, #16
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d14e      	bne.n	8008696 <scan_files+0x15e>
//                i = strlen(path);
//                sprintf(&path[i], "/%s", fno.fname);
//                res = scan_files(path, prefix, max_used_value);    /* Enter the directory */
//                if (res != FR_OK) break;
//                path[i] = 0;
            } else {                                       /* It is a file. */
 80085f8:	466b      	mov	r3, sp
 80085fa:	461e      	mov	r6, r3
//                printf("%s/%s\n", path, fno.fname);

            	// check if filename contains parts of our standard prefix "FC000000.txt"
            	// but first convert to uppercase to make case insensitive

            	char fname_upper[strlen((char *)fno.fname)];
 80085fc:	482e      	ldr	r0, [pc, #184]	; (80086b8 <scan_files+0x180>)
 80085fe:	f7f7 fe01 	bl	8000204 <strlen>
 8008602:	4604      	mov	r4, r0
 8008604:	4623      	mov	r3, r4
 8008606:	3b01      	subs	r3, #1
 8008608:	653b      	str	r3, [r7, #80]	; 0x50
 800860a:	4620      	mov	r0, r4
 800860c:	f04f 0100 	mov.w	r1, #0
 8008610:	f04f 0200 	mov.w	r2, #0
 8008614:	f04f 0300 	mov.w	r3, #0
 8008618:	00cb      	lsls	r3, r1, #3
 800861a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800861e:	00c2      	lsls	r2, r0, #3
 8008620:	4620      	mov	r0, r4
 8008622:	f04f 0100 	mov.w	r1, #0
 8008626:	f04f 0200 	mov.w	r2, #0
 800862a:	f04f 0300 	mov.w	r3, #0
 800862e:	00cb      	lsls	r3, r1, #3
 8008630:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8008634:	00c2      	lsls	r2, r0, #3
 8008636:	1de3      	adds	r3, r4, #7
 8008638:	08db      	lsrs	r3, r3, #3
 800863a:	00db      	lsls	r3, r3, #3
 800863c:	ebad 0d03 	sub.w	sp, sp, r3
 8008640:	466b      	mov	r3, sp
 8008642:	3300      	adds	r3, #0
 8008644:	64fb      	str	r3, [r7, #76]	; 0x4c
            	str2upper((char *)fno.fname, fname_upper);
 8008646:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008648:	4619      	mov	r1, r3
 800864a:	481b      	ldr	r0, [pc, #108]	; (80086b8 <scan_files+0x180>)
 800864c:	f000 f8aa 	bl	80087a4 <str2upper>

            	int8_t contains_prefix = strncmp(fno.fname, prefix_upper, len_prefix);
 8008650:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008652:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8008656:	4619      	mov	r1, r3
 8008658:	4817      	ldr	r0, [pc, #92]	; (80086b8 <scan_files+0x180>)
 800865a:	f014 f8da 	bl	801c812 <strncmp>
 800865e:	4603      	mov	r3, r0
 8008660:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

            	if (contains_prefix == 0)
 8008664:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8008668:	2b00      	cmp	r3, #0
 800866a:	d112      	bne.n	8008692 <scan_files+0x15a>
            	{
            		// can do error checking with status if desired
            		uint8_t status = extract_filename_suffix(fname_upper, len_prefix, &num_files_fc);
 800866c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800866e:	f107 0214 	add.w	r2, r7, #20
 8008672:	f897 105e 	ldrb.w	r1, [r7, #94]	; 0x5e
 8008676:	4618      	mov	r0, r3
 8008678:	f000 f820 	bl	80086bc <extract_filename_suffix>
 800867c:	4603      	mov	r3, r0
 800867e:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a

            		if (num_files_fc > *max_used_value)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681a      	ldr	r2, [r3, #0]
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	429a      	cmp	r2, r3
 800868a:	d202      	bcs.n	8008692 <scan_files+0x15a>
            		{
            			*max_used_value = num_files_fc;
 800868c:	697a      	ldr	r2, [r7, #20]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	601a      	str	r2, [r3, #0]
 8008692:	46b5      	mov	sp, r6
 8008694:	e799      	b.n	80085ca <scan_files+0x92>
            	continue; // don't enter directory
 8008696:	bf00      	nop
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8008698:	e797      	b.n	80085ca <scan_files+0x92>
            		}
            	}
            }
        }

        f_closedir(&dir);
 800869a:	f107 0318 	add.w	r3, r7, #24
 800869e:	4618      	mov	r0, r3
 80086a0:	f00d f8f7 	bl	8015892 <f_closedir>
    }

    return res;
 80086a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086a8:	46ad      	mov	sp, r5
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3764      	adds	r7, #100	; 0x64
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086b2:	bf00      	nop
 80086b4:	20000818 	.word	0x20000818
 80086b8:	20000821 	.word	0x20000821

080086bc <extract_filename_suffix>:
 * which is assumed to be .txt. assumes that filename contains prefix.
 *
 * returns integer indicating success/fail: 0 = success, 1 = fail
 */
uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value)
{
 80086bc:	b5b0      	push	{r4, r5, r7, lr}
 80086be:	b088      	sub	sp, #32
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	60f8      	str	r0, [r7, #12]
 80086c4:	460b      	mov	r3, r1
 80086c6:	607a      	str	r2, [r7, #4]
 80086c8:	72fb      	strb	r3, [r7, #11]
 80086ca:	466b      	mov	r3, sp
 80086cc:	461d      	mov	r5, r3
	uint8_t len_filename = strlen(filename);
 80086ce:	68f8      	ldr	r0, [r7, #12]
 80086d0:	f7f7 fd98 	bl	8000204 <strlen>
 80086d4:	4603      	mov	r3, r0
 80086d6:	77bb      	strb	r3, [r7, #30]

	// add characters between prefix and filename extension to buffer
	uint8_t len_buf = 8;
 80086d8:	2308      	movs	r3, #8
 80086da:	777b      	strb	r3, [r7, #29]
	char buf[len_buf]; // filenames can't be longer than 8 characters total
 80086dc:	7f7c      	ldrb	r4, [r7, #29]
 80086de:	4623      	mov	r3, r4
 80086e0:	3b01      	subs	r3, #1
 80086e2:	61bb      	str	r3, [r7, #24]
 80086e4:	b2e0      	uxtb	r0, r4
 80086e6:	f04f 0100 	mov.w	r1, #0
 80086ea:	f04f 0200 	mov.w	r2, #0
 80086ee:	f04f 0300 	mov.w	r3, #0
 80086f2:	00cb      	lsls	r3, r1, #3
 80086f4:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80086f8:	00c2      	lsls	r2, r0, #3
 80086fa:	b2e0      	uxtb	r0, r4
 80086fc:	f04f 0100 	mov.w	r1, #0
 8008700:	f04f 0200 	mov.w	r2, #0
 8008704:	f04f 0300 	mov.w	r3, #0
 8008708:	00cb      	lsls	r3, r1, #3
 800870a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800870e:	00c2      	lsls	r2, r0, #3
 8008710:	4623      	mov	r3, r4
 8008712:	3307      	adds	r3, #7
 8008714:	08db      	lsrs	r3, r3, #3
 8008716:	00db      	lsls	r3, r3, #3
 8008718:	ebad 0d03 	sub.w	sp, sp, r3
 800871c:	466b      	mov	r3, sp
 800871e:	3300      	adds	r3, #0
 8008720:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < len_buf; i++)
 8008722:	2300      	movs	r3, #0
 8008724:	77fb      	strb	r3, [r7, #31]
 8008726:	e014      	b.n	8008752 <extract_filename_suffix+0x96>
	{
		if (len_prefix - 1 + i < len_filename - 1) // go to end of filename
 8008728:	7afb      	ldrb	r3, [r7, #11]
 800872a:	1e5a      	subs	r2, r3, #1
 800872c:	7ffb      	ldrb	r3, [r7, #31]
 800872e:	441a      	add	r2, r3
 8008730:	7fbb      	ldrb	r3, [r7, #30]
 8008732:	3b01      	subs	r3, #1
 8008734:	429a      	cmp	r2, r3
 8008736:	da11      	bge.n	800875c <extract_filename_suffix+0xa0>
		{
			buf[i] = filename[len_prefix + i];
 8008738:	7afa      	ldrb	r2, [r7, #11]
 800873a:	7ffb      	ldrb	r3, [r7, #31]
 800873c:	4413      	add	r3, r2
 800873e:	461a      	mov	r2, r3
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	441a      	add	r2, r3
 8008744:	7ffb      	ldrb	r3, [r7, #31]
 8008746:	7811      	ldrb	r1, [r2, #0]
 8008748:	697a      	ldr	r2, [r7, #20]
 800874a:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < len_buf; i++)
 800874c:	7ffb      	ldrb	r3, [r7, #31]
 800874e:	3301      	adds	r3, #1
 8008750:	77fb      	strb	r3, [r7, #31]
 8008752:	7ffa      	ldrb	r2, [r7, #31]
 8008754:	7f7b      	ldrb	r3, [r7, #29]
 8008756:	429a      	cmp	r2, r3
 8008758:	d3e6      	bcc.n	8008728 <extract_filename_suffix+0x6c>
 800875a:	e000      	b.n	800875e <extract_filename_suffix+0xa2>
		}
		else break;
 800875c:	bf00      	nop
	}

	// change chars to integer, strtol will strip out the .txt
	char *ptr;
	*num_value = strtol(buf, &ptr, 10);
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	f107 0110 	add.w	r1, r7, #16
 8008764:	220a      	movs	r2, #10
 8008766:	4618      	mov	r0, r3
 8008768:	f014 ff18 	bl	801d59c <strtol>
 800876c:	4603      	mov	r3, r0
 800876e:	461a      	mov	r2, r3
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	601a      	str	r2, [r3, #0]

	if (ptr == buf || *num_value == LONG_MIN || *num_value == LONG_MAX)
 8008774:	697a      	ldr	r2, [r7, #20]
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	429a      	cmp	r2, r3
 800877a:	d00a      	beq.n	8008792 <extract_filename_suffix+0xd6>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008784:	d005      	beq.n	8008792 <extract_filename_suffix+0xd6>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800878e:	4293      	cmp	r3, r2
 8008790:	d101      	bne.n	8008796 <extract_filename_suffix+0xda>
	{
		return 1;
 8008792:	2301      	movs	r3, #1
 8008794:	e000      	b.n	8008798 <extract_filename_suffix+0xdc>
	}

	return 0;
 8008796:	2300      	movs	r3, #0
 8008798:	46ad      	mov	sp, r5
}
 800879a:	4618      	mov	r0, r3
 800879c:	3720      	adds	r7, #32
 800879e:	46bd      	mov	sp, r7
 80087a0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080087a4 <str2upper>:
/**
 * assumes that upper has enough characters in the array
 * to store the uppercase version.
 */
void str2upper(char* string, char* upper)
{
 80087a4:	b590      	push	{r4, r7, lr}
 80087a6:	b085      	sub	sp, #20
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
 80087ac:	6039      	str	r1, [r7, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 80087ae:	2300      	movs	r3, #0
 80087b0:	73fb      	strb	r3, [r7, #15]
 80087b2:	e019      	b.n	80087e8 <str2upper+0x44>
	{
		upper[i] = toupper(string[i]);
 80087b4:	7bfb      	ldrb	r3, [r7, #15]
 80087b6:	687a      	ldr	r2, [r7, #4]
 80087b8:	4413      	add	r3, r2
 80087ba:	781b      	ldrb	r3, [r3, #0]
 80087bc:	73bb      	strb	r3, [r7, #14]
 80087be:	7bbb      	ldrb	r3, [r7, #14]
 80087c0:	3301      	adds	r3, #1
 80087c2:	4a0f      	ldr	r2, [pc, #60]	; (8008800 <str2upper+0x5c>)
 80087c4:	4413      	add	r3, r2
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	f003 0303 	and.w	r3, r3, #3
 80087cc:	2b02      	cmp	r3, #2
 80087ce:	d102      	bne.n	80087d6 <str2upper+0x32>
 80087d0:	7bbb      	ldrb	r3, [r7, #14]
 80087d2:	3b20      	subs	r3, #32
 80087d4:	e000      	b.n	80087d8 <str2upper+0x34>
 80087d6:	7bbb      	ldrb	r3, [r7, #14]
 80087d8:	7bfa      	ldrb	r2, [r7, #15]
 80087da:	6839      	ldr	r1, [r7, #0]
 80087dc:	440a      	add	r2, r1
 80087de:	b2db      	uxtb	r3, r3
 80087e0:	7013      	strb	r3, [r2, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 80087e2:	7bfb      	ldrb	r3, [r7, #15]
 80087e4:	3301      	adds	r3, #1
 80087e6:	73fb      	strb	r3, [r7, #15]
 80087e8:	7bfc      	ldrb	r4, [r7, #15]
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f7f7 fd0a 	bl	8000204 <strlen>
 80087f0:	4603      	mov	r3, r0
 80087f2:	429c      	cmp	r4, r3
 80087f4:	d3de      	bcc.n	80087b4 <str2upper+0x10>
	}
}
 80087f6:	bf00      	nop
 80087f8:	bf00      	nop
 80087fa:	3714      	adds	r7, #20
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd90      	pop	{r4, r7, pc}
 8008800:	08022b90 	.word	0x08022b90

08008804 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008808:	4b0e      	ldr	r3, [pc, #56]	; (8008844 <HAL_Init+0x40>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4a0d      	ldr	r2, [pc, #52]	; (8008844 <HAL_Init+0x40>)
 800880e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008812:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008814:	4b0b      	ldr	r3, [pc, #44]	; (8008844 <HAL_Init+0x40>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a0a      	ldr	r2, [pc, #40]	; (8008844 <HAL_Init+0x40>)
 800881a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800881e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008820:	4b08      	ldr	r3, [pc, #32]	; (8008844 <HAL_Init+0x40>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a07      	ldr	r2, [pc, #28]	; (8008844 <HAL_Init+0x40>)
 8008826:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800882a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800882c:	2003      	movs	r0, #3
 800882e:	f000 fd30 	bl	8009292 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008832:	2000      	movs	r0, #0
 8008834:	f7fa fcc8 	bl	80031c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008838:	f7fa f98c 	bl	8002b54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800883c:	2300      	movs	r3, #0
}
 800883e:	4618      	mov	r0, r3
 8008840:	bd80      	pop	{r7, pc}
 8008842:	bf00      	nop
 8008844:	40023c00 	.word	0x40023c00

08008848 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008848:	b480      	push	{r7}
 800884a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800884c:	4b06      	ldr	r3, [pc, #24]	; (8008868 <HAL_IncTick+0x20>)
 800884e:	781b      	ldrb	r3, [r3, #0]
 8008850:	461a      	mov	r2, r3
 8008852:	4b06      	ldr	r3, [pc, #24]	; (800886c <HAL_IncTick+0x24>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4413      	add	r3, r2
 8008858:	4a04      	ldr	r2, [pc, #16]	; (800886c <HAL_IncTick+0x24>)
 800885a:	6013      	str	r3, [r2, #0]
}
 800885c:	bf00      	nop
 800885e:	46bd      	mov	sp, r7
 8008860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008864:	4770      	bx	lr
 8008866:	bf00      	nop
 8008868:	20000060 	.word	0x20000060
 800886c:	20007238 	.word	0x20007238

08008870 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008870:	b480      	push	{r7}
 8008872:	af00      	add	r7, sp, #0
  return uwTick;
 8008874:	4b03      	ldr	r3, [pc, #12]	; (8008884 <HAL_GetTick+0x14>)
 8008876:	681b      	ldr	r3, [r3, #0]
}
 8008878:	4618      	mov	r0, r3
 800887a:	46bd      	mov	sp, r7
 800887c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008880:	4770      	bx	lr
 8008882:	bf00      	nop
 8008884:	20007238 	.word	0x20007238

08008888 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008890:	f7ff ffee 	bl	8008870 <HAL_GetTick>
 8008894:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088a0:	d005      	beq.n	80088ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80088a2:	4b0a      	ldr	r3, [pc, #40]	; (80088cc <HAL_Delay+0x44>)
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	461a      	mov	r2, r3
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	4413      	add	r3, r2
 80088ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80088ae:	bf00      	nop
 80088b0:	f7ff ffde 	bl	8008870 <HAL_GetTick>
 80088b4:	4602      	mov	r2, r0
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	1ad3      	subs	r3, r2, r3
 80088ba:	68fa      	ldr	r2, [r7, #12]
 80088bc:	429a      	cmp	r2, r3
 80088be:	d8f7      	bhi.n	80088b0 <HAL_Delay+0x28>
  {
  }
}
 80088c0:	bf00      	nop
 80088c2:	bf00      	nop
 80088c4:	3710      	adds	r7, #16
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	bf00      	nop
 80088cc:	20000060 	.word	0x20000060

080088d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b084      	sub	sp, #16
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80088d8:	2300      	movs	r3, #0
 80088da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d101      	bne.n	80088e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	e033      	b.n	800894e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d109      	bne.n	8008902 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f7fa f95c 	bl	8002bac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008906:	f003 0310 	and.w	r3, r3, #16
 800890a:	2b00      	cmp	r3, #0
 800890c:	d118      	bne.n	8008940 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008912:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008916:	f023 0302 	bic.w	r3, r3, #2
 800891a:	f043 0202 	orr.w	r2, r3, #2
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 fae8 	bl	8008ef8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2200      	movs	r2, #0
 800892c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008932:	f023 0303 	bic.w	r3, r3, #3
 8008936:	f043 0201 	orr.w	r2, r3, #1
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	641a      	str	r2, [r3, #64]	; 0x40
 800893e:	e001      	b.n	8008944 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8008940:	2301      	movs	r3, #1
 8008942:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2200      	movs	r2, #0
 8008948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800894c:	7bfb      	ldrb	r3, [r7, #15]
}
 800894e:	4618      	mov	r0, r3
 8008950:	3710      	adds	r7, #16
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}
	...

08008958 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8008958:	b480      	push	{r7}
 800895a:	b085      	sub	sp, #20
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8008960:	2300      	movs	r3, #0
 8008962:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800896a:	2b01      	cmp	r3, #1
 800896c:	d101      	bne.n	8008972 <HAL_ADC_Start+0x1a>
 800896e:	2302      	movs	r3, #2
 8008970:	e0b2      	b.n	8008ad8 <HAL_ADC_Start+0x180>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2201      	movs	r2, #1
 8008976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	f003 0301 	and.w	r3, r3, #1
 8008984:	2b01      	cmp	r3, #1
 8008986:	d018      	beq.n	80089ba <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	689a      	ldr	r2, [r3, #8]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f042 0201 	orr.w	r2, r2, #1
 8008996:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008998:	4b52      	ldr	r3, [pc, #328]	; (8008ae4 <HAL_ADC_Start+0x18c>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4a52      	ldr	r2, [pc, #328]	; (8008ae8 <HAL_ADC_Start+0x190>)
 800899e:	fba2 2303 	umull	r2, r3, r2, r3
 80089a2:	0c9a      	lsrs	r2, r3, #18
 80089a4:	4613      	mov	r3, r2
 80089a6:	005b      	lsls	r3, r3, #1
 80089a8:	4413      	add	r3, r2
 80089aa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80089ac:	e002      	b.n	80089b4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	3b01      	subs	r3, #1
 80089b2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d1f9      	bne.n	80089ae <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	689b      	ldr	r3, [r3, #8]
 80089c0:	f003 0301 	and.w	r3, r3, #1
 80089c4:	2b01      	cmp	r3, #1
 80089c6:	d17a      	bne.n	8008abe <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089cc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80089d0:	f023 0301 	bic.w	r3, r3, #1
 80089d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d007      	beq.n	80089fa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089ee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80089f2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a06:	d106      	bne.n	8008a16 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a0c:	f023 0206 	bic.w	r2, r3, #6
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	645a      	str	r2, [r3, #68]	; 0x44
 8008a14:	e002      	b.n	8008a1c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008a24:	4b31      	ldr	r3, [pc, #196]	; (8008aec <HAL_ADC_Start+0x194>)
 8008a26:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8008a30:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	f003 031f 	and.w	r3, r3, #31
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d12a      	bne.n	8008a94 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a2b      	ldr	r2, [pc, #172]	; (8008af0 <HAL_ADC_Start+0x198>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d015      	beq.n	8008a74 <HAL_ADC_Start+0x11c>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a29      	ldr	r2, [pc, #164]	; (8008af4 <HAL_ADC_Start+0x19c>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d105      	bne.n	8008a5e <HAL_ADC_Start+0x106>
 8008a52:	4b26      	ldr	r3, [pc, #152]	; (8008aec <HAL_ADC_Start+0x194>)
 8008a54:	685b      	ldr	r3, [r3, #4]
 8008a56:	f003 031f 	and.w	r3, r3, #31
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d00a      	beq.n	8008a74 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a25      	ldr	r2, [pc, #148]	; (8008af8 <HAL_ADC_Start+0x1a0>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d136      	bne.n	8008ad6 <HAL_ADC_Start+0x17e>
 8008a68:	4b20      	ldr	r3, [pc, #128]	; (8008aec <HAL_ADC_Start+0x194>)
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	f003 0310 	and.w	r3, r3, #16
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d130      	bne.n	8008ad6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d129      	bne.n	8008ad6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	689a      	ldr	r2, [r3, #8]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008a90:	609a      	str	r2, [r3, #8]
 8008a92:	e020      	b.n	8008ad6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a15      	ldr	r2, [pc, #84]	; (8008af0 <HAL_ADC_Start+0x198>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d11b      	bne.n	8008ad6 <HAL_ADC_Start+0x17e>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d114      	bne.n	8008ad6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	689a      	ldr	r2, [r3, #8]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008aba:	609a      	str	r2, [r3, #8]
 8008abc:	e00b      	b.n	8008ad6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ac2:	f043 0210 	orr.w	r2, r3, #16
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ace:	f043 0201 	orr.w	r2, r3, #1
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8008ad6:	2300      	movs	r3, #0
}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	3714      	adds	r7, #20
 8008adc:	46bd      	mov	sp, r7
 8008ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae2:	4770      	bx	lr
 8008ae4:	20000004 	.word	0x20000004
 8008ae8:	431bde83 	.word	0x431bde83
 8008aec:	40012300 	.word	0x40012300
 8008af0:	40012000 	.word	0x40012000
 8008af4:	40012100 	.word	0x40012100
 8008af8:	40012200 	.word	0x40012200

08008afc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d101      	bne.n	8008b12 <HAL_ADC_Stop+0x16>
 8008b0e:	2302      	movs	r3, #2
 8008b10:	e021      	b.n	8008b56 <HAL_ADC_Stop+0x5a>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2201      	movs	r2, #1
 8008b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	689a      	ldr	r2, [r3, #8]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f022 0201 	bic.w	r2, r2, #1
 8008b28:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	689b      	ldr	r3, [r3, #8]
 8008b30:	f003 0301 	and.w	r3, r3, #1
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d109      	bne.n	8008b4c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b3c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008b40:	f023 0301 	bic.w	r3, r3, #1
 8008b44:	f043 0201 	orr.w	r2, r3, #1
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8008b54:	2300      	movs	r3, #0
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	370c      	adds	r7, #12
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b60:	4770      	bx	lr

08008b62 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8008b62:	b580      	push	{r7, lr}
 8008b64:	b084      	sub	sp, #16
 8008b66:	af00      	add	r7, sp, #0
 8008b68:	6078      	str	r0, [r7, #4]
 8008b6a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	689b      	ldr	r3, [r3, #8]
 8008b76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b7e:	d113      	bne.n	8008ba8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8008b8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b8e:	d10b      	bne.n	8008ba8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b94:	f043 0220 	orr.w	r2, r3, #32
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	e063      	b.n	8008c70 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8008ba8:	f7ff fe62 	bl	8008870 <HAL_GetTick>
 8008bac:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8008bae:	e021      	b.n	8008bf4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bb6:	d01d      	beq.n	8008bf4 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d007      	beq.n	8008bce <HAL_ADC_PollForConversion+0x6c>
 8008bbe:	f7ff fe57 	bl	8008870 <HAL_GetTick>
 8008bc2:	4602      	mov	r2, r0
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	1ad3      	subs	r3, r2, r3
 8008bc8:	683a      	ldr	r2, [r7, #0]
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	d212      	bcs.n	8008bf4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f003 0302 	and.w	r3, r3, #2
 8008bd8:	2b02      	cmp	r3, #2
 8008bda:	d00b      	beq.n	8008bf4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008be0:	f043 0204 	orr.w	r2, r3, #4
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8008bf0:	2303      	movs	r3, #3
 8008bf2:	e03d      	b.n	8008c70 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f003 0302 	and.w	r3, r3, #2
 8008bfe:	2b02      	cmp	r3, #2
 8008c00:	d1d6      	bne.n	8008bb0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f06f 0212 	mvn.w	r2, #18
 8008c0a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c10:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d123      	bne.n	8008c6e <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d11f      	bne.n	8008c6e <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c34:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d006      	beq.n	8008c4a <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d111      	bne.n	8008c6e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d105      	bne.n	8008c6e <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c66:	f043 0201 	orr.w	r2, r3, #1
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8008c6e:	2300      	movs	r3, #0
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3710      	adds	r7, #16
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8008c78:	b480      	push	{r7}
 8008c7a:	b083      	sub	sp, #12
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	370c      	adds	r7, #12
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c90:	4770      	bx	lr
	...

08008c94 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8008c94:	b480      	push	{r7}
 8008c96:	b085      	sub	sp, #20
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
 8008c9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d101      	bne.n	8008cb0 <HAL_ADC_ConfigChannel+0x1c>
 8008cac:	2302      	movs	r3, #2
 8008cae:	e113      	b.n	8008ed8 <HAL_ADC_ConfigChannel+0x244>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	2b09      	cmp	r3, #9
 8008cbe:	d925      	bls.n	8008d0c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	68d9      	ldr	r1, [r3, #12]
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	461a      	mov	r2, r3
 8008cce:	4613      	mov	r3, r2
 8008cd0:	005b      	lsls	r3, r3, #1
 8008cd2:	4413      	add	r3, r2
 8008cd4:	3b1e      	subs	r3, #30
 8008cd6:	2207      	movs	r2, #7
 8008cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cdc:	43da      	mvns	r2, r3
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	400a      	ands	r2, r1
 8008ce4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	68d9      	ldr	r1, [r3, #12]
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	689a      	ldr	r2, [r3, #8]
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	b29b      	uxth	r3, r3
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	005b      	lsls	r3, r3, #1
 8008cfc:	4403      	add	r3, r0
 8008cfe:	3b1e      	subs	r3, #30
 8008d00:	409a      	lsls	r2, r3
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	430a      	orrs	r2, r1
 8008d08:	60da      	str	r2, [r3, #12]
 8008d0a:	e022      	b.n	8008d52 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	6919      	ldr	r1, [r3, #16]
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	461a      	mov	r2, r3
 8008d1a:	4613      	mov	r3, r2
 8008d1c:	005b      	lsls	r3, r3, #1
 8008d1e:	4413      	add	r3, r2
 8008d20:	2207      	movs	r2, #7
 8008d22:	fa02 f303 	lsl.w	r3, r2, r3
 8008d26:	43da      	mvns	r2, r3
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	400a      	ands	r2, r1
 8008d2e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	6919      	ldr	r1, [r3, #16]
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	689a      	ldr	r2, [r3, #8]
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	4618      	mov	r0, r3
 8008d42:	4603      	mov	r3, r0
 8008d44:	005b      	lsls	r3, r3, #1
 8008d46:	4403      	add	r3, r0
 8008d48:	409a      	lsls	r2, r3
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	430a      	orrs	r2, r1
 8008d50:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	2b06      	cmp	r3, #6
 8008d58:	d824      	bhi.n	8008da4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	685a      	ldr	r2, [r3, #4]
 8008d64:	4613      	mov	r3, r2
 8008d66:	009b      	lsls	r3, r3, #2
 8008d68:	4413      	add	r3, r2
 8008d6a:	3b05      	subs	r3, #5
 8008d6c:	221f      	movs	r2, #31
 8008d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d72:	43da      	mvns	r2, r3
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	400a      	ands	r2, r1
 8008d7a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	b29b      	uxth	r3, r3
 8008d88:	4618      	mov	r0, r3
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	685a      	ldr	r2, [r3, #4]
 8008d8e:	4613      	mov	r3, r2
 8008d90:	009b      	lsls	r3, r3, #2
 8008d92:	4413      	add	r3, r2
 8008d94:	3b05      	subs	r3, #5
 8008d96:	fa00 f203 	lsl.w	r2, r0, r3
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	430a      	orrs	r2, r1
 8008da0:	635a      	str	r2, [r3, #52]	; 0x34
 8008da2:	e04c      	b.n	8008e3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	685b      	ldr	r3, [r3, #4]
 8008da8:	2b0c      	cmp	r3, #12
 8008daa:	d824      	bhi.n	8008df6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	685a      	ldr	r2, [r3, #4]
 8008db6:	4613      	mov	r3, r2
 8008db8:	009b      	lsls	r3, r3, #2
 8008dba:	4413      	add	r3, r2
 8008dbc:	3b23      	subs	r3, #35	; 0x23
 8008dbe:	221f      	movs	r2, #31
 8008dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8008dc4:	43da      	mvns	r2, r3
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	400a      	ands	r2, r1
 8008dcc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	b29b      	uxth	r3, r3
 8008dda:	4618      	mov	r0, r3
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	685a      	ldr	r2, [r3, #4]
 8008de0:	4613      	mov	r3, r2
 8008de2:	009b      	lsls	r3, r3, #2
 8008de4:	4413      	add	r3, r2
 8008de6:	3b23      	subs	r3, #35	; 0x23
 8008de8:	fa00 f203 	lsl.w	r2, r0, r3
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	430a      	orrs	r2, r1
 8008df2:	631a      	str	r2, [r3, #48]	; 0x30
 8008df4:	e023      	b.n	8008e3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	685a      	ldr	r2, [r3, #4]
 8008e00:	4613      	mov	r3, r2
 8008e02:	009b      	lsls	r3, r3, #2
 8008e04:	4413      	add	r3, r2
 8008e06:	3b41      	subs	r3, #65	; 0x41
 8008e08:	221f      	movs	r2, #31
 8008e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e0e:	43da      	mvns	r2, r3
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	400a      	ands	r2, r1
 8008e16:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	4618      	mov	r0, r3
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	685a      	ldr	r2, [r3, #4]
 8008e2a:	4613      	mov	r3, r2
 8008e2c:	009b      	lsls	r3, r3, #2
 8008e2e:	4413      	add	r3, r2
 8008e30:	3b41      	subs	r3, #65	; 0x41
 8008e32:	fa00 f203 	lsl.w	r2, r0, r3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	430a      	orrs	r2, r1
 8008e3c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008e3e:	4b29      	ldr	r3, [pc, #164]	; (8008ee4 <HAL_ADC_ConfigChannel+0x250>)
 8008e40:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4a28      	ldr	r2, [pc, #160]	; (8008ee8 <HAL_ADC_ConfigChannel+0x254>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d10f      	bne.n	8008e6c <HAL_ADC_ConfigChannel+0x1d8>
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	2b12      	cmp	r3, #18
 8008e52:	d10b      	bne.n	8008e6c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	685b      	ldr	r3, [r3, #4]
 8008e64:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4a1d      	ldr	r2, [pc, #116]	; (8008ee8 <HAL_ADC_ConfigChannel+0x254>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d12b      	bne.n	8008ece <HAL_ADC_ConfigChannel+0x23a>
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a1c      	ldr	r2, [pc, #112]	; (8008eec <HAL_ADC_ConfigChannel+0x258>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d003      	beq.n	8008e88 <HAL_ADC_ConfigChannel+0x1f4>
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	2b11      	cmp	r3, #17
 8008e86:	d122      	bne.n	8008ece <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a11      	ldr	r2, [pc, #68]	; (8008eec <HAL_ADC_ConfigChannel+0x258>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d111      	bne.n	8008ece <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8008eaa:	4b11      	ldr	r3, [pc, #68]	; (8008ef0 <HAL_ADC_ConfigChannel+0x25c>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a11      	ldr	r2, [pc, #68]	; (8008ef4 <HAL_ADC_ConfigChannel+0x260>)
 8008eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8008eb4:	0c9a      	lsrs	r2, r3, #18
 8008eb6:	4613      	mov	r3, r2
 8008eb8:	009b      	lsls	r3, r3, #2
 8008eba:	4413      	add	r3, r2
 8008ebc:	005b      	lsls	r3, r3, #1
 8008ebe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8008ec0:	e002      	b.n	8008ec8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	3b01      	subs	r3, #1
 8008ec6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d1f9      	bne.n	8008ec2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8008ed6:	2300      	movs	r3, #0
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	3714      	adds	r7, #20
 8008edc:	46bd      	mov	sp, r7
 8008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee2:	4770      	bx	lr
 8008ee4:	40012300 	.word	0x40012300
 8008ee8:	40012000 	.word	0x40012000
 8008eec:	10000012 	.word	0x10000012
 8008ef0:	20000004 	.word	0x20000004
 8008ef4:	431bde83 	.word	0x431bde83

08008ef8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b085      	sub	sp, #20
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008f00:	4b79      	ldr	r3, [pc, #484]	; (80090e8 <ADC_Init+0x1f0>)
 8008f02:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	685a      	ldr	r2, [r3, #4]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	431a      	orrs	r2, r3
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	685a      	ldr	r2, [r3, #4]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	6859      	ldr	r1, [r3, #4]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	691b      	ldr	r3, [r3, #16]
 8008f38:	021a      	lsls	r2, r3, #8
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	430a      	orrs	r2, r1
 8008f40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	685a      	ldr	r2, [r3, #4]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8008f50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	6859      	ldr	r1, [r3, #4]
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	689a      	ldr	r2, [r3, #8]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	430a      	orrs	r2, r1
 8008f62:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	689a      	ldr	r2, [r3, #8]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008f72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	6899      	ldr	r1, [r3, #8]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	68da      	ldr	r2, [r3, #12]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	430a      	orrs	r2, r1
 8008f84:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f8a:	4a58      	ldr	r2, [pc, #352]	; (80090ec <ADC_Init+0x1f4>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d022      	beq.n	8008fd6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	689a      	ldr	r2, [r3, #8]
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008f9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	6899      	ldr	r1, [r3, #8]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	430a      	orrs	r2, r1
 8008fb0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	689a      	ldr	r2, [r3, #8]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008fc0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	6899      	ldr	r1, [r3, #8]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	430a      	orrs	r2, r1
 8008fd2:	609a      	str	r2, [r3, #8]
 8008fd4:	e00f      	b.n	8008ff6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	689a      	ldr	r2, [r3, #8]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008fe4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	689a      	ldr	r2, [r3, #8]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008ff4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	689a      	ldr	r2, [r3, #8]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f022 0202 	bic.w	r2, r2, #2
 8009004:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	6899      	ldr	r1, [r3, #8]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	7e1b      	ldrb	r3, [r3, #24]
 8009010:	005a      	lsls	r2, r3, #1
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	430a      	orrs	r2, r1
 8009018:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d01b      	beq.n	800905c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	685a      	ldr	r2, [r3, #4]
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009032:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	685a      	ldr	r2, [r3, #4]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8009042:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	6859      	ldr	r1, [r3, #4]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800904e:	3b01      	subs	r3, #1
 8009050:	035a      	lsls	r2, r3, #13
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	430a      	orrs	r2, r1
 8009058:	605a      	str	r2, [r3, #4]
 800905a:	e007      	b.n	800906c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	685a      	ldr	r2, [r3, #4]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800906a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800907a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	69db      	ldr	r3, [r3, #28]
 8009086:	3b01      	subs	r3, #1
 8009088:	051a      	lsls	r2, r3, #20
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	430a      	orrs	r2, r1
 8009090:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	689a      	ldr	r2, [r3, #8]
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80090a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	6899      	ldr	r1, [r3, #8]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80090ae:	025a      	lsls	r2, r3, #9
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	430a      	orrs	r2, r1
 80090b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	689a      	ldr	r2, [r3, #8]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80090c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	6899      	ldr	r1, [r3, #8]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	695b      	ldr	r3, [r3, #20]
 80090d2:	029a      	lsls	r2, r3, #10
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	430a      	orrs	r2, r1
 80090da:	609a      	str	r2, [r3, #8]
}
 80090dc:	bf00      	nop
 80090de:	3714      	adds	r7, #20
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr
 80090e8:	40012300 	.word	0x40012300
 80090ec:	0f000001 	.word	0x0f000001

080090f0 <__NVIC_SetPriorityGrouping>:
{
 80090f0:	b480      	push	{r7}
 80090f2:	b085      	sub	sp, #20
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f003 0307 	and.w	r3, r3, #7
 80090fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009100:	4b0c      	ldr	r3, [pc, #48]	; (8009134 <__NVIC_SetPriorityGrouping+0x44>)
 8009102:	68db      	ldr	r3, [r3, #12]
 8009104:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009106:	68ba      	ldr	r2, [r7, #8]
 8009108:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800910c:	4013      	ands	r3, r2
 800910e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009118:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800911c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009120:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009122:	4a04      	ldr	r2, [pc, #16]	; (8009134 <__NVIC_SetPriorityGrouping+0x44>)
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	60d3      	str	r3, [r2, #12]
}
 8009128:	bf00      	nop
 800912a:	3714      	adds	r7, #20
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr
 8009134:	e000ed00 	.word	0xe000ed00

08009138 <__NVIC_GetPriorityGrouping>:
{
 8009138:	b480      	push	{r7}
 800913a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800913c:	4b04      	ldr	r3, [pc, #16]	; (8009150 <__NVIC_GetPriorityGrouping+0x18>)
 800913e:	68db      	ldr	r3, [r3, #12]
 8009140:	0a1b      	lsrs	r3, r3, #8
 8009142:	f003 0307 	and.w	r3, r3, #7
}
 8009146:	4618      	mov	r0, r3
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr
 8009150:	e000ed00 	.word	0xe000ed00

08009154 <__NVIC_EnableIRQ>:
{
 8009154:	b480      	push	{r7}
 8009156:	b083      	sub	sp, #12
 8009158:	af00      	add	r7, sp, #0
 800915a:	4603      	mov	r3, r0
 800915c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800915e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009162:	2b00      	cmp	r3, #0
 8009164:	db0b      	blt.n	800917e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009166:	79fb      	ldrb	r3, [r7, #7]
 8009168:	f003 021f 	and.w	r2, r3, #31
 800916c:	4907      	ldr	r1, [pc, #28]	; (800918c <__NVIC_EnableIRQ+0x38>)
 800916e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009172:	095b      	lsrs	r3, r3, #5
 8009174:	2001      	movs	r0, #1
 8009176:	fa00 f202 	lsl.w	r2, r0, r2
 800917a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800917e:	bf00      	nop
 8009180:	370c      	adds	r7, #12
 8009182:	46bd      	mov	sp, r7
 8009184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009188:	4770      	bx	lr
 800918a:	bf00      	nop
 800918c:	e000e100 	.word	0xe000e100

08009190 <__NVIC_DisableIRQ>:
{
 8009190:	b480      	push	{r7}
 8009192:	b083      	sub	sp, #12
 8009194:	af00      	add	r7, sp, #0
 8009196:	4603      	mov	r3, r0
 8009198:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800919a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	db12      	blt.n	80091c8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80091a2:	79fb      	ldrb	r3, [r7, #7]
 80091a4:	f003 021f 	and.w	r2, r3, #31
 80091a8:	490a      	ldr	r1, [pc, #40]	; (80091d4 <__NVIC_DisableIRQ+0x44>)
 80091aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091ae:	095b      	lsrs	r3, r3, #5
 80091b0:	2001      	movs	r0, #1
 80091b2:	fa00 f202 	lsl.w	r2, r0, r2
 80091b6:	3320      	adds	r3, #32
 80091b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80091bc:	f3bf 8f4f 	dsb	sy
}
 80091c0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80091c2:	f3bf 8f6f 	isb	sy
}
 80091c6:	bf00      	nop
}
 80091c8:	bf00      	nop
 80091ca:	370c      	adds	r7, #12
 80091cc:	46bd      	mov	sp, r7
 80091ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d2:	4770      	bx	lr
 80091d4:	e000e100 	.word	0xe000e100

080091d8 <__NVIC_SetPriority>:
{
 80091d8:	b480      	push	{r7}
 80091da:	b083      	sub	sp, #12
 80091dc:	af00      	add	r7, sp, #0
 80091de:	4603      	mov	r3, r0
 80091e0:	6039      	str	r1, [r7, #0]
 80091e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80091e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	db0a      	blt.n	8009202 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	b2da      	uxtb	r2, r3
 80091f0:	490c      	ldr	r1, [pc, #48]	; (8009224 <__NVIC_SetPriority+0x4c>)
 80091f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091f6:	0112      	lsls	r2, r2, #4
 80091f8:	b2d2      	uxtb	r2, r2
 80091fa:	440b      	add	r3, r1
 80091fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009200:	e00a      	b.n	8009218 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	b2da      	uxtb	r2, r3
 8009206:	4908      	ldr	r1, [pc, #32]	; (8009228 <__NVIC_SetPriority+0x50>)
 8009208:	79fb      	ldrb	r3, [r7, #7]
 800920a:	f003 030f 	and.w	r3, r3, #15
 800920e:	3b04      	subs	r3, #4
 8009210:	0112      	lsls	r2, r2, #4
 8009212:	b2d2      	uxtb	r2, r2
 8009214:	440b      	add	r3, r1
 8009216:	761a      	strb	r2, [r3, #24]
}
 8009218:	bf00      	nop
 800921a:	370c      	adds	r7, #12
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr
 8009224:	e000e100 	.word	0xe000e100
 8009228:	e000ed00 	.word	0xe000ed00

0800922c <NVIC_EncodePriority>:
{
 800922c:	b480      	push	{r7}
 800922e:	b089      	sub	sp, #36	; 0x24
 8009230:	af00      	add	r7, sp, #0
 8009232:	60f8      	str	r0, [r7, #12]
 8009234:	60b9      	str	r1, [r7, #8]
 8009236:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f003 0307 	and.w	r3, r3, #7
 800923e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009240:	69fb      	ldr	r3, [r7, #28]
 8009242:	f1c3 0307 	rsb	r3, r3, #7
 8009246:	2b04      	cmp	r3, #4
 8009248:	bf28      	it	cs
 800924a:	2304      	movcs	r3, #4
 800924c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800924e:	69fb      	ldr	r3, [r7, #28]
 8009250:	3304      	adds	r3, #4
 8009252:	2b06      	cmp	r3, #6
 8009254:	d902      	bls.n	800925c <NVIC_EncodePriority+0x30>
 8009256:	69fb      	ldr	r3, [r7, #28]
 8009258:	3b03      	subs	r3, #3
 800925a:	e000      	b.n	800925e <NVIC_EncodePriority+0x32>
 800925c:	2300      	movs	r3, #0
 800925e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009260:	f04f 32ff 	mov.w	r2, #4294967295
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	fa02 f303 	lsl.w	r3, r2, r3
 800926a:	43da      	mvns	r2, r3
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	401a      	ands	r2, r3
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009274:	f04f 31ff 	mov.w	r1, #4294967295
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	fa01 f303 	lsl.w	r3, r1, r3
 800927e:	43d9      	mvns	r1, r3
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009284:	4313      	orrs	r3, r2
}
 8009286:	4618      	mov	r0, r3
 8009288:	3724      	adds	r7, #36	; 0x24
 800928a:	46bd      	mov	sp, r7
 800928c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009290:	4770      	bx	lr

08009292 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009292:	b580      	push	{r7, lr}
 8009294:	b082      	sub	sp, #8
 8009296:	af00      	add	r7, sp, #0
 8009298:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f7ff ff28 	bl	80090f0 <__NVIC_SetPriorityGrouping>
}
 80092a0:	bf00      	nop
 80092a2:	3708      	adds	r7, #8
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}

080092a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b086      	sub	sp, #24
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	4603      	mov	r3, r0
 80092b0:	60b9      	str	r1, [r7, #8]
 80092b2:	607a      	str	r2, [r7, #4]
 80092b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80092b6:	2300      	movs	r3, #0
 80092b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80092ba:	f7ff ff3d 	bl	8009138 <__NVIC_GetPriorityGrouping>
 80092be:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	68b9      	ldr	r1, [r7, #8]
 80092c4:	6978      	ldr	r0, [r7, #20]
 80092c6:	f7ff ffb1 	bl	800922c <NVIC_EncodePriority>
 80092ca:	4602      	mov	r2, r0
 80092cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80092d0:	4611      	mov	r1, r2
 80092d2:	4618      	mov	r0, r3
 80092d4:	f7ff ff80 	bl	80091d8 <__NVIC_SetPriority>
}
 80092d8:	bf00      	nop
 80092da:	3718      	adds	r7, #24
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b082      	sub	sp, #8
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	4603      	mov	r3, r0
 80092e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80092ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80092ee:	4618      	mov	r0, r3
 80092f0:	f7ff ff30 	bl	8009154 <__NVIC_EnableIRQ>
}
 80092f4:	bf00      	nop
 80092f6:	3708      	adds	r7, #8
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}

080092fc <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b082      	sub	sp, #8
 8009300:	af00      	add	r7, sp, #0
 8009302:	4603      	mov	r3, r0
 8009304:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8009306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800930a:	4618      	mov	r0, r3
 800930c:	f7ff ff40 	bl	8009190 <__NVIC_DisableIRQ>
}
 8009310:	bf00      	nop
 8009312:	3708      	adds	r7, #8
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}

08009318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009318:	b480      	push	{r7}
 800931a:	b089      	sub	sp, #36	; 0x24
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8009322:	2300      	movs	r3, #0
 8009324:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8009326:	2300      	movs	r3, #0
 8009328:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800932a:	2300      	movs	r3, #0
 800932c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800932e:	2300      	movs	r3, #0
 8009330:	61fb      	str	r3, [r7, #28]
 8009332:	e177      	b.n	8009624 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009334:	2201      	movs	r2, #1
 8009336:	69fb      	ldr	r3, [r7, #28]
 8009338:	fa02 f303 	lsl.w	r3, r2, r3
 800933c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	697a      	ldr	r2, [r7, #20]
 8009344:	4013      	ands	r3, r2
 8009346:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009348:	693a      	ldr	r2, [r7, #16]
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	429a      	cmp	r2, r3
 800934e:	f040 8166 	bne.w	800961e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	f003 0303 	and.w	r3, r3, #3
 800935a:	2b01      	cmp	r3, #1
 800935c:	d005      	beq.n	800936a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	685b      	ldr	r3, [r3, #4]
 8009362:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009366:	2b02      	cmp	r3, #2
 8009368:	d130      	bne.n	80093cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	689b      	ldr	r3, [r3, #8]
 800936e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009370:	69fb      	ldr	r3, [r7, #28]
 8009372:	005b      	lsls	r3, r3, #1
 8009374:	2203      	movs	r2, #3
 8009376:	fa02 f303 	lsl.w	r3, r2, r3
 800937a:	43db      	mvns	r3, r3
 800937c:	69ba      	ldr	r2, [r7, #24]
 800937e:	4013      	ands	r3, r2
 8009380:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	68da      	ldr	r2, [r3, #12]
 8009386:	69fb      	ldr	r3, [r7, #28]
 8009388:	005b      	lsls	r3, r3, #1
 800938a:	fa02 f303 	lsl.w	r3, r2, r3
 800938e:	69ba      	ldr	r2, [r7, #24]
 8009390:	4313      	orrs	r3, r2
 8009392:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	69ba      	ldr	r2, [r7, #24]
 8009398:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80093a0:	2201      	movs	r2, #1
 80093a2:	69fb      	ldr	r3, [r7, #28]
 80093a4:	fa02 f303 	lsl.w	r3, r2, r3
 80093a8:	43db      	mvns	r3, r3
 80093aa:	69ba      	ldr	r2, [r7, #24]
 80093ac:	4013      	ands	r3, r2
 80093ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	091b      	lsrs	r3, r3, #4
 80093b6:	f003 0201 	and.w	r2, r3, #1
 80093ba:	69fb      	ldr	r3, [r7, #28]
 80093bc:	fa02 f303 	lsl.w	r3, r2, r3
 80093c0:	69ba      	ldr	r2, [r7, #24]
 80093c2:	4313      	orrs	r3, r2
 80093c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	69ba      	ldr	r2, [r7, #24]
 80093ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	685b      	ldr	r3, [r3, #4]
 80093d0:	f003 0303 	and.w	r3, r3, #3
 80093d4:	2b03      	cmp	r3, #3
 80093d6:	d017      	beq.n	8009408 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	68db      	ldr	r3, [r3, #12]
 80093dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80093de:	69fb      	ldr	r3, [r7, #28]
 80093e0:	005b      	lsls	r3, r3, #1
 80093e2:	2203      	movs	r2, #3
 80093e4:	fa02 f303 	lsl.w	r3, r2, r3
 80093e8:	43db      	mvns	r3, r3
 80093ea:	69ba      	ldr	r2, [r7, #24]
 80093ec:	4013      	ands	r3, r2
 80093ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	689a      	ldr	r2, [r3, #8]
 80093f4:	69fb      	ldr	r3, [r7, #28]
 80093f6:	005b      	lsls	r3, r3, #1
 80093f8:	fa02 f303 	lsl.w	r3, r2, r3
 80093fc:	69ba      	ldr	r2, [r7, #24]
 80093fe:	4313      	orrs	r3, r2
 8009400:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	69ba      	ldr	r2, [r7, #24]
 8009406:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	f003 0303 	and.w	r3, r3, #3
 8009410:	2b02      	cmp	r3, #2
 8009412:	d123      	bne.n	800945c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009414:	69fb      	ldr	r3, [r7, #28]
 8009416:	08da      	lsrs	r2, r3, #3
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	3208      	adds	r2, #8
 800941c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009420:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009422:	69fb      	ldr	r3, [r7, #28]
 8009424:	f003 0307 	and.w	r3, r3, #7
 8009428:	009b      	lsls	r3, r3, #2
 800942a:	220f      	movs	r2, #15
 800942c:	fa02 f303 	lsl.w	r3, r2, r3
 8009430:	43db      	mvns	r3, r3
 8009432:	69ba      	ldr	r2, [r7, #24]
 8009434:	4013      	ands	r3, r2
 8009436:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	691a      	ldr	r2, [r3, #16]
 800943c:	69fb      	ldr	r3, [r7, #28]
 800943e:	f003 0307 	and.w	r3, r3, #7
 8009442:	009b      	lsls	r3, r3, #2
 8009444:	fa02 f303 	lsl.w	r3, r2, r3
 8009448:	69ba      	ldr	r2, [r7, #24]
 800944a:	4313      	orrs	r3, r2
 800944c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800944e:	69fb      	ldr	r3, [r7, #28]
 8009450:	08da      	lsrs	r2, r3, #3
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	3208      	adds	r2, #8
 8009456:	69b9      	ldr	r1, [r7, #24]
 8009458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009462:	69fb      	ldr	r3, [r7, #28]
 8009464:	005b      	lsls	r3, r3, #1
 8009466:	2203      	movs	r2, #3
 8009468:	fa02 f303 	lsl.w	r3, r2, r3
 800946c:	43db      	mvns	r3, r3
 800946e:	69ba      	ldr	r2, [r7, #24]
 8009470:	4013      	ands	r3, r2
 8009472:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	f003 0203 	and.w	r2, r3, #3
 800947c:	69fb      	ldr	r3, [r7, #28]
 800947e:	005b      	lsls	r3, r3, #1
 8009480:	fa02 f303 	lsl.w	r3, r2, r3
 8009484:	69ba      	ldr	r2, [r7, #24]
 8009486:	4313      	orrs	r3, r2
 8009488:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	69ba      	ldr	r2, [r7, #24]
 800948e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009498:	2b00      	cmp	r3, #0
 800949a:	f000 80c0 	beq.w	800961e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800949e:	2300      	movs	r3, #0
 80094a0:	60fb      	str	r3, [r7, #12]
 80094a2:	4b66      	ldr	r3, [pc, #408]	; (800963c <HAL_GPIO_Init+0x324>)
 80094a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094a6:	4a65      	ldr	r2, [pc, #404]	; (800963c <HAL_GPIO_Init+0x324>)
 80094a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80094ac:	6453      	str	r3, [r2, #68]	; 0x44
 80094ae:	4b63      	ldr	r3, [pc, #396]	; (800963c <HAL_GPIO_Init+0x324>)
 80094b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80094b6:	60fb      	str	r3, [r7, #12]
 80094b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80094ba:	4a61      	ldr	r2, [pc, #388]	; (8009640 <HAL_GPIO_Init+0x328>)
 80094bc:	69fb      	ldr	r3, [r7, #28]
 80094be:	089b      	lsrs	r3, r3, #2
 80094c0:	3302      	adds	r3, #2
 80094c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80094c8:	69fb      	ldr	r3, [r7, #28]
 80094ca:	f003 0303 	and.w	r3, r3, #3
 80094ce:	009b      	lsls	r3, r3, #2
 80094d0:	220f      	movs	r2, #15
 80094d2:	fa02 f303 	lsl.w	r3, r2, r3
 80094d6:	43db      	mvns	r3, r3
 80094d8:	69ba      	ldr	r2, [r7, #24]
 80094da:	4013      	ands	r3, r2
 80094dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	4a58      	ldr	r2, [pc, #352]	; (8009644 <HAL_GPIO_Init+0x32c>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d037      	beq.n	8009556 <HAL_GPIO_Init+0x23e>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	4a57      	ldr	r2, [pc, #348]	; (8009648 <HAL_GPIO_Init+0x330>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d031      	beq.n	8009552 <HAL_GPIO_Init+0x23a>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	4a56      	ldr	r2, [pc, #344]	; (800964c <HAL_GPIO_Init+0x334>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d02b      	beq.n	800954e <HAL_GPIO_Init+0x236>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	4a55      	ldr	r2, [pc, #340]	; (8009650 <HAL_GPIO_Init+0x338>)
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d025      	beq.n	800954a <HAL_GPIO_Init+0x232>
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	4a54      	ldr	r2, [pc, #336]	; (8009654 <HAL_GPIO_Init+0x33c>)
 8009502:	4293      	cmp	r3, r2
 8009504:	d01f      	beq.n	8009546 <HAL_GPIO_Init+0x22e>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	4a53      	ldr	r2, [pc, #332]	; (8009658 <HAL_GPIO_Init+0x340>)
 800950a:	4293      	cmp	r3, r2
 800950c:	d019      	beq.n	8009542 <HAL_GPIO_Init+0x22a>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	4a52      	ldr	r2, [pc, #328]	; (800965c <HAL_GPIO_Init+0x344>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d013      	beq.n	800953e <HAL_GPIO_Init+0x226>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	4a51      	ldr	r2, [pc, #324]	; (8009660 <HAL_GPIO_Init+0x348>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d00d      	beq.n	800953a <HAL_GPIO_Init+0x222>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	4a50      	ldr	r2, [pc, #320]	; (8009664 <HAL_GPIO_Init+0x34c>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d007      	beq.n	8009536 <HAL_GPIO_Init+0x21e>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	4a4f      	ldr	r2, [pc, #316]	; (8009668 <HAL_GPIO_Init+0x350>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d101      	bne.n	8009532 <HAL_GPIO_Init+0x21a>
 800952e:	2309      	movs	r3, #9
 8009530:	e012      	b.n	8009558 <HAL_GPIO_Init+0x240>
 8009532:	230a      	movs	r3, #10
 8009534:	e010      	b.n	8009558 <HAL_GPIO_Init+0x240>
 8009536:	2308      	movs	r3, #8
 8009538:	e00e      	b.n	8009558 <HAL_GPIO_Init+0x240>
 800953a:	2307      	movs	r3, #7
 800953c:	e00c      	b.n	8009558 <HAL_GPIO_Init+0x240>
 800953e:	2306      	movs	r3, #6
 8009540:	e00a      	b.n	8009558 <HAL_GPIO_Init+0x240>
 8009542:	2305      	movs	r3, #5
 8009544:	e008      	b.n	8009558 <HAL_GPIO_Init+0x240>
 8009546:	2304      	movs	r3, #4
 8009548:	e006      	b.n	8009558 <HAL_GPIO_Init+0x240>
 800954a:	2303      	movs	r3, #3
 800954c:	e004      	b.n	8009558 <HAL_GPIO_Init+0x240>
 800954e:	2302      	movs	r3, #2
 8009550:	e002      	b.n	8009558 <HAL_GPIO_Init+0x240>
 8009552:	2301      	movs	r3, #1
 8009554:	e000      	b.n	8009558 <HAL_GPIO_Init+0x240>
 8009556:	2300      	movs	r3, #0
 8009558:	69fa      	ldr	r2, [r7, #28]
 800955a:	f002 0203 	and.w	r2, r2, #3
 800955e:	0092      	lsls	r2, r2, #2
 8009560:	4093      	lsls	r3, r2
 8009562:	69ba      	ldr	r2, [r7, #24]
 8009564:	4313      	orrs	r3, r2
 8009566:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009568:	4935      	ldr	r1, [pc, #212]	; (8009640 <HAL_GPIO_Init+0x328>)
 800956a:	69fb      	ldr	r3, [r7, #28]
 800956c:	089b      	lsrs	r3, r3, #2
 800956e:	3302      	adds	r3, #2
 8009570:	69ba      	ldr	r2, [r7, #24]
 8009572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009576:	4b3d      	ldr	r3, [pc, #244]	; (800966c <HAL_GPIO_Init+0x354>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	43db      	mvns	r3, r3
 8009580:	69ba      	ldr	r2, [r7, #24]
 8009582:	4013      	ands	r3, r2
 8009584:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800958e:	2b00      	cmp	r3, #0
 8009590:	d003      	beq.n	800959a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8009592:	69ba      	ldr	r2, [r7, #24]
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	4313      	orrs	r3, r2
 8009598:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800959a:	4a34      	ldr	r2, [pc, #208]	; (800966c <HAL_GPIO_Init+0x354>)
 800959c:	69bb      	ldr	r3, [r7, #24]
 800959e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80095a0:	4b32      	ldr	r3, [pc, #200]	; (800966c <HAL_GPIO_Init+0x354>)
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	43db      	mvns	r3, r3
 80095aa:	69ba      	ldr	r2, [r7, #24]
 80095ac:	4013      	ands	r3, r2
 80095ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d003      	beq.n	80095c4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80095bc:	69ba      	ldr	r2, [r7, #24]
 80095be:	693b      	ldr	r3, [r7, #16]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80095c4:	4a29      	ldr	r2, [pc, #164]	; (800966c <HAL_GPIO_Init+0x354>)
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80095ca:	4b28      	ldr	r3, [pc, #160]	; (800966c <HAL_GPIO_Init+0x354>)
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80095d0:	693b      	ldr	r3, [r7, #16]
 80095d2:	43db      	mvns	r3, r3
 80095d4:	69ba      	ldr	r2, [r7, #24]
 80095d6:	4013      	ands	r3, r2
 80095d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	685b      	ldr	r3, [r3, #4]
 80095de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d003      	beq.n	80095ee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80095e6:	69ba      	ldr	r2, [r7, #24]
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80095ee:	4a1f      	ldr	r2, [pc, #124]	; (800966c <HAL_GPIO_Init+0x354>)
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80095f4:	4b1d      	ldr	r3, [pc, #116]	; (800966c <HAL_GPIO_Init+0x354>)
 80095f6:	68db      	ldr	r3, [r3, #12]
 80095f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80095fa:	693b      	ldr	r3, [r7, #16]
 80095fc:	43db      	mvns	r3, r3
 80095fe:	69ba      	ldr	r2, [r7, #24]
 8009600:	4013      	ands	r3, r2
 8009602:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800960c:	2b00      	cmp	r3, #0
 800960e:	d003      	beq.n	8009618 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8009610:	69ba      	ldr	r2, [r7, #24]
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	4313      	orrs	r3, r2
 8009616:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8009618:	4a14      	ldr	r2, [pc, #80]	; (800966c <HAL_GPIO_Init+0x354>)
 800961a:	69bb      	ldr	r3, [r7, #24]
 800961c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800961e:	69fb      	ldr	r3, [r7, #28]
 8009620:	3301      	adds	r3, #1
 8009622:	61fb      	str	r3, [r7, #28]
 8009624:	69fb      	ldr	r3, [r7, #28]
 8009626:	2b0f      	cmp	r3, #15
 8009628:	f67f ae84 	bls.w	8009334 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800962c:	bf00      	nop
 800962e:	bf00      	nop
 8009630:	3724      	adds	r7, #36	; 0x24
 8009632:	46bd      	mov	sp, r7
 8009634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009638:	4770      	bx	lr
 800963a:	bf00      	nop
 800963c:	40023800 	.word	0x40023800
 8009640:	40013800 	.word	0x40013800
 8009644:	40020000 	.word	0x40020000
 8009648:	40020400 	.word	0x40020400
 800964c:	40020800 	.word	0x40020800
 8009650:	40020c00 	.word	0x40020c00
 8009654:	40021000 	.word	0x40021000
 8009658:	40021400 	.word	0x40021400
 800965c:	40021800 	.word	0x40021800
 8009660:	40021c00 	.word	0x40021c00
 8009664:	40022000 	.word	0x40022000
 8009668:	40022400 	.word	0x40022400
 800966c:	40013c00 	.word	0x40013c00

08009670 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009670:	b480      	push	{r7}
 8009672:	b085      	sub	sp, #20
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
 8009678:	460b      	mov	r3, r1
 800967a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	691a      	ldr	r2, [r3, #16]
 8009680:	887b      	ldrh	r3, [r7, #2]
 8009682:	4013      	ands	r3, r2
 8009684:	2b00      	cmp	r3, #0
 8009686:	d002      	beq.n	800968e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009688:	2301      	movs	r3, #1
 800968a:	73fb      	strb	r3, [r7, #15]
 800968c:	e001      	b.n	8009692 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800968e:	2300      	movs	r3, #0
 8009690:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009692:	7bfb      	ldrb	r3, [r7, #15]
}
 8009694:	4618      	mov	r0, r3
 8009696:	3714      	adds	r7, #20
 8009698:	46bd      	mov	sp, r7
 800969a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969e:	4770      	bx	lr

080096a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b083      	sub	sp, #12
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	460b      	mov	r3, r1
 80096aa:	807b      	strh	r3, [r7, #2]
 80096ac:	4613      	mov	r3, r2
 80096ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80096b0:	787b      	ldrb	r3, [r7, #1]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d003      	beq.n	80096be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80096b6:	887a      	ldrh	r2, [r7, #2]
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80096bc:	e003      	b.n	80096c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80096be:	887b      	ldrh	r3, [r7, #2]
 80096c0:	041a      	lsls	r2, r3, #16
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	619a      	str	r2, [r3, #24]
}
 80096c6:	bf00      	nop
 80096c8:	370c      	adds	r7, #12
 80096ca:	46bd      	mov	sp, r7
 80096cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d0:	4770      	bx	lr
	...

080096d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b082      	sub	sp, #8
 80096d8:	af00      	add	r7, sp, #0
 80096da:	4603      	mov	r3, r0
 80096dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80096de:	4b08      	ldr	r3, [pc, #32]	; (8009700 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80096e0:	695a      	ldr	r2, [r3, #20]
 80096e2:	88fb      	ldrh	r3, [r7, #6]
 80096e4:	4013      	ands	r3, r2
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d006      	beq.n	80096f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80096ea:	4a05      	ldr	r2, [pc, #20]	; (8009700 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80096ec:	88fb      	ldrh	r3, [r7, #6]
 80096ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80096f0:	88fb      	ldrh	r3, [r7, #6]
 80096f2:	4618      	mov	r0, r3
 80096f4:	f7fa f9c8 	bl	8003a88 <HAL_GPIO_EXTI_Callback>
  }
}
 80096f8:	bf00      	nop
 80096fa:	3708      	adds	r7, #8
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}
 8009700:	40013c00 	.word	0x40013c00

08009704 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d101      	bne.n	8009716 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009712:	2301      	movs	r3, #1
 8009714:	e12b      	b.n	800996e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800971c:	b2db      	uxtb	r3, r3
 800971e:	2b00      	cmp	r3, #0
 8009720:	d106      	bne.n	8009730 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2200      	movs	r2, #0
 8009726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f7f9 fa82 	bl	8002c34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2224      	movs	r2, #36	; 0x24
 8009734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	681a      	ldr	r2, [r3, #0]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f022 0201 	bic.w	r2, r2, #1
 8009746:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	681a      	ldr	r2, [r3, #0]
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009756:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	681a      	ldr	r2, [r3, #0]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009766:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009768:	f002 fe9a 	bl	800c4a0 <HAL_RCC_GetPCLK1Freq>
 800976c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	4a81      	ldr	r2, [pc, #516]	; (8009978 <HAL_I2C_Init+0x274>)
 8009774:	4293      	cmp	r3, r2
 8009776:	d807      	bhi.n	8009788 <HAL_I2C_Init+0x84>
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	4a80      	ldr	r2, [pc, #512]	; (800997c <HAL_I2C_Init+0x278>)
 800977c:	4293      	cmp	r3, r2
 800977e:	bf94      	ite	ls
 8009780:	2301      	movls	r3, #1
 8009782:	2300      	movhi	r3, #0
 8009784:	b2db      	uxtb	r3, r3
 8009786:	e006      	b.n	8009796 <HAL_I2C_Init+0x92>
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	4a7d      	ldr	r2, [pc, #500]	; (8009980 <HAL_I2C_Init+0x27c>)
 800978c:	4293      	cmp	r3, r2
 800978e:	bf94      	ite	ls
 8009790:	2301      	movls	r3, #1
 8009792:	2300      	movhi	r3, #0
 8009794:	b2db      	uxtb	r3, r3
 8009796:	2b00      	cmp	r3, #0
 8009798:	d001      	beq.n	800979e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800979a:	2301      	movs	r3, #1
 800979c:	e0e7      	b.n	800996e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	4a78      	ldr	r2, [pc, #480]	; (8009984 <HAL_I2C_Init+0x280>)
 80097a2:	fba2 2303 	umull	r2, r3, r2, r3
 80097a6:	0c9b      	lsrs	r3, r3, #18
 80097a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	68ba      	ldr	r2, [r7, #8]
 80097ba:	430a      	orrs	r2, r1
 80097bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	6a1b      	ldr	r3, [r3, #32]
 80097c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	685b      	ldr	r3, [r3, #4]
 80097cc:	4a6a      	ldr	r2, [pc, #424]	; (8009978 <HAL_I2C_Init+0x274>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d802      	bhi.n	80097d8 <HAL_I2C_Init+0xd4>
 80097d2:	68bb      	ldr	r3, [r7, #8]
 80097d4:	3301      	adds	r3, #1
 80097d6:	e009      	b.n	80097ec <HAL_I2C_Init+0xe8>
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80097de:	fb02 f303 	mul.w	r3, r2, r3
 80097e2:	4a69      	ldr	r2, [pc, #420]	; (8009988 <HAL_I2C_Init+0x284>)
 80097e4:	fba2 2303 	umull	r2, r3, r2, r3
 80097e8:	099b      	lsrs	r3, r3, #6
 80097ea:	3301      	adds	r3, #1
 80097ec:	687a      	ldr	r2, [r7, #4]
 80097ee:	6812      	ldr	r2, [r2, #0]
 80097f0:	430b      	orrs	r3, r1
 80097f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	69db      	ldr	r3, [r3, #28]
 80097fa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80097fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	685b      	ldr	r3, [r3, #4]
 8009806:	495c      	ldr	r1, [pc, #368]	; (8009978 <HAL_I2C_Init+0x274>)
 8009808:	428b      	cmp	r3, r1
 800980a:	d819      	bhi.n	8009840 <HAL_I2C_Init+0x13c>
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	1e59      	subs	r1, r3, #1
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	685b      	ldr	r3, [r3, #4]
 8009814:	005b      	lsls	r3, r3, #1
 8009816:	fbb1 f3f3 	udiv	r3, r1, r3
 800981a:	1c59      	adds	r1, r3, #1
 800981c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8009820:	400b      	ands	r3, r1
 8009822:	2b00      	cmp	r3, #0
 8009824:	d00a      	beq.n	800983c <HAL_I2C_Init+0x138>
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	1e59      	subs	r1, r3, #1
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	005b      	lsls	r3, r3, #1
 8009830:	fbb1 f3f3 	udiv	r3, r1, r3
 8009834:	3301      	adds	r3, #1
 8009836:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800983a:	e051      	b.n	80098e0 <HAL_I2C_Init+0x1dc>
 800983c:	2304      	movs	r3, #4
 800983e:	e04f      	b.n	80098e0 <HAL_I2C_Init+0x1dc>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	689b      	ldr	r3, [r3, #8]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d111      	bne.n	800986c <HAL_I2C_Init+0x168>
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	1e58      	subs	r0, r3, #1
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6859      	ldr	r1, [r3, #4]
 8009850:	460b      	mov	r3, r1
 8009852:	005b      	lsls	r3, r3, #1
 8009854:	440b      	add	r3, r1
 8009856:	fbb0 f3f3 	udiv	r3, r0, r3
 800985a:	3301      	adds	r3, #1
 800985c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009860:	2b00      	cmp	r3, #0
 8009862:	bf0c      	ite	eq
 8009864:	2301      	moveq	r3, #1
 8009866:	2300      	movne	r3, #0
 8009868:	b2db      	uxtb	r3, r3
 800986a:	e012      	b.n	8009892 <HAL_I2C_Init+0x18e>
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	1e58      	subs	r0, r3, #1
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6859      	ldr	r1, [r3, #4]
 8009874:	460b      	mov	r3, r1
 8009876:	009b      	lsls	r3, r3, #2
 8009878:	440b      	add	r3, r1
 800987a:	0099      	lsls	r1, r3, #2
 800987c:	440b      	add	r3, r1
 800987e:	fbb0 f3f3 	udiv	r3, r0, r3
 8009882:	3301      	adds	r3, #1
 8009884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009888:	2b00      	cmp	r3, #0
 800988a:	bf0c      	ite	eq
 800988c:	2301      	moveq	r3, #1
 800988e:	2300      	movne	r3, #0
 8009890:	b2db      	uxtb	r3, r3
 8009892:	2b00      	cmp	r3, #0
 8009894:	d001      	beq.n	800989a <HAL_I2C_Init+0x196>
 8009896:	2301      	movs	r3, #1
 8009898:	e022      	b.n	80098e0 <HAL_I2C_Init+0x1dc>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	689b      	ldr	r3, [r3, #8]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d10e      	bne.n	80098c0 <HAL_I2C_Init+0x1bc>
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	1e58      	subs	r0, r3, #1
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6859      	ldr	r1, [r3, #4]
 80098aa:	460b      	mov	r3, r1
 80098ac:	005b      	lsls	r3, r3, #1
 80098ae:	440b      	add	r3, r1
 80098b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80098b4:	3301      	adds	r3, #1
 80098b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80098ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80098be:	e00f      	b.n	80098e0 <HAL_I2C_Init+0x1dc>
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	1e58      	subs	r0, r3, #1
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6859      	ldr	r1, [r3, #4]
 80098c8:	460b      	mov	r3, r1
 80098ca:	009b      	lsls	r3, r3, #2
 80098cc:	440b      	add	r3, r1
 80098ce:	0099      	lsls	r1, r3, #2
 80098d0:	440b      	add	r3, r1
 80098d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80098d6:	3301      	adds	r3, #1
 80098d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80098dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80098e0:	6879      	ldr	r1, [r7, #4]
 80098e2:	6809      	ldr	r1, [r1, #0]
 80098e4:	4313      	orrs	r3, r2
 80098e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	69da      	ldr	r2, [r3, #28]
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6a1b      	ldr	r3, [r3, #32]
 80098fa:	431a      	orrs	r2, r3
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	430a      	orrs	r2, r1
 8009902:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800990e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009912:	687a      	ldr	r2, [r7, #4]
 8009914:	6911      	ldr	r1, [r2, #16]
 8009916:	687a      	ldr	r2, [r7, #4]
 8009918:	68d2      	ldr	r2, [r2, #12]
 800991a:	4311      	orrs	r1, r2
 800991c:	687a      	ldr	r2, [r7, #4]
 800991e:	6812      	ldr	r2, [r2, #0]
 8009920:	430b      	orrs	r3, r1
 8009922:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	68db      	ldr	r3, [r3, #12]
 800992a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	695a      	ldr	r2, [r3, #20]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	699b      	ldr	r3, [r3, #24]
 8009936:	431a      	orrs	r2, r3
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	430a      	orrs	r2, r1
 800993e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	681a      	ldr	r2, [r3, #0]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f042 0201 	orr.w	r2, r2, #1
 800994e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2220      	movs	r2, #32
 800995a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2200      	movs	r2, #0
 8009962:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2200      	movs	r2, #0
 8009968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800996c:	2300      	movs	r3, #0
}
 800996e:	4618      	mov	r0, r3
 8009970:	3710      	adds	r7, #16
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}
 8009976:	bf00      	nop
 8009978:	000186a0 	.word	0x000186a0
 800997c:	001e847f 	.word	0x001e847f
 8009980:	003d08ff 	.word	0x003d08ff
 8009984:	431bde83 	.word	0x431bde83
 8009988:	10624dd3 	.word	0x10624dd3

0800998c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b088      	sub	sp, #32
 8009990:	af02      	add	r7, sp, #8
 8009992:	60f8      	str	r0, [r7, #12]
 8009994:	4608      	mov	r0, r1
 8009996:	4611      	mov	r1, r2
 8009998:	461a      	mov	r2, r3
 800999a:	4603      	mov	r3, r0
 800999c:	817b      	strh	r3, [r7, #10]
 800999e:	460b      	mov	r3, r1
 80099a0:	813b      	strh	r3, [r7, #8]
 80099a2:	4613      	mov	r3, r2
 80099a4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80099a6:	f7fe ff63 	bl	8008870 <HAL_GetTick>
 80099aa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099b2:	b2db      	uxtb	r3, r3
 80099b4:	2b20      	cmp	r3, #32
 80099b6:	f040 80d9 	bne.w	8009b6c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	9300      	str	r3, [sp, #0]
 80099be:	2319      	movs	r3, #25
 80099c0:	2201      	movs	r2, #1
 80099c2:	496d      	ldr	r1, [pc, #436]	; (8009b78 <HAL_I2C_Mem_Write+0x1ec>)
 80099c4:	68f8      	ldr	r0, [r7, #12]
 80099c6:	f000 fcb5 	bl	800a334 <I2C_WaitOnFlagUntilTimeout>
 80099ca:	4603      	mov	r3, r0
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d001      	beq.n	80099d4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80099d0:	2302      	movs	r3, #2
 80099d2:	e0cc      	b.n	8009b6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099da:	2b01      	cmp	r3, #1
 80099dc:	d101      	bne.n	80099e2 <HAL_I2C_Mem_Write+0x56>
 80099de:	2302      	movs	r3, #2
 80099e0:	e0c5      	b.n	8009b6e <HAL_I2C_Mem_Write+0x1e2>
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	2201      	movs	r2, #1
 80099e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f003 0301 	and.w	r3, r3, #1
 80099f4:	2b01      	cmp	r3, #1
 80099f6:	d007      	beq.n	8009a08 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	681a      	ldr	r2, [r3, #0]
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f042 0201 	orr.w	r2, r2, #1
 8009a06:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	681a      	ldr	r2, [r3, #0]
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009a16:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	2221      	movs	r2, #33	; 0x21
 8009a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	2240      	movs	r2, #64	; 0x40
 8009a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	6a3a      	ldr	r2, [r7, #32]
 8009a32:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009a38:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a3e:	b29a      	uxth	r2, r3
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	4a4d      	ldr	r2, [pc, #308]	; (8009b7c <HAL_I2C_Mem_Write+0x1f0>)
 8009a48:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009a4a:	88f8      	ldrh	r0, [r7, #6]
 8009a4c:	893a      	ldrh	r2, [r7, #8]
 8009a4e:	8979      	ldrh	r1, [r7, #10]
 8009a50:	697b      	ldr	r3, [r7, #20]
 8009a52:	9301      	str	r3, [sp, #4]
 8009a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a56:	9300      	str	r3, [sp, #0]
 8009a58:	4603      	mov	r3, r0
 8009a5a:	68f8      	ldr	r0, [r7, #12]
 8009a5c:	f000 faec 	bl	800a038 <I2C_RequestMemoryWrite>
 8009a60:	4603      	mov	r3, r0
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d052      	beq.n	8009b0c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8009a66:	2301      	movs	r3, #1
 8009a68:	e081      	b.n	8009b6e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009a6a:	697a      	ldr	r2, [r7, #20]
 8009a6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009a6e:	68f8      	ldr	r0, [r7, #12]
 8009a70:	f000 fd36 	bl	800a4e0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009a74:	4603      	mov	r3, r0
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d00d      	beq.n	8009a96 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a7e:	2b04      	cmp	r3, #4
 8009a80:	d107      	bne.n	8009a92 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	681a      	ldr	r2, [r3, #0]
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
 8009a94:	e06b      	b.n	8009b6e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a9a:	781a      	ldrb	r2, [r3, #0]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa6:	1c5a      	adds	r2, r3, #1
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ab0:	3b01      	subs	r3, #1
 8009ab2:	b29a      	uxth	r2, r3
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009abc:	b29b      	uxth	r3, r3
 8009abe:	3b01      	subs	r3, #1
 8009ac0:	b29a      	uxth	r2, r3
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	695b      	ldr	r3, [r3, #20]
 8009acc:	f003 0304 	and.w	r3, r3, #4
 8009ad0:	2b04      	cmp	r3, #4
 8009ad2:	d11b      	bne.n	8009b0c <HAL_I2C_Mem_Write+0x180>
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d017      	beq.n	8009b0c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ae0:	781a      	ldrb	r2, [r3, #0]
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aec:	1c5a      	adds	r2, r3, #1
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009af6:	3b01      	subs	r3, #1
 8009af8:	b29a      	uxth	r2, r3
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b02:	b29b      	uxth	r3, r3
 8009b04:	3b01      	subs	r3, #1
 8009b06:	b29a      	uxth	r2, r3
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d1aa      	bne.n	8009a6a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009b14:	697a      	ldr	r2, [r7, #20]
 8009b16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009b18:	68f8      	ldr	r0, [r7, #12]
 8009b1a:	f000 fd22 	bl	800a562 <I2C_WaitOnBTFFlagUntilTimeout>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d00d      	beq.n	8009b40 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b28:	2b04      	cmp	r3, #4
 8009b2a:	d107      	bne.n	8009b3c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	681a      	ldr	r2, [r3, #0]
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b3a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	e016      	b.n	8009b6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	681a      	ldr	r2, [r3, #0]
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2220      	movs	r2, #32
 8009b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	2200      	movs	r2, #0
 8009b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	e000      	b.n	8009b6e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8009b6c:	2302      	movs	r3, #2
  }
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3718      	adds	r7, #24
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
 8009b76:	bf00      	nop
 8009b78:	00100002 	.word	0x00100002
 8009b7c:	ffff0000 	.word	0xffff0000

08009b80 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b08c      	sub	sp, #48	; 0x30
 8009b84:	af02      	add	r7, sp, #8
 8009b86:	60f8      	str	r0, [r7, #12]
 8009b88:	4608      	mov	r0, r1
 8009b8a:	4611      	mov	r1, r2
 8009b8c:	461a      	mov	r2, r3
 8009b8e:	4603      	mov	r3, r0
 8009b90:	817b      	strh	r3, [r7, #10]
 8009b92:	460b      	mov	r3, r1
 8009b94:	813b      	strh	r3, [r7, #8]
 8009b96:	4613      	mov	r3, r2
 8009b98:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009b9a:	f7fe fe69 	bl	8008870 <HAL_GetTick>
 8009b9e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009ba6:	b2db      	uxtb	r3, r3
 8009ba8:	2b20      	cmp	r3, #32
 8009baa:	f040 8208 	bne.w	8009fbe <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb0:	9300      	str	r3, [sp, #0]
 8009bb2:	2319      	movs	r3, #25
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	497b      	ldr	r1, [pc, #492]	; (8009da4 <HAL_I2C_Mem_Read+0x224>)
 8009bb8:	68f8      	ldr	r0, [r7, #12]
 8009bba:	f000 fbbb 	bl	800a334 <I2C_WaitOnFlagUntilTimeout>
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d001      	beq.n	8009bc8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8009bc4:	2302      	movs	r3, #2
 8009bc6:	e1fb      	b.n	8009fc0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bce:	2b01      	cmp	r3, #1
 8009bd0:	d101      	bne.n	8009bd6 <HAL_I2C_Mem_Read+0x56>
 8009bd2:	2302      	movs	r3, #2
 8009bd4:	e1f4      	b.n	8009fc0 <HAL_I2C_Mem_Read+0x440>
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	2201      	movs	r2, #1
 8009bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f003 0301 	and.w	r3, r3, #1
 8009be8:	2b01      	cmp	r3, #1
 8009bea:	d007      	beq.n	8009bfc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	681a      	ldr	r2, [r3, #0]
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	f042 0201 	orr.w	r2, r2, #1
 8009bfa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	681a      	ldr	r2, [r3, #0]
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009c0a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	2222      	movs	r2, #34	; 0x22
 8009c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	2240      	movs	r2, #64	; 0x40
 8009c18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8009c2c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c32:	b29a      	uxth	r2, r3
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	4a5b      	ldr	r2, [pc, #364]	; (8009da8 <HAL_I2C_Mem_Read+0x228>)
 8009c3c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009c3e:	88f8      	ldrh	r0, [r7, #6]
 8009c40:	893a      	ldrh	r2, [r7, #8]
 8009c42:	8979      	ldrh	r1, [r7, #10]
 8009c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c46:	9301      	str	r3, [sp, #4]
 8009c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c4a:	9300      	str	r3, [sp, #0]
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	68f8      	ldr	r0, [r7, #12]
 8009c50:	f000 fa88 	bl	800a164 <I2C_RequestMemoryRead>
 8009c54:	4603      	mov	r3, r0
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d001      	beq.n	8009c5e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	e1b0      	b.n	8009fc0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d113      	bne.n	8009c8e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009c66:	2300      	movs	r3, #0
 8009c68:	623b      	str	r3, [r7, #32]
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	695b      	ldr	r3, [r3, #20]
 8009c70:	623b      	str	r3, [r7, #32]
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	699b      	ldr	r3, [r3, #24]
 8009c78:	623b      	str	r3, [r7, #32]
 8009c7a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c8a:	601a      	str	r2, [r3, #0]
 8009c8c:	e184      	b.n	8009f98 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c92:	2b01      	cmp	r3, #1
 8009c94:	d11b      	bne.n	8009cce <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	681a      	ldr	r2, [r3, #0]
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ca4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	61fb      	str	r3, [r7, #28]
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	695b      	ldr	r3, [r3, #20]
 8009cb0:	61fb      	str	r3, [r7, #28]
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	699b      	ldr	r3, [r3, #24]
 8009cb8:	61fb      	str	r3, [r7, #28]
 8009cba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	681a      	ldr	r2, [r3, #0]
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009cca:	601a      	str	r2, [r3, #0]
 8009ccc:	e164      	b.n	8009f98 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009cd2:	2b02      	cmp	r3, #2
 8009cd4:	d11b      	bne.n	8009d0e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	681a      	ldr	r2, [r3, #0]
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ce4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	681a      	ldr	r2, [r3, #0]
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009cf4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	61bb      	str	r3, [r7, #24]
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	695b      	ldr	r3, [r3, #20]
 8009d00:	61bb      	str	r3, [r7, #24]
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	699b      	ldr	r3, [r3, #24]
 8009d08:	61bb      	str	r3, [r7, #24]
 8009d0a:	69bb      	ldr	r3, [r7, #24]
 8009d0c:	e144      	b.n	8009f98 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009d0e:	2300      	movs	r3, #0
 8009d10:	617b      	str	r3, [r7, #20]
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	695b      	ldr	r3, [r3, #20]
 8009d18:	617b      	str	r3, [r7, #20]
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	699b      	ldr	r3, [r3, #24]
 8009d20:	617b      	str	r3, [r7, #20]
 8009d22:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009d24:	e138      	b.n	8009f98 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d2a:	2b03      	cmp	r3, #3
 8009d2c:	f200 80f1 	bhi.w	8009f12 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d34:	2b01      	cmp	r3, #1
 8009d36:	d123      	bne.n	8009d80 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009d38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d3a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009d3c:	68f8      	ldr	r0, [r7, #12]
 8009d3e:	f000 fc51 	bl	800a5e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009d42:	4603      	mov	r3, r0
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d001      	beq.n	8009d4c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8009d48:	2301      	movs	r3, #1
 8009d4a:	e139      	b.n	8009fc0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	691a      	ldr	r2, [r3, #16]
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d56:	b2d2      	uxtb	r2, r2
 8009d58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d5e:	1c5a      	adds	r2, r3, #1
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	b29a      	uxth	r2, r3
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d74:	b29b      	uxth	r3, r3
 8009d76:	3b01      	subs	r3, #1
 8009d78:	b29a      	uxth	r2, r3
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009d7e:	e10b      	b.n	8009f98 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d84:	2b02      	cmp	r3, #2
 8009d86:	d14e      	bne.n	8009e26 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d8a:	9300      	str	r3, [sp, #0]
 8009d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d8e:	2200      	movs	r2, #0
 8009d90:	4906      	ldr	r1, [pc, #24]	; (8009dac <HAL_I2C_Mem_Read+0x22c>)
 8009d92:	68f8      	ldr	r0, [r7, #12]
 8009d94:	f000 face 	bl	800a334 <I2C_WaitOnFlagUntilTimeout>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d008      	beq.n	8009db0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8009d9e:	2301      	movs	r3, #1
 8009da0:	e10e      	b.n	8009fc0 <HAL_I2C_Mem_Read+0x440>
 8009da2:	bf00      	nop
 8009da4:	00100002 	.word	0x00100002
 8009da8:	ffff0000 	.word	0xffff0000
 8009dac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009dbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	691a      	ldr	r2, [r3, #16]
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dca:	b2d2      	uxtb	r2, r2
 8009dcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dd2:	1c5a      	adds	r2, r3, #1
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ddc:	3b01      	subs	r3, #1
 8009dde:	b29a      	uxth	r2, r3
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009de8:	b29b      	uxth	r3, r3
 8009dea:	3b01      	subs	r3, #1
 8009dec:	b29a      	uxth	r2, r3
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	691a      	ldr	r2, [r3, #16]
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dfc:	b2d2      	uxtb	r2, r2
 8009dfe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e04:	1c5a      	adds	r2, r3, #1
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009e0e:	3b01      	subs	r3, #1
 8009e10:	b29a      	uxth	r2, r3
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e1a:	b29b      	uxth	r3, r3
 8009e1c:	3b01      	subs	r3, #1
 8009e1e:	b29a      	uxth	r2, r3
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009e24:	e0b8      	b.n	8009f98 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e28:	9300      	str	r3, [sp, #0]
 8009e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	4966      	ldr	r1, [pc, #408]	; (8009fc8 <HAL_I2C_Mem_Read+0x448>)
 8009e30:	68f8      	ldr	r0, [r7, #12]
 8009e32:	f000 fa7f 	bl	800a334 <I2C_WaitOnFlagUntilTimeout>
 8009e36:	4603      	mov	r3, r0
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d001      	beq.n	8009e40 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	e0bf      	b.n	8009fc0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	681a      	ldr	r2, [r3, #0]
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009e4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	691a      	ldr	r2, [r3, #16]
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e5a:	b2d2      	uxtb	r2, r2
 8009e5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e62:	1c5a      	adds	r2, r3, #1
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009e6c:	3b01      	subs	r3, #1
 8009e6e:	b29a      	uxth	r2, r3
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e78:	b29b      	uxth	r3, r3
 8009e7a:	3b01      	subs	r3, #1
 8009e7c:	b29a      	uxth	r2, r3
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e84:	9300      	str	r3, [sp, #0]
 8009e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e88:	2200      	movs	r2, #0
 8009e8a:	494f      	ldr	r1, [pc, #316]	; (8009fc8 <HAL_I2C_Mem_Read+0x448>)
 8009e8c:	68f8      	ldr	r0, [r7, #12]
 8009e8e:	f000 fa51 	bl	800a334 <I2C_WaitOnFlagUntilTimeout>
 8009e92:	4603      	mov	r3, r0
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d001      	beq.n	8009e9c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e091      	b.n	8009fc0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	681a      	ldr	r2, [r3, #0]
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009eaa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	691a      	ldr	r2, [r3, #16]
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eb6:	b2d2      	uxtb	r2, r2
 8009eb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ebe:	1c5a      	adds	r2, r3, #1
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	b29a      	uxth	r2, r3
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	3b01      	subs	r3, #1
 8009ed8:	b29a      	uxth	r2, r3
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	691a      	ldr	r2, [r3, #16]
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ee8:	b2d2      	uxtb	r2, r2
 8009eea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ef0:	1c5a      	adds	r2, r3, #1
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009efa:	3b01      	subs	r3, #1
 8009efc:	b29a      	uxth	r2, r3
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f06:	b29b      	uxth	r3, r3
 8009f08:	3b01      	subs	r3, #1
 8009f0a:	b29a      	uxth	r2, r3
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009f10:	e042      	b.n	8009f98 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009f12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f14:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009f16:	68f8      	ldr	r0, [r7, #12]
 8009f18:	f000 fb64 	bl	800a5e4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009f1c:	4603      	mov	r3, r0
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d001      	beq.n	8009f26 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8009f22:	2301      	movs	r3, #1
 8009f24:	e04c      	b.n	8009fc0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	691a      	ldr	r2, [r3, #16]
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f30:	b2d2      	uxtb	r2, r2
 8009f32:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f38:	1c5a      	adds	r2, r3, #1
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009f42:	3b01      	subs	r3, #1
 8009f44:	b29a      	uxth	r2, r3
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f4e:	b29b      	uxth	r3, r3
 8009f50:	3b01      	subs	r3, #1
 8009f52:	b29a      	uxth	r2, r3
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	695b      	ldr	r3, [r3, #20]
 8009f5e:	f003 0304 	and.w	r3, r3, #4
 8009f62:	2b04      	cmp	r3, #4
 8009f64:	d118      	bne.n	8009f98 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	691a      	ldr	r2, [r3, #16]
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f70:	b2d2      	uxtb	r2, r2
 8009f72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f78:	1c5a      	adds	r2, r3, #1
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009f82:	3b01      	subs	r3, #1
 8009f84:	b29a      	uxth	r2, r3
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f8e:	b29b      	uxth	r3, r3
 8009f90:	3b01      	subs	r3, #1
 8009f92:	b29a      	uxth	r2, r3
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	f47f aec2 	bne.w	8009d26 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	2220      	movs	r2, #32
 8009fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	2200      	movs	r2, #0
 8009fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	e000      	b.n	8009fc0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009fbe:	2302      	movs	r3, #2
  }
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	3728      	adds	r7, #40	; 0x28
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	bd80      	pop	{r7, pc}
 8009fc8:	00010004 	.word	0x00010004

08009fcc <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b083      	sub	sp, #12
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fda:	b2db      	uxtb	r3, r3
 8009fdc:	2b20      	cmp	r3, #32
 8009fde:	d124      	bne.n	800a02a <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2228      	movs	r2, #40	; 0x28
 8009fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f003 0301 	and.w	r3, r3, #1
 8009ff2:	2b01      	cmp	r3, #1
 8009ff4:	d007      	beq.n	800a006 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	681a      	ldr	r2, [r3, #0]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f042 0201 	orr.w	r2, r2, #1
 800a004:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	681a      	ldr	r2, [r3, #0]
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a014:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	685a      	ldr	r2, [r3, #4]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800a024:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800a026:	2300      	movs	r3, #0
 800a028:	e000      	b.n	800a02c <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800a02a:	2302      	movs	r3, #2
  }
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	370c      	adds	r7, #12
 800a030:	46bd      	mov	sp, r7
 800a032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a036:	4770      	bx	lr

0800a038 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b088      	sub	sp, #32
 800a03c:	af02      	add	r7, sp, #8
 800a03e:	60f8      	str	r0, [r7, #12]
 800a040:	4608      	mov	r0, r1
 800a042:	4611      	mov	r1, r2
 800a044:	461a      	mov	r2, r3
 800a046:	4603      	mov	r3, r0
 800a048:	817b      	strh	r3, [r7, #10]
 800a04a:	460b      	mov	r3, r1
 800a04c:	813b      	strh	r3, [r7, #8]
 800a04e:	4613      	mov	r3, r2
 800a050:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	681a      	ldr	r2, [r3, #0]
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a060:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a064:	9300      	str	r3, [sp, #0]
 800a066:	6a3b      	ldr	r3, [r7, #32]
 800a068:	2200      	movs	r2, #0
 800a06a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a06e:	68f8      	ldr	r0, [r7, #12]
 800a070:	f000 f960 	bl	800a334 <I2C_WaitOnFlagUntilTimeout>
 800a074:	4603      	mov	r3, r0
 800a076:	2b00      	cmp	r3, #0
 800a078:	d00d      	beq.n	800a096 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a084:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a088:	d103      	bne.n	800a092 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a090:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a092:	2303      	movs	r3, #3
 800a094:	e05f      	b.n	800a156 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a096:	897b      	ldrh	r3, [r7, #10]
 800a098:	b2db      	uxtb	r3, r3
 800a09a:	461a      	mov	r2, r3
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800a0a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a0a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0a8:	6a3a      	ldr	r2, [r7, #32]
 800a0aa:	492d      	ldr	r1, [pc, #180]	; (800a160 <I2C_RequestMemoryWrite+0x128>)
 800a0ac:	68f8      	ldr	r0, [r7, #12]
 800a0ae:	f000 f998 	bl	800a3e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d001      	beq.n	800a0bc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800a0b8:	2301      	movs	r3, #1
 800a0ba:	e04c      	b.n	800a156 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a0bc:	2300      	movs	r3, #0
 800a0be:	617b      	str	r3, [r7, #20]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	695b      	ldr	r3, [r3, #20]
 800a0c6:	617b      	str	r3, [r7, #20]
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	699b      	ldr	r3, [r3, #24]
 800a0ce:	617b      	str	r3, [r7, #20]
 800a0d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a0d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0d4:	6a39      	ldr	r1, [r7, #32]
 800a0d6:	68f8      	ldr	r0, [r7, #12]
 800a0d8:	f000 fa02 	bl	800a4e0 <I2C_WaitOnTXEFlagUntilTimeout>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d00d      	beq.n	800a0fe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0e6:	2b04      	cmp	r3, #4
 800a0e8:	d107      	bne.n	800a0fa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	681a      	ldr	r2, [r3, #0]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a0f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	e02b      	b.n	800a156 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a0fe:	88fb      	ldrh	r3, [r7, #6]
 800a100:	2b01      	cmp	r3, #1
 800a102:	d105      	bne.n	800a110 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a104:	893b      	ldrh	r3, [r7, #8]
 800a106:	b2da      	uxtb	r2, r3
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	611a      	str	r2, [r3, #16]
 800a10e:	e021      	b.n	800a154 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800a110:	893b      	ldrh	r3, [r7, #8]
 800a112:	0a1b      	lsrs	r3, r3, #8
 800a114:	b29b      	uxth	r3, r3
 800a116:	b2da      	uxtb	r2, r3
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a11e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a120:	6a39      	ldr	r1, [r7, #32]
 800a122:	68f8      	ldr	r0, [r7, #12]
 800a124:	f000 f9dc 	bl	800a4e0 <I2C_WaitOnTXEFlagUntilTimeout>
 800a128:	4603      	mov	r3, r0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d00d      	beq.n	800a14a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a132:	2b04      	cmp	r3, #4
 800a134:	d107      	bne.n	800a146 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	681a      	ldr	r2, [r3, #0]
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a144:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a146:	2301      	movs	r3, #1
 800a148:	e005      	b.n	800a156 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a14a:	893b      	ldrh	r3, [r7, #8]
 800a14c:	b2da      	uxtb	r2, r3
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800a154:	2300      	movs	r3, #0
}
 800a156:	4618      	mov	r0, r3
 800a158:	3718      	adds	r7, #24
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}
 800a15e:	bf00      	nop
 800a160:	00010002 	.word	0x00010002

0800a164 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b088      	sub	sp, #32
 800a168:	af02      	add	r7, sp, #8
 800a16a:	60f8      	str	r0, [r7, #12]
 800a16c:	4608      	mov	r0, r1
 800a16e:	4611      	mov	r1, r2
 800a170:	461a      	mov	r2, r3
 800a172:	4603      	mov	r3, r0
 800a174:	817b      	strh	r3, [r7, #10]
 800a176:	460b      	mov	r3, r1
 800a178:	813b      	strh	r3, [r7, #8]
 800a17a:	4613      	mov	r3, r2
 800a17c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	681a      	ldr	r2, [r3, #0]
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a18c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	681a      	ldr	r2, [r3, #0]
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a19c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a0:	9300      	str	r3, [sp, #0]
 800a1a2:	6a3b      	ldr	r3, [r7, #32]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a1aa:	68f8      	ldr	r0, [r7, #12]
 800a1ac:	f000 f8c2 	bl	800a334 <I2C_WaitOnFlagUntilTimeout>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d00d      	beq.n	800a1d2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a1c4:	d103      	bne.n	800a1ce <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a1cc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a1ce:	2303      	movs	r3, #3
 800a1d0:	e0aa      	b.n	800a328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a1d2:	897b      	ldrh	r3, [r7, #10]
 800a1d4:	b2db      	uxtb	r3, r3
 800a1d6:	461a      	mov	r2, r3
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800a1e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a1e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e4:	6a3a      	ldr	r2, [r7, #32]
 800a1e6:	4952      	ldr	r1, [pc, #328]	; (800a330 <I2C_RequestMemoryRead+0x1cc>)
 800a1e8:	68f8      	ldr	r0, [r7, #12]
 800a1ea:	f000 f8fa 	bl	800a3e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d001      	beq.n	800a1f8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	e097      	b.n	800a328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	617b      	str	r3, [r7, #20]
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	695b      	ldr	r3, [r3, #20]
 800a202:	617b      	str	r3, [r7, #20]
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	699b      	ldr	r3, [r3, #24]
 800a20a:	617b      	str	r3, [r7, #20]
 800a20c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a20e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a210:	6a39      	ldr	r1, [r7, #32]
 800a212:	68f8      	ldr	r0, [r7, #12]
 800a214:	f000 f964 	bl	800a4e0 <I2C_WaitOnTXEFlagUntilTimeout>
 800a218:	4603      	mov	r3, r0
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d00d      	beq.n	800a23a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a222:	2b04      	cmp	r3, #4
 800a224:	d107      	bne.n	800a236 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	681a      	ldr	r2, [r3, #0]
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a234:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a236:	2301      	movs	r3, #1
 800a238:	e076      	b.n	800a328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a23a:	88fb      	ldrh	r3, [r7, #6]
 800a23c:	2b01      	cmp	r3, #1
 800a23e:	d105      	bne.n	800a24c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a240:	893b      	ldrh	r3, [r7, #8]
 800a242:	b2da      	uxtb	r2, r3
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	611a      	str	r2, [r3, #16]
 800a24a:	e021      	b.n	800a290 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800a24c:	893b      	ldrh	r3, [r7, #8]
 800a24e:	0a1b      	lsrs	r3, r3, #8
 800a250:	b29b      	uxth	r3, r3
 800a252:	b2da      	uxtb	r2, r3
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a25a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a25c:	6a39      	ldr	r1, [r7, #32]
 800a25e:	68f8      	ldr	r0, [r7, #12]
 800a260:	f000 f93e 	bl	800a4e0 <I2C_WaitOnTXEFlagUntilTimeout>
 800a264:	4603      	mov	r3, r0
 800a266:	2b00      	cmp	r3, #0
 800a268:	d00d      	beq.n	800a286 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a26e:	2b04      	cmp	r3, #4
 800a270:	d107      	bne.n	800a282 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	681a      	ldr	r2, [r3, #0]
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a280:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a282:	2301      	movs	r3, #1
 800a284:	e050      	b.n	800a328 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a286:	893b      	ldrh	r3, [r7, #8]
 800a288:	b2da      	uxtb	r2, r3
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a290:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a292:	6a39      	ldr	r1, [r7, #32]
 800a294:	68f8      	ldr	r0, [r7, #12]
 800a296:	f000 f923 	bl	800a4e0 <I2C_WaitOnTXEFlagUntilTimeout>
 800a29a:	4603      	mov	r3, r0
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d00d      	beq.n	800a2bc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2a4:	2b04      	cmp	r3, #4
 800a2a6:	d107      	bne.n	800a2b8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	681a      	ldr	r2, [r3, #0]
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a2b6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	e035      	b.n	800a328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a2ca:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a2cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ce:	9300      	str	r3, [sp, #0]
 800a2d0:	6a3b      	ldr	r3, [r7, #32]
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a2d8:	68f8      	ldr	r0, [r7, #12]
 800a2da:	f000 f82b 	bl	800a334 <I2C_WaitOnFlagUntilTimeout>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d00d      	beq.n	800a300 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2f2:	d103      	bne.n	800a2fc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a2fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a2fc:	2303      	movs	r3, #3
 800a2fe:	e013      	b.n	800a328 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800a300:	897b      	ldrh	r3, [r7, #10]
 800a302:	b2db      	uxtb	r3, r3
 800a304:	f043 0301 	orr.w	r3, r3, #1
 800a308:	b2da      	uxtb	r2, r3
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a312:	6a3a      	ldr	r2, [r7, #32]
 800a314:	4906      	ldr	r1, [pc, #24]	; (800a330 <I2C_RequestMemoryRead+0x1cc>)
 800a316:	68f8      	ldr	r0, [r7, #12]
 800a318:	f000 f863 	bl	800a3e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a31c:	4603      	mov	r3, r0
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d001      	beq.n	800a326 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800a322:	2301      	movs	r3, #1
 800a324:	e000      	b.n	800a328 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800a326:	2300      	movs	r3, #0
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3718      	adds	r7, #24
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}
 800a330:	00010002 	.word	0x00010002

0800a334 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b084      	sub	sp, #16
 800a338:	af00      	add	r7, sp, #0
 800a33a:	60f8      	str	r0, [r7, #12]
 800a33c:	60b9      	str	r1, [r7, #8]
 800a33e:	603b      	str	r3, [r7, #0]
 800a340:	4613      	mov	r3, r2
 800a342:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a344:	e025      	b.n	800a392 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a34c:	d021      	beq.n	800a392 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a34e:	f7fe fa8f 	bl	8008870 <HAL_GetTick>
 800a352:	4602      	mov	r2, r0
 800a354:	69bb      	ldr	r3, [r7, #24]
 800a356:	1ad3      	subs	r3, r2, r3
 800a358:	683a      	ldr	r2, [r7, #0]
 800a35a:	429a      	cmp	r2, r3
 800a35c:	d302      	bcc.n	800a364 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d116      	bne.n	800a392 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2200      	movs	r2, #0
 800a368:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	2220      	movs	r2, #32
 800a36e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	2200      	movs	r2, #0
 800a376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a37e:	f043 0220 	orr.w	r2, r3, #32
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	2200      	movs	r2, #0
 800a38a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a38e:	2301      	movs	r3, #1
 800a390:	e023      	b.n	800a3da <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	0c1b      	lsrs	r3, r3, #16
 800a396:	b2db      	uxtb	r3, r3
 800a398:	2b01      	cmp	r3, #1
 800a39a:	d10d      	bne.n	800a3b8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	695b      	ldr	r3, [r3, #20]
 800a3a2:	43da      	mvns	r2, r3
 800a3a4:	68bb      	ldr	r3, [r7, #8]
 800a3a6:	4013      	ands	r3, r2
 800a3a8:	b29b      	uxth	r3, r3
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	bf0c      	ite	eq
 800a3ae:	2301      	moveq	r3, #1
 800a3b0:	2300      	movne	r3, #0
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	461a      	mov	r2, r3
 800a3b6:	e00c      	b.n	800a3d2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	699b      	ldr	r3, [r3, #24]
 800a3be:	43da      	mvns	r2, r3
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	4013      	ands	r3, r2
 800a3c4:	b29b      	uxth	r3, r3
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	bf0c      	ite	eq
 800a3ca:	2301      	moveq	r3, #1
 800a3cc:	2300      	movne	r3, #0
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	461a      	mov	r2, r3
 800a3d2:	79fb      	ldrb	r3, [r7, #7]
 800a3d4:	429a      	cmp	r2, r3
 800a3d6:	d0b6      	beq.n	800a346 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a3d8:	2300      	movs	r3, #0
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	3710      	adds	r7, #16
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}

0800a3e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800a3e2:	b580      	push	{r7, lr}
 800a3e4:	b084      	sub	sp, #16
 800a3e6:	af00      	add	r7, sp, #0
 800a3e8:	60f8      	str	r0, [r7, #12]
 800a3ea:	60b9      	str	r1, [r7, #8]
 800a3ec:	607a      	str	r2, [r7, #4]
 800a3ee:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a3f0:	e051      	b.n	800a496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	695b      	ldr	r3, [r3, #20]
 800a3f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a400:	d123      	bne.n	800a44a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	681a      	ldr	r2, [r3, #0]
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a410:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a41a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	2200      	movs	r2, #0
 800a420:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	2220      	movs	r2, #32
 800a426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	2200      	movs	r2, #0
 800a42e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a436:	f043 0204 	orr.w	r2, r3, #4
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2200      	movs	r2, #0
 800a442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a446:	2301      	movs	r3, #1
 800a448:	e046      	b.n	800a4d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a450:	d021      	beq.n	800a496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a452:	f7fe fa0d 	bl	8008870 <HAL_GetTick>
 800a456:	4602      	mov	r2, r0
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	1ad3      	subs	r3, r2, r3
 800a45c:	687a      	ldr	r2, [r7, #4]
 800a45e:	429a      	cmp	r2, r3
 800a460:	d302      	bcc.n	800a468 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d116      	bne.n	800a496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	2200      	movs	r2, #0
 800a46c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2220      	movs	r2, #32
 800a472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	2200      	movs	r2, #0
 800a47a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a482:	f043 0220 	orr.w	r2, r3, #32
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2200      	movs	r2, #0
 800a48e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a492:	2301      	movs	r3, #1
 800a494:	e020      	b.n	800a4d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	0c1b      	lsrs	r3, r3, #16
 800a49a:	b2db      	uxtb	r3, r3
 800a49c:	2b01      	cmp	r3, #1
 800a49e:	d10c      	bne.n	800a4ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	695b      	ldr	r3, [r3, #20]
 800a4a6:	43da      	mvns	r2, r3
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	4013      	ands	r3, r2
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	bf14      	ite	ne
 800a4b2:	2301      	movne	r3, #1
 800a4b4:	2300      	moveq	r3, #0
 800a4b6:	b2db      	uxtb	r3, r3
 800a4b8:	e00b      	b.n	800a4d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	699b      	ldr	r3, [r3, #24]
 800a4c0:	43da      	mvns	r2, r3
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	4013      	ands	r3, r2
 800a4c6:	b29b      	uxth	r3, r3
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	bf14      	ite	ne
 800a4cc:	2301      	movne	r3, #1
 800a4ce:	2300      	moveq	r3, #0
 800a4d0:	b2db      	uxtb	r3, r3
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d18d      	bne.n	800a3f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800a4d6:	2300      	movs	r3, #0
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3710      	adds	r7, #16
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}

0800a4e0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	60f8      	str	r0, [r7, #12]
 800a4e8:	60b9      	str	r1, [r7, #8]
 800a4ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a4ec:	e02d      	b.n	800a54a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a4ee:	68f8      	ldr	r0, [r7, #12]
 800a4f0:	f000 f8ce 	bl	800a690 <I2C_IsAcknowledgeFailed>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d001      	beq.n	800a4fe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	e02d      	b.n	800a55a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a4fe:	68bb      	ldr	r3, [r7, #8]
 800a500:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a504:	d021      	beq.n	800a54a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a506:	f7fe f9b3 	bl	8008870 <HAL_GetTick>
 800a50a:	4602      	mov	r2, r0
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	1ad3      	subs	r3, r2, r3
 800a510:	68ba      	ldr	r2, [r7, #8]
 800a512:	429a      	cmp	r2, r3
 800a514:	d302      	bcc.n	800a51c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d116      	bne.n	800a54a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	2200      	movs	r2, #0
 800a520:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	2220      	movs	r2, #32
 800a526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	2200      	movs	r2, #0
 800a52e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a536:	f043 0220 	orr.w	r2, r3, #32
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	2200      	movs	r2, #0
 800a542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a546:	2301      	movs	r3, #1
 800a548:	e007      	b.n	800a55a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	695b      	ldr	r3, [r3, #20]
 800a550:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a554:	2b80      	cmp	r3, #128	; 0x80
 800a556:	d1ca      	bne.n	800a4ee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a558:	2300      	movs	r3, #0
}
 800a55a:	4618      	mov	r0, r3
 800a55c:	3710      	adds	r7, #16
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}

0800a562 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a562:	b580      	push	{r7, lr}
 800a564:	b084      	sub	sp, #16
 800a566:	af00      	add	r7, sp, #0
 800a568:	60f8      	str	r0, [r7, #12]
 800a56a:	60b9      	str	r1, [r7, #8]
 800a56c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a56e:	e02d      	b.n	800a5cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a570:	68f8      	ldr	r0, [r7, #12]
 800a572:	f000 f88d 	bl	800a690 <I2C_IsAcknowledgeFailed>
 800a576:	4603      	mov	r3, r0
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d001      	beq.n	800a580 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a57c:	2301      	movs	r3, #1
 800a57e:	e02d      	b.n	800a5dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a586:	d021      	beq.n	800a5cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a588:	f7fe f972 	bl	8008870 <HAL_GetTick>
 800a58c:	4602      	mov	r2, r0
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	1ad3      	subs	r3, r2, r3
 800a592:	68ba      	ldr	r2, [r7, #8]
 800a594:	429a      	cmp	r2, r3
 800a596:	d302      	bcc.n	800a59e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a598:	68bb      	ldr	r3, [r7, #8]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d116      	bne.n	800a5cc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	2220      	movs	r2, #32
 800a5a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5b8:	f043 0220 	orr.w	r2, r3, #32
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	e007      	b.n	800a5dc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	695b      	ldr	r3, [r3, #20]
 800a5d2:	f003 0304 	and.w	r3, r3, #4
 800a5d6:	2b04      	cmp	r3, #4
 800a5d8:	d1ca      	bne.n	800a570 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a5da:	2300      	movs	r3, #0
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3710      	adds	r7, #16
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}

0800a5e4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b084      	sub	sp, #16
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	60f8      	str	r0, [r7, #12]
 800a5ec:	60b9      	str	r1, [r7, #8]
 800a5ee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a5f0:	e042      	b.n	800a678 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	695b      	ldr	r3, [r3, #20]
 800a5f8:	f003 0310 	and.w	r3, r3, #16
 800a5fc:	2b10      	cmp	r3, #16
 800a5fe:	d119      	bne.n	800a634 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f06f 0210 	mvn.w	r2, #16
 800a608:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2200      	movs	r2, #0
 800a60e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	2220      	movs	r2, #32
 800a614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	2200      	movs	r2, #0
 800a61c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	2200      	movs	r2, #0
 800a62c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a630:	2301      	movs	r3, #1
 800a632:	e029      	b.n	800a688 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a634:	f7fe f91c 	bl	8008870 <HAL_GetTick>
 800a638:	4602      	mov	r2, r0
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	1ad3      	subs	r3, r2, r3
 800a63e:	68ba      	ldr	r2, [r7, #8]
 800a640:	429a      	cmp	r2, r3
 800a642:	d302      	bcc.n	800a64a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d116      	bne.n	800a678 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	2200      	movs	r2, #0
 800a64e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2220      	movs	r2, #32
 800a654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	2200      	movs	r2, #0
 800a65c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a664:	f043 0220 	orr.w	r2, r3, #32
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	2200      	movs	r2, #0
 800a670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a674:	2301      	movs	r3, #1
 800a676:	e007      	b.n	800a688 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	695b      	ldr	r3, [r3, #20]
 800a67e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a682:	2b40      	cmp	r3, #64	; 0x40
 800a684:	d1b5      	bne.n	800a5f2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a686:	2300      	movs	r3, #0
}
 800a688:	4618      	mov	r0, r3
 800a68a:	3710      	adds	r7, #16
 800a68c:	46bd      	mov	sp, r7
 800a68e:	bd80      	pop	{r7, pc}

0800a690 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a690:	b480      	push	{r7}
 800a692:	b083      	sub	sp, #12
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	695b      	ldr	r3, [r3, #20]
 800a69e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a6a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6a6:	d11b      	bne.n	800a6e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a6b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2220      	movs	r2, #32
 800a6bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6cc:	f043 0204 	orr.w	r2, r3, #4
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800a6dc:	2301      	movs	r3, #1
 800a6de:	e000      	b.n	800a6e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a6e0:	2300      	movs	r3, #0
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	370c      	adds	r7, #12
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ec:	4770      	bx	lr

0800a6ee <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a6ee:	b480      	push	{r7}
 800a6f0:	b083      	sub	sp, #12
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	6078      	str	r0, [r7, #4]
 800a6f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a6fe:	b2db      	uxtb	r3, r3
 800a700:	2b20      	cmp	r3, #32
 800a702:	d129      	bne.n	800a758 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2224      	movs	r2, #36	; 0x24
 800a708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	681a      	ldr	r2, [r3, #0]
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f022 0201 	bic.w	r2, r2, #1
 800a71a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	f022 0210 	bic.w	r2, r2, #16
 800a72a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	683a      	ldr	r2, [r7, #0]
 800a738:	430a      	orrs	r2, r1
 800a73a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	681a      	ldr	r2, [r3, #0]
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f042 0201 	orr.w	r2, r2, #1
 800a74a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2220      	movs	r2, #32
 800a750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a754:	2300      	movs	r3, #0
 800a756:	e000      	b.n	800a75a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800a758:	2302      	movs	r3, #2
  }
}
 800a75a:	4618      	mov	r0, r3
 800a75c:	370c      	adds	r7, #12
 800a75e:	46bd      	mov	sp, r7
 800a760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a764:	4770      	bx	lr

0800a766 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a766:	b480      	push	{r7}
 800a768:	b085      	sub	sp, #20
 800a76a:	af00      	add	r7, sp, #0
 800a76c:	6078      	str	r0, [r7, #4]
 800a76e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800a770:	2300      	movs	r3, #0
 800a772:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a77a:	b2db      	uxtb	r3, r3
 800a77c:	2b20      	cmp	r3, #32
 800a77e:	d12a      	bne.n	800a7d6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2224      	movs	r2, #36	; 0x24
 800a784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	681a      	ldr	r2, [r3, #0]
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	f022 0201 	bic.w	r2, r2, #1
 800a796:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a79e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800a7a0:	89fb      	ldrh	r3, [r7, #14]
 800a7a2:	f023 030f 	bic.w	r3, r3, #15
 800a7a6:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800a7a8:	683b      	ldr	r3, [r7, #0]
 800a7aa:	b29a      	uxth	r2, r3
 800a7ac:	89fb      	ldrh	r3, [r7, #14]
 800a7ae:	4313      	orrs	r3, r2
 800a7b0:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	89fa      	ldrh	r2, [r7, #14]
 800a7b8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	681a      	ldr	r2, [r3, #0]
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f042 0201 	orr.w	r2, r2, #1
 800a7c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2220      	movs	r2, #32
 800a7ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	e000      	b.n	800a7d8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800a7d6:	2302      	movs	r3, #2
  }
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3714      	adds	r7, #20
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e2:	4770      	bx	lr

0800a7e4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b084      	sub	sp, #16
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d101      	bne.n	800a7f6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	e034      	b.n	800a860 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800a7fe:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f245 5255 	movw	r2, #21845	; 0x5555
 800a808:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	687a      	ldr	r2, [r7, #4]
 800a810:	6852      	ldr	r2, [r2, #4]
 800a812:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	687a      	ldr	r2, [r7, #4]
 800a81a:	6892      	ldr	r2, [r2, #8]
 800a81c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800a81e:	f7fe f827 	bl	8008870 <HAL_GetTick>
 800a822:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800a824:	e00f      	b.n	800a846 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800a826:	f7fe f823 	bl	8008870 <HAL_GetTick>
 800a82a:	4602      	mov	r2, r0
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	1ad3      	subs	r3, r2, r3
 800a830:	2b31      	cmp	r3, #49	; 0x31
 800a832:	d908      	bls.n	800a846 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	68db      	ldr	r3, [r3, #12]
 800a83a:	f003 0303 	and.w	r3, r3, #3
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d001      	beq.n	800a846 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800a842:	2303      	movs	r3, #3
 800a844:	e00c      	b.n	800a860 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	68db      	ldr	r3, [r3, #12]
 800a84c:	f003 0303 	and.w	r3, r3, #3
 800a850:	2b00      	cmp	r3, #0
 800a852:	d1e8      	bne.n	800a826 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800a85c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a85e:	2300      	movs	r3, #0
}
 800a860:	4618      	mov	r0, r3
 800a862:	3710      	adds	r7, #16
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800a868:	b480      	push	{r7}
 800a86a:	b083      	sub	sp, #12
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800a878:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a87a:	2300      	movs	r3, #0
}
 800a87c:	4618      	mov	r0, r3
 800a87e:	370c      	adds	r7, #12
 800a880:	46bd      	mov	sp, r7
 800a882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a886:	4770      	bx	lr

0800a888 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a888:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a88a:	b08f      	sub	sp, #60	; 0x3c
 800a88c:	af0a      	add	r7, sp, #40	; 0x28
 800a88e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d101      	bne.n	800a89a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a896:	2301      	movs	r3, #1
 800a898:	e10f      	b.n	800aaba <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800a8a6:	b2db      	uxtb	r3, r3
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d106      	bne.n	800a8ba <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a8b4:	6878      	ldr	r0, [r7, #4]
 800a8b6:	f00e fe91 	bl	80195dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2203      	movs	r2, #3
 800a8be:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d102      	bne.n	800a8d4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f004 fe2c 	bl	800f536 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	603b      	str	r3, [r7, #0]
 800a8e4:	687e      	ldr	r6, [r7, #4]
 800a8e6:	466d      	mov	r5, sp
 800a8e8:	f106 0410 	add.w	r4, r6, #16
 800a8ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a8ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a8f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a8f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a8f4:	e894 0003 	ldmia.w	r4, {r0, r1}
 800a8f8:	e885 0003 	stmia.w	r5, {r0, r1}
 800a8fc:	1d33      	adds	r3, r6, #4
 800a8fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a900:	6838      	ldr	r0, [r7, #0]
 800a902:	f004 fd03 	bl	800f30c <USB_CoreInit>
 800a906:	4603      	mov	r3, r0
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d005      	beq.n	800a918 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2202      	movs	r2, #2
 800a910:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800a914:	2301      	movs	r3, #1
 800a916:	e0d0      	b.n	800aaba <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	2100      	movs	r1, #0
 800a91e:	4618      	mov	r0, r3
 800a920:	f004 fe1a 	bl	800f558 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a924:	2300      	movs	r3, #0
 800a926:	73fb      	strb	r3, [r7, #15]
 800a928:	e04a      	b.n	800a9c0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a92a:	7bfa      	ldrb	r2, [r7, #15]
 800a92c:	6879      	ldr	r1, [r7, #4]
 800a92e:	4613      	mov	r3, r2
 800a930:	00db      	lsls	r3, r3, #3
 800a932:	1a9b      	subs	r3, r3, r2
 800a934:	009b      	lsls	r3, r3, #2
 800a936:	440b      	add	r3, r1
 800a938:	333d      	adds	r3, #61	; 0x3d
 800a93a:	2201      	movs	r2, #1
 800a93c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a93e:	7bfa      	ldrb	r2, [r7, #15]
 800a940:	6879      	ldr	r1, [r7, #4]
 800a942:	4613      	mov	r3, r2
 800a944:	00db      	lsls	r3, r3, #3
 800a946:	1a9b      	subs	r3, r3, r2
 800a948:	009b      	lsls	r3, r3, #2
 800a94a:	440b      	add	r3, r1
 800a94c:	333c      	adds	r3, #60	; 0x3c
 800a94e:	7bfa      	ldrb	r2, [r7, #15]
 800a950:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a952:	7bfa      	ldrb	r2, [r7, #15]
 800a954:	7bfb      	ldrb	r3, [r7, #15]
 800a956:	b298      	uxth	r0, r3
 800a958:	6879      	ldr	r1, [r7, #4]
 800a95a:	4613      	mov	r3, r2
 800a95c:	00db      	lsls	r3, r3, #3
 800a95e:	1a9b      	subs	r3, r3, r2
 800a960:	009b      	lsls	r3, r3, #2
 800a962:	440b      	add	r3, r1
 800a964:	3342      	adds	r3, #66	; 0x42
 800a966:	4602      	mov	r2, r0
 800a968:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a96a:	7bfa      	ldrb	r2, [r7, #15]
 800a96c:	6879      	ldr	r1, [r7, #4]
 800a96e:	4613      	mov	r3, r2
 800a970:	00db      	lsls	r3, r3, #3
 800a972:	1a9b      	subs	r3, r3, r2
 800a974:	009b      	lsls	r3, r3, #2
 800a976:	440b      	add	r3, r1
 800a978:	333f      	adds	r3, #63	; 0x3f
 800a97a:	2200      	movs	r2, #0
 800a97c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a97e:	7bfa      	ldrb	r2, [r7, #15]
 800a980:	6879      	ldr	r1, [r7, #4]
 800a982:	4613      	mov	r3, r2
 800a984:	00db      	lsls	r3, r3, #3
 800a986:	1a9b      	subs	r3, r3, r2
 800a988:	009b      	lsls	r3, r3, #2
 800a98a:	440b      	add	r3, r1
 800a98c:	3344      	adds	r3, #68	; 0x44
 800a98e:	2200      	movs	r2, #0
 800a990:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a992:	7bfa      	ldrb	r2, [r7, #15]
 800a994:	6879      	ldr	r1, [r7, #4]
 800a996:	4613      	mov	r3, r2
 800a998:	00db      	lsls	r3, r3, #3
 800a99a:	1a9b      	subs	r3, r3, r2
 800a99c:	009b      	lsls	r3, r3, #2
 800a99e:	440b      	add	r3, r1
 800a9a0:	3348      	adds	r3, #72	; 0x48
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a9a6:	7bfa      	ldrb	r2, [r7, #15]
 800a9a8:	6879      	ldr	r1, [r7, #4]
 800a9aa:	4613      	mov	r3, r2
 800a9ac:	00db      	lsls	r3, r3, #3
 800a9ae:	1a9b      	subs	r3, r3, r2
 800a9b0:	009b      	lsls	r3, r3, #2
 800a9b2:	440b      	add	r3, r1
 800a9b4:	3350      	adds	r3, #80	; 0x50
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a9ba:	7bfb      	ldrb	r3, [r7, #15]
 800a9bc:	3301      	adds	r3, #1
 800a9be:	73fb      	strb	r3, [r7, #15]
 800a9c0:	7bfa      	ldrb	r2, [r7, #15]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	685b      	ldr	r3, [r3, #4]
 800a9c6:	429a      	cmp	r2, r3
 800a9c8:	d3af      	bcc.n	800a92a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	73fb      	strb	r3, [r7, #15]
 800a9ce:	e044      	b.n	800aa5a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800a9d0:	7bfa      	ldrb	r2, [r7, #15]
 800a9d2:	6879      	ldr	r1, [r7, #4]
 800a9d4:	4613      	mov	r3, r2
 800a9d6:	00db      	lsls	r3, r3, #3
 800a9d8:	1a9b      	subs	r3, r3, r2
 800a9da:	009b      	lsls	r3, r3, #2
 800a9dc:	440b      	add	r3, r1
 800a9de:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800a9e6:	7bfa      	ldrb	r2, [r7, #15]
 800a9e8:	6879      	ldr	r1, [r7, #4]
 800a9ea:	4613      	mov	r3, r2
 800a9ec:	00db      	lsls	r3, r3, #3
 800a9ee:	1a9b      	subs	r3, r3, r2
 800a9f0:	009b      	lsls	r3, r3, #2
 800a9f2:	440b      	add	r3, r1
 800a9f4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800a9f8:	7bfa      	ldrb	r2, [r7, #15]
 800a9fa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a9fc:	7bfa      	ldrb	r2, [r7, #15]
 800a9fe:	6879      	ldr	r1, [r7, #4]
 800aa00:	4613      	mov	r3, r2
 800aa02:	00db      	lsls	r3, r3, #3
 800aa04:	1a9b      	subs	r3, r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	440b      	add	r3, r1
 800aa0a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800aa0e:	2200      	movs	r2, #0
 800aa10:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800aa12:	7bfa      	ldrb	r2, [r7, #15]
 800aa14:	6879      	ldr	r1, [r7, #4]
 800aa16:	4613      	mov	r3, r2
 800aa18:	00db      	lsls	r3, r3, #3
 800aa1a:	1a9b      	subs	r3, r3, r2
 800aa1c:	009b      	lsls	r3, r3, #2
 800aa1e:	440b      	add	r3, r1
 800aa20:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800aa24:	2200      	movs	r2, #0
 800aa26:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800aa28:	7bfa      	ldrb	r2, [r7, #15]
 800aa2a:	6879      	ldr	r1, [r7, #4]
 800aa2c:	4613      	mov	r3, r2
 800aa2e:	00db      	lsls	r3, r3, #3
 800aa30:	1a9b      	subs	r3, r3, r2
 800aa32:	009b      	lsls	r3, r3, #2
 800aa34:	440b      	add	r3, r1
 800aa36:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800aa3e:	7bfa      	ldrb	r2, [r7, #15]
 800aa40:	6879      	ldr	r1, [r7, #4]
 800aa42:	4613      	mov	r3, r2
 800aa44:	00db      	lsls	r3, r3, #3
 800aa46:	1a9b      	subs	r3, r3, r2
 800aa48:	009b      	lsls	r3, r3, #2
 800aa4a:	440b      	add	r3, r1
 800aa4c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800aa50:	2200      	movs	r2, #0
 800aa52:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800aa54:	7bfb      	ldrb	r3, [r7, #15]
 800aa56:	3301      	adds	r3, #1
 800aa58:	73fb      	strb	r3, [r7, #15]
 800aa5a:	7bfa      	ldrb	r2, [r7, #15]
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	685b      	ldr	r3, [r3, #4]
 800aa60:	429a      	cmp	r2, r3
 800aa62:	d3b5      	bcc.n	800a9d0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	603b      	str	r3, [r7, #0]
 800aa6a:	687e      	ldr	r6, [r7, #4]
 800aa6c:	466d      	mov	r5, sp
 800aa6e:	f106 0410 	add.w	r4, r6, #16
 800aa72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800aa74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800aa76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800aa78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800aa7a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800aa7e:	e885 0003 	stmia.w	r5, {r0, r1}
 800aa82:	1d33      	adds	r3, r6, #4
 800aa84:	cb0e      	ldmia	r3, {r1, r2, r3}
 800aa86:	6838      	ldr	r0, [r7, #0]
 800aa88:	f004 fdb2 	bl	800f5f0 <USB_DevInit>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d005      	beq.n	800aa9e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	2202      	movs	r2, #2
 800aa96:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	e00d      	b.n	800aaba <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	4618      	mov	r0, r3
 800aab4:	f005 fe2e 	bl	8010714 <USB_DevDisconnect>

  return HAL_OK;
 800aab8:	2300      	movs	r3, #0
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	3714      	adds	r7, #20
 800aabe:	46bd      	mov	sp, r7
 800aac0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800aac2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800aac2:	b580      	push	{r7, lr}
 800aac4:	b084      	sub	sp, #16
 800aac6:	af00      	add	r7, sp, #0
 800aac8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800aad6:	2b01      	cmp	r3, #1
 800aad8:	d101      	bne.n	800aade <HAL_PCD_Start+0x1c>
 800aada:	2302      	movs	r3, #2
 800aadc:	e020      	b.n	800ab20 <HAL_PCD_Start+0x5e>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2201      	movs	r2, #1
 800aae2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaea:	2b01      	cmp	r3, #1
 800aaec:	d109      	bne.n	800ab02 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	d005      	beq.n	800ab02 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aafa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	4618      	mov	r0, r3
 800ab08:	f004 fd04 	bl	800f514 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	4618      	mov	r0, r3
 800ab12:	f005 fdde 	bl	80106d2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	2200      	movs	r2, #0
 800ab1a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800ab1e:	2300      	movs	r3, #0
}
 800ab20:	4618      	mov	r0, r3
 800ab22:	3710      	adds	r7, #16
 800ab24:	46bd      	mov	sp, r7
 800ab26:	bd80      	pop	{r7, pc}

0800ab28 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800ab28:	b590      	push	{r4, r7, lr}
 800ab2a:	b08d      	sub	sp, #52	; 0x34
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab36:	6a3b      	ldr	r3, [r7, #32]
 800ab38:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	4618      	mov	r0, r3
 800ab40:	f005 fe9c 	bl	801087c <USB_GetMode>
 800ab44:	4603      	mov	r3, r0
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	f040 839d 	bne.w	800b286 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	4618      	mov	r0, r3
 800ab52:	f005 fe00 	bl	8010756 <USB_ReadInterrupts>
 800ab56:	4603      	mov	r3, r0
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	f000 8393 	beq.w	800b284 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	4618      	mov	r0, r3
 800ab64:	f005 fdf7 	bl	8010756 <USB_ReadInterrupts>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	f003 0302 	and.w	r3, r3, #2
 800ab6e:	2b02      	cmp	r3, #2
 800ab70:	d107      	bne.n	800ab82 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	695a      	ldr	r2, [r3, #20]
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	f002 0202 	and.w	r2, r2, #2
 800ab80:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	4618      	mov	r0, r3
 800ab88:	f005 fde5 	bl	8010756 <USB_ReadInterrupts>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	f003 0310 	and.w	r3, r3, #16
 800ab92:	2b10      	cmp	r3, #16
 800ab94:	d161      	bne.n	800ac5a <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	699a      	ldr	r2, [r3, #24]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	f022 0210 	bic.w	r2, r2, #16
 800aba4:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800aba6:	6a3b      	ldr	r3, [r7, #32]
 800aba8:	6a1b      	ldr	r3, [r3, #32]
 800abaa:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800abac:	69bb      	ldr	r3, [r7, #24]
 800abae:	f003 020f 	and.w	r2, r3, #15
 800abb2:	4613      	mov	r3, r2
 800abb4:	00db      	lsls	r3, r3, #3
 800abb6:	1a9b      	subs	r3, r3, r2
 800abb8:	009b      	lsls	r3, r3, #2
 800abba:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800abbe:	687a      	ldr	r2, [r7, #4]
 800abc0:	4413      	add	r3, r2
 800abc2:	3304      	adds	r3, #4
 800abc4:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800abc6:	69bb      	ldr	r3, [r7, #24]
 800abc8:	0c5b      	lsrs	r3, r3, #17
 800abca:	f003 030f 	and.w	r3, r3, #15
 800abce:	2b02      	cmp	r3, #2
 800abd0:	d124      	bne.n	800ac1c <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800abd2:	69ba      	ldr	r2, [r7, #24]
 800abd4:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800abd8:	4013      	ands	r3, r2
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d035      	beq.n	800ac4a <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800abde:	697b      	ldr	r3, [r7, #20]
 800abe0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800abe2:	69bb      	ldr	r3, [r7, #24]
 800abe4:	091b      	lsrs	r3, r3, #4
 800abe6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800abe8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800abec:	b29b      	uxth	r3, r3
 800abee:	461a      	mov	r2, r3
 800abf0:	6a38      	ldr	r0, [r7, #32]
 800abf2:	f005 fc1c 	bl	801042e <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800abf6:	697b      	ldr	r3, [r7, #20]
 800abf8:	68da      	ldr	r2, [r3, #12]
 800abfa:	69bb      	ldr	r3, [r7, #24]
 800abfc:	091b      	lsrs	r3, r3, #4
 800abfe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ac02:	441a      	add	r2, r3
 800ac04:	697b      	ldr	r3, [r7, #20]
 800ac06:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ac08:	697b      	ldr	r3, [r7, #20]
 800ac0a:	699a      	ldr	r2, [r3, #24]
 800ac0c:	69bb      	ldr	r3, [r7, #24]
 800ac0e:	091b      	lsrs	r3, r3, #4
 800ac10:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ac14:	441a      	add	r2, r3
 800ac16:	697b      	ldr	r3, [r7, #20]
 800ac18:	619a      	str	r2, [r3, #24]
 800ac1a:	e016      	b.n	800ac4a <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800ac1c:	69bb      	ldr	r3, [r7, #24]
 800ac1e:	0c5b      	lsrs	r3, r3, #17
 800ac20:	f003 030f 	and.w	r3, r3, #15
 800ac24:	2b06      	cmp	r3, #6
 800ac26:	d110      	bne.n	800ac4a <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800ac2e:	2208      	movs	r2, #8
 800ac30:	4619      	mov	r1, r3
 800ac32:	6a38      	ldr	r0, [r7, #32]
 800ac34:	f005 fbfb 	bl	801042e <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ac38:	697b      	ldr	r3, [r7, #20]
 800ac3a:	699a      	ldr	r2, [r3, #24]
 800ac3c:	69bb      	ldr	r3, [r7, #24]
 800ac3e:	091b      	lsrs	r3, r3, #4
 800ac40:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ac44:	441a      	add	r2, r3
 800ac46:	697b      	ldr	r3, [r7, #20]
 800ac48:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	699a      	ldr	r2, [r3, #24]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f042 0210 	orr.w	r2, r2, #16
 800ac58:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	4618      	mov	r0, r3
 800ac60:	f005 fd79 	bl	8010756 <USB_ReadInterrupts>
 800ac64:	4603      	mov	r3, r0
 800ac66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ac6a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800ac6e:	d16e      	bne.n	800ad4e <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800ac70:	2300      	movs	r3, #0
 800ac72:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	4618      	mov	r0, r3
 800ac7a:	f005 fd7f 	bl	801077c <USB_ReadDevAllOutEpInterrupt>
 800ac7e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800ac80:	e062      	b.n	800ad48 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800ac82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac84:	f003 0301 	and.w	r3, r3, #1
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d057      	beq.n	800ad3c <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac92:	b2d2      	uxtb	r2, r2
 800ac94:	4611      	mov	r1, r2
 800ac96:	4618      	mov	r0, r3
 800ac98:	f005 fda4 	bl	80107e4 <USB_ReadDevOutEPInterrupt>
 800ac9c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	f003 0301 	and.w	r3, r3, #1
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d00c      	beq.n	800acc2 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800aca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acaa:	015a      	lsls	r2, r3, #5
 800acac:	69fb      	ldr	r3, [r7, #28]
 800acae:	4413      	add	r3, r2
 800acb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acb4:	461a      	mov	r2, r3
 800acb6:	2301      	movs	r3, #1
 800acb8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800acba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800acbc:	6878      	ldr	r0, [r7, #4]
 800acbe:	f000 fdb1 	bl	800b824 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800acc2:	693b      	ldr	r3, [r7, #16]
 800acc4:	f003 0308 	and.w	r3, r3, #8
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d00c      	beq.n	800ace6 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800accc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acce:	015a      	lsls	r2, r3, #5
 800acd0:	69fb      	ldr	r3, [r7, #28]
 800acd2:	4413      	add	r3, r2
 800acd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acd8:	461a      	mov	r2, r3
 800acda:	2308      	movs	r3, #8
 800acdc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800acde:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f000 feab 	bl	800ba3c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	f003 0310 	and.w	r3, r3, #16
 800acec:	2b00      	cmp	r3, #0
 800acee:	d008      	beq.n	800ad02 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800acf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acf2:	015a      	lsls	r2, r3, #5
 800acf4:	69fb      	ldr	r3, [r7, #28]
 800acf6:	4413      	add	r3, r2
 800acf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acfc:	461a      	mov	r2, r3
 800acfe:	2310      	movs	r3, #16
 800ad00:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ad02:	693b      	ldr	r3, [r7, #16]
 800ad04:	f003 0320 	and.w	r3, r3, #32
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d008      	beq.n	800ad1e <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ad0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad0e:	015a      	lsls	r2, r3, #5
 800ad10:	69fb      	ldr	r3, [r7, #28]
 800ad12:	4413      	add	r3, r2
 800ad14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad18:	461a      	mov	r2, r3
 800ad1a:	2320      	movs	r3, #32
 800ad1c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800ad1e:	693b      	ldr	r3, [r7, #16]
 800ad20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d009      	beq.n	800ad3c <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800ad28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad2a:	015a      	lsls	r2, r3, #5
 800ad2c:	69fb      	ldr	r3, [r7, #28]
 800ad2e:	4413      	add	r3, r2
 800ad30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad34:	461a      	mov	r2, r3
 800ad36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ad3a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800ad3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad3e:	3301      	adds	r3, #1
 800ad40:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800ad42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad44:	085b      	lsrs	r3, r3, #1
 800ad46:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800ad48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d199      	bne.n	800ac82 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	4618      	mov	r0, r3
 800ad54:	f005 fcff 	bl	8010756 <USB_ReadInterrupts>
 800ad58:	4603      	mov	r3, r0
 800ad5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ad5e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ad62:	f040 80c0 	bne.w	800aee6 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	f005 fd20 	bl	80107b0 <USB_ReadDevAllInEpInterrupt>
 800ad70:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800ad72:	2300      	movs	r3, #0
 800ad74:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800ad76:	e0b2      	b.n	800aede <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800ad78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad7a:	f003 0301 	and.w	r3, r3, #1
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	f000 80a7 	beq.w	800aed2 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad8a:	b2d2      	uxtb	r2, r2
 800ad8c:	4611      	mov	r1, r2
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f005 fd46 	bl	8010820 <USB_ReadDevInEPInterrupt>
 800ad94:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	f003 0301 	and.w	r3, r3, #1
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d057      	beq.n	800ae50 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800ada0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ada2:	f003 030f 	and.w	r3, r3, #15
 800ada6:	2201      	movs	r2, #1
 800ada8:	fa02 f303 	lsl.w	r3, r2, r3
 800adac:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800adae:	69fb      	ldr	r3, [r7, #28]
 800adb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	43db      	mvns	r3, r3
 800adba:	69f9      	ldr	r1, [r7, #28]
 800adbc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800adc0:	4013      	ands	r3, r2
 800adc2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800adc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adc6:	015a      	lsls	r2, r3, #5
 800adc8:	69fb      	ldr	r3, [r7, #28]
 800adca:	4413      	add	r3, r2
 800adcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800add0:	461a      	mov	r2, r3
 800add2:	2301      	movs	r3, #1
 800add4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	691b      	ldr	r3, [r3, #16]
 800adda:	2b01      	cmp	r3, #1
 800addc:	d132      	bne.n	800ae44 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800adde:	6879      	ldr	r1, [r7, #4]
 800ade0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ade2:	4613      	mov	r3, r2
 800ade4:	00db      	lsls	r3, r3, #3
 800ade6:	1a9b      	subs	r3, r3, r2
 800ade8:	009b      	lsls	r3, r3, #2
 800adea:	440b      	add	r3, r1
 800adec:	3348      	adds	r3, #72	; 0x48
 800adee:	6819      	ldr	r1, [r3, #0]
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800adf4:	4613      	mov	r3, r2
 800adf6:	00db      	lsls	r3, r3, #3
 800adf8:	1a9b      	subs	r3, r3, r2
 800adfa:	009b      	lsls	r3, r3, #2
 800adfc:	4403      	add	r3, r0
 800adfe:	3344      	adds	r3, #68	; 0x44
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	4419      	add	r1, r3
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae08:	4613      	mov	r3, r2
 800ae0a:	00db      	lsls	r3, r3, #3
 800ae0c:	1a9b      	subs	r3, r3, r2
 800ae0e:	009b      	lsls	r3, r3, #2
 800ae10:	4403      	add	r3, r0
 800ae12:	3348      	adds	r3, #72	; 0x48
 800ae14:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800ae16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d113      	bne.n	800ae44 <HAL_PCD_IRQHandler+0x31c>
 800ae1c:	6879      	ldr	r1, [r7, #4]
 800ae1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae20:	4613      	mov	r3, r2
 800ae22:	00db      	lsls	r3, r3, #3
 800ae24:	1a9b      	subs	r3, r3, r2
 800ae26:	009b      	lsls	r3, r3, #2
 800ae28:	440b      	add	r3, r1
 800ae2a:	3350      	adds	r3, #80	; 0x50
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d108      	bne.n	800ae44 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6818      	ldr	r0, [r3, #0]
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800ae3c:	461a      	mov	r2, r3
 800ae3e:	2101      	movs	r1, #1
 800ae40:	f005 fd4e 	bl	80108e0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800ae44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae46:	b2db      	uxtb	r3, r3
 800ae48:	4619      	mov	r1, r3
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f00e fc55 	bl	80196fa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800ae50:	693b      	ldr	r3, [r7, #16]
 800ae52:	f003 0308 	and.w	r3, r3, #8
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d008      	beq.n	800ae6c <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800ae5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae5c:	015a      	lsls	r2, r3, #5
 800ae5e:	69fb      	ldr	r3, [r7, #28]
 800ae60:	4413      	add	r3, r2
 800ae62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae66:	461a      	mov	r2, r3
 800ae68:	2308      	movs	r3, #8
 800ae6a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800ae6c:	693b      	ldr	r3, [r7, #16]
 800ae6e:	f003 0310 	and.w	r3, r3, #16
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d008      	beq.n	800ae88 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800ae76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae78:	015a      	lsls	r2, r3, #5
 800ae7a:	69fb      	ldr	r3, [r7, #28]
 800ae7c:	4413      	add	r3, r2
 800ae7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae82:	461a      	mov	r2, r3
 800ae84:	2310      	movs	r3, #16
 800ae86:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d008      	beq.n	800aea4 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800ae92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae94:	015a      	lsls	r2, r3, #5
 800ae96:	69fb      	ldr	r3, [r7, #28]
 800ae98:	4413      	add	r3, r2
 800ae9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae9e:	461a      	mov	r2, r3
 800aea0:	2340      	movs	r3, #64	; 0x40
 800aea2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	f003 0302 	and.w	r3, r3, #2
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d008      	beq.n	800aec0 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800aeae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeb0:	015a      	lsls	r2, r3, #5
 800aeb2:	69fb      	ldr	r3, [r7, #28]
 800aeb4:	4413      	add	r3, r2
 800aeb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aeba:	461a      	mov	r2, r3
 800aebc:	2302      	movs	r3, #2
 800aebe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800aec0:	693b      	ldr	r3, [r7, #16]
 800aec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d003      	beq.n	800aed2 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800aeca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f000 fc1b 	bl	800b708 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800aed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aed4:	3301      	adds	r3, #1
 800aed6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800aed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeda:	085b      	lsrs	r3, r3, #1
 800aedc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800aede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	f47f af49 	bne.w	800ad78 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	4618      	mov	r0, r3
 800aeec:	f005 fc33 	bl	8010756 <USB_ReadInterrupts>
 800aef0:	4603      	mov	r3, r0
 800aef2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aef6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aefa:	d122      	bne.n	800af42 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800aefc:	69fb      	ldr	r3, [r7, #28]
 800aefe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af02:	685b      	ldr	r3, [r3, #4]
 800af04:	69fa      	ldr	r2, [r7, #28]
 800af06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800af0a:	f023 0301 	bic.w	r3, r3, #1
 800af0e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800af16:	2b01      	cmp	r3, #1
 800af18:	d108      	bne.n	800af2c <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	2200      	movs	r2, #0
 800af1e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800af22:	2100      	movs	r1, #0
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f000 fe27 	bl	800bb78 <HAL_PCDEx_LPM_Callback>
 800af2a:	e002      	b.n	800af32 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800af2c:	6878      	ldr	r0, [r7, #4]
 800af2e:	f00e fc5b 	bl	80197e8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	695a      	ldr	r2, [r3, #20]
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800af40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	4618      	mov	r0, r3
 800af48:	f005 fc05 	bl	8010756 <USB_ReadInterrupts>
 800af4c:	4603      	mov	r3, r0
 800af4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800af52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800af56:	d112      	bne.n	800af7e <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800af58:	69fb      	ldr	r3, [r7, #28]
 800af5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af5e:	689b      	ldr	r3, [r3, #8]
 800af60:	f003 0301 	and.w	r3, r3, #1
 800af64:	2b01      	cmp	r3, #1
 800af66:	d102      	bne.n	800af6e <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800af68:	6878      	ldr	r0, [r7, #4]
 800af6a:	f00e fc17 	bl	801979c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	695a      	ldr	r2, [r3, #20]
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800af7c:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	4618      	mov	r0, r3
 800af84:	f005 fbe7 	bl	8010756 <USB_ReadInterrupts>
 800af88:	4603      	mov	r3, r0
 800af8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800af8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af92:	f040 80c7 	bne.w	800b124 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800af96:	69fb      	ldr	r3, [r7, #28]
 800af98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af9c:	685b      	ldr	r3, [r3, #4]
 800af9e:	69fa      	ldr	r2, [r7, #28]
 800afa0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800afa4:	f023 0301 	bic.w	r3, r3, #1
 800afa8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	2110      	movs	r1, #16
 800afb0:	4618      	mov	r0, r3
 800afb2:	f004 fc81 	bl	800f8b8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800afb6:	2300      	movs	r3, #0
 800afb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800afba:	e056      	b.n	800b06a <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800afbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afbe:	015a      	lsls	r2, r3, #5
 800afc0:	69fb      	ldr	r3, [r7, #28]
 800afc2:	4413      	add	r3, r2
 800afc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800afc8:	461a      	mov	r2, r3
 800afca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800afce:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800afd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afd2:	015a      	lsls	r2, r3, #5
 800afd4:	69fb      	ldr	r3, [r7, #28]
 800afd6:	4413      	add	r3, r2
 800afd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800afe0:	0151      	lsls	r1, r2, #5
 800afe2:	69fa      	ldr	r2, [r7, #28]
 800afe4:	440a      	add	r2, r1
 800afe6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800afea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800afee:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800aff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aff2:	015a      	lsls	r2, r3, #5
 800aff4:	69fb      	ldr	r3, [r7, #28]
 800aff6:	4413      	add	r3, r2
 800aff8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b000:	0151      	lsls	r1, r2, #5
 800b002:	69fa      	ldr	r2, [r7, #28]
 800b004:	440a      	add	r2, r1
 800b006:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b00a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b00e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800b010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b012:	015a      	lsls	r2, r3, #5
 800b014:	69fb      	ldr	r3, [r7, #28]
 800b016:	4413      	add	r3, r2
 800b018:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b01c:	461a      	mov	r2, r3
 800b01e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b022:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b026:	015a      	lsls	r2, r3, #5
 800b028:	69fb      	ldr	r3, [r7, #28]
 800b02a:	4413      	add	r3, r2
 800b02c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b034:	0151      	lsls	r1, r2, #5
 800b036:	69fa      	ldr	r2, [r7, #28]
 800b038:	440a      	add	r2, r1
 800b03a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b03e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b042:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b046:	015a      	lsls	r2, r3, #5
 800b048:	69fb      	ldr	r3, [r7, #28]
 800b04a:	4413      	add	r3, r2
 800b04c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b054:	0151      	lsls	r1, r2, #5
 800b056:	69fa      	ldr	r2, [r7, #28]
 800b058:	440a      	add	r2, r1
 800b05a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b05e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b062:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b066:	3301      	adds	r3, #1
 800b068:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b070:	429a      	cmp	r2, r3
 800b072:	d3a3      	bcc.n	800afbc <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800b074:	69fb      	ldr	r3, [r7, #28]
 800b076:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b07a:	69db      	ldr	r3, [r3, #28]
 800b07c:	69fa      	ldr	r2, [r7, #28]
 800b07e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b082:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800b086:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d016      	beq.n	800b0be <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800b090:	69fb      	ldr	r3, [r7, #28]
 800b092:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b096:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b09a:	69fa      	ldr	r2, [r7, #28]
 800b09c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b0a0:	f043 030b 	orr.w	r3, r3, #11
 800b0a4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800b0a8:	69fb      	ldr	r3, [r7, #28]
 800b0aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b0b0:	69fa      	ldr	r2, [r7, #28]
 800b0b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b0b6:	f043 030b 	orr.w	r3, r3, #11
 800b0ba:	6453      	str	r3, [r2, #68]	; 0x44
 800b0bc:	e015      	b.n	800b0ea <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800b0be:	69fb      	ldr	r3, [r7, #28]
 800b0c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0c4:	695b      	ldr	r3, [r3, #20]
 800b0c6:	69fa      	ldr	r2, [r7, #28]
 800b0c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b0cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b0d0:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800b0d4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800b0d6:	69fb      	ldr	r3, [r7, #28]
 800b0d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0dc:	691b      	ldr	r3, [r3, #16]
 800b0de:	69fa      	ldr	r2, [r7, #28]
 800b0e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b0e4:	f043 030b 	orr.w	r3, r3, #11
 800b0e8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800b0ea:	69fb      	ldr	r3, [r7, #28]
 800b0ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	69fa      	ldr	r2, [r7, #28]
 800b0f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b0f8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b0fc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6818      	ldr	r0, [r3, #0]
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	691b      	ldr	r3, [r3, #16]
 800b106:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800b10e:	461a      	mov	r2, r3
 800b110:	f005 fbe6 	bl	80108e0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	695a      	ldr	r2, [r3, #20]
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800b122:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	4618      	mov	r0, r3
 800b12a:	f005 fb14 	bl	8010756 <USB_ReadInterrupts>
 800b12e:	4603      	mov	r3, r0
 800b130:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b134:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b138:	d124      	bne.n	800b184 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	4618      	mov	r0, r3
 800b140:	f005 fbaa 	bl	8010898 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	4618      	mov	r0, r3
 800b14a:	f004 fc12 	bl	800f972 <USB_GetDevSpeed>
 800b14e:	4603      	mov	r3, r0
 800b150:	461a      	mov	r2, r3
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681c      	ldr	r4, [r3, #0]
 800b15a:	f001 f995 	bl	800c488 <HAL_RCC_GetHCLKFreq>
 800b15e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800b164:	b2db      	uxtb	r3, r3
 800b166:	461a      	mov	r2, r3
 800b168:	4620      	mov	r0, r4
 800b16a:	f004 f931 	bl	800f3d0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f00e faeb 	bl	801974a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	695a      	ldr	r2, [r3, #20]
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800b182:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	4618      	mov	r0, r3
 800b18a:	f005 fae4 	bl	8010756 <USB_ReadInterrupts>
 800b18e:	4603      	mov	r3, r0
 800b190:	f003 0308 	and.w	r3, r3, #8
 800b194:	2b08      	cmp	r3, #8
 800b196:	d10a      	bne.n	800b1ae <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800b198:	6878      	ldr	r0, [r7, #4]
 800b19a:	f00e fac8 	bl	801972e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	695a      	ldr	r2, [r3, #20]
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	f002 0208 	and.w	r2, r2, #8
 800b1ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	f005 facf 	bl	8010756 <USB_ReadInterrupts>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b1be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b1c2:	d10f      	bne.n	800b1e4 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800b1c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1ca:	b2db      	uxtb	r3, r3
 800b1cc:	4619      	mov	r1, r3
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f00e fb2a 	bl	8019828 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	695a      	ldr	r2, [r3, #20]
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800b1e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	f005 fab4 	bl	8010756 <USB_ReadInterrupts>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b1f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b1f8:	d10f      	bne.n	800b21a <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800b1fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b200:	b2db      	uxtb	r3, r3
 800b202:	4619      	mov	r1, r3
 800b204:	6878      	ldr	r0, [r7, #4]
 800b206:	f00e fafd 	bl	8019804 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	695a      	ldr	r2, [r3, #20]
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800b218:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	4618      	mov	r0, r3
 800b220:	f005 fa99 	bl	8010756 <USB_ReadInterrupts>
 800b224:	4603      	mov	r3, r0
 800b226:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b22a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b22e:	d10a      	bne.n	800b246 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f00e fb0b 	bl	801984c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	695a      	ldr	r2, [r3, #20]
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800b244:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	4618      	mov	r0, r3
 800b24c:	f005 fa83 	bl	8010756 <USB_ReadInterrupts>
 800b250:	4603      	mov	r3, r0
 800b252:	f003 0304 	and.w	r3, r3, #4
 800b256:	2b04      	cmp	r3, #4
 800b258:	d115      	bne.n	800b286 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	685b      	ldr	r3, [r3, #4]
 800b260:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800b262:	69bb      	ldr	r3, [r7, #24]
 800b264:	f003 0304 	and.w	r3, r3, #4
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d002      	beq.n	800b272 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800b26c:	6878      	ldr	r0, [r7, #4]
 800b26e:	f00e fafb 	bl	8019868 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	6859      	ldr	r1, [r3, #4]
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	69ba      	ldr	r2, [r7, #24]
 800b27e:	430a      	orrs	r2, r1
 800b280:	605a      	str	r2, [r3, #4]
 800b282:	e000      	b.n	800b286 <HAL_PCD_IRQHandler+0x75e>
      return;
 800b284:	bf00      	nop
    }
  }
}
 800b286:	3734      	adds	r7, #52	; 0x34
 800b288:	46bd      	mov	sp, r7
 800b28a:	bd90      	pop	{r4, r7, pc}

0800b28c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b082      	sub	sp, #8
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
 800b294:	460b      	mov	r3, r1
 800b296:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800b29e:	2b01      	cmp	r3, #1
 800b2a0:	d101      	bne.n	800b2a6 <HAL_PCD_SetAddress+0x1a>
 800b2a2:	2302      	movs	r3, #2
 800b2a4:	e013      	b.n	800b2ce <HAL_PCD_SetAddress+0x42>
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2201      	movs	r2, #1
 800b2aa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	78fa      	ldrb	r2, [r7, #3]
 800b2b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	78fa      	ldrb	r2, [r7, #3]
 800b2bc:	4611      	mov	r1, r2
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f005 f9e1 	bl	8010686 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800b2cc:	2300      	movs	r3, #0
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3708      	adds	r7, #8
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b084      	sub	sp, #16
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
 800b2de:	4608      	mov	r0, r1
 800b2e0:	4611      	mov	r1, r2
 800b2e2:	461a      	mov	r2, r3
 800b2e4:	4603      	mov	r3, r0
 800b2e6:	70fb      	strb	r3, [r7, #3]
 800b2e8:	460b      	mov	r3, r1
 800b2ea:	803b      	strh	r3, [r7, #0]
 800b2ec:	4613      	mov	r3, r2
 800b2ee:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b2f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	da0f      	bge.n	800b31c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b2fc:	78fb      	ldrb	r3, [r7, #3]
 800b2fe:	f003 020f 	and.w	r2, r3, #15
 800b302:	4613      	mov	r3, r2
 800b304:	00db      	lsls	r3, r3, #3
 800b306:	1a9b      	subs	r3, r3, r2
 800b308:	009b      	lsls	r3, r3, #2
 800b30a:	3338      	adds	r3, #56	; 0x38
 800b30c:	687a      	ldr	r2, [r7, #4]
 800b30e:	4413      	add	r3, r2
 800b310:	3304      	adds	r3, #4
 800b312:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	2201      	movs	r2, #1
 800b318:	705a      	strb	r2, [r3, #1]
 800b31a:	e00f      	b.n	800b33c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b31c:	78fb      	ldrb	r3, [r7, #3]
 800b31e:	f003 020f 	and.w	r2, r3, #15
 800b322:	4613      	mov	r3, r2
 800b324:	00db      	lsls	r3, r3, #3
 800b326:	1a9b      	subs	r3, r3, r2
 800b328:	009b      	lsls	r3, r3, #2
 800b32a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800b32e:	687a      	ldr	r2, [r7, #4]
 800b330:	4413      	add	r3, r2
 800b332:	3304      	adds	r3, #4
 800b334:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	2200      	movs	r2, #0
 800b33a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800b33c:	78fb      	ldrb	r3, [r7, #3]
 800b33e:	f003 030f 	and.w	r3, r3, #15
 800b342:	b2da      	uxtb	r2, r3
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800b348:	883a      	ldrh	r2, [r7, #0]
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	78ba      	ldrb	r2, [r7, #2]
 800b352:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	785b      	ldrb	r3, [r3, #1]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d004      	beq.n	800b366 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	781b      	ldrb	r3, [r3, #0]
 800b360:	b29a      	uxth	r2, r3
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800b366:	78bb      	ldrb	r3, [r7, #2]
 800b368:	2b02      	cmp	r3, #2
 800b36a:	d102      	bne.n	800b372 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	2200      	movs	r2, #0
 800b370:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800b378:	2b01      	cmp	r3, #1
 800b37a:	d101      	bne.n	800b380 <HAL_PCD_EP_Open+0xaa>
 800b37c:	2302      	movs	r3, #2
 800b37e:	e00e      	b.n	800b39e <HAL_PCD_EP_Open+0xc8>
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2201      	movs	r2, #1
 800b384:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	68f9      	ldr	r1, [r7, #12]
 800b38e:	4618      	mov	r0, r3
 800b390:	f004 fb14 	bl	800f9bc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	2200      	movs	r2, #0
 800b398:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800b39c:	7afb      	ldrb	r3, [r7, #11]
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3710      	adds	r7, #16
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}

0800b3a6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b3a6:	b580      	push	{r7, lr}
 800b3a8:	b084      	sub	sp, #16
 800b3aa:	af00      	add	r7, sp, #0
 800b3ac:	6078      	str	r0, [r7, #4]
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b3b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	da0f      	bge.n	800b3da <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b3ba:	78fb      	ldrb	r3, [r7, #3]
 800b3bc:	f003 020f 	and.w	r2, r3, #15
 800b3c0:	4613      	mov	r3, r2
 800b3c2:	00db      	lsls	r3, r3, #3
 800b3c4:	1a9b      	subs	r3, r3, r2
 800b3c6:	009b      	lsls	r3, r3, #2
 800b3c8:	3338      	adds	r3, #56	; 0x38
 800b3ca:	687a      	ldr	r2, [r7, #4]
 800b3cc:	4413      	add	r3, r2
 800b3ce:	3304      	adds	r3, #4
 800b3d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	2201      	movs	r2, #1
 800b3d6:	705a      	strb	r2, [r3, #1]
 800b3d8:	e00f      	b.n	800b3fa <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b3da:	78fb      	ldrb	r3, [r7, #3]
 800b3dc:	f003 020f 	and.w	r2, r3, #15
 800b3e0:	4613      	mov	r3, r2
 800b3e2:	00db      	lsls	r3, r3, #3
 800b3e4:	1a9b      	subs	r3, r3, r2
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800b3ec:	687a      	ldr	r2, [r7, #4]
 800b3ee:	4413      	add	r3, r2
 800b3f0:	3304      	adds	r3, #4
 800b3f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800b3fa:	78fb      	ldrb	r3, [r7, #3]
 800b3fc:	f003 030f 	and.w	r3, r3, #15
 800b400:	b2da      	uxtb	r2, r3
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800b40c:	2b01      	cmp	r3, #1
 800b40e:	d101      	bne.n	800b414 <HAL_PCD_EP_Close+0x6e>
 800b410:	2302      	movs	r3, #2
 800b412:	e00e      	b.n	800b432 <HAL_PCD_EP_Close+0x8c>
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2201      	movs	r2, #1
 800b418:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	68f9      	ldr	r1, [r7, #12]
 800b422:	4618      	mov	r0, r3
 800b424:	f004 fb52 	bl	800facc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2200      	movs	r2, #0
 800b42c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800b430:	2300      	movs	r3, #0
}
 800b432:	4618      	mov	r0, r3
 800b434:	3710      	adds	r7, #16
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}

0800b43a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800b43a:	b580      	push	{r7, lr}
 800b43c:	b086      	sub	sp, #24
 800b43e:	af00      	add	r7, sp, #0
 800b440:	60f8      	str	r0, [r7, #12]
 800b442:	607a      	str	r2, [r7, #4]
 800b444:	603b      	str	r3, [r7, #0]
 800b446:	460b      	mov	r3, r1
 800b448:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b44a:	7afb      	ldrb	r3, [r7, #11]
 800b44c:	f003 020f 	and.w	r2, r3, #15
 800b450:	4613      	mov	r3, r2
 800b452:	00db      	lsls	r3, r3, #3
 800b454:	1a9b      	subs	r3, r3, r2
 800b456:	009b      	lsls	r3, r3, #2
 800b458:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800b45c:	68fa      	ldr	r2, [r7, #12]
 800b45e:	4413      	add	r3, r2
 800b460:	3304      	adds	r3, #4
 800b462:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	687a      	ldr	r2, [r7, #4]
 800b468:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800b46a:	697b      	ldr	r3, [r7, #20]
 800b46c:	683a      	ldr	r2, [r7, #0]
 800b46e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800b470:	697b      	ldr	r3, [r7, #20]
 800b472:	2200      	movs	r2, #0
 800b474:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	2200      	movs	r2, #0
 800b47a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b47c:	7afb      	ldrb	r3, [r7, #11]
 800b47e:	f003 030f 	and.w	r3, r3, #15
 800b482:	b2da      	uxtb	r2, r3
 800b484:	697b      	ldr	r3, [r7, #20]
 800b486:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	691b      	ldr	r3, [r3, #16]
 800b48c:	2b01      	cmp	r3, #1
 800b48e:	d102      	bne.n	800b496 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800b490:	687a      	ldr	r2, [r7, #4]
 800b492:	697b      	ldr	r3, [r7, #20]
 800b494:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b496:	7afb      	ldrb	r3, [r7, #11]
 800b498:	f003 030f 	and.w	r3, r3, #15
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d109      	bne.n	800b4b4 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	6818      	ldr	r0, [r3, #0]
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	691b      	ldr	r3, [r3, #16]
 800b4a8:	b2db      	uxtb	r3, r3
 800b4aa:	461a      	mov	r2, r3
 800b4ac:	6979      	ldr	r1, [r7, #20]
 800b4ae:	f004 fe2d 	bl	801010c <USB_EP0StartXfer>
 800b4b2:	e008      	b.n	800b4c6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	6818      	ldr	r0, [r3, #0]
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	691b      	ldr	r3, [r3, #16]
 800b4bc:	b2db      	uxtb	r3, r3
 800b4be:	461a      	mov	r2, r3
 800b4c0:	6979      	ldr	r1, [r7, #20]
 800b4c2:	f004 fbdf 	bl	800fc84 <USB_EPStartXfer>
  }

  return HAL_OK;
 800b4c6:	2300      	movs	r3, #0
}
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	3718      	adds	r7, #24
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}

0800b4d0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b4d0:	b480      	push	{r7}
 800b4d2:	b083      	sub	sp, #12
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
 800b4d8:	460b      	mov	r3, r1
 800b4da:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800b4dc:	78fb      	ldrb	r3, [r7, #3]
 800b4de:	f003 020f 	and.w	r2, r3, #15
 800b4e2:	6879      	ldr	r1, [r7, #4]
 800b4e4:	4613      	mov	r3, r2
 800b4e6:	00db      	lsls	r3, r3, #3
 800b4e8:	1a9b      	subs	r3, r3, r2
 800b4ea:	009b      	lsls	r3, r3, #2
 800b4ec:	440b      	add	r3, r1
 800b4ee:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800b4f2:	681b      	ldr	r3, [r3, #0]
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	370c      	adds	r7, #12
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b086      	sub	sp, #24
 800b504:	af00      	add	r7, sp, #0
 800b506:	60f8      	str	r0, [r7, #12]
 800b508:	607a      	str	r2, [r7, #4]
 800b50a:	603b      	str	r3, [r7, #0]
 800b50c:	460b      	mov	r3, r1
 800b50e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b510:	7afb      	ldrb	r3, [r7, #11]
 800b512:	f003 020f 	and.w	r2, r3, #15
 800b516:	4613      	mov	r3, r2
 800b518:	00db      	lsls	r3, r3, #3
 800b51a:	1a9b      	subs	r3, r3, r2
 800b51c:	009b      	lsls	r3, r3, #2
 800b51e:	3338      	adds	r3, #56	; 0x38
 800b520:	68fa      	ldr	r2, [r7, #12]
 800b522:	4413      	add	r3, r2
 800b524:	3304      	adds	r3, #4
 800b526:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800b528:	697b      	ldr	r3, [r7, #20]
 800b52a:	687a      	ldr	r2, [r7, #4]
 800b52c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800b52e:	697b      	ldr	r3, [r7, #20]
 800b530:	683a      	ldr	r2, [r7, #0]
 800b532:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800b534:	697b      	ldr	r3, [r7, #20]
 800b536:	2200      	movs	r2, #0
 800b538:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	2201      	movs	r2, #1
 800b53e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b540:	7afb      	ldrb	r3, [r7, #11]
 800b542:	f003 030f 	and.w	r3, r3, #15
 800b546:	b2da      	uxtb	r2, r3
 800b548:	697b      	ldr	r3, [r7, #20]
 800b54a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	691b      	ldr	r3, [r3, #16]
 800b550:	2b01      	cmp	r3, #1
 800b552:	d102      	bne.n	800b55a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800b554:	687a      	ldr	r2, [r7, #4]
 800b556:	697b      	ldr	r3, [r7, #20]
 800b558:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b55a:	7afb      	ldrb	r3, [r7, #11]
 800b55c:	f003 030f 	and.w	r3, r3, #15
 800b560:	2b00      	cmp	r3, #0
 800b562:	d109      	bne.n	800b578 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	6818      	ldr	r0, [r3, #0]
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	691b      	ldr	r3, [r3, #16]
 800b56c:	b2db      	uxtb	r3, r3
 800b56e:	461a      	mov	r2, r3
 800b570:	6979      	ldr	r1, [r7, #20]
 800b572:	f004 fdcb 	bl	801010c <USB_EP0StartXfer>
 800b576:	e008      	b.n	800b58a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	6818      	ldr	r0, [r3, #0]
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	691b      	ldr	r3, [r3, #16]
 800b580:	b2db      	uxtb	r3, r3
 800b582:	461a      	mov	r2, r3
 800b584:	6979      	ldr	r1, [r7, #20]
 800b586:	f004 fb7d 	bl	800fc84 <USB_EPStartXfer>
  }

  return HAL_OK;
 800b58a:	2300      	movs	r3, #0
}
 800b58c:	4618      	mov	r0, r3
 800b58e:	3718      	adds	r7, #24
 800b590:	46bd      	mov	sp, r7
 800b592:	bd80      	pop	{r7, pc}

0800b594 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b594:	b580      	push	{r7, lr}
 800b596:	b084      	sub	sp, #16
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
 800b59c:	460b      	mov	r3, r1
 800b59e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800b5a0:	78fb      	ldrb	r3, [r7, #3]
 800b5a2:	f003 020f 	and.w	r2, r3, #15
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	685b      	ldr	r3, [r3, #4]
 800b5aa:	429a      	cmp	r2, r3
 800b5ac:	d901      	bls.n	800b5b2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	e050      	b.n	800b654 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b5b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	da0f      	bge.n	800b5da <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b5ba:	78fb      	ldrb	r3, [r7, #3]
 800b5bc:	f003 020f 	and.w	r2, r3, #15
 800b5c0:	4613      	mov	r3, r2
 800b5c2:	00db      	lsls	r3, r3, #3
 800b5c4:	1a9b      	subs	r3, r3, r2
 800b5c6:	009b      	lsls	r3, r3, #2
 800b5c8:	3338      	adds	r3, #56	; 0x38
 800b5ca:	687a      	ldr	r2, [r7, #4]
 800b5cc:	4413      	add	r3, r2
 800b5ce:	3304      	adds	r3, #4
 800b5d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	2201      	movs	r2, #1
 800b5d6:	705a      	strb	r2, [r3, #1]
 800b5d8:	e00d      	b.n	800b5f6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b5da:	78fa      	ldrb	r2, [r7, #3]
 800b5dc:	4613      	mov	r3, r2
 800b5de:	00db      	lsls	r3, r3, #3
 800b5e0:	1a9b      	subs	r3, r3, r2
 800b5e2:	009b      	lsls	r3, r3, #2
 800b5e4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800b5e8:	687a      	ldr	r2, [r7, #4]
 800b5ea:	4413      	add	r3, r2
 800b5ec:	3304      	adds	r3, #4
 800b5ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	2201      	movs	r2, #1
 800b5fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b5fc:	78fb      	ldrb	r3, [r7, #3]
 800b5fe:	f003 030f 	and.w	r3, r3, #15
 800b602:	b2da      	uxtb	r2, r3
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800b60e:	2b01      	cmp	r3, #1
 800b610:	d101      	bne.n	800b616 <HAL_PCD_EP_SetStall+0x82>
 800b612:	2302      	movs	r3, #2
 800b614:	e01e      	b.n	800b654 <HAL_PCD_EP_SetStall+0xc0>
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2201      	movs	r2, #1
 800b61a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	68f9      	ldr	r1, [r7, #12]
 800b624:	4618      	mov	r0, r3
 800b626:	f004 ff5a 	bl	80104de <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b62a:	78fb      	ldrb	r3, [r7, #3]
 800b62c:	f003 030f 	and.w	r3, r3, #15
 800b630:	2b00      	cmp	r3, #0
 800b632:	d10a      	bne.n	800b64a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6818      	ldr	r0, [r3, #0]
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	691b      	ldr	r3, [r3, #16]
 800b63c:	b2d9      	uxtb	r1, r3
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800b644:	461a      	mov	r2, r3
 800b646:	f005 f94b 	bl	80108e0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	2200      	movs	r2, #0
 800b64e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800b652:	2300      	movs	r3, #0
}
 800b654:	4618      	mov	r0, r3
 800b656:	3710      	adds	r7, #16
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}

0800b65c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
 800b664:	460b      	mov	r3, r1
 800b666:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b668:	78fb      	ldrb	r3, [r7, #3]
 800b66a:	f003 020f 	and.w	r2, r3, #15
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	429a      	cmp	r2, r3
 800b674:	d901      	bls.n	800b67a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800b676:	2301      	movs	r3, #1
 800b678:	e042      	b.n	800b700 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b67a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	da0f      	bge.n	800b6a2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b682:	78fb      	ldrb	r3, [r7, #3]
 800b684:	f003 020f 	and.w	r2, r3, #15
 800b688:	4613      	mov	r3, r2
 800b68a:	00db      	lsls	r3, r3, #3
 800b68c:	1a9b      	subs	r3, r3, r2
 800b68e:	009b      	lsls	r3, r3, #2
 800b690:	3338      	adds	r3, #56	; 0x38
 800b692:	687a      	ldr	r2, [r7, #4]
 800b694:	4413      	add	r3, r2
 800b696:	3304      	adds	r3, #4
 800b698:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	2201      	movs	r2, #1
 800b69e:	705a      	strb	r2, [r3, #1]
 800b6a0:	e00f      	b.n	800b6c2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b6a2:	78fb      	ldrb	r3, [r7, #3]
 800b6a4:	f003 020f 	and.w	r2, r3, #15
 800b6a8:	4613      	mov	r3, r2
 800b6aa:	00db      	lsls	r3, r3, #3
 800b6ac:	1a9b      	subs	r3, r3, r2
 800b6ae:	009b      	lsls	r3, r3, #2
 800b6b0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800b6b4:	687a      	ldr	r2, [r7, #4]
 800b6b6:	4413      	add	r3, r2
 800b6b8:	3304      	adds	r3, #4
 800b6ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	2200      	movs	r2, #0
 800b6c0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b6c8:	78fb      	ldrb	r3, [r7, #3]
 800b6ca:	f003 030f 	and.w	r3, r3, #15
 800b6ce:	b2da      	uxtb	r2, r3
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800b6da:	2b01      	cmp	r3, #1
 800b6dc:	d101      	bne.n	800b6e2 <HAL_PCD_EP_ClrStall+0x86>
 800b6de:	2302      	movs	r3, #2
 800b6e0:	e00e      	b.n	800b700 <HAL_PCD_EP_ClrStall+0xa4>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2201      	movs	r2, #1
 800b6e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	68f9      	ldr	r1, [r7, #12]
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	f004 ff62 	bl	80105ba <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800b6fe:	2300      	movs	r3, #0
}
 800b700:	4618      	mov	r0, r3
 800b702:	3710      	adds	r7, #16
 800b704:	46bd      	mov	sp, r7
 800b706:	bd80      	pop	{r7, pc}

0800b708 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b08a      	sub	sp, #40	; 0x28
 800b70c:	af02      	add	r7, sp, #8
 800b70e:	6078      	str	r0, [r7, #4]
 800b710:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b718:	697b      	ldr	r3, [r7, #20]
 800b71a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800b71c:	683a      	ldr	r2, [r7, #0]
 800b71e:	4613      	mov	r3, r2
 800b720:	00db      	lsls	r3, r3, #3
 800b722:	1a9b      	subs	r3, r3, r2
 800b724:	009b      	lsls	r3, r3, #2
 800b726:	3338      	adds	r3, #56	; 0x38
 800b728:	687a      	ldr	r2, [r7, #4]
 800b72a:	4413      	add	r3, r2
 800b72c:	3304      	adds	r3, #4
 800b72e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	699a      	ldr	r2, [r3, #24]
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	695b      	ldr	r3, [r3, #20]
 800b738:	429a      	cmp	r2, r3
 800b73a:	d901      	bls.n	800b740 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800b73c:	2301      	movs	r3, #1
 800b73e:	e06c      	b.n	800b81a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	695a      	ldr	r2, [r3, #20]
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	699b      	ldr	r3, [r3, #24]
 800b748:	1ad3      	subs	r3, r2, r3
 800b74a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	689b      	ldr	r3, [r3, #8]
 800b750:	69fa      	ldr	r2, [r7, #28]
 800b752:	429a      	cmp	r2, r3
 800b754:	d902      	bls.n	800b75c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	689b      	ldr	r3, [r3, #8]
 800b75a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800b75c:	69fb      	ldr	r3, [r7, #28]
 800b75e:	3303      	adds	r3, #3
 800b760:	089b      	lsrs	r3, r3, #2
 800b762:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b764:	e02b      	b.n	800b7be <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	695a      	ldr	r2, [r3, #20]
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	699b      	ldr	r3, [r3, #24]
 800b76e:	1ad3      	subs	r3, r2, r3
 800b770:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	689b      	ldr	r3, [r3, #8]
 800b776:	69fa      	ldr	r2, [r7, #28]
 800b778:	429a      	cmp	r2, r3
 800b77a:	d902      	bls.n	800b782 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	689b      	ldr	r3, [r3, #8]
 800b780:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800b782:	69fb      	ldr	r3, [r7, #28]
 800b784:	3303      	adds	r3, #3
 800b786:	089b      	lsrs	r3, r3, #2
 800b788:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	68d9      	ldr	r1, [r3, #12]
 800b78e:	683b      	ldr	r3, [r7, #0]
 800b790:	b2da      	uxtb	r2, r3
 800b792:	69fb      	ldr	r3, [r7, #28]
 800b794:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b79a:	b2db      	uxtb	r3, r3
 800b79c:	9300      	str	r3, [sp, #0]
 800b79e:	4603      	mov	r3, r0
 800b7a0:	6978      	ldr	r0, [r7, #20]
 800b7a2:	f004 fe06 	bl	80103b2 <USB_WritePacket>

    ep->xfer_buff  += len;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	68da      	ldr	r2, [r3, #12]
 800b7aa:	69fb      	ldr	r3, [r7, #28]
 800b7ac:	441a      	add	r2, r3
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	699a      	ldr	r2, [r3, #24]
 800b7b6:	69fb      	ldr	r3, [r7, #28]
 800b7b8:	441a      	add	r2, r3
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	015a      	lsls	r2, r3, #5
 800b7c2:	693b      	ldr	r3, [r7, #16]
 800b7c4:	4413      	add	r3, r2
 800b7c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7ca:	699b      	ldr	r3, [r3, #24]
 800b7cc:	b29b      	uxth	r3, r3
 800b7ce:	69ba      	ldr	r2, [r7, #24]
 800b7d0:	429a      	cmp	r2, r3
 800b7d2:	d809      	bhi.n	800b7e8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	699a      	ldr	r2, [r3, #24]
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b7dc:	429a      	cmp	r2, r3
 800b7de:	d203      	bcs.n	800b7e8 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	695b      	ldr	r3, [r3, #20]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d1be      	bne.n	800b766 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	695a      	ldr	r2, [r3, #20]
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	699b      	ldr	r3, [r3, #24]
 800b7f0:	429a      	cmp	r2, r3
 800b7f2:	d811      	bhi.n	800b818 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	f003 030f 	and.w	r3, r3, #15
 800b7fa:	2201      	movs	r2, #1
 800b7fc:	fa02 f303 	lsl.w	r3, r2, r3
 800b800:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b802:	693b      	ldr	r3, [r7, #16]
 800b804:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b808:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	43db      	mvns	r3, r3
 800b80e:	6939      	ldr	r1, [r7, #16]
 800b810:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b814:	4013      	ands	r3, r2
 800b816:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800b818:	2300      	movs	r3, #0
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3720      	adds	r7, #32
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}
	...

0800b824 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b086      	sub	sp, #24
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
 800b82c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b834:	697b      	ldr	r3, [r7, #20]
 800b836:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b838:	697b      	ldr	r3, [r7, #20]
 800b83a:	333c      	adds	r3, #60	; 0x3c
 800b83c:	3304      	adds	r3, #4
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b842:	683b      	ldr	r3, [r7, #0]
 800b844:	015a      	lsls	r2, r3, #5
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	4413      	add	r3, r2
 800b84a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b84e:	689b      	ldr	r3, [r3, #8]
 800b850:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	691b      	ldr	r3, [r3, #16]
 800b856:	2b01      	cmp	r3, #1
 800b858:	f040 80a0 	bne.w	800b99c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	f003 0308 	and.w	r3, r3, #8
 800b862:	2b00      	cmp	r3, #0
 800b864:	d015      	beq.n	800b892 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	4a72      	ldr	r2, [pc, #456]	; (800ba34 <PCD_EP_OutXfrComplete_int+0x210>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	f240 80dd 	bls.w	800ba2a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b876:	2b00      	cmp	r3, #0
 800b878:	f000 80d7 	beq.w	800ba2a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	015a      	lsls	r2, r3, #5
 800b880:	693b      	ldr	r3, [r7, #16]
 800b882:	4413      	add	r3, r2
 800b884:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b888:	461a      	mov	r2, r3
 800b88a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b88e:	6093      	str	r3, [r2, #8]
 800b890:	e0cb      	b.n	800ba2a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800b892:	68bb      	ldr	r3, [r7, #8]
 800b894:	f003 0320 	and.w	r3, r3, #32
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d009      	beq.n	800b8b0 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b89c:	683b      	ldr	r3, [r7, #0]
 800b89e:	015a      	lsls	r2, r3, #5
 800b8a0:	693b      	ldr	r3, [r7, #16]
 800b8a2:	4413      	add	r3, r2
 800b8a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8a8:	461a      	mov	r2, r3
 800b8aa:	2320      	movs	r3, #32
 800b8ac:	6093      	str	r3, [r2, #8]
 800b8ae:	e0bc      	b.n	800ba2a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800b8b0:	68bb      	ldr	r3, [r7, #8]
 800b8b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	f040 80b7 	bne.w	800ba2a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	4a5d      	ldr	r2, [pc, #372]	; (800ba34 <PCD_EP_OutXfrComplete_int+0x210>)
 800b8c0:	4293      	cmp	r3, r2
 800b8c2:	d90f      	bls.n	800b8e4 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b8c4:	68bb      	ldr	r3, [r7, #8]
 800b8c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d00a      	beq.n	800b8e4 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	015a      	lsls	r2, r3, #5
 800b8d2:	693b      	ldr	r3, [r7, #16]
 800b8d4:	4413      	add	r3, r2
 800b8d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8da:	461a      	mov	r2, r3
 800b8dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b8e0:	6093      	str	r3, [r2, #8]
 800b8e2:	e0a2      	b.n	800ba2a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800b8e4:	6879      	ldr	r1, [r7, #4]
 800b8e6:	683a      	ldr	r2, [r7, #0]
 800b8e8:	4613      	mov	r3, r2
 800b8ea:	00db      	lsls	r3, r3, #3
 800b8ec:	1a9b      	subs	r3, r3, r2
 800b8ee:	009b      	lsls	r3, r3, #2
 800b8f0:	440b      	add	r3, r1
 800b8f2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800b8f6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	0159      	lsls	r1, r3, #5
 800b8fc:	693b      	ldr	r3, [r7, #16]
 800b8fe:	440b      	add	r3, r1
 800b900:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b904:	691b      	ldr	r3, [r3, #16]
 800b906:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800b90a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800b90c:	6878      	ldr	r0, [r7, #4]
 800b90e:	683a      	ldr	r2, [r7, #0]
 800b910:	4613      	mov	r3, r2
 800b912:	00db      	lsls	r3, r3, #3
 800b914:	1a9b      	subs	r3, r3, r2
 800b916:	009b      	lsls	r3, r3, #2
 800b918:	4403      	add	r3, r0
 800b91a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800b91e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800b920:	6879      	ldr	r1, [r7, #4]
 800b922:	683a      	ldr	r2, [r7, #0]
 800b924:	4613      	mov	r3, r2
 800b926:	00db      	lsls	r3, r3, #3
 800b928:	1a9b      	subs	r3, r3, r2
 800b92a:	009b      	lsls	r3, r3, #2
 800b92c:	440b      	add	r3, r1
 800b92e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b932:	6819      	ldr	r1, [r3, #0]
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	683a      	ldr	r2, [r7, #0]
 800b938:	4613      	mov	r3, r2
 800b93a:	00db      	lsls	r3, r3, #3
 800b93c:	1a9b      	subs	r3, r3, r2
 800b93e:	009b      	lsls	r3, r3, #2
 800b940:	4403      	add	r3, r0
 800b942:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	4419      	add	r1, r3
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	683a      	ldr	r2, [r7, #0]
 800b94e:	4613      	mov	r3, r2
 800b950:	00db      	lsls	r3, r3, #3
 800b952:	1a9b      	subs	r3, r3, r2
 800b954:	009b      	lsls	r3, r3, #2
 800b956:	4403      	add	r3, r0
 800b958:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b95c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d114      	bne.n	800b98e <PCD_EP_OutXfrComplete_int+0x16a>
 800b964:	6879      	ldr	r1, [r7, #4]
 800b966:	683a      	ldr	r2, [r7, #0]
 800b968:	4613      	mov	r3, r2
 800b96a:	00db      	lsls	r3, r3, #3
 800b96c:	1a9b      	subs	r3, r3, r2
 800b96e:	009b      	lsls	r3, r3, #2
 800b970:	440b      	add	r3, r1
 800b972:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d108      	bne.n	800b98e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	6818      	ldr	r0, [r3, #0]
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800b986:	461a      	mov	r2, r3
 800b988:	2101      	movs	r1, #1
 800b98a:	f004 ffa9 	bl	80108e0 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	b2db      	uxtb	r3, r3
 800b992:	4619      	mov	r1, r3
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f00d fe95 	bl	80196c4 <HAL_PCD_DataOutStageCallback>
 800b99a:	e046      	b.n	800ba2a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	4a26      	ldr	r2, [pc, #152]	; (800ba38 <PCD_EP_OutXfrComplete_int+0x214>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d124      	bne.n	800b9ee <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800b9a4:	68bb      	ldr	r3, [r7, #8]
 800b9a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d00a      	beq.n	800b9c4 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	015a      	lsls	r2, r3, #5
 800b9b2:	693b      	ldr	r3, [r7, #16]
 800b9b4:	4413      	add	r3, r2
 800b9b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9ba:	461a      	mov	r2, r3
 800b9bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b9c0:	6093      	str	r3, [r2, #8]
 800b9c2:	e032      	b.n	800ba2a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b9c4:	68bb      	ldr	r3, [r7, #8]
 800b9c6:	f003 0320 	and.w	r3, r3, #32
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d008      	beq.n	800b9e0 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	015a      	lsls	r2, r3, #5
 800b9d2:	693b      	ldr	r3, [r7, #16]
 800b9d4:	4413      	add	r3, r2
 800b9d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9da:	461a      	mov	r2, r3
 800b9dc:	2320      	movs	r3, #32
 800b9de:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	b2db      	uxtb	r3, r3
 800b9e4:	4619      	mov	r1, r3
 800b9e6:	6878      	ldr	r0, [r7, #4]
 800b9e8:	f00d fe6c 	bl	80196c4 <HAL_PCD_DataOutStageCallback>
 800b9ec:	e01d      	b.n	800ba2a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d114      	bne.n	800ba1e <PCD_EP_OutXfrComplete_int+0x1fa>
 800b9f4:	6879      	ldr	r1, [r7, #4]
 800b9f6:	683a      	ldr	r2, [r7, #0]
 800b9f8:	4613      	mov	r3, r2
 800b9fa:	00db      	lsls	r3, r3, #3
 800b9fc:	1a9b      	subs	r3, r3, r2
 800b9fe:	009b      	lsls	r3, r3, #2
 800ba00:	440b      	add	r3, r1
 800ba02:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d108      	bne.n	800ba1e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6818      	ldr	r0, [r3, #0]
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800ba16:	461a      	mov	r2, r3
 800ba18:	2100      	movs	r1, #0
 800ba1a:	f004 ff61 	bl	80108e0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	b2db      	uxtb	r3, r3
 800ba22:	4619      	mov	r1, r3
 800ba24:	6878      	ldr	r0, [r7, #4]
 800ba26:	f00d fe4d 	bl	80196c4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800ba2a:	2300      	movs	r3, #0
}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	3718      	adds	r7, #24
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}
 800ba34:	4f54300a 	.word	0x4f54300a
 800ba38:	4f54310a 	.word	0x4f54310a

0800ba3c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b086      	sub	sp, #24
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
 800ba44:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba4c:	697b      	ldr	r3, [r7, #20]
 800ba4e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ba50:	697b      	ldr	r3, [r7, #20]
 800ba52:	333c      	adds	r3, #60	; 0x3c
 800ba54:	3304      	adds	r3, #4
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ba5a:	683b      	ldr	r3, [r7, #0]
 800ba5c:	015a      	lsls	r2, r3, #5
 800ba5e:	693b      	ldr	r3, [r7, #16]
 800ba60:	4413      	add	r3, r2
 800ba62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba66:	689b      	ldr	r3, [r3, #8]
 800ba68:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	4a15      	ldr	r2, [pc, #84]	; (800bac4 <PCD_EP_OutSetupPacket_int+0x88>)
 800ba6e:	4293      	cmp	r3, r2
 800ba70:	d90e      	bls.n	800ba90 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d009      	beq.n	800ba90 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	015a      	lsls	r2, r3, #5
 800ba80:	693b      	ldr	r3, [r7, #16]
 800ba82:	4413      	add	r3, r2
 800ba84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba88:	461a      	mov	r2, r3
 800ba8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ba8e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800ba90:	6878      	ldr	r0, [r7, #4]
 800ba92:	f00d fe05 	bl	80196a0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	4a0a      	ldr	r2, [pc, #40]	; (800bac4 <PCD_EP_OutSetupPacket_int+0x88>)
 800ba9a:	4293      	cmp	r3, r2
 800ba9c:	d90c      	bls.n	800bab8 <PCD_EP_OutSetupPacket_int+0x7c>
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	691b      	ldr	r3, [r3, #16]
 800baa2:	2b01      	cmp	r3, #1
 800baa4:	d108      	bne.n	800bab8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	6818      	ldr	r0, [r3, #0]
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800bab0:	461a      	mov	r2, r3
 800bab2:	2101      	movs	r1, #1
 800bab4:	f004 ff14 	bl	80108e0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800bab8:	2300      	movs	r3, #0
}
 800baba:	4618      	mov	r0, r3
 800babc:	3718      	adds	r7, #24
 800babe:	46bd      	mov	sp, r7
 800bac0:	bd80      	pop	{r7, pc}
 800bac2:	bf00      	nop
 800bac4:	4f54300a 	.word	0x4f54300a

0800bac8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800bac8:	b480      	push	{r7}
 800baca:	b085      	sub	sp, #20
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
 800bad0:	460b      	mov	r3, r1
 800bad2:	70fb      	strb	r3, [r7, #3]
 800bad4:	4613      	mov	r3, r2
 800bad6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bade:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800bae0:	78fb      	ldrb	r3, [r7, #3]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d107      	bne.n	800baf6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800bae6:	883b      	ldrh	r3, [r7, #0]
 800bae8:	0419      	lsls	r1, r3, #16
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	68ba      	ldr	r2, [r7, #8]
 800baf0:	430a      	orrs	r2, r1
 800baf2:	629a      	str	r2, [r3, #40]	; 0x28
 800baf4:	e028      	b.n	800bb48 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bafc:	0c1b      	lsrs	r3, r3, #16
 800bafe:	68ba      	ldr	r2, [r7, #8]
 800bb00:	4413      	add	r3, r2
 800bb02:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800bb04:	2300      	movs	r3, #0
 800bb06:	73fb      	strb	r3, [r7, #15]
 800bb08:	e00d      	b.n	800bb26 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681a      	ldr	r2, [r3, #0]
 800bb0e:	7bfb      	ldrb	r3, [r7, #15]
 800bb10:	3340      	adds	r3, #64	; 0x40
 800bb12:	009b      	lsls	r3, r3, #2
 800bb14:	4413      	add	r3, r2
 800bb16:	685b      	ldr	r3, [r3, #4]
 800bb18:	0c1b      	lsrs	r3, r3, #16
 800bb1a:	68ba      	ldr	r2, [r7, #8]
 800bb1c:	4413      	add	r3, r2
 800bb1e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800bb20:	7bfb      	ldrb	r3, [r7, #15]
 800bb22:	3301      	adds	r3, #1
 800bb24:	73fb      	strb	r3, [r7, #15]
 800bb26:	7bfa      	ldrb	r2, [r7, #15]
 800bb28:	78fb      	ldrb	r3, [r7, #3]
 800bb2a:	3b01      	subs	r3, #1
 800bb2c:	429a      	cmp	r2, r3
 800bb2e:	d3ec      	bcc.n	800bb0a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800bb30:	883b      	ldrh	r3, [r7, #0]
 800bb32:	0418      	lsls	r0, r3, #16
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	6819      	ldr	r1, [r3, #0]
 800bb38:	78fb      	ldrb	r3, [r7, #3]
 800bb3a:	3b01      	subs	r3, #1
 800bb3c:	68ba      	ldr	r2, [r7, #8]
 800bb3e:	4302      	orrs	r2, r0
 800bb40:	3340      	adds	r3, #64	; 0x40
 800bb42:	009b      	lsls	r3, r3, #2
 800bb44:	440b      	add	r3, r1
 800bb46:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800bb48:	2300      	movs	r3, #0
}
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	3714      	adds	r7, #20
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb54:	4770      	bx	lr

0800bb56 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800bb56:	b480      	push	{r7}
 800bb58:	b083      	sub	sp, #12
 800bb5a:	af00      	add	r7, sp, #0
 800bb5c:	6078      	str	r0, [r7, #4]
 800bb5e:	460b      	mov	r3, r1
 800bb60:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	887a      	ldrh	r2, [r7, #2]
 800bb68:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800bb6a:	2300      	movs	r3, #0
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	370c      	adds	r7, #12
 800bb70:	46bd      	mov	sp, r7
 800bb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb76:	4770      	bx	lr

0800bb78 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800bb78:	b480      	push	{r7}
 800bb7a:	b083      	sub	sp, #12
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
 800bb80:	460b      	mov	r3, r1
 800bb82:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800bb84:	bf00      	nop
 800bb86:	370c      	adds	r7, #12
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8e:	4770      	bx	lr

0800bb90 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 800bb90:	b480      	push	{r7}
 800bb92:	b083      	sub	sp, #12
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 800bb98:	4b05      	ldr	r3, [pc, #20]	; (800bbb0 <HAL_PWR_EnableWakeUpPin+0x20>)
 800bb9a:	685a      	ldr	r2, [r3, #4]
 800bb9c:	4904      	ldr	r1, [pc, #16]	; (800bbb0 <HAL_PWR_EnableWakeUpPin+0x20>)
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	4313      	orrs	r3, r2
 800bba2:	604b      	str	r3, [r1, #4]
}
 800bba4:	bf00      	nop
 800bba6:	370c      	adds	r7, #12
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbae:	4770      	bx	lr
 800bbb0:	40007000 	.word	0x40007000

0800bbb4 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800bbb4:	b480      	push	{r7}
 800bbb6:	b083      	sub	sp, #12
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 800bbbc:	4b06      	ldr	r3, [pc, #24]	; (800bbd8 <HAL_PWR_DisableWakeUpPin+0x24>)
 800bbbe:	685a      	ldr	r2, [r3, #4]
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	43db      	mvns	r3, r3
 800bbc4:	4904      	ldr	r1, [pc, #16]	; (800bbd8 <HAL_PWR_DisableWakeUpPin+0x24>)
 800bbc6:	4013      	ands	r3, r2
 800bbc8:	604b      	str	r3, [r1, #4]
}
 800bbca:	bf00      	nop
 800bbcc:	370c      	adds	r7, #12
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd4:	4770      	bx	lr
 800bbd6:	bf00      	nop
 800bbd8:	40007000 	.word	0x40007000

0800bbdc <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 800bbdc:	b480      	push	{r7}
 800bbde:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800bbe0:	4b08      	ldr	r3, [pc, #32]	; (800bc04 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	4a07      	ldr	r2, [pc, #28]	; (800bc04 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800bbe6:	f043 0302 	orr.w	r3, r3, #2
 800bbea:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800bbec:	4b06      	ldr	r3, [pc, #24]	; (800bc08 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800bbee:	691b      	ldr	r3, [r3, #16]
 800bbf0:	4a05      	ldr	r2, [pc, #20]	; (800bc08 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800bbf2:	f043 0304 	orr.w	r3, r3, #4
 800bbf6:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800bbf8:	bf30      	wfi
}
 800bbfa:	bf00      	nop
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc02:	4770      	bx	lr
 800bc04:	40007000 	.word	0x40007000
 800bc08:	e000ed00 	.word	0xe000ed00

0800bc0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b086      	sub	sp, #24
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d101      	bne.n	800bc1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	e264      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f003 0301 	and.w	r3, r3, #1
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d075      	beq.n	800bd16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800bc2a:	4ba3      	ldr	r3, [pc, #652]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bc2c:	689b      	ldr	r3, [r3, #8]
 800bc2e:	f003 030c 	and.w	r3, r3, #12
 800bc32:	2b04      	cmp	r3, #4
 800bc34:	d00c      	beq.n	800bc50 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800bc36:	4ba0      	ldr	r3, [pc, #640]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bc38:	689b      	ldr	r3, [r3, #8]
 800bc3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800bc3e:	2b08      	cmp	r3, #8
 800bc40:	d112      	bne.n	800bc68 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800bc42:	4b9d      	ldr	r3, [pc, #628]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bc44:	685b      	ldr	r3, [r3, #4]
 800bc46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bc4a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bc4e:	d10b      	bne.n	800bc68 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bc50:	4b99      	ldr	r3, [pc, #612]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d05b      	beq.n	800bd14 <HAL_RCC_OscConfig+0x108>
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	685b      	ldr	r3, [r3, #4]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d157      	bne.n	800bd14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800bc64:	2301      	movs	r3, #1
 800bc66:	e23f      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	685b      	ldr	r3, [r3, #4]
 800bc6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bc70:	d106      	bne.n	800bc80 <HAL_RCC_OscConfig+0x74>
 800bc72:	4b91      	ldr	r3, [pc, #580]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	4a90      	ldr	r2, [pc, #576]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bc78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bc7c:	6013      	str	r3, [r2, #0]
 800bc7e:	e01d      	b.n	800bcbc <HAL_RCC_OscConfig+0xb0>
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	685b      	ldr	r3, [r3, #4]
 800bc84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bc88:	d10c      	bne.n	800bca4 <HAL_RCC_OscConfig+0x98>
 800bc8a:	4b8b      	ldr	r3, [pc, #556]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	4a8a      	ldr	r2, [pc, #552]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bc90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bc94:	6013      	str	r3, [r2, #0]
 800bc96:	4b88      	ldr	r3, [pc, #544]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	4a87      	ldr	r2, [pc, #540]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bc9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bca0:	6013      	str	r3, [r2, #0]
 800bca2:	e00b      	b.n	800bcbc <HAL_RCC_OscConfig+0xb0>
 800bca4:	4b84      	ldr	r3, [pc, #528]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	4a83      	ldr	r2, [pc, #524]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bcaa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bcae:	6013      	str	r3, [r2, #0]
 800bcb0:	4b81      	ldr	r3, [pc, #516]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	4a80      	ldr	r2, [pc, #512]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bcb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bcba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	685b      	ldr	r3, [r3, #4]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d013      	beq.n	800bcec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bcc4:	f7fc fdd4 	bl	8008870 <HAL_GetTick>
 800bcc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bcca:	e008      	b.n	800bcde <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800bccc:	f7fc fdd0 	bl	8008870 <HAL_GetTick>
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	693b      	ldr	r3, [r7, #16]
 800bcd4:	1ad3      	subs	r3, r2, r3
 800bcd6:	2b64      	cmp	r3, #100	; 0x64
 800bcd8:	d901      	bls.n	800bcde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800bcda:	2303      	movs	r3, #3
 800bcdc:	e204      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bcde:	4b76      	ldr	r3, [pc, #472]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d0f0      	beq.n	800bccc <HAL_RCC_OscConfig+0xc0>
 800bcea:	e014      	b.n	800bd16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bcec:	f7fc fdc0 	bl	8008870 <HAL_GetTick>
 800bcf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bcf2:	e008      	b.n	800bd06 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800bcf4:	f7fc fdbc 	bl	8008870 <HAL_GetTick>
 800bcf8:	4602      	mov	r2, r0
 800bcfa:	693b      	ldr	r3, [r7, #16]
 800bcfc:	1ad3      	subs	r3, r2, r3
 800bcfe:	2b64      	cmp	r3, #100	; 0x64
 800bd00:	d901      	bls.n	800bd06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800bd02:	2303      	movs	r3, #3
 800bd04:	e1f0      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bd06:	4b6c      	ldr	r3, [pc, #432]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d1f0      	bne.n	800bcf4 <HAL_RCC_OscConfig+0xe8>
 800bd12:	e000      	b.n	800bd16 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bd14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	f003 0302 	and.w	r3, r3, #2
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d063      	beq.n	800bdea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800bd22:	4b65      	ldr	r3, [pc, #404]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bd24:	689b      	ldr	r3, [r3, #8]
 800bd26:	f003 030c 	and.w	r3, r3, #12
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d00b      	beq.n	800bd46 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bd2e:	4b62      	ldr	r3, [pc, #392]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bd30:	689b      	ldr	r3, [r3, #8]
 800bd32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800bd36:	2b08      	cmp	r3, #8
 800bd38:	d11c      	bne.n	800bd74 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bd3a:	4b5f      	ldr	r3, [pc, #380]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bd3c:	685b      	ldr	r3, [r3, #4]
 800bd3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d116      	bne.n	800bd74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bd46:	4b5c      	ldr	r3, [pc, #368]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	f003 0302 	and.w	r3, r3, #2
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d005      	beq.n	800bd5e <HAL_RCC_OscConfig+0x152>
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	68db      	ldr	r3, [r3, #12]
 800bd56:	2b01      	cmp	r3, #1
 800bd58:	d001      	beq.n	800bd5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	e1c4      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bd5e:	4b56      	ldr	r3, [pc, #344]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	691b      	ldr	r3, [r3, #16]
 800bd6a:	00db      	lsls	r3, r3, #3
 800bd6c:	4952      	ldr	r1, [pc, #328]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bd6e:	4313      	orrs	r3, r2
 800bd70:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bd72:	e03a      	b.n	800bdea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	68db      	ldr	r3, [r3, #12]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d020      	beq.n	800bdbe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bd7c:	4b4f      	ldr	r3, [pc, #316]	; (800bebc <HAL_RCC_OscConfig+0x2b0>)
 800bd7e:	2201      	movs	r2, #1
 800bd80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd82:	f7fc fd75 	bl	8008870 <HAL_GetTick>
 800bd86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bd88:	e008      	b.n	800bd9c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800bd8a:	f7fc fd71 	bl	8008870 <HAL_GetTick>
 800bd8e:	4602      	mov	r2, r0
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	1ad3      	subs	r3, r2, r3
 800bd94:	2b02      	cmp	r3, #2
 800bd96:	d901      	bls.n	800bd9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800bd98:	2303      	movs	r3, #3
 800bd9a:	e1a5      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bd9c:	4b46      	ldr	r3, [pc, #280]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f003 0302 	and.w	r3, r3, #2
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d0f0      	beq.n	800bd8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bda8:	4b43      	ldr	r3, [pc, #268]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	691b      	ldr	r3, [r3, #16]
 800bdb4:	00db      	lsls	r3, r3, #3
 800bdb6:	4940      	ldr	r1, [pc, #256]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bdb8:	4313      	orrs	r3, r2
 800bdba:	600b      	str	r3, [r1, #0]
 800bdbc:	e015      	b.n	800bdea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bdbe:	4b3f      	ldr	r3, [pc, #252]	; (800bebc <HAL_RCC_OscConfig+0x2b0>)
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bdc4:	f7fc fd54 	bl	8008870 <HAL_GetTick>
 800bdc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800bdca:	e008      	b.n	800bdde <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800bdcc:	f7fc fd50 	bl	8008870 <HAL_GetTick>
 800bdd0:	4602      	mov	r2, r0
 800bdd2:	693b      	ldr	r3, [r7, #16]
 800bdd4:	1ad3      	subs	r3, r2, r3
 800bdd6:	2b02      	cmp	r3, #2
 800bdd8:	d901      	bls.n	800bdde <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800bdda:	2303      	movs	r3, #3
 800bddc:	e184      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800bdde:	4b36      	ldr	r3, [pc, #216]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	f003 0302 	and.w	r3, r3, #2
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d1f0      	bne.n	800bdcc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	f003 0308 	and.w	r3, r3, #8
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d030      	beq.n	800be58 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	695b      	ldr	r3, [r3, #20]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d016      	beq.n	800be2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bdfe:	4b30      	ldr	r3, [pc, #192]	; (800bec0 <HAL_RCC_OscConfig+0x2b4>)
 800be00:	2201      	movs	r2, #1
 800be02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be04:	f7fc fd34 	bl	8008870 <HAL_GetTick>
 800be08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800be0a:	e008      	b.n	800be1e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800be0c:	f7fc fd30 	bl	8008870 <HAL_GetTick>
 800be10:	4602      	mov	r2, r0
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	1ad3      	subs	r3, r2, r3
 800be16:	2b02      	cmp	r3, #2
 800be18:	d901      	bls.n	800be1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800be1a:	2303      	movs	r3, #3
 800be1c:	e164      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800be1e:	4b26      	ldr	r3, [pc, #152]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800be20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800be22:	f003 0302 	and.w	r3, r3, #2
 800be26:	2b00      	cmp	r3, #0
 800be28:	d0f0      	beq.n	800be0c <HAL_RCC_OscConfig+0x200>
 800be2a:	e015      	b.n	800be58 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800be2c:	4b24      	ldr	r3, [pc, #144]	; (800bec0 <HAL_RCC_OscConfig+0x2b4>)
 800be2e:	2200      	movs	r2, #0
 800be30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800be32:	f7fc fd1d 	bl	8008870 <HAL_GetTick>
 800be36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800be38:	e008      	b.n	800be4c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800be3a:	f7fc fd19 	bl	8008870 <HAL_GetTick>
 800be3e:	4602      	mov	r2, r0
 800be40:	693b      	ldr	r3, [r7, #16]
 800be42:	1ad3      	subs	r3, r2, r3
 800be44:	2b02      	cmp	r3, #2
 800be46:	d901      	bls.n	800be4c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800be48:	2303      	movs	r3, #3
 800be4a:	e14d      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800be4c:	4b1a      	ldr	r3, [pc, #104]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800be4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800be50:	f003 0302 	and.w	r3, r3, #2
 800be54:	2b00      	cmp	r3, #0
 800be56:	d1f0      	bne.n	800be3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	f003 0304 	and.w	r3, r3, #4
 800be60:	2b00      	cmp	r3, #0
 800be62:	f000 80a0 	beq.w	800bfa6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800be66:	2300      	movs	r3, #0
 800be68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800be6a:	4b13      	ldr	r3, [pc, #76]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800be6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be72:	2b00      	cmp	r3, #0
 800be74:	d10f      	bne.n	800be96 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800be76:	2300      	movs	r3, #0
 800be78:	60bb      	str	r3, [r7, #8]
 800be7a:	4b0f      	ldr	r3, [pc, #60]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800be7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be7e:	4a0e      	ldr	r2, [pc, #56]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800be80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be84:	6413      	str	r3, [r2, #64]	; 0x40
 800be86:	4b0c      	ldr	r3, [pc, #48]	; (800beb8 <HAL_RCC_OscConfig+0x2ac>)
 800be88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be8e:	60bb      	str	r3, [r7, #8]
 800be90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800be92:	2301      	movs	r3, #1
 800be94:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800be96:	4b0b      	ldr	r3, [pc, #44]	; (800bec4 <HAL_RCC_OscConfig+0x2b8>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d121      	bne.n	800bee6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800bea2:	4b08      	ldr	r3, [pc, #32]	; (800bec4 <HAL_RCC_OscConfig+0x2b8>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	4a07      	ldr	r2, [pc, #28]	; (800bec4 <HAL_RCC_OscConfig+0x2b8>)
 800bea8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800beac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800beae:	f7fc fcdf 	bl	8008870 <HAL_GetTick>
 800beb2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800beb4:	e011      	b.n	800beda <HAL_RCC_OscConfig+0x2ce>
 800beb6:	bf00      	nop
 800beb8:	40023800 	.word	0x40023800
 800bebc:	42470000 	.word	0x42470000
 800bec0:	42470e80 	.word	0x42470e80
 800bec4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bec8:	f7fc fcd2 	bl	8008870 <HAL_GetTick>
 800becc:	4602      	mov	r2, r0
 800bece:	693b      	ldr	r3, [r7, #16]
 800bed0:	1ad3      	subs	r3, r2, r3
 800bed2:	2b02      	cmp	r3, #2
 800bed4:	d901      	bls.n	800beda <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800bed6:	2303      	movs	r3, #3
 800bed8:	e106      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800beda:	4b85      	ldr	r3, [pc, #532]	; (800c0f0 <HAL_RCC_OscConfig+0x4e4>)
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d0f0      	beq.n	800bec8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	689b      	ldr	r3, [r3, #8]
 800beea:	2b01      	cmp	r3, #1
 800beec:	d106      	bne.n	800befc <HAL_RCC_OscConfig+0x2f0>
 800beee:	4b81      	ldr	r3, [pc, #516]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bef2:	4a80      	ldr	r2, [pc, #512]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bef4:	f043 0301 	orr.w	r3, r3, #1
 800bef8:	6713      	str	r3, [r2, #112]	; 0x70
 800befa:	e01c      	b.n	800bf36 <HAL_RCC_OscConfig+0x32a>
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	689b      	ldr	r3, [r3, #8]
 800bf00:	2b05      	cmp	r3, #5
 800bf02:	d10c      	bne.n	800bf1e <HAL_RCC_OscConfig+0x312>
 800bf04:	4b7b      	ldr	r3, [pc, #492]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bf06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf08:	4a7a      	ldr	r2, [pc, #488]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bf0a:	f043 0304 	orr.w	r3, r3, #4
 800bf0e:	6713      	str	r3, [r2, #112]	; 0x70
 800bf10:	4b78      	ldr	r3, [pc, #480]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bf12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf14:	4a77      	ldr	r2, [pc, #476]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bf16:	f043 0301 	orr.w	r3, r3, #1
 800bf1a:	6713      	str	r3, [r2, #112]	; 0x70
 800bf1c:	e00b      	b.n	800bf36 <HAL_RCC_OscConfig+0x32a>
 800bf1e:	4b75      	ldr	r3, [pc, #468]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bf20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf22:	4a74      	ldr	r2, [pc, #464]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bf24:	f023 0301 	bic.w	r3, r3, #1
 800bf28:	6713      	str	r3, [r2, #112]	; 0x70
 800bf2a:	4b72      	ldr	r3, [pc, #456]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bf2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf2e:	4a71      	ldr	r2, [pc, #452]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bf30:	f023 0304 	bic.w	r3, r3, #4
 800bf34:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	689b      	ldr	r3, [r3, #8]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d015      	beq.n	800bf6a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf3e:	f7fc fc97 	bl	8008870 <HAL_GetTick>
 800bf42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bf44:	e00a      	b.n	800bf5c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bf46:	f7fc fc93 	bl	8008870 <HAL_GetTick>
 800bf4a:	4602      	mov	r2, r0
 800bf4c:	693b      	ldr	r3, [r7, #16]
 800bf4e:	1ad3      	subs	r3, r2, r3
 800bf50:	f241 3288 	movw	r2, #5000	; 0x1388
 800bf54:	4293      	cmp	r3, r2
 800bf56:	d901      	bls.n	800bf5c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800bf58:	2303      	movs	r3, #3
 800bf5a:	e0c5      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bf5c:	4b65      	ldr	r3, [pc, #404]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bf5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf60:	f003 0302 	and.w	r3, r3, #2
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d0ee      	beq.n	800bf46 <HAL_RCC_OscConfig+0x33a>
 800bf68:	e014      	b.n	800bf94 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800bf6a:	f7fc fc81 	bl	8008870 <HAL_GetTick>
 800bf6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bf70:	e00a      	b.n	800bf88 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bf72:	f7fc fc7d 	bl	8008870 <HAL_GetTick>
 800bf76:	4602      	mov	r2, r0
 800bf78:	693b      	ldr	r3, [r7, #16]
 800bf7a:	1ad3      	subs	r3, r2, r3
 800bf7c:	f241 3288 	movw	r2, #5000	; 0x1388
 800bf80:	4293      	cmp	r3, r2
 800bf82:	d901      	bls.n	800bf88 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800bf84:	2303      	movs	r3, #3
 800bf86:	e0af      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bf88:	4b5a      	ldr	r3, [pc, #360]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bf8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf8c:	f003 0302 	and.w	r3, r3, #2
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d1ee      	bne.n	800bf72 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bf94:	7dfb      	ldrb	r3, [r7, #23]
 800bf96:	2b01      	cmp	r3, #1
 800bf98:	d105      	bne.n	800bfa6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bf9a:	4b56      	ldr	r3, [pc, #344]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bf9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf9e:	4a55      	ldr	r2, [pc, #340]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bfa0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bfa4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	699b      	ldr	r3, [r3, #24]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	f000 809b 	beq.w	800c0e6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800bfb0:	4b50      	ldr	r3, [pc, #320]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bfb2:	689b      	ldr	r3, [r3, #8]
 800bfb4:	f003 030c 	and.w	r3, r3, #12
 800bfb8:	2b08      	cmp	r3, #8
 800bfba:	d05c      	beq.n	800c076 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	699b      	ldr	r3, [r3, #24]
 800bfc0:	2b02      	cmp	r3, #2
 800bfc2:	d141      	bne.n	800c048 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bfc4:	4b4c      	ldr	r3, [pc, #304]	; (800c0f8 <HAL_RCC_OscConfig+0x4ec>)
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bfca:	f7fc fc51 	bl	8008870 <HAL_GetTick>
 800bfce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bfd0:	e008      	b.n	800bfe4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bfd2:	f7fc fc4d 	bl	8008870 <HAL_GetTick>
 800bfd6:	4602      	mov	r2, r0
 800bfd8:	693b      	ldr	r3, [r7, #16]
 800bfda:	1ad3      	subs	r3, r2, r3
 800bfdc:	2b02      	cmp	r3, #2
 800bfde:	d901      	bls.n	800bfe4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800bfe0:	2303      	movs	r3, #3
 800bfe2:	e081      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bfe4:	4b43      	ldr	r3, [pc, #268]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d1f0      	bne.n	800bfd2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	69da      	ldr	r2, [r3, #28]
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	6a1b      	ldr	r3, [r3, #32]
 800bff8:	431a      	orrs	r2, r3
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bffe:	019b      	lsls	r3, r3, #6
 800c000:	431a      	orrs	r2, r3
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c006:	085b      	lsrs	r3, r3, #1
 800c008:	3b01      	subs	r3, #1
 800c00a:	041b      	lsls	r3, r3, #16
 800c00c:	431a      	orrs	r2, r3
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c012:	061b      	lsls	r3, r3, #24
 800c014:	4937      	ldr	r1, [pc, #220]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800c016:	4313      	orrs	r3, r2
 800c018:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c01a:	4b37      	ldr	r3, [pc, #220]	; (800c0f8 <HAL_RCC_OscConfig+0x4ec>)
 800c01c:	2201      	movs	r2, #1
 800c01e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c020:	f7fc fc26 	bl	8008870 <HAL_GetTick>
 800c024:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c026:	e008      	b.n	800c03a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c028:	f7fc fc22 	bl	8008870 <HAL_GetTick>
 800c02c:	4602      	mov	r2, r0
 800c02e:	693b      	ldr	r3, [r7, #16]
 800c030:	1ad3      	subs	r3, r2, r3
 800c032:	2b02      	cmp	r3, #2
 800c034:	d901      	bls.n	800c03a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800c036:	2303      	movs	r3, #3
 800c038:	e056      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c03a:	4b2e      	ldr	r3, [pc, #184]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c042:	2b00      	cmp	r3, #0
 800c044:	d0f0      	beq.n	800c028 <HAL_RCC_OscConfig+0x41c>
 800c046:	e04e      	b.n	800c0e6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c048:	4b2b      	ldr	r3, [pc, #172]	; (800c0f8 <HAL_RCC_OscConfig+0x4ec>)
 800c04a:	2200      	movs	r2, #0
 800c04c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c04e:	f7fc fc0f 	bl	8008870 <HAL_GetTick>
 800c052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c054:	e008      	b.n	800c068 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c056:	f7fc fc0b 	bl	8008870 <HAL_GetTick>
 800c05a:	4602      	mov	r2, r0
 800c05c:	693b      	ldr	r3, [r7, #16]
 800c05e:	1ad3      	subs	r3, r2, r3
 800c060:	2b02      	cmp	r3, #2
 800c062:	d901      	bls.n	800c068 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800c064:	2303      	movs	r3, #3
 800c066:	e03f      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c068:	4b22      	ldr	r3, [pc, #136]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c070:	2b00      	cmp	r3, #0
 800c072:	d1f0      	bne.n	800c056 <HAL_RCC_OscConfig+0x44a>
 800c074:	e037      	b.n	800c0e6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	699b      	ldr	r3, [r3, #24]
 800c07a:	2b01      	cmp	r3, #1
 800c07c:	d101      	bne.n	800c082 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800c07e:	2301      	movs	r3, #1
 800c080:	e032      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800c082:	4b1c      	ldr	r3, [pc, #112]	; (800c0f4 <HAL_RCC_OscConfig+0x4e8>)
 800c084:	685b      	ldr	r3, [r3, #4]
 800c086:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	699b      	ldr	r3, [r3, #24]
 800c08c:	2b01      	cmp	r3, #1
 800c08e:	d028      	beq.n	800c0e2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c09a:	429a      	cmp	r2, r3
 800c09c:	d121      	bne.n	800c0e2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c0a8:	429a      	cmp	r2, r3
 800c0aa:	d11a      	bne.n	800c0e2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c0ac:	68fa      	ldr	r2, [r7, #12]
 800c0ae:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800c0b2:	4013      	ands	r3, r2
 800c0b4:	687a      	ldr	r2, [r7, #4]
 800c0b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800c0b8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c0ba:	4293      	cmp	r3, r2
 800c0bc:	d111      	bne.n	800c0e2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0c8:	085b      	lsrs	r3, r3, #1
 800c0ca:	3b01      	subs	r3, #1
 800c0cc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d107      	bne.n	800c0e2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0dc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c0de:	429a      	cmp	r2, r3
 800c0e0:	d001      	beq.n	800c0e6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800c0e2:	2301      	movs	r3, #1
 800c0e4:	e000      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800c0e6:	2300      	movs	r3, #0
}
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	3718      	adds	r7, #24
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	bd80      	pop	{r7, pc}
 800c0f0:	40007000 	.word	0x40007000
 800c0f4:	40023800 	.word	0x40023800
 800c0f8:	42470060 	.word	0x42470060

0800c0fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b084      	sub	sp, #16
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
 800c104:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d101      	bne.n	800c110 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c10c:	2301      	movs	r3, #1
 800c10e:	e0cc      	b.n	800c2aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c110:	4b68      	ldr	r3, [pc, #416]	; (800c2b4 <HAL_RCC_ClockConfig+0x1b8>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	f003 030f 	and.w	r3, r3, #15
 800c118:	683a      	ldr	r2, [r7, #0]
 800c11a:	429a      	cmp	r2, r3
 800c11c:	d90c      	bls.n	800c138 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c11e:	4b65      	ldr	r3, [pc, #404]	; (800c2b4 <HAL_RCC_ClockConfig+0x1b8>)
 800c120:	683a      	ldr	r2, [r7, #0]
 800c122:	b2d2      	uxtb	r2, r2
 800c124:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c126:	4b63      	ldr	r3, [pc, #396]	; (800c2b4 <HAL_RCC_ClockConfig+0x1b8>)
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	f003 030f 	and.w	r3, r3, #15
 800c12e:	683a      	ldr	r2, [r7, #0]
 800c130:	429a      	cmp	r2, r3
 800c132:	d001      	beq.n	800c138 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c134:	2301      	movs	r3, #1
 800c136:	e0b8      	b.n	800c2aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	f003 0302 	and.w	r3, r3, #2
 800c140:	2b00      	cmp	r3, #0
 800c142:	d020      	beq.n	800c186 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	f003 0304 	and.w	r3, r3, #4
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d005      	beq.n	800c15c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c150:	4b59      	ldr	r3, [pc, #356]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c152:	689b      	ldr	r3, [r3, #8]
 800c154:	4a58      	ldr	r2, [pc, #352]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c156:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800c15a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f003 0308 	and.w	r3, r3, #8
 800c164:	2b00      	cmp	r3, #0
 800c166:	d005      	beq.n	800c174 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c168:	4b53      	ldr	r3, [pc, #332]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c16a:	689b      	ldr	r3, [r3, #8]
 800c16c:	4a52      	ldr	r2, [pc, #328]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c16e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800c172:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c174:	4b50      	ldr	r3, [pc, #320]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c176:	689b      	ldr	r3, [r3, #8]
 800c178:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	689b      	ldr	r3, [r3, #8]
 800c180:	494d      	ldr	r1, [pc, #308]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c182:	4313      	orrs	r3, r2
 800c184:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	f003 0301 	and.w	r3, r3, #1
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d044      	beq.n	800c21c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	685b      	ldr	r3, [r3, #4]
 800c196:	2b01      	cmp	r3, #1
 800c198:	d107      	bne.n	800c1aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c19a:	4b47      	ldr	r3, [pc, #284]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d119      	bne.n	800c1da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	e07f      	b.n	800c2aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	685b      	ldr	r3, [r3, #4]
 800c1ae:	2b02      	cmp	r3, #2
 800c1b0:	d003      	beq.n	800c1ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c1b6:	2b03      	cmp	r3, #3
 800c1b8:	d107      	bne.n	800c1ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c1ba:	4b3f      	ldr	r3, [pc, #252]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d109      	bne.n	800c1da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c1c6:	2301      	movs	r3, #1
 800c1c8:	e06f      	b.n	800c2aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c1ca:	4b3b      	ldr	r3, [pc, #236]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f003 0302 	and.w	r3, r3, #2
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d101      	bne.n	800c1da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c1d6:	2301      	movs	r3, #1
 800c1d8:	e067      	b.n	800c2aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c1da:	4b37      	ldr	r3, [pc, #220]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c1dc:	689b      	ldr	r3, [r3, #8]
 800c1de:	f023 0203 	bic.w	r2, r3, #3
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	685b      	ldr	r3, [r3, #4]
 800c1e6:	4934      	ldr	r1, [pc, #208]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c1e8:	4313      	orrs	r3, r2
 800c1ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c1ec:	f7fc fb40 	bl	8008870 <HAL_GetTick>
 800c1f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c1f2:	e00a      	b.n	800c20a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c1f4:	f7fc fb3c 	bl	8008870 <HAL_GetTick>
 800c1f8:	4602      	mov	r2, r0
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	1ad3      	subs	r3, r2, r3
 800c1fe:	f241 3288 	movw	r2, #5000	; 0x1388
 800c202:	4293      	cmp	r3, r2
 800c204:	d901      	bls.n	800c20a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c206:	2303      	movs	r3, #3
 800c208:	e04f      	b.n	800c2aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c20a:	4b2b      	ldr	r3, [pc, #172]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c20c:	689b      	ldr	r3, [r3, #8]
 800c20e:	f003 020c 	and.w	r2, r3, #12
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	685b      	ldr	r3, [r3, #4]
 800c216:	009b      	lsls	r3, r3, #2
 800c218:	429a      	cmp	r2, r3
 800c21a:	d1eb      	bne.n	800c1f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c21c:	4b25      	ldr	r3, [pc, #148]	; (800c2b4 <HAL_RCC_ClockConfig+0x1b8>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	f003 030f 	and.w	r3, r3, #15
 800c224:	683a      	ldr	r2, [r7, #0]
 800c226:	429a      	cmp	r2, r3
 800c228:	d20c      	bcs.n	800c244 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c22a:	4b22      	ldr	r3, [pc, #136]	; (800c2b4 <HAL_RCC_ClockConfig+0x1b8>)
 800c22c:	683a      	ldr	r2, [r7, #0]
 800c22e:	b2d2      	uxtb	r2, r2
 800c230:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c232:	4b20      	ldr	r3, [pc, #128]	; (800c2b4 <HAL_RCC_ClockConfig+0x1b8>)
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	f003 030f 	and.w	r3, r3, #15
 800c23a:	683a      	ldr	r2, [r7, #0]
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d001      	beq.n	800c244 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c240:	2301      	movs	r3, #1
 800c242:	e032      	b.n	800c2aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	f003 0304 	and.w	r3, r3, #4
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d008      	beq.n	800c262 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c250:	4b19      	ldr	r3, [pc, #100]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c252:	689b      	ldr	r3, [r3, #8]
 800c254:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	68db      	ldr	r3, [r3, #12]
 800c25c:	4916      	ldr	r1, [pc, #88]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c25e:	4313      	orrs	r3, r2
 800c260:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	f003 0308 	and.w	r3, r3, #8
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d009      	beq.n	800c282 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c26e:	4b12      	ldr	r3, [pc, #72]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c270:	689b      	ldr	r3, [r3, #8]
 800c272:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	691b      	ldr	r3, [r3, #16]
 800c27a:	00db      	lsls	r3, r3, #3
 800c27c:	490e      	ldr	r1, [pc, #56]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c27e:	4313      	orrs	r3, r2
 800c280:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800c282:	f000 f821 	bl	800c2c8 <HAL_RCC_GetSysClockFreq>
 800c286:	4602      	mov	r2, r0
 800c288:	4b0b      	ldr	r3, [pc, #44]	; (800c2b8 <HAL_RCC_ClockConfig+0x1bc>)
 800c28a:	689b      	ldr	r3, [r3, #8]
 800c28c:	091b      	lsrs	r3, r3, #4
 800c28e:	f003 030f 	and.w	r3, r3, #15
 800c292:	490a      	ldr	r1, [pc, #40]	; (800c2bc <HAL_RCC_ClockConfig+0x1c0>)
 800c294:	5ccb      	ldrb	r3, [r1, r3]
 800c296:	fa22 f303 	lsr.w	r3, r2, r3
 800c29a:	4a09      	ldr	r2, [pc, #36]	; (800c2c0 <HAL_RCC_ClockConfig+0x1c4>)
 800c29c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800c29e:	4b09      	ldr	r3, [pc, #36]	; (800c2c4 <HAL_RCC_ClockConfig+0x1c8>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	f7f6 ff90 	bl	80031c8 <HAL_InitTick>

  return HAL_OK;
 800c2a8:	2300      	movs	r3, #0
}
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	3710      	adds	r7, #16
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}
 800c2b2:	bf00      	nop
 800c2b4:	40023c00 	.word	0x40023c00
 800c2b8:	40023800 	.word	0x40023800
 800c2bc:	08022a58 	.word	0x08022a58
 800c2c0:	20000004 	.word	0x20000004
 800c2c4:	2000005c 	.word	0x2000005c

0800c2c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c2c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c2cc:	b084      	sub	sp, #16
 800c2ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c2d0:	2300      	movs	r3, #0
 800c2d2:	607b      	str	r3, [r7, #4]
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	60fb      	str	r3, [r7, #12]
 800c2d8:	2300      	movs	r3, #0
 800c2da:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800c2dc:	2300      	movs	r3, #0
 800c2de:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c2e0:	4b67      	ldr	r3, [pc, #412]	; (800c480 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c2e2:	689b      	ldr	r3, [r3, #8]
 800c2e4:	f003 030c 	and.w	r3, r3, #12
 800c2e8:	2b08      	cmp	r3, #8
 800c2ea:	d00d      	beq.n	800c308 <HAL_RCC_GetSysClockFreq+0x40>
 800c2ec:	2b08      	cmp	r3, #8
 800c2ee:	f200 80bd 	bhi.w	800c46c <HAL_RCC_GetSysClockFreq+0x1a4>
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d002      	beq.n	800c2fc <HAL_RCC_GetSysClockFreq+0x34>
 800c2f6:	2b04      	cmp	r3, #4
 800c2f8:	d003      	beq.n	800c302 <HAL_RCC_GetSysClockFreq+0x3a>
 800c2fa:	e0b7      	b.n	800c46c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c2fc:	4b61      	ldr	r3, [pc, #388]	; (800c484 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800c2fe:	60bb      	str	r3, [r7, #8]
       break;
 800c300:	e0b7      	b.n	800c472 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c302:	4b60      	ldr	r3, [pc, #384]	; (800c484 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800c304:	60bb      	str	r3, [r7, #8]
      break;
 800c306:	e0b4      	b.n	800c472 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c308:	4b5d      	ldr	r3, [pc, #372]	; (800c480 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c30a:	685b      	ldr	r3, [r3, #4]
 800c30c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c310:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c312:	4b5b      	ldr	r3, [pc, #364]	; (800c480 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c314:	685b      	ldr	r3, [r3, #4]
 800c316:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d04d      	beq.n	800c3ba <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c31e:	4b58      	ldr	r3, [pc, #352]	; (800c480 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c320:	685b      	ldr	r3, [r3, #4]
 800c322:	099b      	lsrs	r3, r3, #6
 800c324:	461a      	mov	r2, r3
 800c326:	f04f 0300 	mov.w	r3, #0
 800c32a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800c32e:	f04f 0100 	mov.w	r1, #0
 800c332:	ea02 0800 	and.w	r8, r2, r0
 800c336:	ea03 0901 	and.w	r9, r3, r1
 800c33a:	4640      	mov	r0, r8
 800c33c:	4649      	mov	r1, r9
 800c33e:	f04f 0200 	mov.w	r2, #0
 800c342:	f04f 0300 	mov.w	r3, #0
 800c346:	014b      	lsls	r3, r1, #5
 800c348:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800c34c:	0142      	lsls	r2, r0, #5
 800c34e:	4610      	mov	r0, r2
 800c350:	4619      	mov	r1, r3
 800c352:	ebb0 0008 	subs.w	r0, r0, r8
 800c356:	eb61 0109 	sbc.w	r1, r1, r9
 800c35a:	f04f 0200 	mov.w	r2, #0
 800c35e:	f04f 0300 	mov.w	r3, #0
 800c362:	018b      	lsls	r3, r1, #6
 800c364:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800c368:	0182      	lsls	r2, r0, #6
 800c36a:	1a12      	subs	r2, r2, r0
 800c36c:	eb63 0301 	sbc.w	r3, r3, r1
 800c370:	f04f 0000 	mov.w	r0, #0
 800c374:	f04f 0100 	mov.w	r1, #0
 800c378:	00d9      	lsls	r1, r3, #3
 800c37a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c37e:	00d0      	lsls	r0, r2, #3
 800c380:	4602      	mov	r2, r0
 800c382:	460b      	mov	r3, r1
 800c384:	eb12 0208 	adds.w	r2, r2, r8
 800c388:	eb43 0309 	adc.w	r3, r3, r9
 800c38c:	f04f 0000 	mov.w	r0, #0
 800c390:	f04f 0100 	mov.w	r1, #0
 800c394:	0299      	lsls	r1, r3, #10
 800c396:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800c39a:	0290      	lsls	r0, r2, #10
 800c39c:	4602      	mov	r2, r0
 800c39e:	460b      	mov	r3, r1
 800c3a0:	4610      	mov	r0, r2
 800c3a2:	4619      	mov	r1, r3
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	461a      	mov	r2, r3
 800c3a8:	f04f 0300 	mov.w	r3, #0
 800c3ac:	f7f4 fcdc 	bl	8000d68 <__aeabi_uldivmod>
 800c3b0:	4602      	mov	r2, r0
 800c3b2:	460b      	mov	r3, r1
 800c3b4:	4613      	mov	r3, r2
 800c3b6:	60fb      	str	r3, [r7, #12]
 800c3b8:	e04a      	b.n	800c450 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c3ba:	4b31      	ldr	r3, [pc, #196]	; (800c480 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c3bc:	685b      	ldr	r3, [r3, #4]
 800c3be:	099b      	lsrs	r3, r3, #6
 800c3c0:	461a      	mov	r2, r3
 800c3c2:	f04f 0300 	mov.w	r3, #0
 800c3c6:	f240 10ff 	movw	r0, #511	; 0x1ff
 800c3ca:	f04f 0100 	mov.w	r1, #0
 800c3ce:	ea02 0400 	and.w	r4, r2, r0
 800c3d2:	ea03 0501 	and.w	r5, r3, r1
 800c3d6:	4620      	mov	r0, r4
 800c3d8:	4629      	mov	r1, r5
 800c3da:	f04f 0200 	mov.w	r2, #0
 800c3de:	f04f 0300 	mov.w	r3, #0
 800c3e2:	014b      	lsls	r3, r1, #5
 800c3e4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800c3e8:	0142      	lsls	r2, r0, #5
 800c3ea:	4610      	mov	r0, r2
 800c3ec:	4619      	mov	r1, r3
 800c3ee:	1b00      	subs	r0, r0, r4
 800c3f0:	eb61 0105 	sbc.w	r1, r1, r5
 800c3f4:	f04f 0200 	mov.w	r2, #0
 800c3f8:	f04f 0300 	mov.w	r3, #0
 800c3fc:	018b      	lsls	r3, r1, #6
 800c3fe:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800c402:	0182      	lsls	r2, r0, #6
 800c404:	1a12      	subs	r2, r2, r0
 800c406:	eb63 0301 	sbc.w	r3, r3, r1
 800c40a:	f04f 0000 	mov.w	r0, #0
 800c40e:	f04f 0100 	mov.w	r1, #0
 800c412:	00d9      	lsls	r1, r3, #3
 800c414:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c418:	00d0      	lsls	r0, r2, #3
 800c41a:	4602      	mov	r2, r0
 800c41c:	460b      	mov	r3, r1
 800c41e:	1912      	adds	r2, r2, r4
 800c420:	eb45 0303 	adc.w	r3, r5, r3
 800c424:	f04f 0000 	mov.w	r0, #0
 800c428:	f04f 0100 	mov.w	r1, #0
 800c42c:	0299      	lsls	r1, r3, #10
 800c42e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800c432:	0290      	lsls	r0, r2, #10
 800c434:	4602      	mov	r2, r0
 800c436:	460b      	mov	r3, r1
 800c438:	4610      	mov	r0, r2
 800c43a:	4619      	mov	r1, r3
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	461a      	mov	r2, r3
 800c440:	f04f 0300 	mov.w	r3, #0
 800c444:	f7f4 fc90 	bl	8000d68 <__aeabi_uldivmod>
 800c448:	4602      	mov	r2, r0
 800c44a:	460b      	mov	r3, r1
 800c44c:	4613      	mov	r3, r2
 800c44e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c450:	4b0b      	ldr	r3, [pc, #44]	; (800c480 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c452:	685b      	ldr	r3, [r3, #4]
 800c454:	0c1b      	lsrs	r3, r3, #16
 800c456:	f003 0303 	and.w	r3, r3, #3
 800c45a:	3301      	adds	r3, #1
 800c45c:	005b      	lsls	r3, r3, #1
 800c45e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800c460:	68fa      	ldr	r2, [r7, #12]
 800c462:	683b      	ldr	r3, [r7, #0]
 800c464:	fbb2 f3f3 	udiv	r3, r2, r3
 800c468:	60bb      	str	r3, [r7, #8]
      break;
 800c46a:	e002      	b.n	800c472 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c46c:	4b05      	ldr	r3, [pc, #20]	; (800c484 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800c46e:	60bb      	str	r3, [r7, #8]
      break;
 800c470:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c472:	68bb      	ldr	r3, [r7, #8]
}
 800c474:	4618      	mov	r0, r3
 800c476:	3710      	adds	r7, #16
 800c478:	46bd      	mov	sp, r7
 800c47a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c47e:	bf00      	nop
 800c480:	40023800 	.word	0x40023800
 800c484:	00f42400 	.word	0x00f42400

0800c488 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c488:	b480      	push	{r7}
 800c48a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c48c:	4b03      	ldr	r3, [pc, #12]	; (800c49c <HAL_RCC_GetHCLKFreq+0x14>)
 800c48e:	681b      	ldr	r3, [r3, #0]
}
 800c490:	4618      	mov	r0, r3
 800c492:	46bd      	mov	sp, r7
 800c494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c498:	4770      	bx	lr
 800c49a:	bf00      	nop
 800c49c:	20000004 	.word	0x20000004

0800c4a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800c4a4:	f7ff fff0 	bl	800c488 <HAL_RCC_GetHCLKFreq>
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	4b05      	ldr	r3, [pc, #20]	; (800c4c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c4ac:	689b      	ldr	r3, [r3, #8]
 800c4ae:	0a9b      	lsrs	r3, r3, #10
 800c4b0:	f003 0307 	and.w	r3, r3, #7
 800c4b4:	4903      	ldr	r1, [pc, #12]	; (800c4c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c4b6:	5ccb      	ldrb	r3, [r1, r3]
 800c4b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c4bc:	4618      	mov	r0, r3
 800c4be:	bd80      	pop	{r7, pc}
 800c4c0:	40023800 	.word	0x40023800
 800c4c4:	08022a68 	.word	0x08022a68

0800c4c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800c4cc:	f7ff ffdc 	bl	800c488 <HAL_RCC_GetHCLKFreq>
 800c4d0:	4602      	mov	r2, r0
 800c4d2:	4b05      	ldr	r3, [pc, #20]	; (800c4e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c4d4:	689b      	ldr	r3, [r3, #8]
 800c4d6:	0b5b      	lsrs	r3, r3, #13
 800c4d8:	f003 0307 	and.w	r3, r3, #7
 800c4dc:	4903      	ldr	r1, [pc, #12]	; (800c4ec <HAL_RCC_GetPCLK2Freq+0x24>)
 800c4de:	5ccb      	ldrb	r3, [r1, r3]
 800c4e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	bd80      	pop	{r7, pc}
 800c4e8:	40023800 	.word	0x40023800
 800c4ec:	08022a68 	.word	0x08022a68

0800c4f0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c4f0:	b480      	push	{r7}
 800c4f2:	b083      	sub	sp, #12
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	6078      	str	r0, [r7, #4]
 800c4f8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	220f      	movs	r2, #15
 800c4fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800c500:	4b12      	ldr	r3, [pc, #72]	; (800c54c <HAL_RCC_GetClockConfig+0x5c>)
 800c502:	689b      	ldr	r3, [r3, #8]
 800c504:	f003 0203 	and.w	r2, r3, #3
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800c50c:	4b0f      	ldr	r3, [pc, #60]	; (800c54c <HAL_RCC_GetClockConfig+0x5c>)
 800c50e:	689b      	ldr	r3, [r3, #8]
 800c510:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800c518:	4b0c      	ldr	r3, [pc, #48]	; (800c54c <HAL_RCC_GetClockConfig+0x5c>)
 800c51a:	689b      	ldr	r3, [r3, #8]
 800c51c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800c524:	4b09      	ldr	r3, [pc, #36]	; (800c54c <HAL_RCC_GetClockConfig+0x5c>)
 800c526:	689b      	ldr	r3, [r3, #8]
 800c528:	08db      	lsrs	r3, r3, #3
 800c52a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c532:	4b07      	ldr	r3, [pc, #28]	; (800c550 <HAL_RCC_GetClockConfig+0x60>)
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	f003 020f 	and.w	r2, r3, #15
 800c53a:	683b      	ldr	r3, [r7, #0]
 800c53c:	601a      	str	r2, [r3, #0]
}
 800c53e:	bf00      	nop
 800c540:	370c      	adds	r7, #12
 800c542:	46bd      	mov	sp, r7
 800c544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c548:	4770      	bx	lr
 800c54a:	bf00      	nop
 800c54c:	40023800 	.word	0x40023800
 800c550:	40023c00 	.word	0x40023c00

0800c554 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b086      	sub	sp, #24
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c55c:	2300      	movs	r3, #0
 800c55e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800c560:	2300      	movs	r3, #0
 800c562:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	f003 0301 	and.w	r3, r3, #1
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d10b      	bne.n	800c588 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d105      	bne.n	800c588 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c584:	2b00      	cmp	r3, #0
 800c586:	d075      	beq.n	800c674 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c588:	4bad      	ldr	r3, [pc, #692]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800c58a:	2200      	movs	r2, #0
 800c58c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c58e:	f7fc f96f 	bl	8008870 <HAL_GetTick>
 800c592:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c594:	e008      	b.n	800c5a8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c596:	f7fc f96b 	bl	8008870 <HAL_GetTick>
 800c59a:	4602      	mov	r2, r0
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	1ad3      	subs	r3, r2, r3
 800c5a0:	2b02      	cmp	r3, #2
 800c5a2:	d901      	bls.n	800c5a8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c5a4:	2303      	movs	r3, #3
 800c5a6:	e18b      	b.n	800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c5a8:	4ba6      	ldr	r3, [pc, #664]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d1f0      	bne.n	800c596 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	f003 0301 	and.w	r3, r3, #1
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d009      	beq.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	685b      	ldr	r3, [r3, #4]
 800c5c4:	019a      	lsls	r2, r3, #6
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	689b      	ldr	r3, [r3, #8]
 800c5ca:	071b      	lsls	r3, r3, #28
 800c5cc:	499d      	ldr	r1, [pc, #628]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c5ce:	4313      	orrs	r3, r2
 800c5d0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	f003 0302 	and.w	r3, r3, #2
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d01f      	beq.n	800c620 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c5e0:	4b98      	ldr	r3, [pc, #608]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c5e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c5e6:	0f1b      	lsrs	r3, r3, #28
 800c5e8:	f003 0307 	and.w	r3, r3, #7
 800c5ec:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	685b      	ldr	r3, [r3, #4]
 800c5f2:	019a      	lsls	r2, r3, #6
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	68db      	ldr	r3, [r3, #12]
 800c5f8:	061b      	lsls	r3, r3, #24
 800c5fa:	431a      	orrs	r2, r3
 800c5fc:	693b      	ldr	r3, [r7, #16]
 800c5fe:	071b      	lsls	r3, r3, #28
 800c600:	4990      	ldr	r1, [pc, #576]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c602:	4313      	orrs	r3, r2
 800c604:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c608:	4b8e      	ldr	r3, [pc, #568]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c60a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c60e:	f023 021f 	bic.w	r2, r3, #31
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	69db      	ldr	r3, [r3, #28]
 800c616:	3b01      	subs	r3, #1
 800c618:	498a      	ldr	r1, [pc, #552]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c61a:	4313      	orrs	r3, r2
 800c61c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d00d      	beq.n	800c648 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	685b      	ldr	r3, [r3, #4]
 800c630:	019a      	lsls	r2, r3, #6
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	68db      	ldr	r3, [r3, #12]
 800c636:	061b      	lsls	r3, r3, #24
 800c638:	431a      	orrs	r2, r3
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	689b      	ldr	r3, [r3, #8]
 800c63e:	071b      	lsls	r3, r3, #28
 800c640:	4980      	ldr	r1, [pc, #512]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c642:	4313      	orrs	r3, r2
 800c644:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c648:	4b7d      	ldr	r3, [pc, #500]	; (800c840 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800c64a:	2201      	movs	r2, #1
 800c64c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c64e:	f7fc f90f 	bl	8008870 <HAL_GetTick>
 800c652:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c654:	e008      	b.n	800c668 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c656:	f7fc f90b 	bl	8008870 <HAL_GetTick>
 800c65a:	4602      	mov	r2, r0
 800c65c:	697b      	ldr	r3, [r7, #20]
 800c65e:	1ad3      	subs	r3, r2, r3
 800c660:	2b02      	cmp	r3, #2
 800c662:	d901      	bls.n	800c668 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c664:	2303      	movs	r3, #3
 800c666:	e12b      	b.n	800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c668:	4b76      	ldr	r3, [pc, #472]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c670:	2b00      	cmp	r3, #0
 800c672:	d0f0      	beq.n	800c656 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	f003 0304 	and.w	r3, r3, #4
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d105      	bne.n	800c68c <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d079      	beq.n	800c780 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c68c:	4b6e      	ldr	r3, [pc, #440]	; (800c848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c68e:	2200      	movs	r2, #0
 800c690:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c692:	f7fc f8ed 	bl	8008870 <HAL_GetTick>
 800c696:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c698:	e008      	b.n	800c6ac <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c69a:	f7fc f8e9 	bl	8008870 <HAL_GetTick>
 800c69e:	4602      	mov	r2, r0
 800c6a0:	697b      	ldr	r3, [r7, #20]
 800c6a2:	1ad3      	subs	r3, r2, r3
 800c6a4:	2b02      	cmp	r3, #2
 800c6a6:	d901      	bls.n	800c6ac <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c6a8:	2303      	movs	r3, #3
 800c6aa:	e109      	b.n	800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c6ac:	4b65      	ldr	r3, [pc, #404]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c6b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c6b8:	d0ef      	beq.n	800c69a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	f003 0304 	and.w	r3, r3, #4
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d020      	beq.n	800c708 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c6c6:	4b5f      	ldr	r3, [pc, #380]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c6c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c6cc:	0f1b      	lsrs	r3, r3, #28
 800c6ce:	f003 0307 	and.w	r3, r3, #7
 800c6d2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	691b      	ldr	r3, [r3, #16]
 800c6d8:	019a      	lsls	r2, r3, #6
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	695b      	ldr	r3, [r3, #20]
 800c6de:	061b      	lsls	r3, r3, #24
 800c6e0:	431a      	orrs	r2, r3
 800c6e2:	693b      	ldr	r3, [r7, #16]
 800c6e4:	071b      	lsls	r3, r3, #28
 800c6e6:	4957      	ldr	r1, [pc, #348]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c6e8:	4313      	orrs	r3, r2
 800c6ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c6ee:	4b55      	ldr	r3, [pc, #340]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c6f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c6f4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	6a1b      	ldr	r3, [r3, #32]
 800c6fc:	3b01      	subs	r3, #1
 800c6fe:	021b      	lsls	r3, r3, #8
 800c700:	4950      	ldr	r1, [pc, #320]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c702:	4313      	orrs	r3, r2
 800c704:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	f003 0308 	and.w	r3, r3, #8
 800c710:	2b00      	cmp	r3, #0
 800c712:	d01e      	beq.n	800c752 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c714:	4b4b      	ldr	r3, [pc, #300]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c716:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c71a:	0e1b      	lsrs	r3, r3, #24
 800c71c:	f003 030f 	and.w	r3, r3, #15
 800c720:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	691b      	ldr	r3, [r3, #16]
 800c726:	019a      	lsls	r2, r3, #6
 800c728:	693b      	ldr	r3, [r7, #16]
 800c72a:	061b      	lsls	r3, r3, #24
 800c72c:	431a      	orrs	r2, r3
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	699b      	ldr	r3, [r3, #24]
 800c732:	071b      	lsls	r3, r3, #28
 800c734:	4943      	ldr	r1, [pc, #268]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c736:	4313      	orrs	r3, r2
 800c738:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c73c:	4b41      	ldr	r3, [pc, #260]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c73e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c742:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c74a:	493e      	ldr	r1, [pc, #248]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c74c:	4313      	orrs	r3, r2
 800c74e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c752:	4b3d      	ldr	r3, [pc, #244]	; (800c848 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c754:	2201      	movs	r2, #1
 800c756:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c758:	f7fc f88a 	bl	8008870 <HAL_GetTick>
 800c75c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c75e:	e008      	b.n	800c772 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c760:	f7fc f886 	bl	8008870 <HAL_GetTick>
 800c764:	4602      	mov	r2, r0
 800c766:	697b      	ldr	r3, [r7, #20]
 800c768:	1ad3      	subs	r3, r2, r3
 800c76a:	2b02      	cmp	r3, #2
 800c76c:	d901      	bls.n	800c772 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c76e:	2303      	movs	r3, #3
 800c770:	e0a6      	b.n	800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c772:	4b34      	ldr	r3, [pc, #208]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c77a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c77e:	d1ef      	bne.n	800c760 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	f003 0320 	and.w	r3, r3, #32
 800c788:	2b00      	cmp	r3, #0
 800c78a:	f000 808d 	beq.w	800c8a8 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c78e:	2300      	movs	r3, #0
 800c790:	60fb      	str	r3, [r7, #12]
 800c792:	4b2c      	ldr	r3, [pc, #176]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c796:	4a2b      	ldr	r2, [pc, #172]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c798:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c79c:	6413      	str	r3, [r2, #64]	; 0x40
 800c79e:	4b29      	ldr	r3, [pc, #164]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c7a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c7a6:	60fb      	str	r3, [r7, #12]
 800c7a8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800c7aa:	4b28      	ldr	r3, [pc, #160]	; (800c84c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	4a27      	ldr	r2, [pc, #156]	; (800c84c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800c7b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c7b4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c7b6:	f7fc f85b 	bl	8008870 <HAL_GetTick>
 800c7ba:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c7bc:	e008      	b.n	800c7d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800c7be:	f7fc f857 	bl	8008870 <HAL_GetTick>
 800c7c2:	4602      	mov	r2, r0
 800c7c4:	697b      	ldr	r3, [r7, #20]
 800c7c6:	1ad3      	subs	r3, r2, r3
 800c7c8:	2b02      	cmp	r3, #2
 800c7ca:	d901      	bls.n	800c7d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 800c7cc:	2303      	movs	r3, #3
 800c7ce:	e077      	b.n	800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c7d0:	4b1e      	ldr	r3, [pc, #120]	; (800c84c <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d0f0      	beq.n	800c7be <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c7dc:	4b19      	ldr	r3, [pc, #100]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c7de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c7e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c7e4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d039      	beq.n	800c860 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c7f4:	693a      	ldr	r2, [r7, #16]
 800c7f6:	429a      	cmp	r2, r3
 800c7f8:	d032      	beq.n	800c860 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c7fa:	4b12      	ldr	r3, [pc, #72]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c7fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c7fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c802:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c804:	4b12      	ldr	r3, [pc, #72]	; (800c850 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800c806:	2201      	movs	r2, #1
 800c808:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c80a:	4b11      	ldr	r3, [pc, #68]	; (800c850 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800c80c:	2200      	movs	r2, #0
 800c80e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800c810:	4a0c      	ldr	r2, [pc, #48]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c812:	693b      	ldr	r3, [r7, #16]
 800c814:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c816:	4b0b      	ldr	r3, [pc, #44]	; (800c844 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c81a:	f003 0301 	and.w	r3, r3, #1
 800c81e:	2b01      	cmp	r3, #1
 800c820:	d11e      	bne.n	800c860 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800c822:	f7fc f825 	bl	8008870 <HAL_GetTick>
 800c826:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c828:	e014      	b.n	800c854 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c82a:	f7fc f821 	bl	8008870 <HAL_GetTick>
 800c82e:	4602      	mov	r2, r0
 800c830:	697b      	ldr	r3, [r7, #20]
 800c832:	1ad3      	subs	r3, r2, r3
 800c834:	f241 3288 	movw	r2, #5000	; 0x1388
 800c838:	4293      	cmp	r3, r2
 800c83a:	d90b      	bls.n	800c854 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 800c83c:	2303      	movs	r3, #3
 800c83e:	e03f      	b.n	800c8c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800c840:	42470068 	.word	0x42470068
 800c844:	40023800 	.word	0x40023800
 800c848:	42470070 	.word	0x42470070
 800c84c:	40007000 	.word	0x40007000
 800c850:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c854:	4b1c      	ldr	r3, [pc, #112]	; (800c8c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c858:	f003 0302 	and.w	r3, r3, #2
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d0e4      	beq.n	800c82a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c864:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c868:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c86c:	d10d      	bne.n	800c88a <HAL_RCCEx_PeriphCLKConfig+0x336>
 800c86e:	4b16      	ldr	r3, [pc, #88]	; (800c8c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c870:	689b      	ldr	r3, [r3, #8]
 800c872:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c87a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c87e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c882:	4911      	ldr	r1, [pc, #68]	; (800c8c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c884:	4313      	orrs	r3, r2
 800c886:	608b      	str	r3, [r1, #8]
 800c888:	e005      	b.n	800c896 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800c88a:	4b0f      	ldr	r3, [pc, #60]	; (800c8c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c88c:	689b      	ldr	r3, [r3, #8]
 800c88e:	4a0e      	ldr	r2, [pc, #56]	; (800c8c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c890:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800c894:	6093      	str	r3, [r2, #8]
 800c896:	4b0c      	ldr	r3, [pc, #48]	; (800c8c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c898:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c89e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c8a2:	4909      	ldr	r1, [pc, #36]	; (800c8c8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c8a4:	4313      	orrs	r3, r2
 800c8a6:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	f003 0310 	and.w	r3, r3, #16
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d004      	beq.n	800c8be <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800c8ba:	4b04      	ldr	r3, [pc, #16]	; (800c8cc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800c8bc:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800c8be:	2300      	movs	r3, #0
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	3718      	adds	r7, #24
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}
 800c8c8:	40023800 	.word	0x40023800
 800c8cc:	424711e0 	.word	0x424711e0

0800c8d0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b082      	sub	sp, #8
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d101      	bne.n	800c8e2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800c8de:	2301      	movs	r3, #1
 800c8e0:	e083      	b.n	800c9ea <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	7f5b      	ldrb	r3, [r3, #29]
 800c8e6:	b2db      	uxtb	r3, r3
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d105      	bne.n	800c8f8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c8f2:	6878      	ldr	r0, [r7, #4]
 800c8f4:	f7f6 fa74 	bl	8002de0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	2202      	movs	r2, #2
 800c8fc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	22ca      	movs	r2, #202	; 0xca
 800c904:	625a      	str	r2, [r3, #36]	; 0x24
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	2253      	movs	r2, #83	; 0x53
 800c90c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800c90e:	6878      	ldr	r0, [r7, #4]
 800c910:	f000 fc26 	bl	800d160 <RTC_EnterInitMode>
 800c914:	4603      	mov	r3, r0
 800c916:	2b00      	cmp	r3, #0
 800c918:	d008      	beq.n	800c92c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	22ff      	movs	r2, #255	; 0xff
 800c920:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	2204      	movs	r2, #4
 800c926:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800c928:	2301      	movs	r3, #1
 800c92a:	e05e      	b.n	800c9ea <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	689b      	ldr	r3, [r3, #8]
 800c932:	687a      	ldr	r2, [r7, #4]
 800c934:	6812      	ldr	r2, [r2, #0]
 800c936:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c93a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c93e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	6899      	ldr	r1, [r3, #8]
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	685a      	ldr	r2, [r3, #4]
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	691b      	ldr	r3, [r3, #16]
 800c94e:	431a      	orrs	r2, r3
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	695b      	ldr	r3, [r3, #20]
 800c954:	431a      	orrs	r2, r3
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	430a      	orrs	r2, r1
 800c95c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	687a      	ldr	r2, [r7, #4]
 800c964:	68d2      	ldr	r2, [r2, #12]
 800c966:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	6919      	ldr	r1, [r3, #16]
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	689b      	ldr	r3, [r3, #8]
 800c972:	041a      	lsls	r2, r3, #16
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	430a      	orrs	r2, r1
 800c97a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	68da      	ldr	r2, [r3, #12]
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c98a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	689b      	ldr	r3, [r3, #8]
 800c992:	f003 0320 	and.w	r3, r3, #32
 800c996:	2b00      	cmp	r3, #0
 800c998:	d10e      	bne.n	800c9b8 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c99a:	6878      	ldr	r0, [r7, #4]
 800c99c:	f000 fbb8 	bl	800d110 <HAL_RTC_WaitForSynchro>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d008      	beq.n	800c9b8 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	22ff      	movs	r2, #255	; 0xff
 800c9ac:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	2204      	movs	r2, #4
 800c9b2:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800c9b4:	2301      	movs	r3, #1
 800c9b6:	e018      	b.n	800c9ea <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c9c6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	699a      	ldr	r2, [r3, #24]
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	430a      	orrs	r2, r1
 800c9d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	22ff      	movs	r2, #255	; 0xff
 800c9e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	2201      	movs	r2, #1
 800c9e6:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800c9e8:	2300      	movs	r3, #0
  }
}
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	3708      	adds	r7, #8
 800c9ee:	46bd      	mov	sp, r7
 800c9f0:	bd80      	pop	{r7, pc}

0800c9f2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c9f2:	b590      	push	{r4, r7, lr}
 800c9f4:	b087      	sub	sp, #28
 800c9f6:	af00      	add	r7, sp, #0
 800c9f8:	60f8      	str	r0, [r7, #12]
 800c9fa:	60b9      	str	r1, [r7, #8]
 800c9fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c9fe:	2300      	movs	r3, #0
 800ca00:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	7f1b      	ldrb	r3, [r3, #28]
 800ca06:	2b01      	cmp	r3, #1
 800ca08:	d101      	bne.n	800ca0e <HAL_RTC_SetTime+0x1c>
 800ca0a:	2302      	movs	r3, #2
 800ca0c:	e0aa      	b.n	800cb64 <HAL_RTC_SetTime+0x172>
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	2201      	movs	r2, #1
 800ca12:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	2202      	movs	r2, #2
 800ca18:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d126      	bne.n	800ca6e <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	689b      	ldr	r3, [r3, #8]
 800ca26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d102      	bne.n	800ca34 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	2200      	movs	r2, #0
 800ca32:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	781b      	ldrb	r3, [r3, #0]
 800ca38:	4618      	mov	r0, r3
 800ca3a:	f000 fbbd 	bl	800d1b8 <RTC_ByteToBcd2>
 800ca3e:	4603      	mov	r3, r0
 800ca40:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	785b      	ldrb	r3, [r3, #1]
 800ca46:	4618      	mov	r0, r3
 800ca48:	f000 fbb6 	bl	800d1b8 <RTC_ByteToBcd2>
 800ca4c:	4603      	mov	r3, r0
 800ca4e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800ca50:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800ca52:	68bb      	ldr	r3, [r7, #8]
 800ca54:	789b      	ldrb	r3, [r3, #2]
 800ca56:	4618      	mov	r0, r3
 800ca58:	f000 fbae 	bl	800d1b8 <RTC_ByteToBcd2>
 800ca5c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800ca5e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800ca62:	68bb      	ldr	r3, [r7, #8]
 800ca64:	78db      	ldrb	r3, [r3, #3]
 800ca66:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800ca68:	4313      	orrs	r3, r2
 800ca6a:	617b      	str	r3, [r7, #20]
 800ca6c:	e018      	b.n	800caa0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	689b      	ldr	r3, [r3, #8]
 800ca74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d102      	bne.n	800ca82 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800ca7c:	68bb      	ldr	r3, [r7, #8]
 800ca7e:	2200      	movs	r2, #0
 800ca80:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	781b      	ldrb	r3, [r3, #0]
 800ca86:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800ca88:	68bb      	ldr	r3, [r7, #8]
 800ca8a:	785b      	ldrb	r3, [r3, #1]
 800ca8c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800ca8e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800ca90:	68ba      	ldr	r2, [r7, #8]
 800ca92:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800ca94:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800ca96:	68bb      	ldr	r3, [r7, #8]
 800ca98:	78db      	ldrb	r3, [r3, #3]
 800ca9a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800ca9c:	4313      	orrs	r3, r2
 800ca9e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	22ca      	movs	r2, #202	; 0xca
 800caa6:	625a      	str	r2, [r3, #36]	; 0x24
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	2253      	movs	r2, #83	; 0x53
 800caae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800cab0:	68f8      	ldr	r0, [r7, #12]
 800cab2:	f000 fb55 	bl	800d160 <RTC_EnterInitMode>
 800cab6:	4603      	mov	r3, r0
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d00b      	beq.n	800cad4 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	22ff      	movs	r2, #255	; 0xff
 800cac2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	2204      	movs	r2, #4
 800cac8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	2200      	movs	r2, #0
 800cace:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800cad0:	2301      	movs	r3, #1
 800cad2:	e047      	b.n	800cb64 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	681a      	ldr	r2, [r3, #0]
 800cad8:	697b      	ldr	r3, [r7, #20]
 800cada:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800cade:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800cae2:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	689a      	ldr	r2, [r3, #8]
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800caf2:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	6899      	ldr	r1, [r3, #8]
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	68da      	ldr	r2, [r3, #12]
 800cafe:	68bb      	ldr	r3, [r7, #8]
 800cb00:	691b      	ldr	r3, [r3, #16]
 800cb02:	431a      	orrs	r2, r3
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	430a      	orrs	r2, r1
 800cb0a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	68da      	ldr	r2, [r3, #12]
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cb1a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	689b      	ldr	r3, [r3, #8]
 800cb22:	f003 0320 	and.w	r3, r3, #32
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d111      	bne.n	800cb4e <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cb2a:	68f8      	ldr	r0, [r7, #12]
 800cb2c:	f000 faf0 	bl	800d110 <HAL_RTC_WaitForSynchro>
 800cb30:	4603      	mov	r3, r0
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d00b      	beq.n	800cb4e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	22ff      	movs	r2, #255	; 0xff
 800cb3c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	2204      	movs	r2, #4
 800cb42:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	2200      	movs	r2, #0
 800cb48:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800cb4a:	2301      	movs	r3, #1
 800cb4c:	e00a      	b.n	800cb64 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	22ff      	movs	r2, #255	; 0xff
 800cb54:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	2201      	movs	r2, #1
 800cb5a:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	2200      	movs	r2, #0
 800cb60:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800cb62:	2300      	movs	r3, #0
  }
}
 800cb64:	4618      	mov	r0, r3
 800cb66:	371c      	adds	r7, #28
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	bd90      	pop	{r4, r7, pc}

0800cb6c <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b086      	sub	sp, #24
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	60f8      	str	r0, [r7, #12]
 800cb74:	60b9      	str	r1, [r7, #8]
 800cb76:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800cb78:	2300      	movs	r3, #0
 800cb7a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cb82:	68bb      	ldr	r3, [r7, #8]
 800cb84:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	691b      	ldr	r3, [r3, #16]
 800cb8c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800cb90:	68bb      	ldr	r3, [r7, #8]
 800cb92:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800cb9e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800cba2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800cba4:	697b      	ldr	r3, [r7, #20]
 800cba6:	0c1b      	lsrs	r3, r3, #16
 800cba8:	b2db      	uxtb	r3, r3
 800cbaa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cbae:	b2da      	uxtb	r2, r3
 800cbb0:	68bb      	ldr	r3, [r7, #8]
 800cbb2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800cbb4:	697b      	ldr	r3, [r7, #20]
 800cbb6:	0a1b      	lsrs	r3, r3, #8
 800cbb8:	b2db      	uxtb	r3, r3
 800cbba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cbbe:	b2da      	uxtb	r2, r3
 800cbc0:	68bb      	ldr	r3, [r7, #8]
 800cbc2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800cbc4:	697b      	ldr	r3, [r7, #20]
 800cbc6:	b2db      	uxtb	r3, r3
 800cbc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cbcc:	b2da      	uxtb	r2, r3
 800cbce:	68bb      	ldr	r3, [r7, #8]
 800cbd0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800cbd2:	697b      	ldr	r3, [r7, #20]
 800cbd4:	0c1b      	lsrs	r3, r3, #16
 800cbd6:	b2db      	uxtb	r3, r3
 800cbd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbdc:	b2da      	uxtb	r2, r3
 800cbde:	68bb      	ldr	r3, [r7, #8]
 800cbe0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d11a      	bne.n	800cc1e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800cbe8:	68bb      	ldr	r3, [r7, #8]
 800cbea:	781b      	ldrb	r3, [r3, #0]
 800cbec:	4618      	mov	r0, r3
 800cbee:	f000 fb01 	bl	800d1f4 <RTC_Bcd2ToByte>
 800cbf2:	4603      	mov	r3, r0
 800cbf4:	461a      	mov	r2, r3
 800cbf6:	68bb      	ldr	r3, [r7, #8]
 800cbf8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800cbfa:	68bb      	ldr	r3, [r7, #8]
 800cbfc:	785b      	ldrb	r3, [r3, #1]
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f000 faf8 	bl	800d1f4 <RTC_Bcd2ToByte>
 800cc04:	4603      	mov	r3, r0
 800cc06:	461a      	mov	r2, r3
 800cc08:	68bb      	ldr	r3, [r7, #8]
 800cc0a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	789b      	ldrb	r3, [r3, #2]
 800cc10:	4618      	mov	r0, r3
 800cc12:	f000 faef 	bl	800d1f4 <RTC_Bcd2ToByte>
 800cc16:	4603      	mov	r3, r0
 800cc18:	461a      	mov	r2, r3
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800cc1e:	2300      	movs	r3, #0
}
 800cc20:	4618      	mov	r0, r3
 800cc22:	3718      	adds	r7, #24
 800cc24:	46bd      	mov	sp, r7
 800cc26:	bd80      	pop	{r7, pc}

0800cc28 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800cc28:	b590      	push	{r4, r7, lr}
 800cc2a:	b087      	sub	sp, #28
 800cc2c:	af00      	add	r7, sp, #0
 800cc2e:	60f8      	str	r0, [r7, #12]
 800cc30:	60b9      	str	r1, [r7, #8]
 800cc32:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800cc34:	2300      	movs	r3, #0
 800cc36:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	7f1b      	ldrb	r3, [r3, #28]
 800cc3c:	2b01      	cmp	r3, #1
 800cc3e:	d101      	bne.n	800cc44 <HAL_RTC_SetDate+0x1c>
 800cc40:	2302      	movs	r3, #2
 800cc42:	e094      	b.n	800cd6e <HAL_RTC_SetDate+0x146>
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	2201      	movs	r2, #1
 800cc48:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	2202      	movs	r2, #2
 800cc4e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d10e      	bne.n	800cc74 <HAL_RTC_SetDate+0x4c>
 800cc56:	68bb      	ldr	r3, [r7, #8]
 800cc58:	785b      	ldrb	r3, [r3, #1]
 800cc5a:	f003 0310 	and.w	r3, r3, #16
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d008      	beq.n	800cc74 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800cc62:	68bb      	ldr	r3, [r7, #8]
 800cc64:	785b      	ldrb	r3, [r3, #1]
 800cc66:	f023 0310 	bic.w	r3, r3, #16
 800cc6a:	b2db      	uxtb	r3, r3
 800cc6c:	330a      	adds	r3, #10
 800cc6e:	b2da      	uxtb	r2, r3
 800cc70:	68bb      	ldr	r3, [r7, #8]
 800cc72:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d11c      	bne.n	800ccb4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800cc7a:	68bb      	ldr	r3, [r7, #8]
 800cc7c:	78db      	ldrb	r3, [r3, #3]
 800cc7e:	4618      	mov	r0, r3
 800cc80:	f000 fa9a 	bl	800d1b8 <RTC_ByteToBcd2>
 800cc84:	4603      	mov	r3, r0
 800cc86:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800cc88:	68bb      	ldr	r3, [r7, #8]
 800cc8a:	785b      	ldrb	r3, [r3, #1]
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	f000 fa93 	bl	800d1b8 <RTC_ByteToBcd2>
 800cc92:	4603      	mov	r3, r0
 800cc94:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800cc96:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800cc98:	68bb      	ldr	r3, [r7, #8]
 800cc9a:	789b      	ldrb	r3, [r3, #2]
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	f000 fa8b 	bl	800d1b8 <RTC_ByteToBcd2>
 800cca2:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800cca4:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800cca8:	68bb      	ldr	r3, [r7, #8]
 800ccaa:	781b      	ldrb	r3, [r3, #0]
 800ccac:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ccae:	4313      	orrs	r3, r2
 800ccb0:	617b      	str	r3, [r7, #20]
 800ccb2:	e00e      	b.n	800ccd2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ccb4:	68bb      	ldr	r3, [r7, #8]
 800ccb6:	78db      	ldrb	r3, [r3, #3]
 800ccb8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800ccba:	68bb      	ldr	r3, [r7, #8]
 800ccbc:	785b      	ldrb	r3, [r3, #1]
 800ccbe:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ccc0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800ccc2:	68ba      	ldr	r2, [r7, #8]
 800ccc4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800ccc6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800ccc8:	68bb      	ldr	r3, [r7, #8]
 800ccca:	781b      	ldrb	r3, [r3, #0]
 800cccc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ccce:	4313      	orrs	r3, r2
 800ccd0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	22ca      	movs	r2, #202	; 0xca
 800ccd8:	625a      	str	r2, [r3, #36]	; 0x24
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	2253      	movs	r2, #83	; 0x53
 800cce0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800cce2:	68f8      	ldr	r0, [r7, #12]
 800cce4:	f000 fa3c 	bl	800d160 <RTC_EnterInitMode>
 800cce8:	4603      	mov	r3, r0
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d00b      	beq.n	800cd06 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	22ff      	movs	r2, #255	; 0xff
 800ccf4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	2204      	movs	r2, #4
 800ccfa:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	2200      	movs	r2, #0
 800cd00:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800cd02:	2301      	movs	r3, #1
 800cd04:	e033      	b.n	800cd6e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	681a      	ldr	r2, [r3, #0]
 800cd0a:	697b      	ldr	r3, [r7, #20]
 800cd0c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cd10:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800cd14:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	68da      	ldr	r2, [r3, #12]
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cd24:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	689b      	ldr	r3, [r3, #8]
 800cd2c:	f003 0320 	and.w	r3, r3, #32
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d111      	bne.n	800cd58 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cd34:	68f8      	ldr	r0, [r7, #12]
 800cd36:	f000 f9eb 	bl	800d110 <HAL_RTC_WaitForSynchro>
 800cd3a:	4603      	mov	r3, r0
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d00b      	beq.n	800cd58 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	22ff      	movs	r2, #255	; 0xff
 800cd46:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	2204      	movs	r2, #4
 800cd4c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	2200      	movs	r2, #0
 800cd52:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800cd54:	2301      	movs	r3, #1
 800cd56:	e00a      	b.n	800cd6e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	22ff      	movs	r2, #255	; 0xff
 800cd5e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	2201      	movs	r2, #1
 800cd64:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	2200      	movs	r2, #0
 800cd6a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800cd6c:	2300      	movs	r3, #0
  }
}
 800cd6e:	4618      	mov	r0, r3
 800cd70:	371c      	adds	r7, #28
 800cd72:	46bd      	mov	sp, r7
 800cd74:	bd90      	pop	{r4, r7, pc}

0800cd76 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800cd76:	b580      	push	{r7, lr}
 800cd78:	b086      	sub	sp, #24
 800cd7a:	af00      	add	r7, sp, #0
 800cd7c:	60f8      	str	r0, [r7, #12]
 800cd7e:	60b9      	str	r1, [r7, #8]
 800cd80:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800cd82:	2300      	movs	r3, #0
 800cd84:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	685b      	ldr	r3, [r3, #4]
 800cd8c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cd90:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800cd94:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800cd96:	697b      	ldr	r3, [r7, #20]
 800cd98:	0c1b      	lsrs	r3, r3, #16
 800cd9a:	b2da      	uxtb	r2, r3
 800cd9c:	68bb      	ldr	r3, [r7, #8]
 800cd9e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800cda0:	697b      	ldr	r3, [r7, #20]
 800cda2:	0a1b      	lsrs	r3, r3, #8
 800cda4:	b2db      	uxtb	r3, r3
 800cda6:	f003 031f 	and.w	r3, r3, #31
 800cdaa:	b2da      	uxtb	r2, r3
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800cdb0:	697b      	ldr	r3, [r7, #20]
 800cdb2:	b2db      	uxtb	r3, r3
 800cdb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cdb8:	b2da      	uxtb	r2, r3
 800cdba:	68bb      	ldr	r3, [r7, #8]
 800cdbc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800cdbe:	697b      	ldr	r3, [r7, #20]
 800cdc0:	0b5b      	lsrs	r3, r3, #13
 800cdc2:	b2db      	uxtb	r3, r3
 800cdc4:	f003 0307 	and.w	r3, r3, #7
 800cdc8:	b2da      	uxtb	r2, r3
 800cdca:	68bb      	ldr	r3, [r7, #8]
 800cdcc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d11a      	bne.n	800ce0a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800cdd4:	68bb      	ldr	r3, [r7, #8]
 800cdd6:	78db      	ldrb	r3, [r3, #3]
 800cdd8:	4618      	mov	r0, r3
 800cdda:	f000 fa0b 	bl	800d1f4 <RTC_Bcd2ToByte>
 800cdde:	4603      	mov	r3, r0
 800cde0:	461a      	mov	r2, r3
 800cde2:	68bb      	ldr	r3, [r7, #8]
 800cde4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800cde6:	68bb      	ldr	r3, [r7, #8]
 800cde8:	785b      	ldrb	r3, [r3, #1]
 800cdea:	4618      	mov	r0, r3
 800cdec:	f000 fa02 	bl	800d1f4 <RTC_Bcd2ToByte>
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	461a      	mov	r2, r3
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800cdf8:	68bb      	ldr	r3, [r7, #8]
 800cdfa:	789b      	ldrb	r3, [r3, #2]
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	f000 f9f9 	bl	800d1f4 <RTC_Bcd2ToByte>
 800ce02:	4603      	mov	r3, r0
 800ce04:	461a      	mov	r2, r3
 800ce06:	68bb      	ldr	r3, [r7, #8]
 800ce08:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800ce0a:	2300      	movs	r3, #0
}
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	3718      	adds	r7, #24
 800ce10:	46bd      	mov	sp, r7
 800ce12:	bd80      	pop	{r7, pc}

0800ce14 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800ce14:	b590      	push	{r4, r7, lr}
 800ce16:	b089      	sub	sp, #36	; 0x24
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	60f8      	str	r0, [r7, #12]
 800ce1c:	60b9      	str	r1, [r7, #8]
 800ce1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800ce20:	2300      	movs	r3, #0
 800ce22:	61fb      	str	r3, [r7, #28]
 800ce24:	2300      	movs	r3, #0
 800ce26:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800ce28:	4b93      	ldr	r3, [pc, #588]	; (800d078 <HAL_RTC_SetAlarm_IT+0x264>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	4a93      	ldr	r2, [pc, #588]	; (800d07c <HAL_RTC_SetAlarm_IT+0x268>)
 800ce2e:	fba2 2303 	umull	r2, r3, r2, r3
 800ce32:	0adb      	lsrs	r3, r3, #11
 800ce34:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ce38:	fb02 f303 	mul.w	r3, r2, r3
 800ce3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	7f1b      	ldrb	r3, [r3, #28]
 800ce42:	2b01      	cmp	r3, #1
 800ce44:	d101      	bne.n	800ce4a <HAL_RTC_SetAlarm_IT+0x36>
 800ce46:	2302      	movs	r3, #2
 800ce48:	e111      	b.n	800d06e <HAL_RTC_SetAlarm_IT+0x25a>
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	2201      	movs	r2, #1
 800ce4e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	2202      	movs	r2, #2
 800ce54:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d137      	bne.n	800cecc <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	689b      	ldr	r3, [r3, #8]
 800ce62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d102      	bne.n	800ce70 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ce70:	68bb      	ldr	r3, [r7, #8]
 800ce72:	781b      	ldrb	r3, [r3, #0]
 800ce74:	4618      	mov	r0, r3
 800ce76:	f000 f99f 	bl	800d1b8 <RTC_ByteToBcd2>
 800ce7a:	4603      	mov	r3, r0
 800ce7c:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ce7e:	68bb      	ldr	r3, [r7, #8]
 800ce80:	785b      	ldrb	r3, [r3, #1]
 800ce82:	4618      	mov	r0, r3
 800ce84:	f000 f998 	bl	800d1b8 <RTC_ByteToBcd2>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ce8c:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	789b      	ldrb	r3, [r3, #2]
 800ce92:	4618      	mov	r0, r3
 800ce94:	f000 f990 	bl	800d1b8 <RTC_ByteToBcd2>
 800ce98:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ce9a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800ce9e:	68bb      	ldr	r3, [r7, #8]
 800cea0:	78db      	ldrb	r3, [r3, #3]
 800cea2:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800cea4:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800cea8:	68bb      	ldr	r3, [r7, #8]
 800ceaa:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ceae:	4618      	mov	r0, r3
 800ceb0:	f000 f982 	bl	800d1b8 <RTC_ByteToBcd2>
 800ceb4:	4603      	mov	r3, r0
 800ceb6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800ceb8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800cebc:	68bb      	ldr	r3, [r7, #8]
 800cebe:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800cec0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800cec2:	68bb      	ldr	r3, [r7, #8]
 800cec4:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800cec6:	4313      	orrs	r3, r2
 800cec8:	61fb      	str	r3, [r7, #28]
 800ceca:	e023      	b.n	800cf14 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	689b      	ldr	r3, [r3, #8]
 800ced2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d102      	bne.n	800cee0 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ceda:	68bb      	ldr	r3, [r7, #8]
 800cedc:	2200      	movs	r2, #0
 800cede:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800cee0:	68bb      	ldr	r3, [r7, #8]
 800cee2:	781b      	ldrb	r3, [r3, #0]
 800cee4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800cee6:	68bb      	ldr	r3, [r7, #8]
 800cee8:	785b      	ldrb	r3, [r3, #1]
 800ceea:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800ceec:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800ceee:	68ba      	ldr	r2, [r7, #8]
 800cef0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800cef2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800cef4:	68bb      	ldr	r3, [r7, #8]
 800cef6:	78db      	ldrb	r3, [r3, #3]
 800cef8:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800cefa:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800cefc:	68bb      	ldr	r3, [r7, #8]
 800cefe:	f893 3020 	ldrb.w	r3, [r3, #32]
 800cf02:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800cf04:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800cf0a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800cf0c:	68bb      	ldr	r3, [r7, #8]
 800cf0e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800cf10:	4313      	orrs	r3, r2
 800cf12:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800cf14:	68bb      	ldr	r3, [r7, #8]
 800cf16:	685a      	ldr	r2, [r3, #4]
 800cf18:	68bb      	ldr	r3, [r7, #8]
 800cf1a:	699b      	ldr	r3, [r3, #24]
 800cf1c:	4313      	orrs	r3, r2
 800cf1e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	22ca      	movs	r2, #202	; 0xca
 800cf26:	625a      	str	r2, [r3, #36]	; 0x24
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	2253      	movs	r2, #83	; 0x53
 800cf2e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800cf30:	68bb      	ldr	r3, [r7, #8]
 800cf32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cf38:	d141      	bne.n	800cfbe <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	689a      	ldr	r2, [r3, #8]
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800cf48:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	68db      	ldr	r3, [r3, #12]
 800cf50:	b2da      	uxtb	r2, r3
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800cf5a:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800cf5c:	697b      	ldr	r3, [r7, #20]
 800cf5e:	1e5a      	subs	r2, r3, #1
 800cf60:	617a      	str	r2, [r7, #20]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d10b      	bne.n	800cf7e <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	22ff      	movs	r2, #255	; 0xff
 800cf6c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	2203      	movs	r2, #3
 800cf72:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	2200      	movs	r2, #0
 800cf78:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800cf7a:	2303      	movs	r3, #3
 800cf7c:	e077      	b.n	800d06e <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	68db      	ldr	r3, [r3, #12]
 800cf84:	f003 0301 	and.w	r3, r3, #1
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d0e7      	beq.n	800cf5c <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	69fa      	ldr	r2, [r7, #28]
 800cf92:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	69ba      	ldr	r2, [r7, #24]
 800cf9a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	689a      	ldr	r2, [r3, #8]
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cfaa:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	689a      	ldr	r2, [r3, #8]
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800cfba:	609a      	str	r2, [r3, #8]
 800cfbc:	e040      	b.n	800d040 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	689a      	ldr	r2, [r3, #8]
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800cfcc:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	68db      	ldr	r3, [r3, #12]
 800cfd4:	b2da      	uxtb	r2, r3
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	f462 7220 	orn	r2, r2, #640	; 0x280
 800cfde:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800cfe0:	697b      	ldr	r3, [r7, #20]
 800cfe2:	1e5a      	subs	r2, r3, #1
 800cfe4:	617a      	str	r2, [r7, #20]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d10b      	bne.n	800d002 <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	22ff      	movs	r2, #255	; 0xff
 800cff0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	2203      	movs	r2, #3
 800cff6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	2200      	movs	r2, #0
 800cffc:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800cffe:	2303      	movs	r3, #3
 800d000:	e035      	b.n	800d06e <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	68db      	ldr	r3, [r3, #12]
 800d008:	f003 0302 	and.w	r3, r3, #2
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d0e7      	beq.n	800cfe0 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	69fa      	ldr	r2, [r7, #28]
 800d016:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	69ba      	ldr	r2, [r7, #24]
 800d01e:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	689a      	ldr	r2, [r3, #8]
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d02e:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	689a      	ldr	r2, [r3, #8]
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d03e:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800d040:	4b0f      	ldr	r3, [pc, #60]	; (800d080 <HAL_RTC_SetAlarm_IT+0x26c>)
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	4a0e      	ldr	r2, [pc, #56]	; (800d080 <HAL_RTC_SetAlarm_IT+0x26c>)
 800d046:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d04a:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 800d04c:	4b0c      	ldr	r3, [pc, #48]	; (800d080 <HAL_RTC_SetAlarm_IT+0x26c>)
 800d04e:	689b      	ldr	r3, [r3, #8]
 800d050:	4a0b      	ldr	r2, [pc, #44]	; (800d080 <HAL_RTC_SetAlarm_IT+0x26c>)
 800d052:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d056:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	22ff      	movs	r2, #255	; 0xff
 800d05e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	2201      	movs	r2, #1
 800d064:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	2200      	movs	r2, #0
 800d06a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800d06c:	2300      	movs	r3, #0
}
 800d06e:	4618      	mov	r0, r3
 800d070:	3724      	adds	r7, #36	; 0x24
 800d072:	46bd      	mov	sp, r7
 800d074:	bd90      	pop	{r4, r7, pc}
 800d076:	bf00      	nop
 800d078:	20000004 	.word	0x20000004
 800d07c:	10624dd3 	.word	0x10624dd3
 800d080:	40013c00 	.word	0x40013c00

0800d084 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800d084:	b580      	push	{r7, lr}
 800d086:	b082      	sub	sp, #8
 800d088:	af00      	add	r7, sp, #0
 800d08a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	689b      	ldr	r3, [r3, #8]
 800d092:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d096:	2b00      	cmp	r3, #0
 800d098:	d012      	beq.n	800d0c0 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	68db      	ldr	r3, [r3, #12]
 800d0a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d00b      	beq.n	800d0c0 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800d0a8:	6878      	ldr	r0, [r7, #4]
 800d0aa:	f7fa feef 	bl	8007e8c <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	68db      	ldr	r3, [r3, #12]
 800d0b4:	b2da      	uxtb	r2, r3
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800d0be:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	689b      	ldr	r3, [r3, #8]
 800d0c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d012      	beq.n	800d0f4 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	68db      	ldr	r3, [r3, #12]
 800d0d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d00b      	beq.n	800d0f4 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800d0dc:	6878      	ldr	r0, [r7, #4]
 800d0de:	f000 f9bf 	bl	800d460 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	68db      	ldr	r3, [r3, #12]
 800d0e8:	b2da      	uxtb	r2, r3
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	f462 7220 	orn	r2, r2, #640	; 0x280
 800d0f2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800d0f4:	4b05      	ldr	r3, [pc, #20]	; (800d10c <HAL_RTC_AlarmIRQHandler+0x88>)
 800d0f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d0fa:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2201      	movs	r2, #1
 800d100:	775a      	strb	r2, [r3, #29]
}
 800d102:	bf00      	nop
 800d104:	3708      	adds	r7, #8
 800d106:	46bd      	mov	sp, r7
 800d108:	bd80      	pop	{r7, pc}
 800d10a:	bf00      	nop
 800d10c:	40013c00 	.word	0x40013c00

0800d110 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b084      	sub	sp, #16
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d118:	2300      	movs	r3, #0
 800d11a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	68da      	ldr	r2, [r3, #12]
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800d12a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d12c:	f7fb fba0 	bl	8008870 <HAL_GetTick>
 800d130:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800d132:	e009      	b.n	800d148 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800d134:	f7fb fb9c 	bl	8008870 <HAL_GetTick>
 800d138:	4602      	mov	r2, r0
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	1ad3      	subs	r3, r2, r3
 800d13e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d142:	d901      	bls.n	800d148 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800d144:	2303      	movs	r3, #3
 800d146:	e007      	b.n	800d158 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	68db      	ldr	r3, [r3, #12]
 800d14e:	f003 0320 	and.w	r3, r3, #32
 800d152:	2b00      	cmp	r3, #0
 800d154:	d0ee      	beq.n	800d134 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800d156:	2300      	movs	r3, #0
}
 800d158:	4618      	mov	r0, r3
 800d15a:	3710      	adds	r7, #16
 800d15c:	46bd      	mov	sp, r7
 800d15e:	bd80      	pop	{r7, pc}

0800d160 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b084      	sub	sp, #16
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d168:	2300      	movs	r3, #0
 800d16a:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	68db      	ldr	r3, [r3, #12]
 800d172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d176:	2b00      	cmp	r3, #0
 800d178:	d119      	bne.n	800d1ae <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f04f 32ff 	mov.w	r2, #4294967295
 800d182:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d184:	f7fb fb74 	bl	8008870 <HAL_GetTick>
 800d188:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800d18a:	e009      	b.n	800d1a0 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800d18c:	f7fb fb70 	bl	8008870 <HAL_GetTick>
 800d190:	4602      	mov	r2, r0
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	1ad3      	subs	r3, r2, r3
 800d196:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d19a:	d901      	bls.n	800d1a0 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800d19c:	2303      	movs	r3, #3
 800d19e:	e007      	b.n	800d1b0 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	68db      	ldr	r3, [r3, #12]
 800d1a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d0ee      	beq.n	800d18c <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800d1ae:	2300      	movs	r3, #0
}
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	3710      	adds	r7, #16
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	bd80      	pop	{r7, pc}

0800d1b8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800d1b8:	b480      	push	{r7}
 800d1ba:	b085      	sub	sp, #20
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	4603      	mov	r3, r0
 800d1c0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800d1c6:	e005      	b.n	800d1d4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	3301      	adds	r3, #1
 800d1cc:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800d1ce:	79fb      	ldrb	r3, [r7, #7]
 800d1d0:	3b0a      	subs	r3, #10
 800d1d2:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800d1d4:	79fb      	ldrb	r3, [r7, #7]
 800d1d6:	2b09      	cmp	r3, #9
 800d1d8:	d8f6      	bhi.n	800d1c8 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	b2db      	uxtb	r3, r3
 800d1de:	011b      	lsls	r3, r3, #4
 800d1e0:	b2da      	uxtb	r2, r3
 800d1e2:	79fb      	ldrb	r3, [r7, #7]
 800d1e4:	4313      	orrs	r3, r2
 800d1e6:	b2db      	uxtb	r3, r3
}
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	3714      	adds	r7, #20
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f2:	4770      	bx	lr

0800d1f4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800d1f4:	b480      	push	{r7}
 800d1f6:	b085      	sub	sp, #20
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800d1fe:	2300      	movs	r3, #0
 800d200:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800d202:	79fb      	ldrb	r3, [r7, #7]
 800d204:	091b      	lsrs	r3, r3, #4
 800d206:	b2db      	uxtb	r3, r3
 800d208:	461a      	mov	r2, r3
 800d20a:	4613      	mov	r3, r2
 800d20c:	009b      	lsls	r3, r3, #2
 800d20e:	4413      	add	r3, r2
 800d210:	005b      	lsls	r3, r3, #1
 800d212:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800d214:	79fb      	ldrb	r3, [r7, #7]
 800d216:	f003 030f 	and.w	r3, r3, #15
 800d21a:	b2da      	uxtb	r2, r3
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	b2db      	uxtb	r3, r3
 800d220:	4413      	add	r3, r2
 800d222:	b2db      	uxtb	r3, r3
}
 800d224:	4618      	mov	r0, r3
 800d226:	3714      	adds	r7, #20
 800d228:	46bd      	mov	sp, r7
 800d22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22e:	4770      	bx	lr

0800d230 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800d230:	b480      	push	{r7}
 800d232:	b087      	sub	sp, #28
 800d234:	af00      	add	r7, sp, #0
 800d236:	60f8      	str	r0, [r7, #12]
 800d238:	60b9      	str	r1, [r7, #8]
 800d23a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	7f1b      	ldrb	r3, [r3, #28]
 800d240:	2b01      	cmp	r3, #1
 800d242:	d101      	bne.n	800d248 <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 800d244:	2302      	movs	r3, #2
 800d246:	e0a6      	b.n	800d396 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	2201      	movs	r2, #1
 800d24c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	2202      	movs	r2, #2
 800d252:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	22ca      	movs	r2, #202	; 0xca
 800d25a:	625a      	str	r2, [r3, #36]	; 0x24
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	2253      	movs	r2, #83	; 0x53
 800d262:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	689b      	ldr	r3, [r3, #8]
 800d26a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d022      	beq.n	800d2b8 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800d272:	4b4c      	ldr	r3, [pc, #304]	; (800d3a4 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	4a4c      	ldr	r2, [pc, #304]	; (800d3a8 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800d278:	fba2 2303 	umull	r2, r3, r2, r3
 800d27c:	0adb      	lsrs	r3, r3, #11
 800d27e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d282:	fb02 f303 	mul.w	r3, r2, r3
 800d286:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 800d288:	697b      	ldr	r3, [r7, #20]
 800d28a:	1e5a      	subs	r2, r3, #1
 800d28c:	617a      	str	r2, [r7, #20]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d10b      	bne.n	800d2aa <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	22ff      	movs	r2, #255	; 0xff
 800d298:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	2203      	movs	r2, #3
 800d29e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800d2a6:	2303      	movs	r3, #3
 800d2a8:	e075      	b.n	800d396 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	68db      	ldr	r3, [r3, #12]
 800d2b0:	f003 0304 	and.w	r3, r3, #4
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d1e7      	bne.n	800d288 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	689a      	ldr	r2, [r3, #8]
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d2c6:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800d2c8:	4b36      	ldr	r3, [pc, #216]	; (800d3a4 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	4a36      	ldr	r2, [pc, #216]	; (800d3a8 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800d2ce:	fba2 2303 	umull	r2, r3, r2, r3
 800d2d2:	0adb      	lsrs	r3, r3, #11
 800d2d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d2d8:	fb02 f303 	mul.w	r3, r2, r3
 800d2dc:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 800d2de:	697b      	ldr	r3, [r7, #20]
 800d2e0:	1e5a      	subs	r2, r3, #1
 800d2e2:	617a      	str	r2, [r7, #20]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d10b      	bne.n	800d300 <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	22ff      	movs	r2, #255	; 0xff
 800d2ee:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	2203      	movs	r2, #3
 800d2f4:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800d2fc:	2303      	movs	r3, #3
 800d2fe:	e04a      	b.n	800d396 <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	68db      	ldr	r3, [r3, #12]
 800d306:	f003 0304 	and.w	r3, r3, #4
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d0e7      	beq.n	800d2de <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	68ba      	ldr	r2, [r7, #8]
 800d314:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	689a      	ldr	r2, [r3, #8]
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	f022 0207 	bic.w	r2, r2, #7
 800d324:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	6899      	ldr	r1, [r3, #8]
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	687a      	ldr	r2, [r7, #4]
 800d332:	430a      	orrs	r2, r1
 800d334:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800d336:	4b1d      	ldr	r3, [pc, #116]	; (800d3ac <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	4a1c      	ldr	r2, [pc, #112]	; (800d3ac <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800d33c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d340:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 800d342:	4b1a      	ldr	r3, [pc, #104]	; (800d3ac <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800d344:	689b      	ldr	r3, [r3, #8]
 800d346:	4a19      	ldr	r2, [pc, #100]	; (800d3ac <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800d348:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d34c:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	68db      	ldr	r3, [r3, #12]
 800d354:	b2da      	uxtb	r2, r3
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800d35e:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	689a      	ldr	r2, [r3, #8]
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d36e:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	689a      	ldr	r2, [r3, #8]
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d37e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	22ff      	movs	r2, #255	; 0xff
 800d386:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	2201      	movs	r2, #1
 800d38c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2200      	movs	r2, #0
 800d392:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800d394:	2300      	movs	r3, #0
}
 800d396:	4618      	mov	r0, r3
 800d398:	371c      	adds	r7, #28
 800d39a:	46bd      	mov	sp, r7
 800d39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a0:	4770      	bx	lr
 800d3a2:	bf00      	nop
 800d3a4:	20000004 	.word	0x20000004
 800d3a8:	10624dd3 	.word	0x10624dd3
 800d3ac:	40013c00 	.word	0x40013c00

0800d3b0 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b084      	sub	sp, #16
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	7f1b      	ldrb	r3, [r3, #28]
 800d3c0:	2b01      	cmp	r3, #1
 800d3c2:	d101      	bne.n	800d3c8 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 800d3c4:	2302      	movs	r3, #2
 800d3c6:	e047      	b.n	800d458 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	2201      	movs	r2, #1
 800d3cc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	2202      	movs	r2, #2
 800d3d2:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	22ca      	movs	r2, #202	; 0xca
 800d3da:	625a      	str	r2, [r3, #36]	; 0x24
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	2253      	movs	r2, #83	; 0x53
 800d3e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	689a      	ldr	r2, [r3, #8]
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d3f2:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	689a      	ldr	r2, [r3, #8]
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d402:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d404:	f7fb fa34 	bl	8008870 <HAL_GetTick>
 800d408:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800d40a:	e013      	b.n	800d434 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800d40c:	f7fb fa30 	bl	8008870 <HAL_GetTick>
 800d410:	4602      	mov	r2, r0
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	1ad3      	subs	r3, r2, r3
 800d416:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d41a:	d90b      	bls.n	800d434 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	22ff      	movs	r2, #255	; 0xff
 800d422:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2203      	movs	r2, #3
 800d428:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	2200      	movs	r2, #0
 800d42e:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800d430:	2303      	movs	r3, #3
 800d432:	e011      	b.n	800d458 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	68db      	ldr	r3, [r3, #12]
 800d43a:	f003 0304 	and.w	r3, r3, #4
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d0e4      	beq.n	800d40c <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	22ff      	movs	r2, #255	; 0xff
 800d448:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	2201      	movs	r2, #1
 800d44e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	2200      	movs	r2, #0
 800d454:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800d456:	2300      	movs	r3, #0
}
 800d458:	4618      	mov	r0, r3
 800d45a:	3710      	adds	r7, #16
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}

0800d460 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800d460:	b480      	push	{r7}
 800d462:	b083      	sub	sp, #12
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 800d468:	bf00      	nop
 800d46a:	370c      	adds	r7, #12
 800d46c:	46bd      	mov	sp, r7
 800d46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d472:	4770      	bx	lr

0800d474 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d474:	b580      	push	{r7, lr}
 800d476:	b082      	sub	sp, #8
 800d478:	af00      	add	r7, sp, #0
 800d47a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d101      	bne.n	800d486 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d482:	2301      	movs	r3, #1
 800d484:	e07b      	b.n	800d57e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d108      	bne.n	800d4a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	685b      	ldr	r3, [r3, #4]
 800d492:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d496:	d009      	beq.n	800d4ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	2200      	movs	r2, #0
 800d49c:	61da      	str	r2, [r3, #28]
 800d49e:	e005      	b.n	800d4ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	2200      	movs	r2, #0
 800d4a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d4b8:	b2db      	uxtb	r3, r3
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d106      	bne.n	800d4cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	2200      	movs	r2, #0
 800d4c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f7f5 fcbc 	bl	8002e44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	2202      	movs	r2, #2
 800d4d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	681a      	ldr	r2, [r3, #0]
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d4e2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	685b      	ldr	r3, [r3, #4]
 800d4e8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	689b      	ldr	r3, [r3, #8]
 800d4f0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800d4f4:	431a      	orrs	r2, r3
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	68db      	ldr	r3, [r3, #12]
 800d4fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d4fe:	431a      	orrs	r2, r3
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	691b      	ldr	r3, [r3, #16]
 800d504:	f003 0302 	and.w	r3, r3, #2
 800d508:	431a      	orrs	r2, r3
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	695b      	ldr	r3, [r3, #20]
 800d50e:	f003 0301 	and.w	r3, r3, #1
 800d512:	431a      	orrs	r2, r3
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	699b      	ldr	r3, [r3, #24]
 800d518:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d51c:	431a      	orrs	r2, r3
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	69db      	ldr	r3, [r3, #28]
 800d522:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d526:	431a      	orrs	r2, r3
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	6a1b      	ldr	r3, [r3, #32]
 800d52c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d530:	ea42 0103 	orr.w	r1, r2, r3
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d538:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	430a      	orrs	r2, r1
 800d542:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	699b      	ldr	r3, [r3, #24]
 800d548:	0c1b      	lsrs	r3, r3, #16
 800d54a:	f003 0104 	and.w	r1, r3, #4
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d552:	f003 0210 	and.w	r2, r3, #16
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	430a      	orrs	r2, r1
 800d55c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	69da      	ldr	r2, [r3, #28]
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d56c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	2200      	movs	r2, #0
 800d572:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	2201      	movs	r2, #1
 800d578:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800d57c:	2300      	movs	r3, #0
}
 800d57e:	4618      	mov	r0, r3
 800d580:	3708      	adds	r7, #8
 800d582:	46bd      	mov	sp, r7
 800d584:	bd80      	pop	{r7, pc}

0800d586 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d586:	b580      	push	{r7, lr}
 800d588:	b088      	sub	sp, #32
 800d58a:	af00      	add	r7, sp, #0
 800d58c:	60f8      	str	r0, [r7, #12]
 800d58e:	60b9      	str	r1, [r7, #8]
 800d590:	603b      	str	r3, [r7, #0]
 800d592:	4613      	mov	r3, r2
 800d594:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d596:	2300      	movs	r3, #0
 800d598:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d5a0:	2b01      	cmp	r3, #1
 800d5a2:	d101      	bne.n	800d5a8 <HAL_SPI_Transmit+0x22>
 800d5a4:	2302      	movs	r3, #2
 800d5a6:	e126      	b.n	800d7f6 <HAL_SPI_Transmit+0x270>
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	2201      	movs	r2, #1
 800d5ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d5b0:	f7fb f95e 	bl	8008870 <HAL_GetTick>
 800d5b4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800d5b6:	88fb      	ldrh	r3, [r7, #6]
 800d5b8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d5c0:	b2db      	uxtb	r3, r3
 800d5c2:	2b01      	cmp	r3, #1
 800d5c4:	d002      	beq.n	800d5cc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800d5c6:	2302      	movs	r3, #2
 800d5c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 800d5ca:	e10b      	b.n	800d7e4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800d5cc:	68bb      	ldr	r3, [r7, #8]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d002      	beq.n	800d5d8 <HAL_SPI_Transmit+0x52>
 800d5d2:	88fb      	ldrh	r3, [r7, #6]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d102      	bne.n	800d5de <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800d5d8:	2301      	movs	r3, #1
 800d5da:	77fb      	strb	r3, [r7, #31]
    goto error;
 800d5dc:	e102      	b.n	800d7e4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	2203      	movs	r2, #3
 800d5e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	68ba      	ldr	r2, [r7, #8]
 800d5f0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	88fa      	ldrh	r2, [r7, #6]
 800d5f6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	88fa      	ldrh	r2, [r7, #6]
 800d5fc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	2200      	movs	r2, #0
 800d602:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	2200      	movs	r2, #0
 800d608:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	2200      	movs	r2, #0
 800d60e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	2200      	movs	r2, #0
 800d614:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	2200      	movs	r2, #0
 800d61a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	689b      	ldr	r3, [r3, #8]
 800d620:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d624:	d10f      	bne.n	800d646 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	681a      	ldr	r2, [r3, #0]
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d634:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	681a      	ldr	r2, [r3, #0]
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d644:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d650:	2b40      	cmp	r3, #64	; 0x40
 800d652:	d007      	beq.n	800d664 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	681a      	ldr	r2, [r3, #0]
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d662:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	68db      	ldr	r3, [r3, #12]
 800d668:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d66c:	d14b      	bne.n	800d706 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	685b      	ldr	r3, [r3, #4]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d002      	beq.n	800d67c <HAL_SPI_Transmit+0xf6>
 800d676:	8afb      	ldrh	r3, [r7, #22]
 800d678:	2b01      	cmp	r3, #1
 800d67a:	d13e      	bne.n	800d6fa <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d680:	881a      	ldrh	r2, [r3, #0]
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d68c:	1c9a      	adds	r2, r3, #2
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d696:	b29b      	uxth	r3, r3
 800d698:	3b01      	subs	r3, #1
 800d69a:	b29a      	uxth	r2, r3
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d6a0:	e02b      	b.n	800d6fa <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	689b      	ldr	r3, [r3, #8]
 800d6a8:	f003 0302 	and.w	r3, r3, #2
 800d6ac:	2b02      	cmp	r3, #2
 800d6ae:	d112      	bne.n	800d6d6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6b4:	881a      	ldrh	r2, [r3, #0]
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6c0:	1c9a      	adds	r2, r3, #2
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d6ca:	b29b      	uxth	r3, r3
 800d6cc:	3b01      	subs	r3, #1
 800d6ce:	b29a      	uxth	r2, r3
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	86da      	strh	r2, [r3, #54]	; 0x36
 800d6d4:	e011      	b.n	800d6fa <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d6d6:	f7fb f8cb 	bl	8008870 <HAL_GetTick>
 800d6da:	4602      	mov	r2, r0
 800d6dc:	69bb      	ldr	r3, [r7, #24]
 800d6de:	1ad3      	subs	r3, r2, r3
 800d6e0:	683a      	ldr	r2, [r7, #0]
 800d6e2:	429a      	cmp	r2, r3
 800d6e4:	d803      	bhi.n	800d6ee <HAL_SPI_Transmit+0x168>
 800d6e6:	683b      	ldr	r3, [r7, #0]
 800d6e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6ec:	d102      	bne.n	800d6f4 <HAL_SPI_Transmit+0x16e>
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d102      	bne.n	800d6fa <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800d6f4:	2303      	movs	r3, #3
 800d6f6:	77fb      	strb	r3, [r7, #31]
          goto error;
 800d6f8:	e074      	b.n	800d7e4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d6fe:	b29b      	uxth	r3, r3
 800d700:	2b00      	cmp	r3, #0
 800d702:	d1ce      	bne.n	800d6a2 <HAL_SPI_Transmit+0x11c>
 800d704:	e04c      	b.n	800d7a0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	685b      	ldr	r3, [r3, #4]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d002      	beq.n	800d714 <HAL_SPI_Transmit+0x18e>
 800d70e:	8afb      	ldrh	r3, [r7, #22]
 800d710:	2b01      	cmp	r3, #1
 800d712:	d140      	bne.n	800d796 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	330c      	adds	r3, #12
 800d71e:	7812      	ldrb	r2, [r2, #0]
 800d720:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d726:	1c5a      	adds	r2, r3, #1
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d730:	b29b      	uxth	r3, r3
 800d732:	3b01      	subs	r3, #1
 800d734:	b29a      	uxth	r2, r3
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800d73a:	e02c      	b.n	800d796 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	689b      	ldr	r3, [r3, #8]
 800d742:	f003 0302 	and.w	r3, r3, #2
 800d746:	2b02      	cmp	r3, #2
 800d748:	d113      	bne.n	800d772 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	330c      	adds	r3, #12
 800d754:	7812      	ldrb	r2, [r2, #0]
 800d756:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d75c:	1c5a      	adds	r2, r3, #1
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d766:	b29b      	uxth	r3, r3
 800d768:	3b01      	subs	r3, #1
 800d76a:	b29a      	uxth	r2, r3
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	86da      	strh	r2, [r3, #54]	; 0x36
 800d770:	e011      	b.n	800d796 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d772:	f7fb f87d 	bl	8008870 <HAL_GetTick>
 800d776:	4602      	mov	r2, r0
 800d778:	69bb      	ldr	r3, [r7, #24]
 800d77a:	1ad3      	subs	r3, r2, r3
 800d77c:	683a      	ldr	r2, [r7, #0]
 800d77e:	429a      	cmp	r2, r3
 800d780:	d803      	bhi.n	800d78a <HAL_SPI_Transmit+0x204>
 800d782:	683b      	ldr	r3, [r7, #0]
 800d784:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d788:	d102      	bne.n	800d790 <HAL_SPI_Transmit+0x20a>
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d102      	bne.n	800d796 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800d790:	2303      	movs	r3, #3
 800d792:	77fb      	strb	r3, [r7, #31]
          goto error;
 800d794:	e026      	b.n	800d7e4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d79a:	b29b      	uxth	r3, r3
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d1cd      	bne.n	800d73c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d7a0:	69ba      	ldr	r2, [r7, #24]
 800d7a2:	6839      	ldr	r1, [r7, #0]
 800d7a4:	68f8      	ldr	r0, [r7, #12]
 800d7a6:	f000 fbcb 	bl	800df40 <SPI_EndRxTxTransaction>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d002      	beq.n	800d7b6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	2220      	movs	r2, #32
 800d7b4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	689b      	ldr	r3, [r3, #8]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d10a      	bne.n	800d7d4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d7be:	2300      	movs	r3, #0
 800d7c0:	613b      	str	r3, [r7, #16]
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	68db      	ldr	r3, [r3, #12]
 800d7c8:	613b      	str	r3, [r7, #16]
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	689b      	ldr	r3, [r3, #8]
 800d7d0:	613b      	str	r3, [r7, #16]
 800d7d2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d002      	beq.n	800d7e2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800d7dc:	2301      	movs	r3, #1
 800d7de:	77fb      	strb	r3, [r7, #31]
 800d7e0:	e000      	b.n	800d7e4 <HAL_SPI_Transmit+0x25e>
  }

error:
 800d7e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	2201      	movs	r2, #1
 800d7e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800d7f4:	7ffb      	ldrb	r3, [r7, #31]
}
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	3720      	adds	r7, #32
 800d7fa:	46bd      	mov	sp, r7
 800d7fc:	bd80      	pop	{r7, pc}

0800d7fe <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d7fe:	b580      	push	{r7, lr}
 800d800:	b088      	sub	sp, #32
 800d802:	af02      	add	r7, sp, #8
 800d804:	60f8      	str	r0, [r7, #12]
 800d806:	60b9      	str	r1, [r7, #8]
 800d808:	603b      	str	r3, [r7, #0]
 800d80a:	4613      	mov	r3, r2
 800d80c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d80e:	2300      	movs	r3, #0
 800d810:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	685b      	ldr	r3, [r3, #4]
 800d816:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d81a:	d112      	bne.n	800d842 <HAL_SPI_Receive+0x44>
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	689b      	ldr	r3, [r3, #8]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d10e      	bne.n	800d842 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	2204      	movs	r2, #4
 800d828:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800d82c:	88fa      	ldrh	r2, [r7, #6]
 800d82e:	683b      	ldr	r3, [r7, #0]
 800d830:	9300      	str	r3, [sp, #0]
 800d832:	4613      	mov	r3, r2
 800d834:	68ba      	ldr	r2, [r7, #8]
 800d836:	68b9      	ldr	r1, [r7, #8]
 800d838:	68f8      	ldr	r0, [r7, #12]
 800d83a:	f000 f8f1 	bl	800da20 <HAL_SPI_TransmitReceive>
 800d83e:	4603      	mov	r3, r0
 800d840:	e0ea      	b.n	800da18 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d848:	2b01      	cmp	r3, #1
 800d84a:	d101      	bne.n	800d850 <HAL_SPI_Receive+0x52>
 800d84c:	2302      	movs	r3, #2
 800d84e:	e0e3      	b.n	800da18 <HAL_SPI_Receive+0x21a>
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	2201      	movs	r2, #1
 800d854:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d858:	f7fb f80a 	bl	8008870 <HAL_GetTick>
 800d85c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d864:	b2db      	uxtb	r3, r3
 800d866:	2b01      	cmp	r3, #1
 800d868:	d002      	beq.n	800d870 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800d86a:	2302      	movs	r3, #2
 800d86c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d86e:	e0ca      	b.n	800da06 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800d870:	68bb      	ldr	r3, [r7, #8]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d002      	beq.n	800d87c <HAL_SPI_Receive+0x7e>
 800d876:	88fb      	ldrh	r3, [r7, #6]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d102      	bne.n	800d882 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800d87c:	2301      	movs	r3, #1
 800d87e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d880:	e0c1      	b.n	800da06 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	2204      	movs	r2, #4
 800d886:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	2200      	movs	r2, #0
 800d88e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	68ba      	ldr	r2, [r7, #8]
 800d894:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	88fa      	ldrh	r2, [r7, #6]
 800d89a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	88fa      	ldrh	r2, [r7, #6]
 800d8a0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	2200      	movs	r2, #0
 800d8be:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	689b      	ldr	r3, [r3, #8]
 800d8c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d8c8:	d10f      	bne.n	800d8ea <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	681a      	ldr	r2, [r3, #0]
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d8d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	681a      	ldr	r2, [r3, #0]
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d8e8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d8f4:	2b40      	cmp	r3, #64	; 0x40
 800d8f6:	d007      	beq.n	800d908 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	681a      	ldr	r2, [r3, #0]
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d906:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	68db      	ldr	r3, [r3, #12]
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d162      	bne.n	800d9d6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800d910:	e02e      	b.n	800d970 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	689b      	ldr	r3, [r3, #8]
 800d918:	f003 0301 	and.w	r3, r3, #1
 800d91c:	2b01      	cmp	r3, #1
 800d91e:	d115      	bne.n	800d94c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	f103 020c 	add.w	r2, r3, #12
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d92c:	7812      	ldrb	r2, [r2, #0]
 800d92e:	b2d2      	uxtb	r2, r2
 800d930:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d936:	1c5a      	adds	r2, r3, #1
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d940:	b29b      	uxth	r3, r3
 800d942:	3b01      	subs	r3, #1
 800d944:	b29a      	uxth	r2, r3
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d94a:	e011      	b.n	800d970 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d94c:	f7fa ff90 	bl	8008870 <HAL_GetTick>
 800d950:	4602      	mov	r2, r0
 800d952:	693b      	ldr	r3, [r7, #16]
 800d954:	1ad3      	subs	r3, r2, r3
 800d956:	683a      	ldr	r2, [r7, #0]
 800d958:	429a      	cmp	r2, r3
 800d95a:	d803      	bhi.n	800d964 <HAL_SPI_Receive+0x166>
 800d95c:	683b      	ldr	r3, [r7, #0]
 800d95e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d962:	d102      	bne.n	800d96a <HAL_SPI_Receive+0x16c>
 800d964:	683b      	ldr	r3, [r7, #0]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d102      	bne.n	800d970 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800d96a:	2303      	movs	r3, #3
 800d96c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800d96e:	e04a      	b.n	800da06 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d974:	b29b      	uxth	r3, r3
 800d976:	2b00      	cmp	r3, #0
 800d978:	d1cb      	bne.n	800d912 <HAL_SPI_Receive+0x114>
 800d97a:	e031      	b.n	800d9e0 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	689b      	ldr	r3, [r3, #8]
 800d982:	f003 0301 	and.w	r3, r3, #1
 800d986:	2b01      	cmp	r3, #1
 800d988:	d113      	bne.n	800d9b2 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	68da      	ldr	r2, [r3, #12]
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d994:	b292      	uxth	r2, r2
 800d996:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d99c:	1c9a      	adds	r2, r3, #2
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d9a6:	b29b      	uxth	r3, r3
 800d9a8:	3b01      	subs	r3, #1
 800d9aa:	b29a      	uxth	r2, r3
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d9b0:	e011      	b.n	800d9d6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d9b2:	f7fa ff5d 	bl	8008870 <HAL_GetTick>
 800d9b6:	4602      	mov	r2, r0
 800d9b8:	693b      	ldr	r3, [r7, #16]
 800d9ba:	1ad3      	subs	r3, r2, r3
 800d9bc:	683a      	ldr	r2, [r7, #0]
 800d9be:	429a      	cmp	r2, r3
 800d9c0:	d803      	bhi.n	800d9ca <HAL_SPI_Receive+0x1cc>
 800d9c2:	683b      	ldr	r3, [r7, #0]
 800d9c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9c8:	d102      	bne.n	800d9d0 <HAL_SPI_Receive+0x1d2>
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d102      	bne.n	800d9d6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800d9d0:	2303      	movs	r3, #3
 800d9d2:	75fb      	strb	r3, [r7, #23]
          goto error;
 800d9d4:	e017      	b.n	800da06 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d9da:	b29b      	uxth	r3, r3
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d1cd      	bne.n	800d97c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d9e0:	693a      	ldr	r2, [r7, #16]
 800d9e2:	6839      	ldr	r1, [r7, #0]
 800d9e4:	68f8      	ldr	r0, [r7, #12]
 800d9e6:	f000 fa45 	bl	800de74 <SPI_EndRxTransaction>
 800d9ea:	4603      	mov	r3, r0
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d002      	beq.n	800d9f6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	2220      	movs	r2, #32
 800d9f4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d002      	beq.n	800da04 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800d9fe:	2301      	movs	r3, #1
 800da00:	75fb      	strb	r3, [r7, #23]
 800da02:	e000      	b.n	800da06 <HAL_SPI_Receive+0x208>
  }

error :
 800da04:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	2201      	movs	r2, #1
 800da0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	2200      	movs	r2, #0
 800da12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800da16:	7dfb      	ldrb	r3, [r7, #23]
}
 800da18:	4618      	mov	r0, r3
 800da1a:	3718      	adds	r7, #24
 800da1c:	46bd      	mov	sp, r7
 800da1e:	bd80      	pop	{r7, pc}

0800da20 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b08c      	sub	sp, #48	; 0x30
 800da24:	af00      	add	r7, sp, #0
 800da26:	60f8      	str	r0, [r7, #12]
 800da28:	60b9      	str	r1, [r7, #8]
 800da2a:	607a      	str	r2, [r7, #4]
 800da2c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800da2e:	2301      	movs	r3, #1
 800da30:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800da32:	2300      	movs	r3, #0
 800da34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800da3e:	2b01      	cmp	r3, #1
 800da40:	d101      	bne.n	800da46 <HAL_SPI_TransmitReceive+0x26>
 800da42:	2302      	movs	r3, #2
 800da44:	e18a      	b.n	800dd5c <HAL_SPI_TransmitReceive+0x33c>
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	2201      	movs	r2, #1
 800da4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800da4e:	f7fa ff0f 	bl	8008870 <HAL_GetTick>
 800da52:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800da5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	685b      	ldr	r3, [r3, #4]
 800da62:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800da64:	887b      	ldrh	r3, [r7, #2]
 800da66:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800da68:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800da6c:	2b01      	cmp	r3, #1
 800da6e:	d00f      	beq.n	800da90 <HAL_SPI_TransmitReceive+0x70>
 800da70:	69fb      	ldr	r3, [r7, #28]
 800da72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800da76:	d107      	bne.n	800da88 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	689b      	ldr	r3, [r3, #8]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d103      	bne.n	800da88 <HAL_SPI_TransmitReceive+0x68>
 800da80:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800da84:	2b04      	cmp	r3, #4
 800da86:	d003      	beq.n	800da90 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800da88:	2302      	movs	r3, #2
 800da8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800da8e:	e15b      	b.n	800dd48 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800da90:	68bb      	ldr	r3, [r7, #8]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d005      	beq.n	800daa2 <HAL_SPI_TransmitReceive+0x82>
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d002      	beq.n	800daa2 <HAL_SPI_TransmitReceive+0x82>
 800da9c:	887b      	ldrh	r3, [r7, #2]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d103      	bne.n	800daaa <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800daa2:	2301      	movs	r3, #1
 800daa4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800daa8:	e14e      	b.n	800dd48 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800dab0:	b2db      	uxtb	r3, r3
 800dab2:	2b04      	cmp	r3, #4
 800dab4:	d003      	beq.n	800dabe <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	2205      	movs	r2, #5
 800daba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	2200      	movs	r2, #0
 800dac2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	687a      	ldr	r2, [r7, #4]
 800dac8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	887a      	ldrh	r2, [r7, #2]
 800dace:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	887a      	ldrh	r2, [r7, #2]
 800dad4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	68ba      	ldr	r2, [r7, #8]
 800dada:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	887a      	ldrh	r2, [r7, #2]
 800dae0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	887a      	ldrh	r2, [r7, #2]
 800dae6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	2200      	movs	r2, #0
 800daec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	2200      	movs	r2, #0
 800daf2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dafe:	2b40      	cmp	r3, #64	; 0x40
 800db00:	d007      	beq.n	800db12 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	681a      	ldr	r2, [r3, #0]
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800db10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	68db      	ldr	r3, [r3, #12]
 800db16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800db1a:	d178      	bne.n	800dc0e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	685b      	ldr	r3, [r3, #4]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d002      	beq.n	800db2a <HAL_SPI_TransmitReceive+0x10a>
 800db24:	8b7b      	ldrh	r3, [r7, #26]
 800db26:	2b01      	cmp	r3, #1
 800db28:	d166      	bne.n	800dbf8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db2e:	881a      	ldrh	r2, [r3, #0]
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db3a:	1c9a      	adds	r2, r3, #2
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800db44:	b29b      	uxth	r3, r3
 800db46:	3b01      	subs	r3, #1
 800db48:	b29a      	uxth	r2, r3
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800db4e:	e053      	b.n	800dbf8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	689b      	ldr	r3, [r3, #8]
 800db56:	f003 0302 	and.w	r3, r3, #2
 800db5a:	2b02      	cmp	r3, #2
 800db5c:	d11b      	bne.n	800db96 <HAL_SPI_TransmitReceive+0x176>
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800db62:	b29b      	uxth	r3, r3
 800db64:	2b00      	cmp	r3, #0
 800db66:	d016      	beq.n	800db96 <HAL_SPI_TransmitReceive+0x176>
 800db68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db6a:	2b01      	cmp	r3, #1
 800db6c:	d113      	bne.n	800db96 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db72:	881a      	ldrh	r2, [r3, #0]
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db7e:	1c9a      	adds	r2, r3, #2
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800db88:	b29b      	uxth	r3, r3
 800db8a:	3b01      	subs	r3, #1
 800db8c:	b29a      	uxth	r2, r3
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800db92:	2300      	movs	r3, #0
 800db94:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	689b      	ldr	r3, [r3, #8]
 800db9c:	f003 0301 	and.w	r3, r3, #1
 800dba0:	2b01      	cmp	r3, #1
 800dba2:	d119      	bne.n	800dbd8 <HAL_SPI_TransmitReceive+0x1b8>
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dba8:	b29b      	uxth	r3, r3
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d014      	beq.n	800dbd8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	68da      	ldr	r2, [r3, #12]
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbb8:	b292      	uxth	r2, r2
 800dbba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dbc0:	1c9a      	adds	r2, r3, #2
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dbca:	b29b      	uxth	r3, r3
 800dbcc:	3b01      	subs	r3, #1
 800dbce:	b29a      	uxth	r2, r3
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dbd4:	2301      	movs	r3, #1
 800dbd6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800dbd8:	f7fa fe4a 	bl	8008870 <HAL_GetTick>
 800dbdc:	4602      	mov	r2, r0
 800dbde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbe0:	1ad3      	subs	r3, r2, r3
 800dbe2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dbe4:	429a      	cmp	r2, r3
 800dbe6:	d807      	bhi.n	800dbf8 <HAL_SPI_TransmitReceive+0x1d8>
 800dbe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbee:	d003      	beq.n	800dbf8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800dbf0:	2303      	movs	r3, #3
 800dbf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800dbf6:	e0a7      	b.n	800dd48 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dbfc:	b29b      	uxth	r3, r3
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d1a6      	bne.n	800db50 <HAL_SPI_TransmitReceive+0x130>
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dc06:	b29b      	uxth	r3, r3
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d1a1      	bne.n	800db50 <HAL_SPI_TransmitReceive+0x130>
 800dc0c:	e07c      	b.n	800dd08 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	685b      	ldr	r3, [r3, #4]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d002      	beq.n	800dc1c <HAL_SPI_TransmitReceive+0x1fc>
 800dc16:	8b7b      	ldrh	r3, [r7, #26]
 800dc18:	2b01      	cmp	r3, #1
 800dc1a:	d16b      	bne.n	800dcf4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	330c      	adds	r3, #12
 800dc26:	7812      	ldrb	r2, [r2, #0]
 800dc28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc2e:	1c5a      	adds	r2, r3, #1
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dc38:	b29b      	uxth	r3, r3
 800dc3a:	3b01      	subs	r3, #1
 800dc3c:	b29a      	uxth	r2, r3
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dc42:	e057      	b.n	800dcf4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	689b      	ldr	r3, [r3, #8]
 800dc4a:	f003 0302 	and.w	r3, r3, #2
 800dc4e:	2b02      	cmp	r3, #2
 800dc50:	d11c      	bne.n	800dc8c <HAL_SPI_TransmitReceive+0x26c>
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dc56:	b29b      	uxth	r3, r3
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d017      	beq.n	800dc8c <HAL_SPI_TransmitReceive+0x26c>
 800dc5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc5e:	2b01      	cmp	r3, #1
 800dc60:	d114      	bne.n	800dc8c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	330c      	adds	r3, #12
 800dc6c:	7812      	ldrb	r2, [r2, #0]
 800dc6e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc74:	1c5a      	adds	r2, r3, #1
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dc7e:	b29b      	uxth	r3, r3
 800dc80:	3b01      	subs	r3, #1
 800dc82:	b29a      	uxth	r2, r3
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800dc88:	2300      	movs	r3, #0
 800dc8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	689b      	ldr	r3, [r3, #8]
 800dc92:	f003 0301 	and.w	r3, r3, #1
 800dc96:	2b01      	cmp	r3, #1
 800dc98:	d119      	bne.n	800dcce <HAL_SPI_TransmitReceive+0x2ae>
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dc9e:	b29b      	uxth	r3, r3
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d014      	beq.n	800dcce <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	68da      	ldr	r2, [r3, #12]
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcae:	b2d2      	uxtb	r2, r2
 800dcb0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcb6:	1c5a      	adds	r2, r3, #1
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dcc0:	b29b      	uxth	r3, r3
 800dcc2:	3b01      	subs	r3, #1
 800dcc4:	b29a      	uxth	r2, r3
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dcca:	2301      	movs	r3, #1
 800dccc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800dcce:	f7fa fdcf 	bl	8008870 <HAL_GetTick>
 800dcd2:	4602      	mov	r2, r0
 800dcd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcd6:	1ad3      	subs	r3, r2, r3
 800dcd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dcda:	429a      	cmp	r2, r3
 800dcdc:	d803      	bhi.n	800dce6 <HAL_SPI_TransmitReceive+0x2c6>
 800dcde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dce4:	d102      	bne.n	800dcec <HAL_SPI_TransmitReceive+0x2cc>
 800dce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d103      	bne.n	800dcf4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800dcec:	2303      	movs	r3, #3
 800dcee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800dcf2:	e029      	b.n	800dd48 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dcf8:	b29b      	uxth	r3, r3
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d1a2      	bne.n	800dc44 <HAL_SPI_TransmitReceive+0x224>
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dd02:	b29b      	uxth	r3, r3
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d19d      	bne.n	800dc44 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dd08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dd0a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dd0c:	68f8      	ldr	r0, [r7, #12]
 800dd0e:	f000 f917 	bl	800df40 <SPI_EndRxTxTransaction>
 800dd12:	4603      	mov	r3, r0
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d006      	beq.n	800dd26 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800dd18:	2301      	movs	r3, #1
 800dd1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	2220      	movs	r2, #32
 800dd22:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800dd24:	e010      	b.n	800dd48 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	689b      	ldr	r3, [r3, #8]
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d10b      	bne.n	800dd46 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dd2e:	2300      	movs	r3, #0
 800dd30:	617b      	str	r3, [r7, #20]
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	68db      	ldr	r3, [r3, #12]
 800dd38:	617b      	str	r3, [r7, #20]
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	689b      	ldr	r3, [r3, #8]
 800dd40:	617b      	str	r3, [r7, #20]
 800dd42:	697b      	ldr	r3, [r7, #20]
 800dd44:	e000      	b.n	800dd48 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800dd46:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	2201      	movs	r2, #1
 800dd4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	2200      	movs	r2, #0
 800dd54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800dd58:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	3730      	adds	r7, #48	; 0x30
 800dd60:	46bd      	mov	sp, r7
 800dd62:	bd80      	pop	{r7, pc}

0800dd64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b088      	sub	sp, #32
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	60f8      	str	r0, [r7, #12]
 800dd6c:	60b9      	str	r1, [r7, #8]
 800dd6e:	603b      	str	r3, [r7, #0]
 800dd70:	4613      	mov	r3, r2
 800dd72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800dd74:	f7fa fd7c 	bl	8008870 <HAL_GetTick>
 800dd78:	4602      	mov	r2, r0
 800dd7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd7c:	1a9b      	subs	r3, r3, r2
 800dd7e:	683a      	ldr	r2, [r7, #0]
 800dd80:	4413      	add	r3, r2
 800dd82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800dd84:	f7fa fd74 	bl	8008870 <HAL_GetTick>
 800dd88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800dd8a:	4b39      	ldr	r3, [pc, #228]	; (800de70 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	015b      	lsls	r3, r3, #5
 800dd90:	0d1b      	lsrs	r3, r3, #20
 800dd92:	69fa      	ldr	r2, [r7, #28]
 800dd94:	fb02 f303 	mul.w	r3, r2, r3
 800dd98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800dd9a:	e054      	b.n	800de46 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800dd9c:	683b      	ldr	r3, [r7, #0]
 800dd9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dda2:	d050      	beq.n	800de46 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800dda4:	f7fa fd64 	bl	8008870 <HAL_GetTick>
 800dda8:	4602      	mov	r2, r0
 800ddaa:	69bb      	ldr	r3, [r7, #24]
 800ddac:	1ad3      	subs	r3, r2, r3
 800ddae:	69fa      	ldr	r2, [r7, #28]
 800ddb0:	429a      	cmp	r2, r3
 800ddb2:	d902      	bls.n	800ddba <SPI_WaitFlagStateUntilTimeout+0x56>
 800ddb4:	69fb      	ldr	r3, [r7, #28]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d13d      	bne.n	800de36 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	685a      	ldr	r2, [r3, #4]
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ddc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	685b      	ldr	r3, [r3, #4]
 800ddce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ddd2:	d111      	bne.n	800ddf8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	689b      	ldr	r3, [r3, #8]
 800ddd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dddc:	d004      	beq.n	800dde8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	689b      	ldr	r3, [r3, #8]
 800dde2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dde6:	d107      	bne.n	800ddf8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	681a      	ldr	r2, [r3, #0]
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ddf6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ddfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800de00:	d10f      	bne.n	800de22 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	681a      	ldr	r2, [r3, #0]
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800de10:	601a      	str	r2, [r3, #0]
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	681a      	ldr	r2, [r3, #0]
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800de20:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	2201      	movs	r2, #1
 800de26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	2200      	movs	r2, #0
 800de2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800de32:	2303      	movs	r3, #3
 800de34:	e017      	b.n	800de66 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800de36:	697b      	ldr	r3, [r7, #20]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d101      	bne.n	800de40 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800de3c:	2300      	movs	r3, #0
 800de3e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800de40:	697b      	ldr	r3, [r7, #20]
 800de42:	3b01      	subs	r3, #1
 800de44:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	689a      	ldr	r2, [r3, #8]
 800de4c:	68bb      	ldr	r3, [r7, #8]
 800de4e:	4013      	ands	r3, r2
 800de50:	68ba      	ldr	r2, [r7, #8]
 800de52:	429a      	cmp	r2, r3
 800de54:	bf0c      	ite	eq
 800de56:	2301      	moveq	r3, #1
 800de58:	2300      	movne	r3, #0
 800de5a:	b2db      	uxtb	r3, r3
 800de5c:	461a      	mov	r2, r3
 800de5e:	79fb      	ldrb	r3, [r7, #7]
 800de60:	429a      	cmp	r2, r3
 800de62:	d19b      	bne.n	800dd9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800de64:	2300      	movs	r3, #0
}
 800de66:	4618      	mov	r0, r3
 800de68:	3720      	adds	r7, #32
 800de6a:	46bd      	mov	sp, r7
 800de6c:	bd80      	pop	{r7, pc}
 800de6e:	bf00      	nop
 800de70:	20000004 	.word	0x20000004

0800de74 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800de74:	b580      	push	{r7, lr}
 800de76:	b086      	sub	sp, #24
 800de78:	af02      	add	r7, sp, #8
 800de7a:	60f8      	str	r0, [r7, #12]
 800de7c:	60b9      	str	r1, [r7, #8]
 800de7e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	685b      	ldr	r3, [r3, #4]
 800de84:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800de88:	d111      	bne.n	800deae <SPI_EndRxTransaction+0x3a>
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	689b      	ldr	r3, [r3, #8]
 800de8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800de92:	d004      	beq.n	800de9e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	689b      	ldr	r3, [r3, #8]
 800de98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800de9c:	d107      	bne.n	800deae <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	681a      	ldr	r2, [r3, #0]
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800deac:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	685b      	ldr	r3, [r3, #4]
 800deb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800deb6:	d12a      	bne.n	800df0e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	689b      	ldr	r3, [r3, #8]
 800debc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dec0:	d012      	beq.n	800dee8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	9300      	str	r3, [sp, #0]
 800dec6:	68bb      	ldr	r3, [r7, #8]
 800dec8:	2200      	movs	r2, #0
 800deca:	2180      	movs	r1, #128	; 0x80
 800decc:	68f8      	ldr	r0, [r7, #12]
 800dece:	f7ff ff49 	bl	800dd64 <SPI_WaitFlagStateUntilTimeout>
 800ded2:	4603      	mov	r3, r0
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d02d      	beq.n	800df34 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dedc:	f043 0220 	orr.w	r2, r3, #32
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800dee4:	2303      	movs	r3, #3
 800dee6:	e026      	b.n	800df36 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	9300      	str	r3, [sp, #0]
 800deec:	68bb      	ldr	r3, [r7, #8]
 800deee:	2200      	movs	r2, #0
 800def0:	2101      	movs	r1, #1
 800def2:	68f8      	ldr	r0, [r7, #12]
 800def4:	f7ff ff36 	bl	800dd64 <SPI_WaitFlagStateUntilTimeout>
 800def8:	4603      	mov	r3, r0
 800defa:	2b00      	cmp	r3, #0
 800defc:	d01a      	beq.n	800df34 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df02:	f043 0220 	orr.w	r2, r3, #32
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800df0a:	2303      	movs	r3, #3
 800df0c:	e013      	b.n	800df36 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	9300      	str	r3, [sp, #0]
 800df12:	68bb      	ldr	r3, [r7, #8]
 800df14:	2200      	movs	r2, #0
 800df16:	2101      	movs	r1, #1
 800df18:	68f8      	ldr	r0, [r7, #12]
 800df1a:	f7ff ff23 	bl	800dd64 <SPI_WaitFlagStateUntilTimeout>
 800df1e:	4603      	mov	r3, r0
 800df20:	2b00      	cmp	r3, #0
 800df22:	d007      	beq.n	800df34 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df28:	f043 0220 	orr.w	r2, r3, #32
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800df30:	2303      	movs	r3, #3
 800df32:	e000      	b.n	800df36 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800df34:	2300      	movs	r3, #0
}
 800df36:	4618      	mov	r0, r3
 800df38:	3710      	adds	r7, #16
 800df3a:	46bd      	mov	sp, r7
 800df3c:	bd80      	pop	{r7, pc}
	...

0800df40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b088      	sub	sp, #32
 800df44:	af02      	add	r7, sp, #8
 800df46:	60f8      	str	r0, [r7, #12]
 800df48:	60b9      	str	r1, [r7, #8]
 800df4a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800df4c:	4b1b      	ldr	r3, [pc, #108]	; (800dfbc <SPI_EndRxTxTransaction+0x7c>)
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	4a1b      	ldr	r2, [pc, #108]	; (800dfc0 <SPI_EndRxTxTransaction+0x80>)
 800df52:	fba2 2303 	umull	r2, r3, r2, r3
 800df56:	0d5b      	lsrs	r3, r3, #21
 800df58:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800df5c:	fb02 f303 	mul.w	r3, r2, r3
 800df60:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	685b      	ldr	r3, [r3, #4]
 800df66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800df6a:	d112      	bne.n	800df92 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	9300      	str	r3, [sp, #0]
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	2200      	movs	r2, #0
 800df74:	2180      	movs	r1, #128	; 0x80
 800df76:	68f8      	ldr	r0, [r7, #12]
 800df78:	f7ff fef4 	bl	800dd64 <SPI_WaitFlagStateUntilTimeout>
 800df7c:	4603      	mov	r3, r0
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d016      	beq.n	800dfb0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df86:	f043 0220 	orr.w	r2, r3, #32
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800df8e:	2303      	movs	r3, #3
 800df90:	e00f      	b.n	800dfb2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800df92:	697b      	ldr	r3, [r7, #20]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d00a      	beq.n	800dfae <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800df98:	697b      	ldr	r3, [r7, #20]
 800df9a:	3b01      	subs	r3, #1
 800df9c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	689b      	ldr	r3, [r3, #8]
 800dfa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dfa8:	2b80      	cmp	r3, #128	; 0x80
 800dfaa:	d0f2      	beq.n	800df92 <SPI_EndRxTxTransaction+0x52>
 800dfac:	e000      	b.n	800dfb0 <SPI_EndRxTxTransaction+0x70>
        break;
 800dfae:	bf00      	nop
  }

  return HAL_OK;
 800dfb0:	2300      	movs	r3, #0
}
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	3718      	adds	r7, #24
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bd80      	pop	{r7, pc}
 800dfba:	bf00      	nop
 800dfbc:	20000004 	.word	0x20000004
 800dfc0:	165e9f81 	.word	0x165e9f81

0800dfc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	b082      	sub	sp, #8
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d101      	bne.n	800dfd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800dfd2:	2301      	movs	r3, #1
 800dfd4:	e041      	b.n	800e05a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800dfdc:	b2db      	uxtb	r3, r3
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d106      	bne.n	800dff0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800dfea:	6878      	ldr	r0, [r7, #4]
 800dfec:	f000 f839 	bl	800e062 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	2202      	movs	r2, #2
 800dff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	681a      	ldr	r2, [r3, #0]
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	3304      	adds	r3, #4
 800e000:	4619      	mov	r1, r3
 800e002:	4610      	mov	r0, r2
 800e004:	f000 faea 	bl	800e5dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	2201      	movs	r2, #1
 800e00c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	2201      	movs	r2, #1
 800e014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	2201      	movs	r2, #1
 800e01c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	2201      	movs	r2, #1
 800e024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	2201      	movs	r2, #1
 800e02c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	2201      	movs	r2, #1
 800e034:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	2201      	movs	r2, #1
 800e03c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	2201      	movs	r2, #1
 800e044:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	2201      	movs	r2, #1
 800e04c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	2201      	movs	r2, #1
 800e054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e058:	2300      	movs	r3, #0
}
 800e05a:	4618      	mov	r0, r3
 800e05c:	3708      	adds	r7, #8
 800e05e:	46bd      	mov	sp, r7
 800e060:	bd80      	pop	{r7, pc}

0800e062 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800e062:	b480      	push	{r7}
 800e064:	b083      	sub	sp, #12
 800e066:	af00      	add	r7, sp, #0
 800e068:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800e06a:	bf00      	nop
 800e06c:	370c      	adds	r7, #12
 800e06e:	46bd      	mov	sp, r7
 800e070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e074:	4770      	bx	lr
	...

0800e078 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e078:	b480      	push	{r7}
 800e07a:	b085      	sub	sp, #20
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e086:	b2db      	uxtb	r3, r3
 800e088:	2b01      	cmp	r3, #1
 800e08a:	d001      	beq.n	800e090 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e08c:	2301      	movs	r3, #1
 800e08e:	e04e      	b.n	800e12e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	2202      	movs	r2, #2
 800e094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	68da      	ldr	r2, [r3, #12]
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	f042 0201 	orr.w	r2, r2, #1
 800e0a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	4a23      	ldr	r2, [pc, #140]	; (800e13c <HAL_TIM_Base_Start_IT+0xc4>)
 800e0ae:	4293      	cmp	r3, r2
 800e0b0:	d022      	beq.n	800e0f8 <HAL_TIM_Base_Start_IT+0x80>
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e0ba:	d01d      	beq.n	800e0f8 <HAL_TIM_Base_Start_IT+0x80>
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	4a1f      	ldr	r2, [pc, #124]	; (800e140 <HAL_TIM_Base_Start_IT+0xc8>)
 800e0c2:	4293      	cmp	r3, r2
 800e0c4:	d018      	beq.n	800e0f8 <HAL_TIM_Base_Start_IT+0x80>
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	4a1e      	ldr	r2, [pc, #120]	; (800e144 <HAL_TIM_Base_Start_IT+0xcc>)
 800e0cc:	4293      	cmp	r3, r2
 800e0ce:	d013      	beq.n	800e0f8 <HAL_TIM_Base_Start_IT+0x80>
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	4a1c      	ldr	r2, [pc, #112]	; (800e148 <HAL_TIM_Base_Start_IT+0xd0>)
 800e0d6:	4293      	cmp	r3, r2
 800e0d8:	d00e      	beq.n	800e0f8 <HAL_TIM_Base_Start_IT+0x80>
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	4a1b      	ldr	r2, [pc, #108]	; (800e14c <HAL_TIM_Base_Start_IT+0xd4>)
 800e0e0:	4293      	cmp	r3, r2
 800e0e2:	d009      	beq.n	800e0f8 <HAL_TIM_Base_Start_IT+0x80>
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	4a19      	ldr	r2, [pc, #100]	; (800e150 <HAL_TIM_Base_Start_IT+0xd8>)
 800e0ea:	4293      	cmp	r3, r2
 800e0ec:	d004      	beq.n	800e0f8 <HAL_TIM_Base_Start_IT+0x80>
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	4a18      	ldr	r2, [pc, #96]	; (800e154 <HAL_TIM_Base_Start_IT+0xdc>)
 800e0f4:	4293      	cmp	r3, r2
 800e0f6:	d111      	bne.n	800e11c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	689b      	ldr	r3, [r3, #8]
 800e0fe:	f003 0307 	and.w	r3, r3, #7
 800e102:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	2b06      	cmp	r3, #6
 800e108:	d010      	beq.n	800e12c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	681a      	ldr	r2, [r3, #0]
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	f042 0201 	orr.w	r2, r2, #1
 800e118:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e11a:	e007      	b.n	800e12c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	681a      	ldr	r2, [r3, #0]
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	f042 0201 	orr.w	r2, r2, #1
 800e12a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e12c:	2300      	movs	r3, #0
}
 800e12e:	4618      	mov	r0, r3
 800e130:	3714      	adds	r7, #20
 800e132:	46bd      	mov	sp, r7
 800e134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e138:	4770      	bx	lr
 800e13a:	bf00      	nop
 800e13c:	40010000 	.word	0x40010000
 800e140:	40000400 	.word	0x40000400
 800e144:	40000800 	.word	0x40000800
 800e148:	40000c00 	.word	0x40000c00
 800e14c:	40010400 	.word	0x40010400
 800e150:	40014000 	.word	0x40014000
 800e154:	40001800 	.word	0x40001800

0800e158 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e158:	b580      	push	{r7, lr}
 800e15a:	b082      	sub	sp, #8
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	2b00      	cmp	r3, #0
 800e164:	d101      	bne.n	800e16a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e166:	2301      	movs	r3, #1
 800e168:	e041      	b.n	800e1ee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e170:	b2db      	uxtb	r3, r3
 800e172:	2b00      	cmp	r3, #0
 800e174:	d106      	bne.n	800e184 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	2200      	movs	r2, #0
 800e17a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e17e:	6878      	ldr	r0, [r7, #4]
 800e180:	f7f4 ff16 	bl	8002fb0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	2202      	movs	r2, #2
 800e188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681a      	ldr	r2, [r3, #0]
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	3304      	adds	r3, #4
 800e194:	4619      	mov	r1, r3
 800e196:	4610      	mov	r0, r2
 800e198:	f000 fa20 	bl	800e5dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	2201      	movs	r2, #1
 800e1a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	2201      	movs	r2, #1
 800e1a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	2201      	movs	r2, #1
 800e1b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	2201      	movs	r2, #1
 800e1b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	2201      	movs	r2, #1
 800e1c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	2201      	movs	r2, #1
 800e1c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	2201      	movs	r2, #1
 800e1d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	2201      	movs	r2, #1
 800e1d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	2201      	movs	r2, #1
 800e1e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	2201      	movs	r2, #1
 800e1e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e1ec:	2300      	movs	r3, #0
}
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	3708      	adds	r7, #8
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	bd80      	pop	{r7, pc}

0800e1f6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e1f6:	b580      	push	{r7, lr}
 800e1f8:	b082      	sub	sp, #8
 800e1fa:	af00      	add	r7, sp, #0
 800e1fc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	691b      	ldr	r3, [r3, #16]
 800e204:	f003 0302 	and.w	r3, r3, #2
 800e208:	2b02      	cmp	r3, #2
 800e20a:	d122      	bne.n	800e252 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	68db      	ldr	r3, [r3, #12]
 800e212:	f003 0302 	and.w	r3, r3, #2
 800e216:	2b02      	cmp	r3, #2
 800e218:	d11b      	bne.n	800e252 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	f06f 0202 	mvn.w	r2, #2
 800e222:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	2201      	movs	r2, #1
 800e228:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	699b      	ldr	r3, [r3, #24]
 800e230:	f003 0303 	and.w	r3, r3, #3
 800e234:	2b00      	cmp	r3, #0
 800e236:	d003      	beq.n	800e240 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e238:	6878      	ldr	r0, [r7, #4]
 800e23a:	f000 f9b1 	bl	800e5a0 <HAL_TIM_IC_CaptureCallback>
 800e23e:	e005      	b.n	800e24c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e240:	6878      	ldr	r0, [r7, #4]
 800e242:	f000 f9a3 	bl	800e58c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e246:	6878      	ldr	r0, [r7, #4]
 800e248:	f000 f9b4 	bl	800e5b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	2200      	movs	r2, #0
 800e250:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	691b      	ldr	r3, [r3, #16]
 800e258:	f003 0304 	and.w	r3, r3, #4
 800e25c:	2b04      	cmp	r3, #4
 800e25e:	d122      	bne.n	800e2a6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	68db      	ldr	r3, [r3, #12]
 800e266:	f003 0304 	and.w	r3, r3, #4
 800e26a:	2b04      	cmp	r3, #4
 800e26c:	d11b      	bne.n	800e2a6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	f06f 0204 	mvn.w	r2, #4
 800e276:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	2202      	movs	r2, #2
 800e27c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	699b      	ldr	r3, [r3, #24]
 800e284:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d003      	beq.n	800e294 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e28c:	6878      	ldr	r0, [r7, #4]
 800e28e:	f000 f987 	bl	800e5a0 <HAL_TIM_IC_CaptureCallback>
 800e292:	e005      	b.n	800e2a0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e294:	6878      	ldr	r0, [r7, #4]
 800e296:	f000 f979 	bl	800e58c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e29a:	6878      	ldr	r0, [r7, #4]
 800e29c:	f000 f98a 	bl	800e5b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	2200      	movs	r2, #0
 800e2a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	691b      	ldr	r3, [r3, #16]
 800e2ac:	f003 0308 	and.w	r3, r3, #8
 800e2b0:	2b08      	cmp	r3, #8
 800e2b2:	d122      	bne.n	800e2fa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	68db      	ldr	r3, [r3, #12]
 800e2ba:	f003 0308 	and.w	r3, r3, #8
 800e2be:	2b08      	cmp	r3, #8
 800e2c0:	d11b      	bne.n	800e2fa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	f06f 0208 	mvn.w	r2, #8
 800e2ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	2204      	movs	r2, #4
 800e2d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	69db      	ldr	r3, [r3, #28]
 800e2d8:	f003 0303 	and.w	r3, r3, #3
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d003      	beq.n	800e2e8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e2e0:	6878      	ldr	r0, [r7, #4]
 800e2e2:	f000 f95d 	bl	800e5a0 <HAL_TIM_IC_CaptureCallback>
 800e2e6:	e005      	b.n	800e2f4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e2e8:	6878      	ldr	r0, [r7, #4]
 800e2ea:	f000 f94f 	bl	800e58c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f000 f960 	bl	800e5b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	2200      	movs	r2, #0
 800e2f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	691b      	ldr	r3, [r3, #16]
 800e300:	f003 0310 	and.w	r3, r3, #16
 800e304:	2b10      	cmp	r3, #16
 800e306:	d122      	bne.n	800e34e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	68db      	ldr	r3, [r3, #12]
 800e30e:	f003 0310 	and.w	r3, r3, #16
 800e312:	2b10      	cmp	r3, #16
 800e314:	d11b      	bne.n	800e34e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	f06f 0210 	mvn.w	r2, #16
 800e31e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	2208      	movs	r2, #8
 800e324:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	69db      	ldr	r3, [r3, #28]
 800e32c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e330:	2b00      	cmp	r3, #0
 800e332:	d003      	beq.n	800e33c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e334:	6878      	ldr	r0, [r7, #4]
 800e336:	f000 f933 	bl	800e5a0 <HAL_TIM_IC_CaptureCallback>
 800e33a:	e005      	b.n	800e348 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e33c:	6878      	ldr	r0, [r7, #4]
 800e33e:	f000 f925 	bl	800e58c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e342:	6878      	ldr	r0, [r7, #4]
 800e344:	f000 f936 	bl	800e5b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	2200      	movs	r2, #0
 800e34c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	691b      	ldr	r3, [r3, #16]
 800e354:	f003 0301 	and.w	r3, r3, #1
 800e358:	2b01      	cmp	r3, #1
 800e35a:	d10e      	bne.n	800e37a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	68db      	ldr	r3, [r3, #12]
 800e362:	f003 0301 	and.w	r3, r3, #1
 800e366:	2b01      	cmp	r3, #1
 800e368:	d107      	bne.n	800e37a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	f06f 0201 	mvn.w	r2, #1
 800e372:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e374:	6878      	ldr	r0, [r7, #4]
 800e376:	f7f4 fbd3 	bl	8002b20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	691b      	ldr	r3, [r3, #16]
 800e380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e384:	2b80      	cmp	r3, #128	; 0x80
 800e386:	d10e      	bne.n	800e3a6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	68db      	ldr	r3, [r3, #12]
 800e38e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e392:	2b80      	cmp	r3, #128	; 0x80
 800e394:	d107      	bne.n	800e3a6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e39e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e3a0:	6878      	ldr	r0, [r7, #4]
 800e3a2:	f000 fbf1 	bl	800eb88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	691b      	ldr	r3, [r3, #16]
 800e3ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3b0:	2b40      	cmp	r3, #64	; 0x40
 800e3b2:	d10e      	bne.n	800e3d2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	68db      	ldr	r3, [r3, #12]
 800e3ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3be:	2b40      	cmp	r3, #64	; 0x40
 800e3c0:	d107      	bne.n	800e3d2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e3ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e3cc:	6878      	ldr	r0, [r7, #4]
 800e3ce:	f000 f8fb 	bl	800e5c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	691b      	ldr	r3, [r3, #16]
 800e3d8:	f003 0320 	and.w	r3, r3, #32
 800e3dc:	2b20      	cmp	r3, #32
 800e3de:	d10e      	bne.n	800e3fe <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	68db      	ldr	r3, [r3, #12]
 800e3e6:	f003 0320 	and.w	r3, r3, #32
 800e3ea:	2b20      	cmp	r3, #32
 800e3ec:	d107      	bne.n	800e3fe <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	f06f 0220 	mvn.w	r2, #32
 800e3f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e3f8:	6878      	ldr	r0, [r7, #4]
 800e3fa:	f000 fbbb 	bl	800eb74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e3fe:	bf00      	nop
 800e400:	3708      	adds	r7, #8
 800e402:	46bd      	mov	sp, r7
 800e404:	bd80      	pop	{r7, pc}
	...

0800e408 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e408:	b580      	push	{r7, lr}
 800e40a:	b086      	sub	sp, #24
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	60f8      	str	r0, [r7, #12]
 800e410:	60b9      	str	r1, [r7, #8]
 800e412:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e414:	2300      	movs	r3, #0
 800e416:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e41e:	2b01      	cmp	r3, #1
 800e420:	d101      	bne.n	800e426 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e422:	2302      	movs	r3, #2
 800e424:	e0ae      	b.n	800e584 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	2201      	movs	r2, #1
 800e42a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	2b0c      	cmp	r3, #12
 800e432:	f200 809f 	bhi.w	800e574 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800e436:	a201      	add	r2, pc, #4	; (adr r2, 800e43c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e43c:	0800e471 	.word	0x0800e471
 800e440:	0800e575 	.word	0x0800e575
 800e444:	0800e575 	.word	0x0800e575
 800e448:	0800e575 	.word	0x0800e575
 800e44c:	0800e4b1 	.word	0x0800e4b1
 800e450:	0800e575 	.word	0x0800e575
 800e454:	0800e575 	.word	0x0800e575
 800e458:	0800e575 	.word	0x0800e575
 800e45c:	0800e4f3 	.word	0x0800e4f3
 800e460:	0800e575 	.word	0x0800e575
 800e464:	0800e575 	.word	0x0800e575
 800e468:	0800e575 	.word	0x0800e575
 800e46c:	0800e533 	.word	0x0800e533
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	68b9      	ldr	r1, [r7, #8]
 800e476:	4618      	mov	r0, r3
 800e478:	f000 f950 	bl	800e71c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	699a      	ldr	r2, [r3, #24]
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	f042 0208 	orr.w	r2, r2, #8
 800e48a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	699a      	ldr	r2, [r3, #24]
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	f022 0204 	bic.w	r2, r2, #4
 800e49a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	6999      	ldr	r1, [r3, #24]
 800e4a2:	68bb      	ldr	r3, [r7, #8]
 800e4a4:	691a      	ldr	r2, [r3, #16]
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	430a      	orrs	r2, r1
 800e4ac:	619a      	str	r2, [r3, #24]
      break;
 800e4ae:	e064      	b.n	800e57a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	68b9      	ldr	r1, [r7, #8]
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	f000 f9a0 	bl	800e7fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	699a      	ldr	r2, [r3, #24]
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e4ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	699a      	ldr	r2, [r3, #24]
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e4da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	6999      	ldr	r1, [r3, #24]
 800e4e2:	68bb      	ldr	r3, [r7, #8]
 800e4e4:	691b      	ldr	r3, [r3, #16]
 800e4e6:	021a      	lsls	r2, r3, #8
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	430a      	orrs	r2, r1
 800e4ee:	619a      	str	r2, [r3, #24]
      break;
 800e4f0:	e043      	b.n	800e57a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	681b      	ldr	r3, [r3, #0]
 800e4f6:	68b9      	ldr	r1, [r7, #8]
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	f000 f9f5 	bl	800e8e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	69da      	ldr	r2, [r3, #28]
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	f042 0208 	orr.w	r2, r2, #8
 800e50c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	69da      	ldr	r2, [r3, #28]
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	f022 0204 	bic.w	r2, r2, #4
 800e51c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	69d9      	ldr	r1, [r3, #28]
 800e524:	68bb      	ldr	r3, [r7, #8]
 800e526:	691a      	ldr	r2, [r3, #16]
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	430a      	orrs	r2, r1
 800e52e:	61da      	str	r2, [r3, #28]
      break;
 800e530:	e023      	b.n	800e57a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	68b9      	ldr	r1, [r7, #8]
 800e538:	4618      	mov	r0, r3
 800e53a:	f000 fa49 	bl	800e9d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	69da      	ldr	r2, [r3, #28]
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e54c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	69da      	ldr	r2, [r3, #28]
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e55c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	69d9      	ldr	r1, [r3, #28]
 800e564:	68bb      	ldr	r3, [r7, #8]
 800e566:	691b      	ldr	r3, [r3, #16]
 800e568:	021a      	lsls	r2, r3, #8
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	430a      	orrs	r2, r1
 800e570:	61da      	str	r2, [r3, #28]
      break;
 800e572:	e002      	b.n	800e57a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800e574:	2301      	movs	r3, #1
 800e576:	75fb      	strb	r3, [r7, #23]
      break;
 800e578:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	2200      	movs	r2, #0
 800e57e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800e582:	7dfb      	ldrb	r3, [r7, #23]
}
 800e584:	4618      	mov	r0, r3
 800e586:	3718      	adds	r7, #24
 800e588:	46bd      	mov	sp, r7
 800e58a:	bd80      	pop	{r7, pc}

0800e58c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e58c:	b480      	push	{r7}
 800e58e:	b083      	sub	sp, #12
 800e590:	af00      	add	r7, sp, #0
 800e592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e594:	bf00      	nop
 800e596:	370c      	adds	r7, #12
 800e598:	46bd      	mov	sp, r7
 800e59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59e:	4770      	bx	lr

0800e5a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e5a0:	b480      	push	{r7}
 800e5a2:	b083      	sub	sp, #12
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e5a8:	bf00      	nop
 800e5aa:	370c      	adds	r7, #12
 800e5ac:	46bd      	mov	sp, r7
 800e5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5b2:	4770      	bx	lr

0800e5b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e5b4:	b480      	push	{r7}
 800e5b6:	b083      	sub	sp, #12
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e5bc:	bf00      	nop
 800e5be:	370c      	adds	r7, #12
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c6:	4770      	bx	lr

0800e5c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e5c8:	b480      	push	{r7}
 800e5ca:	b083      	sub	sp, #12
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e5d0:	bf00      	nop
 800e5d2:	370c      	adds	r7, #12
 800e5d4:	46bd      	mov	sp, r7
 800e5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5da:	4770      	bx	lr

0800e5dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e5dc:	b480      	push	{r7}
 800e5de:	b085      	sub	sp, #20
 800e5e0:	af00      	add	r7, sp, #0
 800e5e2:	6078      	str	r0, [r7, #4]
 800e5e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	4a40      	ldr	r2, [pc, #256]	; (800e6f0 <TIM_Base_SetConfig+0x114>)
 800e5f0:	4293      	cmp	r3, r2
 800e5f2:	d013      	beq.n	800e61c <TIM_Base_SetConfig+0x40>
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e5fa:	d00f      	beq.n	800e61c <TIM_Base_SetConfig+0x40>
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	4a3d      	ldr	r2, [pc, #244]	; (800e6f4 <TIM_Base_SetConfig+0x118>)
 800e600:	4293      	cmp	r3, r2
 800e602:	d00b      	beq.n	800e61c <TIM_Base_SetConfig+0x40>
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	4a3c      	ldr	r2, [pc, #240]	; (800e6f8 <TIM_Base_SetConfig+0x11c>)
 800e608:	4293      	cmp	r3, r2
 800e60a:	d007      	beq.n	800e61c <TIM_Base_SetConfig+0x40>
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	4a3b      	ldr	r2, [pc, #236]	; (800e6fc <TIM_Base_SetConfig+0x120>)
 800e610:	4293      	cmp	r3, r2
 800e612:	d003      	beq.n	800e61c <TIM_Base_SetConfig+0x40>
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	4a3a      	ldr	r2, [pc, #232]	; (800e700 <TIM_Base_SetConfig+0x124>)
 800e618:	4293      	cmp	r3, r2
 800e61a:	d108      	bne.n	800e62e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e622:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e624:	683b      	ldr	r3, [r7, #0]
 800e626:	685b      	ldr	r3, [r3, #4]
 800e628:	68fa      	ldr	r2, [r7, #12]
 800e62a:	4313      	orrs	r3, r2
 800e62c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	4a2f      	ldr	r2, [pc, #188]	; (800e6f0 <TIM_Base_SetConfig+0x114>)
 800e632:	4293      	cmp	r3, r2
 800e634:	d02b      	beq.n	800e68e <TIM_Base_SetConfig+0xb2>
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e63c:	d027      	beq.n	800e68e <TIM_Base_SetConfig+0xb2>
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	4a2c      	ldr	r2, [pc, #176]	; (800e6f4 <TIM_Base_SetConfig+0x118>)
 800e642:	4293      	cmp	r3, r2
 800e644:	d023      	beq.n	800e68e <TIM_Base_SetConfig+0xb2>
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	4a2b      	ldr	r2, [pc, #172]	; (800e6f8 <TIM_Base_SetConfig+0x11c>)
 800e64a:	4293      	cmp	r3, r2
 800e64c:	d01f      	beq.n	800e68e <TIM_Base_SetConfig+0xb2>
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	4a2a      	ldr	r2, [pc, #168]	; (800e6fc <TIM_Base_SetConfig+0x120>)
 800e652:	4293      	cmp	r3, r2
 800e654:	d01b      	beq.n	800e68e <TIM_Base_SetConfig+0xb2>
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	4a29      	ldr	r2, [pc, #164]	; (800e700 <TIM_Base_SetConfig+0x124>)
 800e65a:	4293      	cmp	r3, r2
 800e65c:	d017      	beq.n	800e68e <TIM_Base_SetConfig+0xb2>
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	4a28      	ldr	r2, [pc, #160]	; (800e704 <TIM_Base_SetConfig+0x128>)
 800e662:	4293      	cmp	r3, r2
 800e664:	d013      	beq.n	800e68e <TIM_Base_SetConfig+0xb2>
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	4a27      	ldr	r2, [pc, #156]	; (800e708 <TIM_Base_SetConfig+0x12c>)
 800e66a:	4293      	cmp	r3, r2
 800e66c:	d00f      	beq.n	800e68e <TIM_Base_SetConfig+0xb2>
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	4a26      	ldr	r2, [pc, #152]	; (800e70c <TIM_Base_SetConfig+0x130>)
 800e672:	4293      	cmp	r3, r2
 800e674:	d00b      	beq.n	800e68e <TIM_Base_SetConfig+0xb2>
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	4a25      	ldr	r2, [pc, #148]	; (800e710 <TIM_Base_SetConfig+0x134>)
 800e67a:	4293      	cmp	r3, r2
 800e67c:	d007      	beq.n	800e68e <TIM_Base_SetConfig+0xb2>
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	4a24      	ldr	r2, [pc, #144]	; (800e714 <TIM_Base_SetConfig+0x138>)
 800e682:	4293      	cmp	r3, r2
 800e684:	d003      	beq.n	800e68e <TIM_Base_SetConfig+0xb2>
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	4a23      	ldr	r2, [pc, #140]	; (800e718 <TIM_Base_SetConfig+0x13c>)
 800e68a:	4293      	cmp	r3, r2
 800e68c:	d108      	bne.n	800e6a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e694:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e696:	683b      	ldr	r3, [r7, #0]
 800e698:	68db      	ldr	r3, [r3, #12]
 800e69a:	68fa      	ldr	r2, [r7, #12]
 800e69c:	4313      	orrs	r3, r2
 800e69e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e6a6:	683b      	ldr	r3, [r7, #0]
 800e6a8:	695b      	ldr	r3, [r3, #20]
 800e6aa:	4313      	orrs	r3, r2
 800e6ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	68fa      	ldr	r2, [r7, #12]
 800e6b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e6b4:	683b      	ldr	r3, [r7, #0]
 800e6b6:	689a      	ldr	r2, [r3, #8]
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e6bc:	683b      	ldr	r3, [r7, #0]
 800e6be:	681a      	ldr	r2, [r3, #0]
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	4a0a      	ldr	r2, [pc, #40]	; (800e6f0 <TIM_Base_SetConfig+0x114>)
 800e6c8:	4293      	cmp	r3, r2
 800e6ca:	d003      	beq.n	800e6d4 <TIM_Base_SetConfig+0xf8>
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	4a0c      	ldr	r2, [pc, #48]	; (800e700 <TIM_Base_SetConfig+0x124>)
 800e6d0:	4293      	cmp	r3, r2
 800e6d2:	d103      	bne.n	800e6dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e6d4:	683b      	ldr	r3, [r7, #0]
 800e6d6:	691a      	ldr	r2, [r3, #16]
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	2201      	movs	r2, #1
 800e6e0:	615a      	str	r2, [r3, #20]
}
 800e6e2:	bf00      	nop
 800e6e4:	3714      	adds	r7, #20
 800e6e6:	46bd      	mov	sp, r7
 800e6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ec:	4770      	bx	lr
 800e6ee:	bf00      	nop
 800e6f0:	40010000 	.word	0x40010000
 800e6f4:	40000400 	.word	0x40000400
 800e6f8:	40000800 	.word	0x40000800
 800e6fc:	40000c00 	.word	0x40000c00
 800e700:	40010400 	.word	0x40010400
 800e704:	40014000 	.word	0x40014000
 800e708:	40014400 	.word	0x40014400
 800e70c:	40014800 	.word	0x40014800
 800e710:	40001800 	.word	0x40001800
 800e714:	40001c00 	.word	0x40001c00
 800e718:	40002000 	.word	0x40002000

0800e71c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e71c:	b480      	push	{r7}
 800e71e:	b087      	sub	sp, #28
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
 800e724:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	6a1b      	ldr	r3, [r3, #32]
 800e72a:	f023 0201 	bic.w	r2, r3, #1
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	6a1b      	ldr	r3, [r3, #32]
 800e736:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	685b      	ldr	r3, [r3, #4]
 800e73c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	699b      	ldr	r3, [r3, #24]
 800e742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e74a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	f023 0303 	bic.w	r3, r3, #3
 800e752:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e754:	683b      	ldr	r3, [r7, #0]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	68fa      	ldr	r2, [r7, #12]
 800e75a:	4313      	orrs	r3, r2
 800e75c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e75e:	697b      	ldr	r3, [r7, #20]
 800e760:	f023 0302 	bic.w	r3, r3, #2
 800e764:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e766:	683b      	ldr	r3, [r7, #0]
 800e768:	689b      	ldr	r3, [r3, #8]
 800e76a:	697a      	ldr	r2, [r7, #20]
 800e76c:	4313      	orrs	r3, r2
 800e76e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	4a20      	ldr	r2, [pc, #128]	; (800e7f4 <TIM_OC1_SetConfig+0xd8>)
 800e774:	4293      	cmp	r3, r2
 800e776:	d003      	beq.n	800e780 <TIM_OC1_SetConfig+0x64>
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	4a1f      	ldr	r2, [pc, #124]	; (800e7f8 <TIM_OC1_SetConfig+0xdc>)
 800e77c:	4293      	cmp	r3, r2
 800e77e:	d10c      	bne.n	800e79a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e780:	697b      	ldr	r3, [r7, #20]
 800e782:	f023 0308 	bic.w	r3, r3, #8
 800e786:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e788:	683b      	ldr	r3, [r7, #0]
 800e78a:	68db      	ldr	r3, [r3, #12]
 800e78c:	697a      	ldr	r2, [r7, #20]
 800e78e:	4313      	orrs	r3, r2
 800e790:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e792:	697b      	ldr	r3, [r7, #20]
 800e794:	f023 0304 	bic.w	r3, r3, #4
 800e798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	4a15      	ldr	r2, [pc, #84]	; (800e7f4 <TIM_OC1_SetConfig+0xd8>)
 800e79e:	4293      	cmp	r3, r2
 800e7a0:	d003      	beq.n	800e7aa <TIM_OC1_SetConfig+0x8e>
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	4a14      	ldr	r2, [pc, #80]	; (800e7f8 <TIM_OC1_SetConfig+0xdc>)
 800e7a6:	4293      	cmp	r3, r2
 800e7a8:	d111      	bne.n	800e7ce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e7aa:	693b      	ldr	r3, [r7, #16]
 800e7ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e7b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e7b2:	693b      	ldr	r3, [r7, #16]
 800e7b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e7b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	695b      	ldr	r3, [r3, #20]
 800e7be:	693a      	ldr	r2, [r7, #16]
 800e7c0:	4313      	orrs	r3, r2
 800e7c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e7c4:	683b      	ldr	r3, [r7, #0]
 800e7c6:	699b      	ldr	r3, [r3, #24]
 800e7c8:	693a      	ldr	r2, [r7, #16]
 800e7ca:	4313      	orrs	r3, r2
 800e7cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	693a      	ldr	r2, [r7, #16]
 800e7d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	68fa      	ldr	r2, [r7, #12]
 800e7d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	685a      	ldr	r2, [r3, #4]
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	697a      	ldr	r2, [r7, #20]
 800e7e6:	621a      	str	r2, [r3, #32]
}
 800e7e8:	bf00      	nop
 800e7ea:	371c      	adds	r7, #28
 800e7ec:	46bd      	mov	sp, r7
 800e7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f2:	4770      	bx	lr
 800e7f4:	40010000 	.word	0x40010000
 800e7f8:	40010400 	.word	0x40010400

0800e7fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e7fc:	b480      	push	{r7}
 800e7fe:	b087      	sub	sp, #28
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
 800e804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	6a1b      	ldr	r3, [r3, #32]
 800e80a:	f023 0210 	bic.w	r2, r3, #16
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	6a1b      	ldr	r3, [r3, #32]
 800e816:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	685b      	ldr	r3, [r3, #4]
 800e81c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	699b      	ldr	r3, [r3, #24]
 800e822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e82a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e82c:	68fb      	ldr	r3, [r7, #12]
 800e82e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e832:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e834:	683b      	ldr	r3, [r7, #0]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	021b      	lsls	r3, r3, #8
 800e83a:	68fa      	ldr	r2, [r7, #12]
 800e83c:	4313      	orrs	r3, r2
 800e83e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e840:	697b      	ldr	r3, [r7, #20]
 800e842:	f023 0320 	bic.w	r3, r3, #32
 800e846:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e848:	683b      	ldr	r3, [r7, #0]
 800e84a:	689b      	ldr	r3, [r3, #8]
 800e84c:	011b      	lsls	r3, r3, #4
 800e84e:	697a      	ldr	r2, [r7, #20]
 800e850:	4313      	orrs	r3, r2
 800e852:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	4a22      	ldr	r2, [pc, #136]	; (800e8e0 <TIM_OC2_SetConfig+0xe4>)
 800e858:	4293      	cmp	r3, r2
 800e85a:	d003      	beq.n	800e864 <TIM_OC2_SetConfig+0x68>
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	4a21      	ldr	r2, [pc, #132]	; (800e8e4 <TIM_OC2_SetConfig+0xe8>)
 800e860:	4293      	cmp	r3, r2
 800e862:	d10d      	bne.n	800e880 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e864:	697b      	ldr	r3, [r7, #20]
 800e866:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e86a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	68db      	ldr	r3, [r3, #12]
 800e870:	011b      	lsls	r3, r3, #4
 800e872:	697a      	ldr	r2, [r7, #20]
 800e874:	4313      	orrs	r3, r2
 800e876:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e878:	697b      	ldr	r3, [r7, #20]
 800e87a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e87e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	4a17      	ldr	r2, [pc, #92]	; (800e8e0 <TIM_OC2_SetConfig+0xe4>)
 800e884:	4293      	cmp	r3, r2
 800e886:	d003      	beq.n	800e890 <TIM_OC2_SetConfig+0x94>
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	4a16      	ldr	r2, [pc, #88]	; (800e8e4 <TIM_OC2_SetConfig+0xe8>)
 800e88c:	4293      	cmp	r3, r2
 800e88e:	d113      	bne.n	800e8b8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e890:	693b      	ldr	r3, [r7, #16]
 800e892:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e896:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e898:	693b      	ldr	r3, [r7, #16]
 800e89a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e89e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e8a0:	683b      	ldr	r3, [r7, #0]
 800e8a2:	695b      	ldr	r3, [r3, #20]
 800e8a4:	009b      	lsls	r3, r3, #2
 800e8a6:	693a      	ldr	r2, [r7, #16]
 800e8a8:	4313      	orrs	r3, r2
 800e8aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e8ac:	683b      	ldr	r3, [r7, #0]
 800e8ae:	699b      	ldr	r3, [r3, #24]
 800e8b0:	009b      	lsls	r3, r3, #2
 800e8b2:	693a      	ldr	r2, [r7, #16]
 800e8b4:	4313      	orrs	r3, r2
 800e8b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	693a      	ldr	r2, [r7, #16]
 800e8bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	68fa      	ldr	r2, [r7, #12]
 800e8c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e8c4:	683b      	ldr	r3, [r7, #0]
 800e8c6:	685a      	ldr	r2, [r3, #4]
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	697a      	ldr	r2, [r7, #20]
 800e8d0:	621a      	str	r2, [r3, #32]
}
 800e8d2:	bf00      	nop
 800e8d4:	371c      	adds	r7, #28
 800e8d6:	46bd      	mov	sp, r7
 800e8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8dc:	4770      	bx	lr
 800e8de:	bf00      	nop
 800e8e0:	40010000 	.word	0x40010000
 800e8e4:	40010400 	.word	0x40010400

0800e8e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e8e8:	b480      	push	{r7}
 800e8ea:	b087      	sub	sp, #28
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	6078      	str	r0, [r7, #4]
 800e8f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	6a1b      	ldr	r3, [r3, #32]
 800e8f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	6a1b      	ldr	r3, [r3, #32]
 800e902:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	685b      	ldr	r3, [r3, #4]
 800e908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	69db      	ldr	r3, [r3, #28]
 800e90e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e916:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	f023 0303 	bic.w	r3, r3, #3
 800e91e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e920:	683b      	ldr	r3, [r7, #0]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	68fa      	ldr	r2, [r7, #12]
 800e926:	4313      	orrs	r3, r2
 800e928:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e92a:	697b      	ldr	r3, [r7, #20]
 800e92c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e930:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e932:	683b      	ldr	r3, [r7, #0]
 800e934:	689b      	ldr	r3, [r3, #8]
 800e936:	021b      	lsls	r3, r3, #8
 800e938:	697a      	ldr	r2, [r7, #20]
 800e93a:	4313      	orrs	r3, r2
 800e93c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	4a21      	ldr	r2, [pc, #132]	; (800e9c8 <TIM_OC3_SetConfig+0xe0>)
 800e942:	4293      	cmp	r3, r2
 800e944:	d003      	beq.n	800e94e <TIM_OC3_SetConfig+0x66>
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	4a20      	ldr	r2, [pc, #128]	; (800e9cc <TIM_OC3_SetConfig+0xe4>)
 800e94a:	4293      	cmp	r3, r2
 800e94c:	d10d      	bne.n	800e96a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e94e:	697b      	ldr	r3, [r7, #20]
 800e950:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e954:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	68db      	ldr	r3, [r3, #12]
 800e95a:	021b      	lsls	r3, r3, #8
 800e95c:	697a      	ldr	r2, [r7, #20]
 800e95e:	4313      	orrs	r3, r2
 800e960:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e962:	697b      	ldr	r3, [r7, #20]
 800e964:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e968:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	4a16      	ldr	r2, [pc, #88]	; (800e9c8 <TIM_OC3_SetConfig+0xe0>)
 800e96e:	4293      	cmp	r3, r2
 800e970:	d003      	beq.n	800e97a <TIM_OC3_SetConfig+0x92>
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	4a15      	ldr	r2, [pc, #84]	; (800e9cc <TIM_OC3_SetConfig+0xe4>)
 800e976:	4293      	cmp	r3, r2
 800e978:	d113      	bne.n	800e9a2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e97a:	693b      	ldr	r3, [r7, #16]
 800e97c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e980:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e982:	693b      	ldr	r3, [r7, #16]
 800e984:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e988:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e98a:	683b      	ldr	r3, [r7, #0]
 800e98c:	695b      	ldr	r3, [r3, #20]
 800e98e:	011b      	lsls	r3, r3, #4
 800e990:	693a      	ldr	r2, [r7, #16]
 800e992:	4313      	orrs	r3, r2
 800e994:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e996:	683b      	ldr	r3, [r7, #0]
 800e998:	699b      	ldr	r3, [r3, #24]
 800e99a:	011b      	lsls	r3, r3, #4
 800e99c:	693a      	ldr	r2, [r7, #16]
 800e99e:	4313      	orrs	r3, r2
 800e9a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	693a      	ldr	r2, [r7, #16]
 800e9a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	68fa      	ldr	r2, [r7, #12]
 800e9ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e9ae:	683b      	ldr	r3, [r7, #0]
 800e9b0:	685a      	ldr	r2, [r3, #4]
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	697a      	ldr	r2, [r7, #20]
 800e9ba:	621a      	str	r2, [r3, #32]
}
 800e9bc:	bf00      	nop
 800e9be:	371c      	adds	r7, #28
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c6:	4770      	bx	lr
 800e9c8:	40010000 	.word	0x40010000
 800e9cc:	40010400 	.word	0x40010400

0800e9d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e9d0:	b480      	push	{r7}
 800e9d2:	b087      	sub	sp, #28
 800e9d4:	af00      	add	r7, sp, #0
 800e9d6:	6078      	str	r0, [r7, #4]
 800e9d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	6a1b      	ldr	r3, [r3, #32]
 800e9de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	6a1b      	ldr	r3, [r3, #32]
 800e9ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	685b      	ldr	r3, [r3, #4]
 800e9f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	69db      	ldr	r3, [r3, #28]
 800e9f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e9fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ea06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	021b      	lsls	r3, r3, #8
 800ea0e:	68fa      	ldr	r2, [r7, #12]
 800ea10:	4313      	orrs	r3, r2
 800ea12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ea14:	693b      	ldr	r3, [r7, #16]
 800ea16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ea1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ea1c:	683b      	ldr	r3, [r7, #0]
 800ea1e:	689b      	ldr	r3, [r3, #8]
 800ea20:	031b      	lsls	r3, r3, #12
 800ea22:	693a      	ldr	r2, [r7, #16]
 800ea24:	4313      	orrs	r3, r2
 800ea26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	4a12      	ldr	r2, [pc, #72]	; (800ea74 <TIM_OC4_SetConfig+0xa4>)
 800ea2c:	4293      	cmp	r3, r2
 800ea2e:	d003      	beq.n	800ea38 <TIM_OC4_SetConfig+0x68>
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	4a11      	ldr	r2, [pc, #68]	; (800ea78 <TIM_OC4_SetConfig+0xa8>)
 800ea34:	4293      	cmp	r3, r2
 800ea36:	d109      	bne.n	800ea4c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ea38:	697b      	ldr	r3, [r7, #20]
 800ea3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ea3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ea40:	683b      	ldr	r3, [r7, #0]
 800ea42:	695b      	ldr	r3, [r3, #20]
 800ea44:	019b      	lsls	r3, r3, #6
 800ea46:	697a      	ldr	r2, [r7, #20]
 800ea48:	4313      	orrs	r3, r2
 800ea4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	697a      	ldr	r2, [r7, #20]
 800ea50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	68fa      	ldr	r2, [r7, #12]
 800ea56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ea58:	683b      	ldr	r3, [r7, #0]
 800ea5a:	685a      	ldr	r2, [r3, #4]
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	693a      	ldr	r2, [r7, #16]
 800ea64:	621a      	str	r2, [r3, #32]
}
 800ea66:	bf00      	nop
 800ea68:	371c      	adds	r7, #28
 800ea6a:	46bd      	mov	sp, r7
 800ea6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea70:	4770      	bx	lr
 800ea72:	bf00      	nop
 800ea74:	40010000 	.word	0x40010000
 800ea78:	40010400 	.word	0x40010400

0800ea7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ea7c:	b480      	push	{r7}
 800ea7e:	b085      	sub	sp, #20
 800ea80:	af00      	add	r7, sp, #0
 800ea82:	6078      	str	r0, [r7, #4]
 800ea84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ea8c:	2b01      	cmp	r3, #1
 800ea8e:	d101      	bne.n	800ea94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ea90:	2302      	movs	r3, #2
 800ea92:	e05a      	b.n	800eb4a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	2201      	movs	r2, #1
 800ea98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2202      	movs	r2, #2
 800eaa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	685b      	ldr	r3, [r3, #4]
 800eaaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	689b      	ldr	r3, [r3, #8]
 800eab2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eaba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800eabc:	683b      	ldr	r3, [r7, #0]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	68fa      	ldr	r2, [r7, #12]
 800eac2:	4313      	orrs	r3, r2
 800eac4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	68fa      	ldr	r2, [r7, #12]
 800eacc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	4a21      	ldr	r2, [pc, #132]	; (800eb58 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ead4:	4293      	cmp	r3, r2
 800ead6:	d022      	beq.n	800eb1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eae0:	d01d      	beq.n	800eb1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	4a1d      	ldr	r2, [pc, #116]	; (800eb5c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800eae8:	4293      	cmp	r3, r2
 800eaea:	d018      	beq.n	800eb1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	4a1b      	ldr	r2, [pc, #108]	; (800eb60 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800eaf2:	4293      	cmp	r3, r2
 800eaf4:	d013      	beq.n	800eb1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	4a1a      	ldr	r2, [pc, #104]	; (800eb64 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800eafc:	4293      	cmp	r3, r2
 800eafe:	d00e      	beq.n	800eb1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	4a18      	ldr	r2, [pc, #96]	; (800eb68 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800eb06:	4293      	cmp	r3, r2
 800eb08:	d009      	beq.n	800eb1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	4a17      	ldr	r2, [pc, #92]	; (800eb6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800eb10:	4293      	cmp	r3, r2
 800eb12:	d004      	beq.n	800eb1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	4a15      	ldr	r2, [pc, #84]	; (800eb70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800eb1a:	4293      	cmp	r3, r2
 800eb1c:	d10c      	bne.n	800eb38 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800eb1e:	68bb      	ldr	r3, [r7, #8]
 800eb20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eb24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800eb26:	683b      	ldr	r3, [r7, #0]
 800eb28:	685b      	ldr	r3, [r3, #4]
 800eb2a:	68ba      	ldr	r2, [r7, #8]
 800eb2c:	4313      	orrs	r3, r2
 800eb2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	68ba      	ldr	r2, [r7, #8]
 800eb36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	2201      	movs	r2, #1
 800eb3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	2200      	movs	r2, #0
 800eb44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800eb48:	2300      	movs	r3, #0
}
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	3714      	adds	r7, #20
 800eb4e:	46bd      	mov	sp, r7
 800eb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb54:	4770      	bx	lr
 800eb56:	bf00      	nop
 800eb58:	40010000 	.word	0x40010000
 800eb5c:	40000400 	.word	0x40000400
 800eb60:	40000800 	.word	0x40000800
 800eb64:	40000c00 	.word	0x40000c00
 800eb68:	40010400 	.word	0x40010400
 800eb6c:	40014000 	.word	0x40014000
 800eb70:	40001800 	.word	0x40001800

0800eb74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800eb74:	b480      	push	{r7}
 800eb76:	b083      	sub	sp, #12
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800eb7c:	bf00      	nop
 800eb7e:	370c      	adds	r7, #12
 800eb80:	46bd      	mov	sp, r7
 800eb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb86:	4770      	bx	lr

0800eb88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800eb88:	b480      	push	{r7}
 800eb8a:	b083      	sub	sp, #12
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800eb90:	bf00      	nop
 800eb92:	370c      	adds	r7, #12
 800eb94:	46bd      	mov	sp, r7
 800eb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9a:	4770      	bx	lr

0800eb9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800eb9c:	b580      	push	{r7, lr}
 800eb9e:	b082      	sub	sp, #8
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d101      	bne.n	800ebae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ebaa:	2301      	movs	r3, #1
 800ebac:	e03f      	b.n	800ec2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ebb4:	b2db      	uxtb	r3, r3
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d106      	bne.n	800ebc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	2200      	movs	r2, #0
 800ebbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ebc2:	6878      	ldr	r0, [r7, #4]
 800ebc4:	f7f4 fa4c 	bl	8003060 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	2224      	movs	r2, #36	; 0x24
 800ebcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	681b      	ldr	r3, [r3, #0]
 800ebd4:	68da      	ldr	r2, [r3, #12]
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ebde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ebe0:	6878      	ldr	r0, [r7, #4]
 800ebe2:	f000 f9cb 	bl	800ef7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	691a      	ldr	r2, [r3, #16]
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ebf4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	695a      	ldr	r2, [r3, #20]
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ec04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	68da      	ldr	r2, [r3, #12]
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ec14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	2200      	movs	r2, #0
 800ec1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	2220      	movs	r2, #32
 800ec20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	2220      	movs	r2, #32
 800ec28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ec2c:	2300      	movs	r3, #0
}
 800ec2e:	4618      	mov	r0, r3
 800ec30:	3708      	adds	r7, #8
 800ec32:	46bd      	mov	sp, r7
 800ec34:	bd80      	pop	{r7, pc}

0800ec36 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ec36:	b580      	push	{r7, lr}
 800ec38:	b08a      	sub	sp, #40	; 0x28
 800ec3a:	af02      	add	r7, sp, #8
 800ec3c:	60f8      	str	r0, [r7, #12]
 800ec3e:	60b9      	str	r1, [r7, #8]
 800ec40:	603b      	str	r3, [r7, #0]
 800ec42:	4613      	mov	r3, r2
 800ec44:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ec46:	2300      	movs	r3, #0
 800ec48:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ec50:	b2db      	uxtb	r3, r3
 800ec52:	2b20      	cmp	r3, #32
 800ec54:	d17c      	bne.n	800ed50 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ec56:	68bb      	ldr	r3, [r7, #8]
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d002      	beq.n	800ec62 <HAL_UART_Transmit+0x2c>
 800ec5c:	88fb      	ldrh	r3, [r7, #6]
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d101      	bne.n	800ec66 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ec62:	2301      	movs	r3, #1
 800ec64:	e075      	b.n	800ed52 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ec6c:	2b01      	cmp	r3, #1
 800ec6e:	d101      	bne.n	800ec74 <HAL_UART_Transmit+0x3e>
 800ec70:	2302      	movs	r3, #2
 800ec72:	e06e      	b.n	800ed52 <HAL_UART_Transmit+0x11c>
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	2201      	movs	r2, #1
 800ec78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	2200      	movs	r2, #0
 800ec80:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	2221      	movs	r2, #33	; 0x21
 800ec86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ec8a:	f7f9 fdf1 	bl	8008870 <HAL_GetTick>
 800ec8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	88fa      	ldrh	r2, [r7, #6]
 800ec94:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	88fa      	ldrh	r2, [r7, #6]
 800ec9a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	689b      	ldr	r3, [r3, #8]
 800eca0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eca4:	d108      	bne.n	800ecb8 <HAL_UART_Transmit+0x82>
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	691b      	ldr	r3, [r3, #16]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d104      	bne.n	800ecb8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800ecae:	2300      	movs	r3, #0
 800ecb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ecb2:	68bb      	ldr	r3, [r7, #8]
 800ecb4:	61bb      	str	r3, [r7, #24]
 800ecb6:	e003      	b.n	800ecc0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800ecb8:	68bb      	ldr	r3, [r7, #8]
 800ecba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	2200      	movs	r2, #0
 800ecc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800ecc8:	e02a      	b.n	800ed20 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	9300      	str	r3, [sp, #0]
 800ecce:	697b      	ldr	r3, [r7, #20]
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	2180      	movs	r1, #128	; 0x80
 800ecd4:	68f8      	ldr	r0, [r7, #12]
 800ecd6:	f000 f8e2 	bl	800ee9e <UART_WaitOnFlagUntilTimeout>
 800ecda:	4603      	mov	r3, r0
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d001      	beq.n	800ece4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800ece0:	2303      	movs	r3, #3
 800ece2:	e036      	b.n	800ed52 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800ece4:	69fb      	ldr	r3, [r7, #28]
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d10b      	bne.n	800ed02 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ecea:	69bb      	ldr	r3, [r7, #24]
 800ecec:	881b      	ldrh	r3, [r3, #0]
 800ecee:	461a      	mov	r2, r3
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ecf8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800ecfa:	69bb      	ldr	r3, [r7, #24]
 800ecfc:	3302      	adds	r3, #2
 800ecfe:	61bb      	str	r3, [r7, #24]
 800ed00:	e007      	b.n	800ed12 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ed02:	69fb      	ldr	r3, [r7, #28]
 800ed04:	781a      	ldrb	r2, [r3, #0]
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800ed0c:	69fb      	ldr	r3, [r7, #28]
 800ed0e:	3301      	adds	r3, #1
 800ed10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ed16:	b29b      	uxth	r3, r3
 800ed18:	3b01      	subs	r3, #1
 800ed1a:	b29a      	uxth	r2, r3
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ed24:	b29b      	uxth	r3, r3
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d1cf      	bne.n	800ecca <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ed2a:	683b      	ldr	r3, [r7, #0]
 800ed2c:	9300      	str	r3, [sp, #0]
 800ed2e:	697b      	ldr	r3, [r7, #20]
 800ed30:	2200      	movs	r2, #0
 800ed32:	2140      	movs	r1, #64	; 0x40
 800ed34:	68f8      	ldr	r0, [r7, #12]
 800ed36:	f000 f8b2 	bl	800ee9e <UART_WaitOnFlagUntilTimeout>
 800ed3a:	4603      	mov	r3, r0
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d001      	beq.n	800ed44 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800ed40:	2303      	movs	r3, #3
 800ed42:	e006      	b.n	800ed52 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	2220      	movs	r2, #32
 800ed48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	e000      	b.n	800ed52 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800ed50:	2302      	movs	r3, #2
  }
}
 800ed52:	4618      	mov	r0, r3
 800ed54:	3720      	adds	r7, #32
 800ed56:	46bd      	mov	sp, r7
 800ed58:	bd80      	pop	{r7, pc}

0800ed5a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ed5a:	b580      	push	{r7, lr}
 800ed5c:	b08a      	sub	sp, #40	; 0x28
 800ed5e:	af02      	add	r7, sp, #8
 800ed60:	60f8      	str	r0, [r7, #12]
 800ed62:	60b9      	str	r1, [r7, #8]
 800ed64:	603b      	str	r3, [r7, #0]
 800ed66:	4613      	mov	r3, r2
 800ed68:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ed6a:	2300      	movs	r3, #0
 800ed6c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ed74:	b2db      	uxtb	r3, r3
 800ed76:	2b20      	cmp	r3, #32
 800ed78:	f040 808c 	bne.w	800ee94 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ed7c:	68bb      	ldr	r3, [r7, #8]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d002      	beq.n	800ed88 <HAL_UART_Receive+0x2e>
 800ed82:	88fb      	ldrh	r3, [r7, #6]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d101      	bne.n	800ed8c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800ed88:	2301      	movs	r3, #1
 800ed8a:	e084      	b.n	800ee96 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ed92:	2b01      	cmp	r3, #1
 800ed94:	d101      	bne.n	800ed9a <HAL_UART_Receive+0x40>
 800ed96:	2302      	movs	r3, #2
 800ed98:	e07d      	b.n	800ee96 <HAL_UART_Receive+0x13c>
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	2201      	movs	r2, #1
 800ed9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	2200      	movs	r2, #0
 800eda6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	2222      	movs	r2, #34	; 0x22
 800edac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	2200      	movs	r2, #0
 800edb4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800edb6:	f7f9 fd5b 	bl	8008870 <HAL_GetTick>
 800edba:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	88fa      	ldrh	r2, [r7, #6]
 800edc0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	88fa      	ldrh	r2, [r7, #6]
 800edc6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	689b      	ldr	r3, [r3, #8]
 800edcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800edd0:	d108      	bne.n	800ede4 <HAL_UART_Receive+0x8a>
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	691b      	ldr	r3, [r3, #16]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d104      	bne.n	800ede4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800edda:	2300      	movs	r3, #0
 800eddc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800edde:	68bb      	ldr	r3, [r7, #8]
 800ede0:	61bb      	str	r3, [r7, #24]
 800ede2:	e003      	b.n	800edec <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800ede4:	68bb      	ldr	r3, [r7, #8]
 800ede6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ede8:	2300      	movs	r3, #0
 800edea:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	2200      	movs	r2, #0
 800edf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800edf4:	e043      	b.n	800ee7e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800edf6:	683b      	ldr	r3, [r7, #0]
 800edf8:	9300      	str	r3, [sp, #0]
 800edfa:	697b      	ldr	r3, [r7, #20]
 800edfc:	2200      	movs	r2, #0
 800edfe:	2120      	movs	r1, #32
 800ee00:	68f8      	ldr	r0, [r7, #12]
 800ee02:	f000 f84c 	bl	800ee9e <UART_WaitOnFlagUntilTimeout>
 800ee06:	4603      	mov	r3, r0
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d001      	beq.n	800ee10 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800ee0c:	2303      	movs	r3, #3
 800ee0e:	e042      	b.n	800ee96 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800ee10:	69fb      	ldr	r3, [r7, #28]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d10c      	bne.n	800ee30 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	685b      	ldr	r3, [r3, #4]
 800ee1c:	b29b      	uxth	r3, r3
 800ee1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ee22:	b29a      	uxth	r2, r3
 800ee24:	69bb      	ldr	r3, [r7, #24]
 800ee26:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800ee28:	69bb      	ldr	r3, [r7, #24]
 800ee2a:	3302      	adds	r3, #2
 800ee2c:	61bb      	str	r3, [r7, #24]
 800ee2e:	e01f      	b.n	800ee70 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	689b      	ldr	r3, [r3, #8]
 800ee34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ee38:	d007      	beq.n	800ee4a <HAL_UART_Receive+0xf0>
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	689b      	ldr	r3, [r3, #8]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d10a      	bne.n	800ee58 <HAL_UART_Receive+0xfe>
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	691b      	ldr	r3, [r3, #16]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d106      	bne.n	800ee58 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	685b      	ldr	r3, [r3, #4]
 800ee50:	b2da      	uxtb	r2, r3
 800ee52:	69fb      	ldr	r3, [r7, #28]
 800ee54:	701a      	strb	r2, [r3, #0]
 800ee56:	e008      	b.n	800ee6a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	685b      	ldr	r3, [r3, #4]
 800ee5e:	b2db      	uxtb	r3, r3
 800ee60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ee64:	b2da      	uxtb	r2, r3
 800ee66:	69fb      	ldr	r3, [r7, #28]
 800ee68:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800ee6a:	69fb      	ldr	r3, [r7, #28]
 800ee6c:	3301      	adds	r3, #1
 800ee6e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ee74:	b29b      	uxth	r3, r3
 800ee76:	3b01      	subs	r3, #1
 800ee78:	b29a      	uxth	r2, r3
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800ee7e:	68fb      	ldr	r3, [r7, #12]
 800ee80:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ee82:	b29b      	uxth	r3, r3
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d1b6      	bne.n	800edf6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	2220      	movs	r2, #32
 800ee8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800ee90:	2300      	movs	r3, #0
 800ee92:	e000      	b.n	800ee96 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800ee94:	2302      	movs	r3, #2
  }
}
 800ee96:	4618      	mov	r0, r3
 800ee98:	3720      	adds	r7, #32
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	bd80      	pop	{r7, pc}

0800ee9e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800ee9e:	b580      	push	{r7, lr}
 800eea0:	b090      	sub	sp, #64	; 0x40
 800eea2:	af00      	add	r7, sp, #0
 800eea4:	60f8      	str	r0, [r7, #12]
 800eea6:	60b9      	str	r1, [r7, #8]
 800eea8:	603b      	str	r3, [r7, #0]
 800eeaa:	4613      	mov	r3, r2
 800eeac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eeae:	e050      	b.n	800ef52 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800eeb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eeb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eeb6:	d04c      	beq.n	800ef52 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800eeb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d007      	beq.n	800eece <UART_WaitOnFlagUntilTimeout+0x30>
 800eebe:	f7f9 fcd7 	bl	8008870 <HAL_GetTick>
 800eec2:	4602      	mov	r2, r0
 800eec4:	683b      	ldr	r3, [r7, #0]
 800eec6:	1ad3      	subs	r3, r2, r3
 800eec8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800eeca:	429a      	cmp	r2, r3
 800eecc:	d241      	bcs.n	800ef52 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	330c      	adds	r3, #12
 800eed4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eed8:	e853 3f00 	ldrex	r3, [r3]
 800eedc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800eede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eee0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800eee4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	330c      	adds	r3, #12
 800eeec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800eeee:	637a      	str	r2, [r7, #52]	; 0x34
 800eef0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eef2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800eef4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eef6:	e841 2300 	strex	r3, r2, [r1]
 800eefa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800eefc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d1e5      	bne.n	800eece <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	3314      	adds	r3, #20
 800ef08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef0a:	697b      	ldr	r3, [r7, #20]
 800ef0c:	e853 3f00 	ldrex	r3, [r3]
 800ef10:	613b      	str	r3, [r7, #16]
   return(result);
 800ef12:	693b      	ldr	r3, [r7, #16]
 800ef14:	f023 0301 	bic.w	r3, r3, #1
 800ef18:	63bb      	str	r3, [r7, #56]	; 0x38
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	3314      	adds	r3, #20
 800ef20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ef22:	623a      	str	r2, [r7, #32]
 800ef24:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef26:	69f9      	ldr	r1, [r7, #28]
 800ef28:	6a3a      	ldr	r2, [r7, #32]
 800ef2a:	e841 2300 	strex	r3, r2, [r1]
 800ef2e:	61bb      	str	r3, [r7, #24]
   return(result);
 800ef30:	69bb      	ldr	r3, [r7, #24]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d1e5      	bne.n	800ef02 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	2220      	movs	r2, #32
 800ef3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	2220      	movs	r2, #32
 800ef42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	2200      	movs	r2, #0
 800ef4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800ef4e:	2303      	movs	r3, #3
 800ef50:	e00f      	b.n	800ef72 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	681a      	ldr	r2, [r3, #0]
 800ef58:	68bb      	ldr	r3, [r7, #8]
 800ef5a:	4013      	ands	r3, r2
 800ef5c:	68ba      	ldr	r2, [r7, #8]
 800ef5e:	429a      	cmp	r2, r3
 800ef60:	bf0c      	ite	eq
 800ef62:	2301      	moveq	r3, #1
 800ef64:	2300      	movne	r3, #0
 800ef66:	b2db      	uxtb	r3, r3
 800ef68:	461a      	mov	r2, r3
 800ef6a:	79fb      	ldrb	r3, [r7, #7]
 800ef6c:	429a      	cmp	r2, r3
 800ef6e:	d09f      	beq.n	800eeb0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ef70:	2300      	movs	r3, #0
}
 800ef72:	4618      	mov	r0, r3
 800ef74:	3740      	adds	r7, #64	; 0x40
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bd80      	pop	{r7, pc}
	...

0800ef7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ef7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef80:	b09f      	sub	sp, #124	; 0x7c
 800ef82:	af00      	add	r7, sp, #0
 800ef84:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ef86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	691b      	ldr	r3, [r3, #16]
 800ef8c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800ef90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ef92:	68d9      	ldr	r1, [r3, #12]
 800ef94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ef96:	681a      	ldr	r2, [r3, #0]
 800ef98:	ea40 0301 	orr.w	r3, r0, r1
 800ef9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800ef9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800efa0:	689a      	ldr	r2, [r3, #8]
 800efa2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800efa4:	691b      	ldr	r3, [r3, #16]
 800efa6:	431a      	orrs	r2, r3
 800efa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800efaa:	695b      	ldr	r3, [r3, #20]
 800efac:	431a      	orrs	r2, r3
 800efae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800efb0:	69db      	ldr	r3, [r3, #28]
 800efb2:	4313      	orrs	r3, r2
 800efb4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800efb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	68db      	ldr	r3, [r3, #12]
 800efbc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800efc0:	f021 010c 	bic.w	r1, r1, #12
 800efc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800efc6:	681a      	ldr	r2, [r3, #0]
 800efc8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800efca:	430b      	orrs	r3, r1
 800efcc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800efce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	695b      	ldr	r3, [r3, #20]
 800efd4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800efd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800efda:	6999      	ldr	r1, [r3, #24]
 800efdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800efde:	681a      	ldr	r2, [r3, #0]
 800efe0:	ea40 0301 	orr.w	r3, r0, r1
 800efe4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800efe6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800efe8:	681a      	ldr	r2, [r3, #0]
 800efea:	4bc5      	ldr	r3, [pc, #788]	; (800f300 <UART_SetConfig+0x384>)
 800efec:	429a      	cmp	r2, r3
 800efee:	d004      	beq.n	800effa <UART_SetConfig+0x7e>
 800eff0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eff2:	681a      	ldr	r2, [r3, #0]
 800eff4:	4bc3      	ldr	r3, [pc, #780]	; (800f304 <UART_SetConfig+0x388>)
 800eff6:	429a      	cmp	r2, r3
 800eff8:	d103      	bne.n	800f002 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800effa:	f7fd fa65 	bl	800c4c8 <HAL_RCC_GetPCLK2Freq>
 800effe:	6778      	str	r0, [r7, #116]	; 0x74
 800f000:	e002      	b.n	800f008 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800f002:	f7fd fa4d 	bl	800c4a0 <HAL_RCC_GetPCLK1Freq>
 800f006:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f008:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f00a:	69db      	ldr	r3, [r3, #28]
 800f00c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f010:	f040 80b6 	bne.w	800f180 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800f014:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f016:	461c      	mov	r4, r3
 800f018:	f04f 0500 	mov.w	r5, #0
 800f01c:	4622      	mov	r2, r4
 800f01e:	462b      	mov	r3, r5
 800f020:	1891      	adds	r1, r2, r2
 800f022:	6439      	str	r1, [r7, #64]	; 0x40
 800f024:	415b      	adcs	r3, r3
 800f026:	647b      	str	r3, [r7, #68]	; 0x44
 800f028:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800f02c:	1912      	adds	r2, r2, r4
 800f02e:	eb45 0303 	adc.w	r3, r5, r3
 800f032:	f04f 0000 	mov.w	r0, #0
 800f036:	f04f 0100 	mov.w	r1, #0
 800f03a:	00d9      	lsls	r1, r3, #3
 800f03c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800f040:	00d0      	lsls	r0, r2, #3
 800f042:	4602      	mov	r2, r0
 800f044:	460b      	mov	r3, r1
 800f046:	1911      	adds	r1, r2, r4
 800f048:	6639      	str	r1, [r7, #96]	; 0x60
 800f04a:	416b      	adcs	r3, r5
 800f04c:	667b      	str	r3, [r7, #100]	; 0x64
 800f04e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f050:	685b      	ldr	r3, [r3, #4]
 800f052:	461a      	mov	r2, r3
 800f054:	f04f 0300 	mov.w	r3, #0
 800f058:	1891      	adds	r1, r2, r2
 800f05a:	63b9      	str	r1, [r7, #56]	; 0x38
 800f05c:	415b      	adcs	r3, r3
 800f05e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f060:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800f064:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800f068:	f7f1 fe7e 	bl	8000d68 <__aeabi_uldivmod>
 800f06c:	4602      	mov	r2, r0
 800f06e:	460b      	mov	r3, r1
 800f070:	4ba5      	ldr	r3, [pc, #660]	; (800f308 <UART_SetConfig+0x38c>)
 800f072:	fba3 2302 	umull	r2, r3, r3, r2
 800f076:	095b      	lsrs	r3, r3, #5
 800f078:	011e      	lsls	r6, r3, #4
 800f07a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f07c:	461c      	mov	r4, r3
 800f07e:	f04f 0500 	mov.w	r5, #0
 800f082:	4622      	mov	r2, r4
 800f084:	462b      	mov	r3, r5
 800f086:	1891      	adds	r1, r2, r2
 800f088:	6339      	str	r1, [r7, #48]	; 0x30
 800f08a:	415b      	adcs	r3, r3
 800f08c:	637b      	str	r3, [r7, #52]	; 0x34
 800f08e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f092:	1912      	adds	r2, r2, r4
 800f094:	eb45 0303 	adc.w	r3, r5, r3
 800f098:	f04f 0000 	mov.w	r0, #0
 800f09c:	f04f 0100 	mov.w	r1, #0
 800f0a0:	00d9      	lsls	r1, r3, #3
 800f0a2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800f0a6:	00d0      	lsls	r0, r2, #3
 800f0a8:	4602      	mov	r2, r0
 800f0aa:	460b      	mov	r3, r1
 800f0ac:	1911      	adds	r1, r2, r4
 800f0ae:	65b9      	str	r1, [r7, #88]	; 0x58
 800f0b0:	416b      	adcs	r3, r5
 800f0b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f0b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f0b6:	685b      	ldr	r3, [r3, #4]
 800f0b8:	461a      	mov	r2, r3
 800f0ba:	f04f 0300 	mov.w	r3, #0
 800f0be:	1891      	adds	r1, r2, r2
 800f0c0:	62b9      	str	r1, [r7, #40]	; 0x28
 800f0c2:	415b      	adcs	r3, r3
 800f0c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f0c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f0ca:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800f0ce:	f7f1 fe4b 	bl	8000d68 <__aeabi_uldivmod>
 800f0d2:	4602      	mov	r2, r0
 800f0d4:	460b      	mov	r3, r1
 800f0d6:	4b8c      	ldr	r3, [pc, #560]	; (800f308 <UART_SetConfig+0x38c>)
 800f0d8:	fba3 1302 	umull	r1, r3, r3, r2
 800f0dc:	095b      	lsrs	r3, r3, #5
 800f0de:	2164      	movs	r1, #100	; 0x64
 800f0e0:	fb01 f303 	mul.w	r3, r1, r3
 800f0e4:	1ad3      	subs	r3, r2, r3
 800f0e6:	00db      	lsls	r3, r3, #3
 800f0e8:	3332      	adds	r3, #50	; 0x32
 800f0ea:	4a87      	ldr	r2, [pc, #540]	; (800f308 <UART_SetConfig+0x38c>)
 800f0ec:	fba2 2303 	umull	r2, r3, r2, r3
 800f0f0:	095b      	lsrs	r3, r3, #5
 800f0f2:	005b      	lsls	r3, r3, #1
 800f0f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f0f8:	441e      	add	r6, r3
 800f0fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	f04f 0100 	mov.w	r1, #0
 800f102:	4602      	mov	r2, r0
 800f104:	460b      	mov	r3, r1
 800f106:	1894      	adds	r4, r2, r2
 800f108:	623c      	str	r4, [r7, #32]
 800f10a:	415b      	adcs	r3, r3
 800f10c:	627b      	str	r3, [r7, #36]	; 0x24
 800f10e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f112:	1812      	adds	r2, r2, r0
 800f114:	eb41 0303 	adc.w	r3, r1, r3
 800f118:	f04f 0400 	mov.w	r4, #0
 800f11c:	f04f 0500 	mov.w	r5, #0
 800f120:	00dd      	lsls	r5, r3, #3
 800f122:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f126:	00d4      	lsls	r4, r2, #3
 800f128:	4622      	mov	r2, r4
 800f12a:	462b      	mov	r3, r5
 800f12c:	1814      	adds	r4, r2, r0
 800f12e:	653c      	str	r4, [r7, #80]	; 0x50
 800f130:	414b      	adcs	r3, r1
 800f132:	657b      	str	r3, [r7, #84]	; 0x54
 800f134:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f136:	685b      	ldr	r3, [r3, #4]
 800f138:	461a      	mov	r2, r3
 800f13a:	f04f 0300 	mov.w	r3, #0
 800f13e:	1891      	adds	r1, r2, r2
 800f140:	61b9      	str	r1, [r7, #24]
 800f142:	415b      	adcs	r3, r3
 800f144:	61fb      	str	r3, [r7, #28]
 800f146:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f14a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800f14e:	f7f1 fe0b 	bl	8000d68 <__aeabi_uldivmod>
 800f152:	4602      	mov	r2, r0
 800f154:	460b      	mov	r3, r1
 800f156:	4b6c      	ldr	r3, [pc, #432]	; (800f308 <UART_SetConfig+0x38c>)
 800f158:	fba3 1302 	umull	r1, r3, r3, r2
 800f15c:	095b      	lsrs	r3, r3, #5
 800f15e:	2164      	movs	r1, #100	; 0x64
 800f160:	fb01 f303 	mul.w	r3, r1, r3
 800f164:	1ad3      	subs	r3, r2, r3
 800f166:	00db      	lsls	r3, r3, #3
 800f168:	3332      	adds	r3, #50	; 0x32
 800f16a:	4a67      	ldr	r2, [pc, #412]	; (800f308 <UART_SetConfig+0x38c>)
 800f16c:	fba2 2303 	umull	r2, r3, r2, r3
 800f170:	095b      	lsrs	r3, r3, #5
 800f172:	f003 0207 	and.w	r2, r3, #7
 800f176:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	4432      	add	r2, r6
 800f17c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800f17e:	e0b9      	b.n	800f2f4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f180:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f182:	461c      	mov	r4, r3
 800f184:	f04f 0500 	mov.w	r5, #0
 800f188:	4622      	mov	r2, r4
 800f18a:	462b      	mov	r3, r5
 800f18c:	1891      	adds	r1, r2, r2
 800f18e:	6139      	str	r1, [r7, #16]
 800f190:	415b      	adcs	r3, r3
 800f192:	617b      	str	r3, [r7, #20]
 800f194:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800f198:	1912      	adds	r2, r2, r4
 800f19a:	eb45 0303 	adc.w	r3, r5, r3
 800f19e:	f04f 0000 	mov.w	r0, #0
 800f1a2:	f04f 0100 	mov.w	r1, #0
 800f1a6:	00d9      	lsls	r1, r3, #3
 800f1a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800f1ac:	00d0      	lsls	r0, r2, #3
 800f1ae:	4602      	mov	r2, r0
 800f1b0:	460b      	mov	r3, r1
 800f1b2:	eb12 0804 	adds.w	r8, r2, r4
 800f1b6:	eb43 0905 	adc.w	r9, r3, r5
 800f1ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f1bc:	685b      	ldr	r3, [r3, #4]
 800f1be:	4618      	mov	r0, r3
 800f1c0:	f04f 0100 	mov.w	r1, #0
 800f1c4:	f04f 0200 	mov.w	r2, #0
 800f1c8:	f04f 0300 	mov.w	r3, #0
 800f1cc:	008b      	lsls	r3, r1, #2
 800f1ce:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f1d2:	0082      	lsls	r2, r0, #2
 800f1d4:	4640      	mov	r0, r8
 800f1d6:	4649      	mov	r1, r9
 800f1d8:	f7f1 fdc6 	bl	8000d68 <__aeabi_uldivmod>
 800f1dc:	4602      	mov	r2, r0
 800f1de:	460b      	mov	r3, r1
 800f1e0:	4b49      	ldr	r3, [pc, #292]	; (800f308 <UART_SetConfig+0x38c>)
 800f1e2:	fba3 2302 	umull	r2, r3, r3, r2
 800f1e6:	095b      	lsrs	r3, r3, #5
 800f1e8:	011e      	lsls	r6, r3, #4
 800f1ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	f04f 0100 	mov.w	r1, #0
 800f1f2:	4602      	mov	r2, r0
 800f1f4:	460b      	mov	r3, r1
 800f1f6:	1894      	adds	r4, r2, r2
 800f1f8:	60bc      	str	r4, [r7, #8]
 800f1fa:	415b      	adcs	r3, r3
 800f1fc:	60fb      	str	r3, [r7, #12]
 800f1fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800f202:	1812      	adds	r2, r2, r0
 800f204:	eb41 0303 	adc.w	r3, r1, r3
 800f208:	f04f 0400 	mov.w	r4, #0
 800f20c:	f04f 0500 	mov.w	r5, #0
 800f210:	00dd      	lsls	r5, r3, #3
 800f212:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f216:	00d4      	lsls	r4, r2, #3
 800f218:	4622      	mov	r2, r4
 800f21a:	462b      	mov	r3, r5
 800f21c:	1814      	adds	r4, r2, r0
 800f21e:	64bc      	str	r4, [r7, #72]	; 0x48
 800f220:	414b      	adcs	r3, r1
 800f222:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f224:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f226:	685b      	ldr	r3, [r3, #4]
 800f228:	4618      	mov	r0, r3
 800f22a:	f04f 0100 	mov.w	r1, #0
 800f22e:	f04f 0200 	mov.w	r2, #0
 800f232:	f04f 0300 	mov.w	r3, #0
 800f236:	008b      	lsls	r3, r1, #2
 800f238:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f23c:	0082      	lsls	r2, r0, #2
 800f23e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800f242:	f7f1 fd91 	bl	8000d68 <__aeabi_uldivmod>
 800f246:	4602      	mov	r2, r0
 800f248:	460b      	mov	r3, r1
 800f24a:	4b2f      	ldr	r3, [pc, #188]	; (800f308 <UART_SetConfig+0x38c>)
 800f24c:	fba3 1302 	umull	r1, r3, r3, r2
 800f250:	095b      	lsrs	r3, r3, #5
 800f252:	2164      	movs	r1, #100	; 0x64
 800f254:	fb01 f303 	mul.w	r3, r1, r3
 800f258:	1ad3      	subs	r3, r2, r3
 800f25a:	011b      	lsls	r3, r3, #4
 800f25c:	3332      	adds	r3, #50	; 0x32
 800f25e:	4a2a      	ldr	r2, [pc, #168]	; (800f308 <UART_SetConfig+0x38c>)
 800f260:	fba2 2303 	umull	r2, r3, r2, r3
 800f264:	095b      	lsrs	r3, r3, #5
 800f266:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f26a:	441e      	add	r6, r3
 800f26c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f26e:	4618      	mov	r0, r3
 800f270:	f04f 0100 	mov.w	r1, #0
 800f274:	4602      	mov	r2, r0
 800f276:	460b      	mov	r3, r1
 800f278:	1894      	adds	r4, r2, r2
 800f27a:	603c      	str	r4, [r7, #0]
 800f27c:	415b      	adcs	r3, r3
 800f27e:	607b      	str	r3, [r7, #4]
 800f280:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f284:	1812      	adds	r2, r2, r0
 800f286:	eb41 0303 	adc.w	r3, r1, r3
 800f28a:	f04f 0400 	mov.w	r4, #0
 800f28e:	f04f 0500 	mov.w	r5, #0
 800f292:	00dd      	lsls	r5, r3, #3
 800f294:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f298:	00d4      	lsls	r4, r2, #3
 800f29a:	4622      	mov	r2, r4
 800f29c:	462b      	mov	r3, r5
 800f29e:	eb12 0a00 	adds.w	sl, r2, r0
 800f2a2:	eb43 0b01 	adc.w	fp, r3, r1
 800f2a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f2a8:	685b      	ldr	r3, [r3, #4]
 800f2aa:	4618      	mov	r0, r3
 800f2ac:	f04f 0100 	mov.w	r1, #0
 800f2b0:	f04f 0200 	mov.w	r2, #0
 800f2b4:	f04f 0300 	mov.w	r3, #0
 800f2b8:	008b      	lsls	r3, r1, #2
 800f2ba:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f2be:	0082      	lsls	r2, r0, #2
 800f2c0:	4650      	mov	r0, sl
 800f2c2:	4659      	mov	r1, fp
 800f2c4:	f7f1 fd50 	bl	8000d68 <__aeabi_uldivmod>
 800f2c8:	4602      	mov	r2, r0
 800f2ca:	460b      	mov	r3, r1
 800f2cc:	4b0e      	ldr	r3, [pc, #56]	; (800f308 <UART_SetConfig+0x38c>)
 800f2ce:	fba3 1302 	umull	r1, r3, r3, r2
 800f2d2:	095b      	lsrs	r3, r3, #5
 800f2d4:	2164      	movs	r1, #100	; 0x64
 800f2d6:	fb01 f303 	mul.w	r3, r1, r3
 800f2da:	1ad3      	subs	r3, r2, r3
 800f2dc:	011b      	lsls	r3, r3, #4
 800f2de:	3332      	adds	r3, #50	; 0x32
 800f2e0:	4a09      	ldr	r2, [pc, #36]	; (800f308 <UART_SetConfig+0x38c>)
 800f2e2:	fba2 2303 	umull	r2, r3, r2, r3
 800f2e6:	095b      	lsrs	r3, r3, #5
 800f2e8:	f003 020f 	and.w	r2, r3, #15
 800f2ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	4432      	add	r2, r6
 800f2f2:	609a      	str	r2, [r3, #8]
}
 800f2f4:	bf00      	nop
 800f2f6:	377c      	adds	r7, #124	; 0x7c
 800f2f8:	46bd      	mov	sp, r7
 800f2fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2fe:	bf00      	nop
 800f300:	40011000 	.word	0x40011000
 800f304:	40011400 	.word	0x40011400
 800f308:	51eb851f 	.word	0x51eb851f

0800f30c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f30c:	b084      	sub	sp, #16
 800f30e:	b580      	push	{r7, lr}
 800f310:	b084      	sub	sp, #16
 800f312:	af00      	add	r7, sp, #0
 800f314:	6078      	str	r0, [r7, #4]
 800f316:	f107 001c 	add.w	r0, r7, #28
 800f31a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f31e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f320:	2b01      	cmp	r3, #1
 800f322:	d122      	bne.n	800f36a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f328:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	68db      	ldr	r3, [r3, #12]
 800f334:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800f338:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f33c:	687a      	ldr	r2, [r7, #4]
 800f33e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	68db      	ldr	r3, [r3, #12]
 800f344:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f34c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f34e:	2b01      	cmp	r3, #1
 800f350:	d105      	bne.n	800f35e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	68db      	ldr	r3, [r3, #12]
 800f356:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f35e:	6878      	ldr	r0, [r7, #4]
 800f360:	f001 fb1c 	bl	801099c <USB_CoreReset>
 800f364:	4603      	mov	r3, r0
 800f366:	73fb      	strb	r3, [r7, #15]
 800f368:	e01a      	b.n	800f3a0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	68db      	ldr	r3, [r3, #12]
 800f36e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f376:	6878      	ldr	r0, [r7, #4]
 800f378:	f001 fb10 	bl	801099c <USB_CoreReset>
 800f37c:	4603      	mov	r3, r0
 800f37e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f380:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f382:	2b00      	cmp	r3, #0
 800f384:	d106      	bne.n	800f394 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f38a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	639a      	str	r2, [r3, #56]	; 0x38
 800f392:	e005      	b.n	800f3a0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f398:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800f3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3a2:	2b01      	cmp	r3, #1
 800f3a4:	d10b      	bne.n	800f3be <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	689b      	ldr	r3, [r3, #8]
 800f3aa:	f043 0206 	orr.w	r2, r3, #6
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	689b      	ldr	r3, [r3, #8]
 800f3b6:	f043 0220 	orr.w	r2, r3, #32
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f3be:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	3710      	adds	r7, #16
 800f3c4:	46bd      	mov	sp, r7
 800f3c6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f3ca:	b004      	add	sp, #16
 800f3cc:	4770      	bx	lr
	...

0800f3d0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800f3d0:	b480      	push	{r7}
 800f3d2:	b087      	sub	sp, #28
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	60f8      	str	r0, [r7, #12]
 800f3d8:	60b9      	str	r1, [r7, #8]
 800f3da:	4613      	mov	r3, r2
 800f3dc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800f3de:	79fb      	ldrb	r3, [r7, #7]
 800f3e0:	2b02      	cmp	r3, #2
 800f3e2:	d165      	bne.n	800f4b0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f3e4:	68bb      	ldr	r3, [r7, #8]
 800f3e6:	4a41      	ldr	r2, [pc, #260]	; (800f4ec <USB_SetTurnaroundTime+0x11c>)
 800f3e8:	4293      	cmp	r3, r2
 800f3ea:	d906      	bls.n	800f3fa <USB_SetTurnaroundTime+0x2a>
 800f3ec:	68bb      	ldr	r3, [r7, #8]
 800f3ee:	4a40      	ldr	r2, [pc, #256]	; (800f4f0 <USB_SetTurnaroundTime+0x120>)
 800f3f0:	4293      	cmp	r3, r2
 800f3f2:	d202      	bcs.n	800f3fa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800f3f4:	230f      	movs	r3, #15
 800f3f6:	617b      	str	r3, [r7, #20]
 800f3f8:	e062      	b.n	800f4c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800f3fa:	68bb      	ldr	r3, [r7, #8]
 800f3fc:	4a3c      	ldr	r2, [pc, #240]	; (800f4f0 <USB_SetTurnaroundTime+0x120>)
 800f3fe:	4293      	cmp	r3, r2
 800f400:	d306      	bcc.n	800f410 <USB_SetTurnaroundTime+0x40>
 800f402:	68bb      	ldr	r3, [r7, #8]
 800f404:	4a3b      	ldr	r2, [pc, #236]	; (800f4f4 <USB_SetTurnaroundTime+0x124>)
 800f406:	4293      	cmp	r3, r2
 800f408:	d202      	bcs.n	800f410 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800f40a:	230e      	movs	r3, #14
 800f40c:	617b      	str	r3, [r7, #20]
 800f40e:	e057      	b.n	800f4c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800f410:	68bb      	ldr	r3, [r7, #8]
 800f412:	4a38      	ldr	r2, [pc, #224]	; (800f4f4 <USB_SetTurnaroundTime+0x124>)
 800f414:	4293      	cmp	r3, r2
 800f416:	d306      	bcc.n	800f426 <USB_SetTurnaroundTime+0x56>
 800f418:	68bb      	ldr	r3, [r7, #8]
 800f41a:	4a37      	ldr	r2, [pc, #220]	; (800f4f8 <USB_SetTurnaroundTime+0x128>)
 800f41c:	4293      	cmp	r3, r2
 800f41e:	d202      	bcs.n	800f426 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800f420:	230d      	movs	r3, #13
 800f422:	617b      	str	r3, [r7, #20]
 800f424:	e04c      	b.n	800f4c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800f426:	68bb      	ldr	r3, [r7, #8]
 800f428:	4a33      	ldr	r2, [pc, #204]	; (800f4f8 <USB_SetTurnaroundTime+0x128>)
 800f42a:	4293      	cmp	r3, r2
 800f42c:	d306      	bcc.n	800f43c <USB_SetTurnaroundTime+0x6c>
 800f42e:	68bb      	ldr	r3, [r7, #8]
 800f430:	4a32      	ldr	r2, [pc, #200]	; (800f4fc <USB_SetTurnaroundTime+0x12c>)
 800f432:	4293      	cmp	r3, r2
 800f434:	d802      	bhi.n	800f43c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800f436:	230c      	movs	r3, #12
 800f438:	617b      	str	r3, [r7, #20]
 800f43a:	e041      	b.n	800f4c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800f43c:	68bb      	ldr	r3, [r7, #8]
 800f43e:	4a2f      	ldr	r2, [pc, #188]	; (800f4fc <USB_SetTurnaroundTime+0x12c>)
 800f440:	4293      	cmp	r3, r2
 800f442:	d906      	bls.n	800f452 <USB_SetTurnaroundTime+0x82>
 800f444:	68bb      	ldr	r3, [r7, #8]
 800f446:	4a2e      	ldr	r2, [pc, #184]	; (800f500 <USB_SetTurnaroundTime+0x130>)
 800f448:	4293      	cmp	r3, r2
 800f44a:	d802      	bhi.n	800f452 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800f44c:	230b      	movs	r3, #11
 800f44e:	617b      	str	r3, [r7, #20]
 800f450:	e036      	b.n	800f4c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800f452:	68bb      	ldr	r3, [r7, #8]
 800f454:	4a2a      	ldr	r2, [pc, #168]	; (800f500 <USB_SetTurnaroundTime+0x130>)
 800f456:	4293      	cmp	r3, r2
 800f458:	d906      	bls.n	800f468 <USB_SetTurnaroundTime+0x98>
 800f45a:	68bb      	ldr	r3, [r7, #8]
 800f45c:	4a29      	ldr	r2, [pc, #164]	; (800f504 <USB_SetTurnaroundTime+0x134>)
 800f45e:	4293      	cmp	r3, r2
 800f460:	d802      	bhi.n	800f468 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800f462:	230a      	movs	r3, #10
 800f464:	617b      	str	r3, [r7, #20]
 800f466:	e02b      	b.n	800f4c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800f468:	68bb      	ldr	r3, [r7, #8]
 800f46a:	4a26      	ldr	r2, [pc, #152]	; (800f504 <USB_SetTurnaroundTime+0x134>)
 800f46c:	4293      	cmp	r3, r2
 800f46e:	d906      	bls.n	800f47e <USB_SetTurnaroundTime+0xae>
 800f470:	68bb      	ldr	r3, [r7, #8]
 800f472:	4a25      	ldr	r2, [pc, #148]	; (800f508 <USB_SetTurnaroundTime+0x138>)
 800f474:	4293      	cmp	r3, r2
 800f476:	d202      	bcs.n	800f47e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800f478:	2309      	movs	r3, #9
 800f47a:	617b      	str	r3, [r7, #20]
 800f47c:	e020      	b.n	800f4c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	4a21      	ldr	r2, [pc, #132]	; (800f508 <USB_SetTurnaroundTime+0x138>)
 800f482:	4293      	cmp	r3, r2
 800f484:	d306      	bcc.n	800f494 <USB_SetTurnaroundTime+0xc4>
 800f486:	68bb      	ldr	r3, [r7, #8]
 800f488:	4a20      	ldr	r2, [pc, #128]	; (800f50c <USB_SetTurnaroundTime+0x13c>)
 800f48a:	4293      	cmp	r3, r2
 800f48c:	d802      	bhi.n	800f494 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800f48e:	2308      	movs	r3, #8
 800f490:	617b      	str	r3, [r7, #20]
 800f492:	e015      	b.n	800f4c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800f494:	68bb      	ldr	r3, [r7, #8]
 800f496:	4a1d      	ldr	r2, [pc, #116]	; (800f50c <USB_SetTurnaroundTime+0x13c>)
 800f498:	4293      	cmp	r3, r2
 800f49a:	d906      	bls.n	800f4aa <USB_SetTurnaroundTime+0xda>
 800f49c:	68bb      	ldr	r3, [r7, #8]
 800f49e:	4a1c      	ldr	r2, [pc, #112]	; (800f510 <USB_SetTurnaroundTime+0x140>)
 800f4a0:	4293      	cmp	r3, r2
 800f4a2:	d202      	bcs.n	800f4aa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800f4a4:	2307      	movs	r3, #7
 800f4a6:	617b      	str	r3, [r7, #20]
 800f4a8:	e00a      	b.n	800f4c0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800f4aa:	2306      	movs	r3, #6
 800f4ac:	617b      	str	r3, [r7, #20]
 800f4ae:	e007      	b.n	800f4c0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800f4b0:	79fb      	ldrb	r3, [r7, #7]
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d102      	bne.n	800f4bc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800f4b6:	2309      	movs	r3, #9
 800f4b8:	617b      	str	r3, [r7, #20]
 800f4ba:	e001      	b.n	800f4c0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800f4bc:	2309      	movs	r3, #9
 800f4be:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	68db      	ldr	r3, [r3, #12]
 800f4c4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	68da      	ldr	r2, [r3, #12]
 800f4d0:	697b      	ldr	r3, [r7, #20]
 800f4d2:	029b      	lsls	r3, r3, #10
 800f4d4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800f4d8:	431a      	orrs	r2, r3
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800f4de:	2300      	movs	r3, #0
}
 800f4e0:	4618      	mov	r0, r3
 800f4e2:	371c      	adds	r7, #28
 800f4e4:	46bd      	mov	sp, r7
 800f4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ea:	4770      	bx	lr
 800f4ec:	00d8acbf 	.word	0x00d8acbf
 800f4f0:	00e4e1c0 	.word	0x00e4e1c0
 800f4f4:	00f42400 	.word	0x00f42400
 800f4f8:	01067380 	.word	0x01067380
 800f4fc:	011a499f 	.word	0x011a499f
 800f500:	01312cff 	.word	0x01312cff
 800f504:	014ca43f 	.word	0x014ca43f
 800f508:	016e3600 	.word	0x016e3600
 800f50c:	01a6ab1f 	.word	0x01a6ab1f
 800f510:	01e84800 	.word	0x01e84800

0800f514 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f514:	b480      	push	{r7}
 800f516:	b083      	sub	sp, #12
 800f518:	af00      	add	r7, sp, #0
 800f51a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	689b      	ldr	r3, [r3, #8]
 800f520:	f043 0201 	orr.w	r2, r3, #1
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f528:	2300      	movs	r3, #0
}
 800f52a:	4618      	mov	r0, r3
 800f52c:	370c      	adds	r7, #12
 800f52e:	46bd      	mov	sp, r7
 800f530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f534:	4770      	bx	lr

0800f536 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f536:	b480      	push	{r7}
 800f538:	b083      	sub	sp, #12
 800f53a:	af00      	add	r7, sp, #0
 800f53c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	689b      	ldr	r3, [r3, #8]
 800f542:	f023 0201 	bic.w	r2, r3, #1
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f54a:	2300      	movs	r3, #0
}
 800f54c:	4618      	mov	r0, r3
 800f54e:	370c      	adds	r7, #12
 800f550:	46bd      	mov	sp, r7
 800f552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f556:	4770      	bx	lr

0800f558 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f558:	b580      	push	{r7, lr}
 800f55a:	b084      	sub	sp, #16
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	6078      	str	r0, [r7, #4]
 800f560:	460b      	mov	r3, r1
 800f562:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800f564:	2300      	movs	r3, #0
 800f566:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	68db      	ldr	r3, [r3, #12]
 800f56c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f574:	78fb      	ldrb	r3, [r7, #3]
 800f576:	2b01      	cmp	r3, #1
 800f578:	d115      	bne.n	800f5a6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	68db      	ldr	r3, [r3, #12]
 800f57e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f586:	2001      	movs	r0, #1
 800f588:	f7f9 f97e 	bl	8008888 <HAL_Delay>
      ms++;
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	3301      	adds	r3, #1
 800f590:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800f592:	6878      	ldr	r0, [r7, #4]
 800f594:	f001 f972 	bl	801087c <USB_GetMode>
 800f598:	4603      	mov	r3, r0
 800f59a:	2b01      	cmp	r3, #1
 800f59c:	d01e      	beq.n	800f5dc <USB_SetCurrentMode+0x84>
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	2b31      	cmp	r3, #49	; 0x31
 800f5a2:	d9f0      	bls.n	800f586 <USB_SetCurrentMode+0x2e>
 800f5a4:	e01a      	b.n	800f5dc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800f5a6:	78fb      	ldrb	r3, [r7, #3]
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d115      	bne.n	800f5d8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	68db      	ldr	r3, [r3, #12]
 800f5b0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f5b8:	2001      	movs	r0, #1
 800f5ba:	f7f9 f965 	bl	8008888 <HAL_Delay>
      ms++;
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	3301      	adds	r3, #1
 800f5c2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800f5c4:	6878      	ldr	r0, [r7, #4]
 800f5c6:	f001 f959 	bl	801087c <USB_GetMode>
 800f5ca:	4603      	mov	r3, r0
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d005      	beq.n	800f5dc <USB_SetCurrentMode+0x84>
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	2b31      	cmp	r3, #49	; 0x31
 800f5d4:	d9f0      	bls.n	800f5b8 <USB_SetCurrentMode+0x60>
 800f5d6:	e001      	b.n	800f5dc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800f5d8:	2301      	movs	r3, #1
 800f5da:	e005      	b.n	800f5e8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	2b32      	cmp	r3, #50	; 0x32
 800f5e0:	d101      	bne.n	800f5e6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800f5e2:	2301      	movs	r3, #1
 800f5e4:	e000      	b.n	800f5e8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800f5e6:	2300      	movs	r3, #0
}
 800f5e8:	4618      	mov	r0, r3
 800f5ea:	3710      	adds	r7, #16
 800f5ec:	46bd      	mov	sp, r7
 800f5ee:	bd80      	pop	{r7, pc}

0800f5f0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f5f0:	b084      	sub	sp, #16
 800f5f2:	b580      	push	{r7, lr}
 800f5f4:	b086      	sub	sp, #24
 800f5f6:	af00      	add	r7, sp, #0
 800f5f8:	6078      	str	r0, [r7, #4]
 800f5fa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800f5fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f602:	2300      	movs	r3, #0
 800f604:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f60a:	2300      	movs	r3, #0
 800f60c:	613b      	str	r3, [r7, #16]
 800f60e:	e009      	b.n	800f624 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f610:	687a      	ldr	r2, [r7, #4]
 800f612:	693b      	ldr	r3, [r7, #16]
 800f614:	3340      	adds	r3, #64	; 0x40
 800f616:	009b      	lsls	r3, r3, #2
 800f618:	4413      	add	r3, r2
 800f61a:	2200      	movs	r2, #0
 800f61c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f61e:	693b      	ldr	r3, [r7, #16]
 800f620:	3301      	adds	r3, #1
 800f622:	613b      	str	r3, [r7, #16]
 800f624:	693b      	ldr	r3, [r7, #16]
 800f626:	2b0e      	cmp	r3, #14
 800f628:	d9f2      	bls.n	800f610 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f62a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f62c:	2b00      	cmp	r3, #0
 800f62e:	d11c      	bne.n	800f66a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f636:	685b      	ldr	r3, [r3, #4]
 800f638:	68fa      	ldr	r2, [r7, #12]
 800f63a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f63e:	f043 0302 	orr.w	r3, r3, #2
 800f642:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f648:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f654:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f660:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	639a      	str	r2, [r3, #56]	; 0x38
 800f668:	e00b      	b.n	800f682 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f66e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f67a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f688:	461a      	mov	r2, r3
 800f68a:	2300      	movs	r3, #0
 800f68c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f694:	4619      	mov	r1, r3
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f69c:	461a      	mov	r2, r3
 800f69e:	680b      	ldr	r3, [r1, #0]
 800f6a0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f6a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6a4:	2b01      	cmp	r3, #1
 800f6a6:	d10c      	bne.n	800f6c2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800f6a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d104      	bne.n	800f6b8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800f6ae:	2100      	movs	r1, #0
 800f6b0:	6878      	ldr	r0, [r7, #4]
 800f6b2:	f000 f945 	bl	800f940 <USB_SetDevSpeed>
 800f6b6:	e008      	b.n	800f6ca <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800f6b8:	2101      	movs	r1, #1
 800f6ba:	6878      	ldr	r0, [r7, #4]
 800f6bc:	f000 f940 	bl	800f940 <USB_SetDevSpeed>
 800f6c0:	e003      	b.n	800f6ca <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800f6c2:	2103      	movs	r1, #3
 800f6c4:	6878      	ldr	r0, [r7, #4]
 800f6c6:	f000 f93b 	bl	800f940 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f6ca:	2110      	movs	r1, #16
 800f6cc:	6878      	ldr	r0, [r7, #4]
 800f6ce:	f000 f8f3 	bl	800f8b8 <USB_FlushTxFifo>
 800f6d2:	4603      	mov	r3, r0
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d001      	beq.n	800f6dc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800f6d8:	2301      	movs	r3, #1
 800f6da:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f6dc:	6878      	ldr	r0, [r7, #4]
 800f6de:	f000 f90f 	bl	800f900 <USB_FlushRxFifo>
 800f6e2:	4603      	mov	r3, r0
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d001      	beq.n	800f6ec <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800f6e8:	2301      	movs	r3, #1
 800f6ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f6f2:	461a      	mov	r2, r3
 800f6f4:	2300      	movs	r3, #0
 800f6f6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f6fe:	461a      	mov	r2, r3
 800f700:	2300      	movs	r3, #0
 800f702:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f70a:	461a      	mov	r2, r3
 800f70c:	2300      	movs	r3, #0
 800f70e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f710:	2300      	movs	r3, #0
 800f712:	613b      	str	r3, [r7, #16]
 800f714:	e043      	b.n	800f79e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f716:	693b      	ldr	r3, [r7, #16]
 800f718:	015a      	lsls	r2, r3, #5
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	4413      	add	r3, r2
 800f71e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f728:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f72c:	d118      	bne.n	800f760 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800f72e:	693b      	ldr	r3, [r7, #16]
 800f730:	2b00      	cmp	r3, #0
 800f732:	d10a      	bne.n	800f74a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f734:	693b      	ldr	r3, [r7, #16]
 800f736:	015a      	lsls	r2, r3, #5
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	4413      	add	r3, r2
 800f73c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f740:	461a      	mov	r2, r3
 800f742:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f746:	6013      	str	r3, [r2, #0]
 800f748:	e013      	b.n	800f772 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f74a:	693b      	ldr	r3, [r7, #16]
 800f74c:	015a      	lsls	r2, r3, #5
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	4413      	add	r3, r2
 800f752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f756:	461a      	mov	r2, r3
 800f758:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f75c:	6013      	str	r3, [r2, #0]
 800f75e:	e008      	b.n	800f772 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f760:	693b      	ldr	r3, [r7, #16]
 800f762:	015a      	lsls	r2, r3, #5
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	4413      	add	r3, r2
 800f768:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f76c:	461a      	mov	r2, r3
 800f76e:	2300      	movs	r3, #0
 800f770:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f772:	693b      	ldr	r3, [r7, #16]
 800f774:	015a      	lsls	r2, r3, #5
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	4413      	add	r3, r2
 800f77a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f77e:	461a      	mov	r2, r3
 800f780:	2300      	movs	r3, #0
 800f782:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f784:	693b      	ldr	r3, [r7, #16]
 800f786:	015a      	lsls	r2, r3, #5
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	4413      	add	r3, r2
 800f78c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f790:	461a      	mov	r2, r3
 800f792:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f796:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f798:	693b      	ldr	r3, [r7, #16]
 800f79a:	3301      	adds	r3, #1
 800f79c:	613b      	str	r3, [r7, #16]
 800f79e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7a0:	693a      	ldr	r2, [r7, #16]
 800f7a2:	429a      	cmp	r2, r3
 800f7a4:	d3b7      	bcc.n	800f716 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	613b      	str	r3, [r7, #16]
 800f7aa:	e043      	b.n	800f834 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f7ac:	693b      	ldr	r3, [r7, #16]
 800f7ae:	015a      	lsls	r2, r3, #5
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	4413      	add	r3, r2
 800f7b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f7be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f7c2:	d118      	bne.n	800f7f6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800f7c4:	693b      	ldr	r3, [r7, #16]
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d10a      	bne.n	800f7e0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f7ca:	693b      	ldr	r3, [r7, #16]
 800f7cc:	015a      	lsls	r2, r3, #5
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	4413      	add	r3, r2
 800f7d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7d6:	461a      	mov	r2, r3
 800f7d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f7dc:	6013      	str	r3, [r2, #0]
 800f7de:	e013      	b.n	800f808 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f7e0:	693b      	ldr	r3, [r7, #16]
 800f7e2:	015a      	lsls	r2, r3, #5
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	4413      	add	r3, r2
 800f7e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f7ec:	461a      	mov	r2, r3
 800f7ee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f7f2:	6013      	str	r3, [r2, #0]
 800f7f4:	e008      	b.n	800f808 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f7f6:	693b      	ldr	r3, [r7, #16]
 800f7f8:	015a      	lsls	r2, r3, #5
 800f7fa:	68fb      	ldr	r3, [r7, #12]
 800f7fc:	4413      	add	r3, r2
 800f7fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f802:	461a      	mov	r2, r3
 800f804:	2300      	movs	r3, #0
 800f806:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f808:	693b      	ldr	r3, [r7, #16]
 800f80a:	015a      	lsls	r2, r3, #5
 800f80c:	68fb      	ldr	r3, [r7, #12]
 800f80e:	4413      	add	r3, r2
 800f810:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f814:	461a      	mov	r2, r3
 800f816:	2300      	movs	r3, #0
 800f818:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f81a:	693b      	ldr	r3, [r7, #16]
 800f81c:	015a      	lsls	r2, r3, #5
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	4413      	add	r3, r2
 800f822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f826:	461a      	mov	r2, r3
 800f828:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f82c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f82e:	693b      	ldr	r3, [r7, #16]
 800f830:	3301      	adds	r3, #1
 800f832:	613b      	str	r3, [r7, #16]
 800f834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f836:	693a      	ldr	r2, [r7, #16]
 800f838:	429a      	cmp	r2, r3
 800f83a:	d3b7      	bcc.n	800f7ac <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f842:	691b      	ldr	r3, [r3, #16]
 800f844:	68fa      	ldr	r2, [r7, #12]
 800f846:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f84a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f84e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	2200      	movs	r2, #0
 800f854:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800f85c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f85e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f860:	2b00      	cmp	r3, #0
 800f862:	d105      	bne.n	800f870 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	699b      	ldr	r3, [r3, #24]
 800f868:	f043 0210 	orr.w	r2, r3, #16
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	699a      	ldr	r2, [r3, #24]
 800f874:	4b0f      	ldr	r3, [pc, #60]	; (800f8b4 <USB_DevInit+0x2c4>)
 800f876:	4313      	orrs	r3, r2
 800f878:	687a      	ldr	r2, [r7, #4]
 800f87a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800f87c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d005      	beq.n	800f88e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	699b      	ldr	r3, [r3, #24]
 800f886:	f043 0208 	orr.w	r2, r3, #8
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800f88e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f890:	2b01      	cmp	r3, #1
 800f892:	d107      	bne.n	800f8a4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	699b      	ldr	r3, [r3, #24]
 800f898:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f89c:	f043 0304 	orr.w	r3, r3, #4
 800f8a0:	687a      	ldr	r2, [r7, #4]
 800f8a2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800f8a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8a6:	4618      	mov	r0, r3
 800f8a8:	3718      	adds	r7, #24
 800f8aa:	46bd      	mov	sp, r7
 800f8ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f8b0:	b004      	add	sp, #16
 800f8b2:	4770      	bx	lr
 800f8b4:	803c3800 	.word	0x803c3800

0800f8b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f8b8:	b480      	push	{r7}
 800f8ba:	b085      	sub	sp, #20
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	6078      	str	r0, [r7, #4]
 800f8c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f8c2:	2300      	movs	r3, #0
 800f8c4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f8c6:	683b      	ldr	r3, [r7, #0]
 800f8c8:	019b      	lsls	r3, r3, #6
 800f8ca:	f043 0220 	orr.w	r2, r3, #32
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	3301      	adds	r3, #1
 800f8d6:	60fb      	str	r3, [r7, #12]
 800f8d8:	4a08      	ldr	r2, [pc, #32]	; (800f8fc <USB_FlushTxFifo+0x44>)
 800f8da:	4293      	cmp	r3, r2
 800f8dc:	d901      	bls.n	800f8e2 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800f8de:	2303      	movs	r3, #3
 800f8e0:	e006      	b.n	800f8f0 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	691b      	ldr	r3, [r3, #16]
 800f8e6:	f003 0320 	and.w	r3, r3, #32
 800f8ea:	2b20      	cmp	r3, #32
 800f8ec:	d0f1      	beq.n	800f8d2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800f8ee:	2300      	movs	r3, #0
}
 800f8f0:	4618      	mov	r0, r3
 800f8f2:	3714      	adds	r7, #20
 800f8f4:	46bd      	mov	sp, r7
 800f8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fa:	4770      	bx	lr
 800f8fc:	00030d40 	.word	0x00030d40

0800f900 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f900:	b480      	push	{r7}
 800f902:	b085      	sub	sp, #20
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f908:	2300      	movs	r3, #0
 800f90a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	2210      	movs	r2, #16
 800f910:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	3301      	adds	r3, #1
 800f916:	60fb      	str	r3, [r7, #12]
 800f918:	4a08      	ldr	r2, [pc, #32]	; (800f93c <USB_FlushRxFifo+0x3c>)
 800f91a:	4293      	cmp	r3, r2
 800f91c:	d901      	bls.n	800f922 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800f91e:	2303      	movs	r3, #3
 800f920:	e006      	b.n	800f930 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	691b      	ldr	r3, [r3, #16]
 800f926:	f003 0310 	and.w	r3, r3, #16
 800f92a:	2b10      	cmp	r3, #16
 800f92c:	d0f1      	beq.n	800f912 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800f92e:	2300      	movs	r3, #0
}
 800f930:	4618      	mov	r0, r3
 800f932:	3714      	adds	r7, #20
 800f934:	46bd      	mov	sp, r7
 800f936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f93a:	4770      	bx	lr
 800f93c:	00030d40 	.word	0x00030d40

0800f940 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800f940:	b480      	push	{r7}
 800f942:	b085      	sub	sp, #20
 800f944:	af00      	add	r7, sp, #0
 800f946:	6078      	str	r0, [r7, #4]
 800f948:	460b      	mov	r3, r1
 800f94a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f956:	681a      	ldr	r2, [r3, #0]
 800f958:	78fb      	ldrb	r3, [r7, #3]
 800f95a:	68f9      	ldr	r1, [r7, #12]
 800f95c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f960:	4313      	orrs	r3, r2
 800f962:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800f964:	2300      	movs	r3, #0
}
 800f966:	4618      	mov	r0, r3
 800f968:	3714      	adds	r7, #20
 800f96a:	46bd      	mov	sp, r7
 800f96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f970:	4770      	bx	lr

0800f972 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800f972:	b480      	push	{r7}
 800f974:	b087      	sub	sp, #28
 800f976:	af00      	add	r7, sp, #0
 800f978:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800f97e:	693b      	ldr	r3, [r7, #16]
 800f980:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f984:	689b      	ldr	r3, [r3, #8]
 800f986:	f003 0306 	and.w	r3, r3, #6
 800f98a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d102      	bne.n	800f998 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800f992:	2300      	movs	r3, #0
 800f994:	75fb      	strb	r3, [r7, #23]
 800f996:	e00a      	b.n	800f9ae <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	2b02      	cmp	r3, #2
 800f99c:	d002      	beq.n	800f9a4 <USB_GetDevSpeed+0x32>
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	2b06      	cmp	r3, #6
 800f9a2:	d102      	bne.n	800f9aa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800f9a4:	2302      	movs	r3, #2
 800f9a6:	75fb      	strb	r3, [r7, #23]
 800f9a8:	e001      	b.n	800f9ae <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800f9aa:	230f      	movs	r3, #15
 800f9ac:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800f9ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800f9b0:	4618      	mov	r0, r3
 800f9b2:	371c      	adds	r7, #28
 800f9b4:	46bd      	mov	sp, r7
 800f9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ba:	4770      	bx	lr

0800f9bc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f9bc:	b480      	push	{r7}
 800f9be:	b085      	sub	sp, #20
 800f9c0:	af00      	add	r7, sp, #0
 800f9c2:	6078      	str	r0, [r7, #4]
 800f9c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	781b      	ldrb	r3, [r3, #0]
 800f9ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f9d0:	683b      	ldr	r3, [r7, #0]
 800f9d2:	785b      	ldrb	r3, [r3, #1]
 800f9d4:	2b01      	cmp	r3, #1
 800f9d6:	d13a      	bne.n	800fa4e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9de:	69da      	ldr	r2, [r3, #28]
 800f9e0:	683b      	ldr	r3, [r7, #0]
 800f9e2:	781b      	ldrb	r3, [r3, #0]
 800f9e4:	f003 030f 	and.w	r3, r3, #15
 800f9e8:	2101      	movs	r1, #1
 800f9ea:	fa01 f303 	lsl.w	r3, r1, r3
 800f9ee:	b29b      	uxth	r3, r3
 800f9f0:	68f9      	ldr	r1, [r7, #12]
 800f9f2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f9f6:	4313      	orrs	r3, r2
 800f9f8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800f9fa:	68bb      	ldr	r3, [r7, #8]
 800f9fc:	015a      	lsls	r2, r3, #5
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	4413      	add	r3, r2
 800fa02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d155      	bne.n	800fabc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fa10:	68bb      	ldr	r3, [r7, #8]
 800fa12:	015a      	lsls	r2, r3, #5
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	4413      	add	r3, r2
 800fa18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa1c:	681a      	ldr	r2, [r3, #0]
 800fa1e:	683b      	ldr	r3, [r7, #0]
 800fa20:	689b      	ldr	r3, [r3, #8]
 800fa22:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fa26:	683b      	ldr	r3, [r7, #0]
 800fa28:	78db      	ldrb	r3, [r3, #3]
 800fa2a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fa2c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fa2e:	68bb      	ldr	r3, [r7, #8]
 800fa30:	059b      	lsls	r3, r3, #22
 800fa32:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fa34:	4313      	orrs	r3, r2
 800fa36:	68ba      	ldr	r2, [r7, #8]
 800fa38:	0151      	lsls	r1, r2, #5
 800fa3a:	68fa      	ldr	r2, [r7, #12]
 800fa3c:	440a      	add	r2, r1
 800fa3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fa42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fa46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fa4a:	6013      	str	r3, [r2, #0]
 800fa4c:	e036      	b.n	800fabc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa54:	69da      	ldr	r2, [r3, #28]
 800fa56:	683b      	ldr	r3, [r7, #0]
 800fa58:	781b      	ldrb	r3, [r3, #0]
 800fa5a:	f003 030f 	and.w	r3, r3, #15
 800fa5e:	2101      	movs	r1, #1
 800fa60:	fa01 f303 	lsl.w	r3, r1, r3
 800fa64:	041b      	lsls	r3, r3, #16
 800fa66:	68f9      	ldr	r1, [r7, #12]
 800fa68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fa6c:	4313      	orrs	r3, r2
 800fa6e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800fa70:	68bb      	ldr	r3, [r7, #8]
 800fa72:	015a      	lsls	r2, r3, #5
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	4413      	add	r3, r2
 800fa78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d11a      	bne.n	800fabc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fa86:	68bb      	ldr	r3, [r7, #8]
 800fa88:	015a      	lsls	r2, r3, #5
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	4413      	add	r3, r2
 800fa8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fa92:	681a      	ldr	r2, [r3, #0]
 800fa94:	683b      	ldr	r3, [r7, #0]
 800fa96:	689b      	ldr	r3, [r3, #8]
 800fa98:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800fa9c:	683b      	ldr	r3, [r7, #0]
 800fa9e:	78db      	ldrb	r3, [r3, #3]
 800faa0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800faa2:	430b      	orrs	r3, r1
 800faa4:	4313      	orrs	r3, r2
 800faa6:	68ba      	ldr	r2, [r7, #8]
 800faa8:	0151      	lsls	r1, r2, #5
 800faaa:	68fa      	ldr	r2, [r7, #12]
 800faac:	440a      	add	r2, r1
 800faae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fab2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fab6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800faba:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800fabc:	2300      	movs	r3, #0
}
 800fabe:	4618      	mov	r0, r3
 800fac0:	3714      	adds	r7, #20
 800fac2:	46bd      	mov	sp, r7
 800fac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac8:	4770      	bx	lr
	...

0800facc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800facc:	b480      	push	{r7}
 800face:	b085      	sub	sp, #20
 800fad0:	af00      	add	r7, sp, #0
 800fad2:	6078      	str	r0, [r7, #4]
 800fad4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fada:	683b      	ldr	r3, [r7, #0]
 800fadc:	781b      	ldrb	r3, [r3, #0]
 800fade:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800fae0:	683b      	ldr	r3, [r7, #0]
 800fae2:	785b      	ldrb	r3, [r3, #1]
 800fae4:	2b01      	cmp	r3, #1
 800fae6:	d161      	bne.n	800fbac <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800fae8:	68bb      	ldr	r3, [r7, #8]
 800faea:	015a      	lsls	r2, r3, #5
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	4413      	add	r3, r2
 800faf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fafa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fafe:	d11f      	bne.n	800fb40 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800fb00:	68bb      	ldr	r3, [r7, #8]
 800fb02:	015a      	lsls	r2, r3, #5
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	4413      	add	r3, r2
 800fb08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	68ba      	ldr	r2, [r7, #8]
 800fb10:	0151      	lsls	r1, r2, #5
 800fb12:	68fa      	ldr	r2, [r7, #12]
 800fb14:	440a      	add	r2, r1
 800fb16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fb1a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fb1e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800fb20:	68bb      	ldr	r3, [r7, #8]
 800fb22:	015a      	lsls	r2, r3, #5
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	4413      	add	r3, r2
 800fb28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	68ba      	ldr	r2, [r7, #8]
 800fb30:	0151      	lsls	r1, r2, #5
 800fb32:	68fa      	ldr	r2, [r7, #12]
 800fb34:	440a      	add	r2, r1
 800fb36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fb3a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fb3e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fb48:	683b      	ldr	r3, [r7, #0]
 800fb4a:	781b      	ldrb	r3, [r3, #0]
 800fb4c:	f003 030f 	and.w	r3, r3, #15
 800fb50:	2101      	movs	r1, #1
 800fb52:	fa01 f303 	lsl.w	r3, r1, r3
 800fb56:	b29b      	uxth	r3, r3
 800fb58:	43db      	mvns	r3, r3
 800fb5a:	68f9      	ldr	r1, [r7, #12]
 800fb5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fb60:	4013      	ands	r3, r2
 800fb62:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb6a:	69da      	ldr	r2, [r3, #28]
 800fb6c:	683b      	ldr	r3, [r7, #0]
 800fb6e:	781b      	ldrb	r3, [r3, #0]
 800fb70:	f003 030f 	and.w	r3, r3, #15
 800fb74:	2101      	movs	r1, #1
 800fb76:	fa01 f303 	lsl.w	r3, r1, r3
 800fb7a:	b29b      	uxth	r3, r3
 800fb7c:	43db      	mvns	r3, r3
 800fb7e:	68f9      	ldr	r1, [r7, #12]
 800fb80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fb84:	4013      	ands	r3, r2
 800fb86:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800fb88:	68bb      	ldr	r3, [r7, #8]
 800fb8a:	015a      	lsls	r2, r3, #5
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	4413      	add	r3, r2
 800fb90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb94:	681a      	ldr	r2, [r3, #0]
 800fb96:	68bb      	ldr	r3, [r7, #8]
 800fb98:	0159      	lsls	r1, r3, #5
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	440b      	add	r3, r1
 800fb9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fba2:	4619      	mov	r1, r3
 800fba4:	4b35      	ldr	r3, [pc, #212]	; (800fc7c <USB_DeactivateEndpoint+0x1b0>)
 800fba6:	4013      	ands	r3, r2
 800fba8:	600b      	str	r3, [r1, #0]
 800fbaa:	e060      	b.n	800fc6e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fbac:	68bb      	ldr	r3, [r7, #8]
 800fbae:	015a      	lsls	r2, r3, #5
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	4413      	add	r3, r2
 800fbb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fbbe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fbc2:	d11f      	bne.n	800fc04 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800fbc4:	68bb      	ldr	r3, [r7, #8]
 800fbc6:	015a      	lsls	r2, r3, #5
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	4413      	add	r3, r2
 800fbcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	68ba      	ldr	r2, [r7, #8]
 800fbd4:	0151      	lsls	r1, r2, #5
 800fbd6:	68fa      	ldr	r2, [r7, #12]
 800fbd8:	440a      	add	r2, r1
 800fbda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fbde:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fbe2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800fbe4:	68bb      	ldr	r3, [r7, #8]
 800fbe6:	015a      	lsls	r2, r3, #5
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	4413      	add	r3, r2
 800fbec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	68ba      	ldr	r2, [r7, #8]
 800fbf4:	0151      	lsls	r1, r2, #5
 800fbf6:	68fa      	ldr	r2, [r7, #12]
 800fbf8:	440a      	add	r2, r1
 800fbfa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fbfe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fc02:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fc0c:	683b      	ldr	r3, [r7, #0]
 800fc0e:	781b      	ldrb	r3, [r3, #0]
 800fc10:	f003 030f 	and.w	r3, r3, #15
 800fc14:	2101      	movs	r1, #1
 800fc16:	fa01 f303 	lsl.w	r3, r1, r3
 800fc1a:	041b      	lsls	r3, r3, #16
 800fc1c:	43db      	mvns	r3, r3
 800fc1e:	68f9      	ldr	r1, [r7, #12]
 800fc20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fc24:	4013      	ands	r3, r2
 800fc26:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800fc28:	68fb      	ldr	r3, [r7, #12]
 800fc2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc2e:	69da      	ldr	r2, [r3, #28]
 800fc30:	683b      	ldr	r3, [r7, #0]
 800fc32:	781b      	ldrb	r3, [r3, #0]
 800fc34:	f003 030f 	and.w	r3, r3, #15
 800fc38:	2101      	movs	r1, #1
 800fc3a:	fa01 f303 	lsl.w	r3, r1, r3
 800fc3e:	041b      	lsls	r3, r3, #16
 800fc40:	43db      	mvns	r3, r3
 800fc42:	68f9      	ldr	r1, [r7, #12]
 800fc44:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fc48:	4013      	ands	r3, r2
 800fc4a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800fc4c:	68bb      	ldr	r3, [r7, #8]
 800fc4e:	015a      	lsls	r2, r3, #5
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	4413      	add	r3, r2
 800fc54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc58:	681a      	ldr	r2, [r3, #0]
 800fc5a:	68bb      	ldr	r3, [r7, #8]
 800fc5c:	0159      	lsls	r1, r3, #5
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	440b      	add	r3, r1
 800fc62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc66:	4619      	mov	r1, r3
 800fc68:	4b05      	ldr	r3, [pc, #20]	; (800fc80 <USB_DeactivateEndpoint+0x1b4>)
 800fc6a:	4013      	ands	r3, r2
 800fc6c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800fc6e:	2300      	movs	r3, #0
}
 800fc70:	4618      	mov	r0, r3
 800fc72:	3714      	adds	r7, #20
 800fc74:	46bd      	mov	sp, r7
 800fc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7a:	4770      	bx	lr
 800fc7c:	ec337800 	.word	0xec337800
 800fc80:	eff37800 	.word	0xeff37800

0800fc84 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b08a      	sub	sp, #40	; 0x28
 800fc88:	af02      	add	r7, sp, #8
 800fc8a:	60f8      	str	r0, [r7, #12]
 800fc8c:	60b9      	str	r1, [r7, #8]
 800fc8e:	4613      	mov	r3, r2
 800fc90:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc92:	68fb      	ldr	r3, [r7, #12]
 800fc94:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800fc96:	68bb      	ldr	r3, [r7, #8]
 800fc98:	781b      	ldrb	r3, [r3, #0]
 800fc9a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800fc9c:	68bb      	ldr	r3, [r7, #8]
 800fc9e:	785b      	ldrb	r3, [r3, #1]
 800fca0:	2b01      	cmp	r3, #1
 800fca2:	f040 815c 	bne.w	800ff5e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800fca6:	68bb      	ldr	r3, [r7, #8]
 800fca8:	695b      	ldr	r3, [r3, #20]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d132      	bne.n	800fd14 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800fcae:	69bb      	ldr	r3, [r7, #24]
 800fcb0:	015a      	lsls	r2, r3, #5
 800fcb2:	69fb      	ldr	r3, [r7, #28]
 800fcb4:	4413      	add	r3, r2
 800fcb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fcba:	691b      	ldr	r3, [r3, #16]
 800fcbc:	69ba      	ldr	r2, [r7, #24]
 800fcbe:	0151      	lsls	r1, r2, #5
 800fcc0:	69fa      	ldr	r2, [r7, #28]
 800fcc2:	440a      	add	r2, r1
 800fcc4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fcc8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800fccc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fcd0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800fcd2:	69bb      	ldr	r3, [r7, #24]
 800fcd4:	015a      	lsls	r2, r3, #5
 800fcd6:	69fb      	ldr	r3, [r7, #28]
 800fcd8:	4413      	add	r3, r2
 800fcda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fcde:	691b      	ldr	r3, [r3, #16]
 800fce0:	69ba      	ldr	r2, [r7, #24]
 800fce2:	0151      	lsls	r1, r2, #5
 800fce4:	69fa      	ldr	r2, [r7, #28]
 800fce6:	440a      	add	r2, r1
 800fce8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fcec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fcf0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800fcf2:	69bb      	ldr	r3, [r7, #24]
 800fcf4:	015a      	lsls	r2, r3, #5
 800fcf6:	69fb      	ldr	r3, [r7, #28]
 800fcf8:	4413      	add	r3, r2
 800fcfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fcfe:	691b      	ldr	r3, [r3, #16]
 800fd00:	69ba      	ldr	r2, [r7, #24]
 800fd02:	0151      	lsls	r1, r2, #5
 800fd04:	69fa      	ldr	r2, [r7, #28]
 800fd06:	440a      	add	r2, r1
 800fd08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd0c:	0cdb      	lsrs	r3, r3, #19
 800fd0e:	04db      	lsls	r3, r3, #19
 800fd10:	6113      	str	r3, [r2, #16]
 800fd12:	e074      	b.n	800fdfe <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800fd14:	69bb      	ldr	r3, [r7, #24]
 800fd16:	015a      	lsls	r2, r3, #5
 800fd18:	69fb      	ldr	r3, [r7, #28]
 800fd1a:	4413      	add	r3, r2
 800fd1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd20:	691b      	ldr	r3, [r3, #16]
 800fd22:	69ba      	ldr	r2, [r7, #24]
 800fd24:	0151      	lsls	r1, r2, #5
 800fd26:	69fa      	ldr	r2, [r7, #28]
 800fd28:	440a      	add	r2, r1
 800fd2a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd2e:	0cdb      	lsrs	r3, r3, #19
 800fd30:	04db      	lsls	r3, r3, #19
 800fd32:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800fd34:	69bb      	ldr	r3, [r7, #24]
 800fd36:	015a      	lsls	r2, r3, #5
 800fd38:	69fb      	ldr	r3, [r7, #28]
 800fd3a:	4413      	add	r3, r2
 800fd3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd40:	691b      	ldr	r3, [r3, #16]
 800fd42:	69ba      	ldr	r2, [r7, #24]
 800fd44:	0151      	lsls	r1, r2, #5
 800fd46:	69fa      	ldr	r2, [r7, #28]
 800fd48:	440a      	add	r2, r1
 800fd4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd4e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800fd52:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fd56:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800fd58:	69bb      	ldr	r3, [r7, #24]
 800fd5a:	015a      	lsls	r2, r3, #5
 800fd5c:	69fb      	ldr	r3, [r7, #28]
 800fd5e:	4413      	add	r3, r2
 800fd60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd64:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800fd66:	68bb      	ldr	r3, [r7, #8]
 800fd68:	6959      	ldr	r1, [r3, #20]
 800fd6a:	68bb      	ldr	r3, [r7, #8]
 800fd6c:	689b      	ldr	r3, [r3, #8]
 800fd6e:	440b      	add	r3, r1
 800fd70:	1e59      	subs	r1, r3, #1
 800fd72:	68bb      	ldr	r3, [r7, #8]
 800fd74:	689b      	ldr	r3, [r3, #8]
 800fd76:	fbb1 f3f3 	udiv	r3, r1, r3
 800fd7a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800fd7c:	4b9d      	ldr	r3, [pc, #628]	; (800fff4 <USB_EPStartXfer+0x370>)
 800fd7e:	400b      	ands	r3, r1
 800fd80:	69b9      	ldr	r1, [r7, #24]
 800fd82:	0148      	lsls	r0, r1, #5
 800fd84:	69f9      	ldr	r1, [r7, #28]
 800fd86:	4401      	add	r1, r0
 800fd88:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800fd8c:	4313      	orrs	r3, r2
 800fd8e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800fd90:	69bb      	ldr	r3, [r7, #24]
 800fd92:	015a      	lsls	r2, r3, #5
 800fd94:	69fb      	ldr	r3, [r7, #28]
 800fd96:	4413      	add	r3, r2
 800fd98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd9c:	691a      	ldr	r2, [r3, #16]
 800fd9e:	68bb      	ldr	r3, [r7, #8]
 800fda0:	695b      	ldr	r3, [r3, #20]
 800fda2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fda6:	69b9      	ldr	r1, [r7, #24]
 800fda8:	0148      	lsls	r0, r1, #5
 800fdaa:	69f9      	ldr	r1, [r7, #28]
 800fdac:	4401      	add	r1, r0
 800fdae:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800fdb2:	4313      	orrs	r3, r2
 800fdb4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800fdb6:	68bb      	ldr	r3, [r7, #8]
 800fdb8:	78db      	ldrb	r3, [r3, #3]
 800fdba:	2b01      	cmp	r3, #1
 800fdbc:	d11f      	bne.n	800fdfe <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800fdbe:	69bb      	ldr	r3, [r7, #24]
 800fdc0:	015a      	lsls	r2, r3, #5
 800fdc2:	69fb      	ldr	r3, [r7, #28]
 800fdc4:	4413      	add	r3, r2
 800fdc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdca:	691b      	ldr	r3, [r3, #16]
 800fdcc:	69ba      	ldr	r2, [r7, #24]
 800fdce:	0151      	lsls	r1, r2, #5
 800fdd0:	69fa      	ldr	r2, [r7, #28]
 800fdd2:	440a      	add	r2, r1
 800fdd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fdd8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800fddc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800fdde:	69bb      	ldr	r3, [r7, #24]
 800fde0:	015a      	lsls	r2, r3, #5
 800fde2:	69fb      	ldr	r3, [r7, #28]
 800fde4:	4413      	add	r3, r2
 800fde6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdea:	691b      	ldr	r3, [r3, #16]
 800fdec:	69ba      	ldr	r2, [r7, #24]
 800fdee:	0151      	lsls	r1, r2, #5
 800fdf0:	69fa      	ldr	r2, [r7, #28]
 800fdf2:	440a      	add	r2, r1
 800fdf4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fdf8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800fdfc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800fdfe:	79fb      	ldrb	r3, [r7, #7]
 800fe00:	2b01      	cmp	r3, #1
 800fe02:	d14b      	bne.n	800fe9c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800fe04:	68bb      	ldr	r3, [r7, #8]
 800fe06:	691b      	ldr	r3, [r3, #16]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d009      	beq.n	800fe20 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800fe0c:	69bb      	ldr	r3, [r7, #24]
 800fe0e:	015a      	lsls	r2, r3, #5
 800fe10:	69fb      	ldr	r3, [r7, #28]
 800fe12:	4413      	add	r3, r2
 800fe14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe18:	461a      	mov	r2, r3
 800fe1a:	68bb      	ldr	r3, [r7, #8]
 800fe1c:	691b      	ldr	r3, [r3, #16]
 800fe1e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800fe20:	68bb      	ldr	r3, [r7, #8]
 800fe22:	78db      	ldrb	r3, [r3, #3]
 800fe24:	2b01      	cmp	r3, #1
 800fe26:	d128      	bne.n	800fe7a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800fe28:	69fb      	ldr	r3, [r7, #28]
 800fe2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fe2e:	689b      	ldr	r3, [r3, #8]
 800fe30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d110      	bne.n	800fe5a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800fe38:	69bb      	ldr	r3, [r7, #24]
 800fe3a:	015a      	lsls	r2, r3, #5
 800fe3c:	69fb      	ldr	r3, [r7, #28]
 800fe3e:	4413      	add	r3, r2
 800fe40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	69ba      	ldr	r2, [r7, #24]
 800fe48:	0151      	lsls	r1, r2, #5
 800fe4a:	69fa      	ldr	r2, [r7, #28]
 800fe4c:	440a      	add	r2, r1
 800fe4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe52:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800fe56:	6013      	str	r3, [r2, #0]
 800fe58:	e00f      	b.n	800fe7a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800fe5a:	69bb      	ldr	r3, [r7, #24]
 800fe5c:	015a      	lsls	r2, r3, #5
 800fe5e:	69fb      	ldr	r3, [r7, #28]
 800fe60:	4413      	add	r3, r2
 800fe62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	69ba      	ldr	r2, [r7, #24]
 800fe6a:	0151      	lsls	r1, r2, #5
 800fe6c:	69fa      	ldr	r2, [r7, #28]
 800fe6e:	440a      	add	r2, r1
 800fe70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fe78:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800fe7a:	69bb      	ldr	r3, [r7, #24]
 800fe7c:	015a      	lsls	r2, r3, #5
 800fe7e:	69fb      	ldr	r3, [r7, #28]
 800fe80:	4413      	add	r3, r2
 800fe82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe86:	681b      	ldr	r3, [r3, #0]
 800fe88:	69ba      	ldr	r2, [r7, #24]
 800fe8a:	0151      	lsls	r1, r2, #5
 800fe8c:	69fa      	ldr	r2, [r7, #28]
 800fe8e:	440a      	add	r2, r1
 800fe90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe94:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800fe98:	6013      	str	r3, [r2, #0]
 800fe9a:	e12f      	b.n	80100fc <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800fe9c:	69bb      	ldr	r3, [r7, #24]
 800fe9e:	015a      	lsls	r2, r3, #5
 800fea0:	69fb      	ldr	r3, [r7, #28]
 800fea2:	4413      	add	r3, r2
 800fea4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	69ba      	ldr	r2, [r7, #24]
 800feac:	0151      	lsls	r1, r2, #5
 800feae:	69fa      	ldr	r2, [r7, #28]
 800feb0:	440a      	add	r2, r1
 800feb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800feb6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800feba:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800febc:	68bb      	ldr	r3, [r7, #8]
 800febe:	78db      	ldrb	r3, [r3, #3]
 800fec0:	2b01      	cmp	r3, #1
 800fec2:	d015      	beq.n	800fef0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800fec4:	68bb      	ldr	r3, [r7, #8]
 800fec6:	695b      	ldr	r3, [r3, #20]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	f000 8117 	beq.w	80100fc <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800fece:	69fb      	ldr	r3, [r7, #28]
 800fed0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fed4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fed6:	68bb      	ldr	r3, [r7, #8]
 800fed8:	781b      	ldrb	r3, [r3, #0]
 800feda:	f003 030f 	and.w	r3, r3, #15
 800fede:	2101      	movs	r1, #1
 800fee0:	fa01 f303 	lsl.w	r3, r1, r3
 800fee4:	69f9      	ldr	r1, [r7, #28]
 800fee6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800feea:	4313      	orrs	r3, r2
 800feec:	634b      	str	r3, [r1, #52]	; 0x34
 800feee:	e105      	b.n	80100fc <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800fef0:	69fb      	ldr	r3, [r7, #28]
 800fef2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fef6:	689b      	ldr	r3, [r3, #8]
 800fef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d110      	bne.n	800ff22 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ff00:	69bb      	ldr	r3, [r7, #24]
 800ff02:	015a      	lsls	r2, r3, #5
 800ff04:	69fb      	ldr	r3, [r7, #28]
 800ff06:	4413      	add	r3, r2
 800ff08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff0c:	681b      	ldr	r3, [r3, #0]
 800ff0e:	69ba      	ldr	r2, [r7, #24]
 800ff10:	0151      	lsls	r1, r2, #5
 800ff12:	69fa      	ldr	r2, [r7, #28]
 800ff14:	440a      	add	r2, r1
 800ff16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff1a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ff1e:	6013      	str	r3, [r2, #0]
 800ff20:	e00f      	b.n	800ff42 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ff22:	69bb      	ldr	r3, [r7, #24]
 800ff24:	015a      	lsls	r2, r3, #5
 800ff26:	69fb      	ldr	r3, [r7, #28]
 800ff28:	4413      	add	r3, r2
 800ff2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	69ba      	ldr	r2, [r7, #24]
 800ff32:	0151      	lsls	r1, r2, #5
 800ff34:	69fa      	ldr	r2, [r7, #28]
 800ff36:	440a      	add	r2, r1
 800ff38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ff40:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ff42:	68bb      	ldr	r3, [r7, #8]
 800ff44:	68d9      	ldr	r1, [r3, #12]
 800ff46:	68bb      	ldr	r3, [r7, #8]
 800ff48:	781a      	ldrb	r2, [r3, #0]
 800ff4a:	68bb      	ldr	r3, [r7, #8]
 800ff4c:	695b      	ldr	r3, [r3, #20]
 800ff4e:	b298      	uxth	r0, r3
 800ff50:	79fb      	ldrb	r3, [r7, #7]
 800ff52:	9300      	str	r3, [sp, #0]
 800ff54:	4603      	mov	r3, r0
 800ff56:	68f8      	ldr	r0, [r7, #12]
 800ff58:	f000 fa2b 	bl	80103b2 <USB_WritePacket>
 800ff5c:	e0ce      	b.n	80100fc <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ff5e:	69bb      	ldr	r3, [r7, #24]
 800ff60:	015a      	lsls	r2, r3, #5
 800ff62:	69fb      	ldr	r3, [r7, #28]
 800ff64:	4413      	add	r3, r2
 800ff66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff6a:	691b      	ldr	r3, [r3, #16]
 800ff6c:	69ba      	ldr	r2, [r7, #24]
 800ff6e:	0151      	lsls	r1, r2, #5
 800ff70:	69fa      	ldr	r2, [r7, #28]
 800ff72:	440a      	add	r2, r1
 800ff74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ff78:	0cdb      	lsrs	r3, r3, #19
 800ff7a:	04db      	lsls	r3, r3, #19
 800ff7c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ff7e:	69bb      	ldr	r3, [r7, #24]
 800ff80:	015a      	lsls	r2, r3, #5
 800ff82:	69fb      	ldr	r3, [r7, #28]
 800ff84:	4413      	add	r3, r2
 800ff86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff8a:	691b      	ldr	r3, [r3, #16]
 800ff8c:	69ba      	ldr	r2, [r7, #24]
 800ff8e:	0151      	lsls	r1, r2, #5
 800ff90:	69fa      	ldr	r2, [r7, #28]
 800ff92:	440a      	add	r2, r1
 800ff94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ff98:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ff9c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ffa0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800ffa2:	68bb      	ldr	r3, [r7, #8]
 800ffa4:	695b      	ldr	r3, [r3, #20]
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d126      	bne.n	800fff8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ffaa:	69bb      	ldr	r3, [r7, #24]
 800ffac:	015a      	lsls	r2, r3, #5
 800ffae:	69fb      	ldr	r3, [r7, #28]
 800ffb0:	4413      	add	r3, r2
 800ffb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ffb6:	691a      	ldr	r2, [r3, #16]
 800ffb8:	68bb      	ldr	r3, [r7, #8]
 800ffba:	689b      	ldr	r3, [r3, #8]
 800ffbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ffc0:	69b9      	ldr	r1, [r7, #24]
 800ffc2:	0148      	lsls	r0, r1, #5
 800ffc4:	69f9      	ldr	r1, [r7, #28]
 800ffc6:	4401      	add	r1, r0
 800ffc8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ffcc:	4313      	orrs	r3, r2
 800ffce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ffd0:	69bb      	ldr	r3, [r7, #24]
 800ffd2:	015a      	lsls	r2, r3, #5
 800ffd4:	69fb      	ldr	r3, [r7, #28]
 800ffd6:	4413      	add	r3, r2
 800ffd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ffdc:	691b      	ldr	r3, [r3, #16]
 800ffde:	69ba      	ldr	r2, [r7, #24]
 800ffe0:	0151      	lsls	r1, r2, #5
 800ffe2:	69fa      	ldr	r2, [r7, #28]
 800ffe4:	440a      	add	r2, r1
 800ffe6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ffea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ffee:	6113      	str	r3, [r2, #16]
 800fff0:	e036      	b.n	8010060 <USB_EPStartXfer+0x3dc>
 800fff2:	bf00      	nop
 800fff4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800fff8:	68bb      	ldr	r3, [r7, #8]
 800fffa:	695a      	ldr	r2, [r3, #20]
 800fffc:	68bb      	ldr	r3, [r7, #8]
 800fffe:	689b      	ldr	r3, [r3, #8]
 8010000:	4413      	add	r3, r2
 8010002:	1e5a      	subs	r2, r3, #1
 8010004:	68bb      	ldr	r3, [r7, #8]
 8010006:	689b      	ldr	r3, [r3, #8]
 8010008:	fbb2 f3f3 	udiv	r3, r2, r3
 801000c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801000e:	69bb      	ldr	r3, [r7, #24]
 8010010:	015a      	lsls	r2, r3, #5
 8010012:	69fb      	ldr	r3, [r7, #28]
 8010014:	4413      	add	r3, r2
 8010016:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801001a:	691a      	ldr	r2, [r3, #16]
 801001c:	8afb      	ldrh	r3, [r7, #22]
 801001e:	04d9      	lsls	r1, r3, #19
 8010020:	4b39      	ldr	r3, [pc, #228]	; (8010108 <USB_EPStartXfer+0x484>)
 8010022:	400b      	ands	r3, r1
 8010024:	69b9      	ldr	r1, [r7, #24]
 8010026:	0148      	lsls	r0, r1, #5
 8010028:	69f9      	ldr	r1, [r7, #28]
 801002a:	4401      	add	r1, r0
 801002c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010030:	4313      	orrs	r3, r2
 8010032:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8010034:	69bb      	ldr	r3, [r7, #24]
 8010036:	015a      	lsls	r2, r3, #5
 8010038:	69fb      	ldr	r3, [r7, #28]
 801003a:	4413      	add	r3, r2
 801003c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010040:	691a      	ldr	r2, [r3, #16]
 8010042:	68bb      	ldr	r3, [r7, #8]
 8010044:	689b      	ldr	r3, [r3, #8]
 8010046:	8af9      	ldrh	r1, [r7, #22]
 8010048:	fb01 f303 	mul.w	r3, r1, r3
 801004c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010050:	69b9      	ldr	r1, [r7, #24]
 8010052:	0148      	lsls	r0, r1, #5
 8010054:	69f9      	ldr	r1, [r7, #28]
 8010056:	4401      	add	r1, r0
 8010058:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801005c:	4313      	orrs	r3, r2
 801005e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8010060:	79fb      	ldrb	r3, [r7, #7]
 8010062:	2b01      	cmp	r3, #1
 8010064:	d10d      	bne.n	8010082 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8010066:	68bb      	ldr	r3, [r7, #8]
 8010068:	68db      	ldr	r3, [r3, #12]
 801006a:	2b00      	cmp	r3, #0
 801006c:	d009      	beq.n	8010082 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801006e:	68bb      	ldr	r3, [r7, #8]
 8010070:	68d9      	ldr	r1, [r3, #12]
 8010072:	69bb      	ldr	r3, [r7, #24]
 8010074:	015a      	lsls	r2, r3, #5
 8010076:	69fb      	ldr	r3, [r7, #28]
 8010078:	4413      	add	r3, r2
 801007a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801007e:	460a      	mov	r2, r1
 8010080:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8010082:	68bb      	ldr	r3, [r7, #8]
 8010084:	78db      	ldrb	r3, [r3, #3]
 8010086:	2b01      	cmp	r3, #1
 8010088:	d128      	bne.n	80100dc <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801008a:	69fb      	ldr	r3, [r7, #28]
 801008c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010090:	689b      	ldr	r3, [r3, #8]
 8010092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010096:	2b00      	cmp	r3, #0
 8010098:	d110      	bne.n	80100bc <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801009a:	69bb      	ldr	r3, [r7, #24]
 801009c:	015a      	lsls	r2, r3, #5
 801009e:	69fb      	ldr	r3, [r7, #28]
 80100a0:	4413      	add	r3, r2
 80100a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	69ba      	ldr	r2, [r7, #24]
 80100aa:	0151      	lsls	r1, r2, #5
 80100ac:	69fa      	ldr	r2, [r7, #28]
 80100ae:	440a      	add	r2, r1
 80100b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80100b4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80100b8:	6013      	str	r3, [r2, #0]
 80100ba:	e00f      	b.n	80100dc <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80100bc:	69bb      	ldr	r3, [r7, #24]
 80100be:	015a      	lsls	r2, r3, #5
 80100c0:	69fb      	ldr	r3, [r7, #28]
 80100c2:	4413      	add	r3, r2
 80100c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	69ba      	ldr	r2, [r7, #24]
 80100cc:	0151      	lsls	r1, r2, #5
 80100ce:	69fa      	ldr	r2, [r7, #28]
 80100d0:	440a      	add	r2, r1
 80100d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80100d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80100da:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80100dc:	69bb      	ldr	r3, [r7, #24]
 80100de:	015a      	lsls	r2, r3, #5
 80100e0:	69fb      	ldr	r3, [r7, #28]
 80100e2:	4413      	add	r3, r2
 80100e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	69ba      	ldr	r2, [r7, #24]
 80100ec:	0151      	lsls	r1, r2, #5
 80100ee:	69fa      	ldr	r2, [r7, #28]
 80100f0:	440a      	add	r2, r1
 80100f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80100f6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80100fa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80100fc:	2300      	movs	r3, #0
}
 80100fe:	4618      	mov	r0, r3
 8010100:	3720      	adds	r7, #32
 8010102:	46bd      	mov	sp, r7
 8010104:	bd80      	pop	{r7, pc}
 8010106:	bf00      	nop
 8010108:	1ff80000 	.word	0x1ff80000

0801010c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 801010c:	b480      	push	{r7}
 801010e:	b087      	sub	sp, #28
 8010110:	af00      	add	r7, sp, #0
 8010112:	60f8      	str	r0, [r7, #12]
 8010114:	60b9      	str	r1, [r7, #8]
 8010116:	4613      	mov	r3, r2
 8010118:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 801011e:	68bb      	ldr	r3, [r7, #8]
 8010120:	781b      	ldrb	r3, [r3, #0]
 8010122:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010124:	68bb      	ldr	r3, [r7, #8]
 8010126:	785b      	ldrb	r3, [r3, #1]
 8010128:	2b01      	cmp	r3, #1
 801012a:	f040 80cd 	bne.w	80102c8 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801012e:	68bb      	ldr	r3, [r7, #8]
 8010130:	695b      	ldr	r3, [r3, #20]
 8010132:	2b00      	cmp	r3, #0
 8010134:	d132      	bne.n	801019c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010136:	693b      	ldr	r3, [r7, #16]
 8010138:	015a      	lsls	r2, r3, #5
 801013a:	697b      	ldr	r3, [r7, #20]
 801013c:	4413      	add	r3, r2
 801013e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010142:	691b      	ldr	r3, [r3, #16]
 8010144:	693a      	ldr	r2, [r7, #16]
 8010146:	0151      	lsls	r1, r2, #5
 8010148:	697a      	ldr	r2, [r7, #20]
 801014a:	440a      	add	r2, r1
 801014c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010150:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010154:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010158:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801015a:	693b      	ldr	r3, [r7, #16]
 801015c:	015a      	lsls	r2, r3, #5
 801015e:	697b      	ldr	r3, [r7, #20]
 8010160:	4413      	add	r3, r2
 8010162:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010166:	691b      	ldr	r3, [r3, #16]
 8010168:	693a      	ldr	r2, [r7, #16]
 801016a:	0151      	lsls	r1, r2, #5
 801016c:	697a      	ldr	r2, [r7, #20]
 801016e:	440a      	add	r2, r1
 8010170:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010174:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010178:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801017a:	693b      	ldr	r3, [r7, #16]
 801017c:	015a      	lsls	r2, r3, #5
 801017e:	697b      	ldr	r3, [r7, #20]
 8010180:	4413      	add	r3, r2
 8010182:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010186:	691b      	ldr	r3, [r3, #16]
 8010188:	693a      	ldr	r2, [r7, #16]
 801018a:	0151      	lsls	r1, r2, #5
 801018c:	697a      	ldr	r2, [r7, #20]
 801018e:	440a      	add	r2, r1
 8010190:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010194:	0cdb      	lsrs	r3, r3, #19
 8010196:	04db      	lsls	r3, r3, #19
 8010198:	6113      	str	r3, [r2, #16]
 801019a:	e04e      	b.n	801023a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801019c:	693b      	ldr	r3, [r7, #16]
 801019e:	015a      	lsls	r2, r3, #5
 80101a0:	697b      	ldr	r3, [r7, #20]
 80101a2:	4413      	add	r3, r2
 80101a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101a8:	691b      	ldr	r3, [r3, #16]
 80101aa:	693a      	ldr	r2, [r7, #16]
 80101ac:	0151      	lsls	r1, r2, #5
 80101ae:	697a      	ldr	r2, [r7, #20]
 80101b0:	440a      	add	r2, r1
 80101b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80101b6:	0cdb      	lsrs	r3, r3, #19
 80101b8:	04db      	lsls	r3, r3, #19
 80101ba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80101bc:	693b      	ldr	r3, [r7, #16]
 80101be:	015a      	lsls	r2, r3, #5
 80101c0:	697b      	ldr	r3, [r7, #20]
 80101c2:	4413      	add	r3, r2
 80101c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101c8:	691b      	ldr	r3, [r3, #16]
 80101ca:	693a      	ldr	r2, [r7, #16]
 80101cc:	0151      	lsls	r1, r2, #5
 80101ce:	697a      	ldr	r2, [r7, #20]
 80101d0:	440a      	add	r2, r1
 80101d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80101d6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80101da:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80101de:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80101e0:	68bb      	ldr	r3, [r7, #8]
 80101e2:	695a      	ldr	r2, [r3, #20]
 80101e4:	68bb      	ldr	r3, [r7, #8]
 80101e6:	689b      	ldr	r3, [r3, #8]
 80101e8:	429a      	cmp	r2, r3
 80101ea:	d903      	bls.n	80101f4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80101ec:	68bb      	ldr	r3, [r7, #8]
 80101ee:	689a      	ldr	r2, [r3, #8]
 80101f0:	68bb      	ldr	r3, [r7, #8]
 80101f2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80101f4:	693b      	ldr	r3, [r7, #16]
 80101f6:	015a      	lsls	r2, r3, #5
 80101f8:	697b      	ldr	r3, [r7, #20]
 80101fa:	4413      	add	r3, r2
 80101fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010200:	691b      	ldr	r3, [r3, #16]
 8010202:	693a      	ldr	r2, [r7, #16]
 8010204:	0151      	lsls	r1, r2, #5
 8010206:	697a      	ldr	r2, [r7, #20]
 8010208:	440a      	add	r2, r1
 801020a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801020e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010212:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8010214:	693b      	ldr	r3, [r7, #16]
 8010216:	015a      	lsls	r2, r3, #5
 8010218:	697b      	ldr	r3, [r7, #20]
 801021a:	4413      	add	r3, r2
 801021c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010220:	691a      	ldr	r2, [r3, #16]
 8010222:	68bb      	ldr	r3, [r7, #8]
 8010224:	695b      	ldr	r3, [r3, #20]
 8010226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801022a:	6939      	ldr	r1, [r7, #16]
 801022c:	0148      	lsls	r0, r1, #5
 801022e:	6979      	ldr	r1, [r7, #20]
 8010230:	4401      	add	r1, r0
 8010232:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8010236:	4313      	orrs	r3, r2
 8010238:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 801023a:	79fb      	ldrb	r3, [r7, #7]
 801023c:	2b01      	cmp	r3, #1
 801023e:	d11e      	bne.n	801027e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8010240:	68bb      	ldr	r3, [r7, #8]
 8010242:	691b      	ldr	r3, [r3, #16]
 8010244:	2b00      	cmp	r3, #0
 8010246:	d009      	beq.n	801025c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010248:	693b      	ldr	r3, [r7, #16]
 801024a:	015a      	lsls	r2, r3, #5
 801024c:	697b      	ldr	r3, [r7, #20]
 801024e:	4413      	add	r3, r2
 8010250:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010254:	461a      	mov	r2, r3
 8010256:	68bb      	ldr	r3, [r7, #8]
 8010258:	691b      	ldr	r3, [r3, #16]
 801025a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801025c:	693b      	ldr	r3, [r7, #16]
 801025e:	015a      	lsls	r2, r3, #5
 8010260:	697b      	ldr	r3, [r7, #20]
 8010262:	4413      	add	r3, r2
 8010264:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	693a      	ldr	r2, [r7, #16]
 801026c:	0151      	lsls	r1, r2, #5
 801026e:	697a      	ldr	r2, [r7, #20]
 8010270:	440a      	add	r2, r1
 8010272:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010276:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801027a:	6013      	str	r3, [r2, #0]
 801027c:	e092      	b.n	80103a4 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801027e:	693b      	ldr	r3, [r7, #16]
 8010280:	015a      	lsls	r2, r3, #5
 8010282:	697b      	ldr	r3, [r7, #20]
 8010284:	4413      	add	r3, r2
 8010286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	693a      	ldr	r2, [r7, #16]
 801028e:	0151      	lsls	r1, r2, #5
 8010290:	697a      	ldr	r2, [r7, #20]
 8010292:	440a      	add	r2, r1
 8010294:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010298:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801029c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 801029e:	68bb      	ldr	r3, [r7, #8]
 80102a0:	695b      	ldr	r3, [r3, #20]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d07e      	beq.n	80103a4 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80102a6:	697b      	ldr	r3, [r7, #20]
 80102a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80102ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80102ae:	68bb      	ldr	r3, [r7, #8]
 80102b0:	781b      	ldrb	r3, [r3, #0]
 80102b2:	f003 030f 	and.w	r3, r3, #15
 80102b6:	2101      	movs	r1, #1
 80102b8:	fa01 f303 	lsl.w	r3, r1, r3
 80102bc:	6979      	ldr	r1, [r7, #20]
 80102be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80102c2:	4313      	orrs	r3, r2
 80102c4:	634b      	str	r3, [r1, #52]	; 0x34
 80102c6:	e06d      	b.n	80103a4 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80102c8:	693b      	ldr	r3, [r7, #16]
 80102ca:	015a      	lsls	r2, r3, #5
 80102cc:	697b      	ldr	r3, [r7, #20]
 80102ce:	4413      	add	r3, r2
 80102d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102d4:	691b      	ldr	r3, [r3, #16]
 80102d6:	693a      	ldr	r2, [r7, #16]
 80102d8:	0151      	lsls	r1, r2, #5
 80102da:	697a      	ldr	r2, [r7, #20]
 80102dc:	440a      	add	r2, r1
 80102de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80102e2:	0cdb      	lsrs	r3, r3, #19
 80102e4:	04db      	lsls	r3, r3, #19
 80102e6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80102e8:	693b      	ldr	r3, [r7, #16]
 80102ea:	015a      	lsls	r2, r3, #5
 80102ec:	697b      	ldr	r3, [r7, #20]
 80102ee:	4413      	add	r3, r2
 80102f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80102f4:	691b      	ldr	r3, [r3, #16]
 80102f6:	693a      	ldr	r2, [r7, #16]
 80102f8:	0151      	lsls	r1, r2, #5
 80102fa:	697a      	ldr	r2, [r7, #20]
 80102fc:	440a      	add	r2, r1
 80102fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010302:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010306:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801030a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 801030c:	68bb      	ldr	r3, [r7, #8]
 801030e:	695b      	ldr	r3, [r3, #20]
 8010310:	2b00      	cmp	r3, #0
 8010312:	d003      	beq.n	801031c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8010314:	68bb      	ldr	r3, [r7, #8]
 8010316:	689a      	ldr	r2, [r3, #8]
 8010318:	68bb      	ldr	r3, [r7, #8]
 801031a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801031c:	693b      	ldr	r3, [r7, #16]
 801031e:	015a      	lsls	r2, r3, #5
 8010320:	697b      	ldr	r3, [r7, #20]
 8010322:	4413      	add	r3, r2
 8010324:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010328:	691b      	ldr	r3, [r3, #16]
 801032a:	693a      	ldr	r2, [r7, #16]
 801032c:	0151      	lsls	r1, r2, #5
 801032e:	697a      	ldr	r2, [r7, #20]
 8010330:	440a      	add	r2, r1
 8010332:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010336:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801033a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 801033c:	693b      	ldr	r3, [r7, #16]
 801033e:	015a      	lsls	r2, r3, #5
 8010340:	697b      	ldr	r3, [r7, #20]
 8010342:	4413      	add	r3, r2
 8010344:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010348:	691a      	ldr	r2, [r3, #16]
 801034a:	68bb      	ldr	r3, [r7, #8]
 801034c:	689b      	ldr	r3, [r3, #8]
 801034e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010352:	6939      	ldr	r1, [r7, #16]
 8010354:	0148      	lsls	r0, r1, #5
 8010356:	6979      	ldr	r1, [r7, #20]
 8010358:	4401      	add	r1, r0
 801035a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801035e:	4313      	orrs	r3, r2
 8010360:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8010362:	79fb      	ldrb	r3, [r7, #7]
 8010364:	2b01      	cmp	r3, #1
 8010366:	d10d      	bne.n	8010384 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8010368:	68bb      	ldr	r3, [r7, #8]
 801036a:	68db      	ldr	r3, [r3, #12]
 801036c:	2b00      	cmp	r3, #0
 801036e:	d009      	beq.n	8010384 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8010370:	68bb      	ldr	r3, [r7, #8]
 8010372:	68d9      	ldr	r1, [r3, #12]
 8010374:	693b      	ldr	r3, [r7, #16]
 8010376:	015a      	lsls	r2, r3, #5
 8010378:	697b      	ldr	r3, [r7, #20]
 801037a:	4413      	add	r3, r2
 801037c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010380:	460a      	mov	r2, r1
 8010382:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8010384:	693b      	ldr	r3, [r7, #16]
 8010386:	015a      	lsls	r2, r3, #5
 8010388:	697b      	ldr	r3, [r7, #20]
 801038a:	4413      	add	r3, r2
 801038c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010390:	681b      	ldr	r3, [r3, #0]
 8010392:	693a      	ldr	r2, [r7, #16]
 8010394:	0151      	lsls	r1, r2, #5
 8010396:	697a      	ldr	r2, [r7, #20]
 8010398:	440a      	add	r2, r1
 801039a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801039e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80103a2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80103a4:	2300      	movs	r3, #0
}
 80103a6:	4618      	mov	r0, r3
 80103a8:	371c      	adds	r7, #28
 80103aa:	46bd      	mov	sp, r7
 80103ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103b0:	4770      	bx	lr

080103b2 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80103b2:	b480      	push	{r7}
 80103b4:	b089      	sub	sp, #36	; 0x24
 80103b6:	af00      	add	r7, sp, #0
 80103b8:	60f8      	str	r0, [r7, #12]
 80103ba:	60b9      	str	r1, [r7, #8]
 80103bc:	4611      	mov	r1, r2
 80103be:	461a      	mov	r2, r3
 80103c0:	460b      	mov	r3, r1
 80103c2:	71fb      	strb	r3, [r7, #7]
 80103c4:	4613      	mov	r3, r2
 80103c6:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80103cc:	68bb      	ldr	r3, [r7, #8]
 80103ce:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80103d0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d123      	bne.n	8010420 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80103d8:	88bb      	ldrh	r3, [r7, #4]
 80103da:	3303      	adds	r3, #3
 80103dc:	089b      	lsrs	r3, r3, #2
 80103de:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80103e0:	2300      	movs	r3, #0
 80103e2:	61bb      	str	r3, [r7, #24]
 80103e4:	e018      	b.n	8010418 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80103e6:	79fb      	ldrb	r3, [r7, #7]
 80103e8:	031a      	lsls	r2, r3, #12
 80103ea:	697b      	ldr	r3, [r7, #20]
 80103ec:	4413      	add	r3, r2
 80103ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80103f2:	461a      	mov	r2, r3
 80103f4:	69fb      	ldr	r3, [r7, #28]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	6013      	str	r3, [r2, #0]
      pSrc++;
 80103fa:	69fb      	ldr	r3, [r7, #28]
 80103fc:	3301      	adds	r3, #1
 80103fe:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8010400:	69fb      	ldr	r3, [r7, #28]
 8010402:	3301      	adds	r3, #1
 8010404:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8010406:	69fb      	ldr	r3, [r7, #28]
 8010408:	3301      	adds	r3, #1
 801040a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801040c:	69fb      	ldr	r3, [r7, #28]
 801040e:	3301      	adds	r3, #1
 8010410:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8010412:	69bb      	ldr	r3, [r7, #24]
 8010414:	3301      	adds	r3, #1
 8010416:	61bb      	str	r3, [r7, #24]
 8010418:	69ba      	ldr	r2, [r7, #24]
 801041a:	693b      	ldr	r3, [r7, #16]
 801041c:	429a      	cmp	r2, r3
 801041e:	d3e2      	bcc.n	80103e6 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8010420:	2300      	movs	r3, #0
}
 8010422:	4618      	mov	r0, r3
 8010424:	3724      	adds	r7, #36	; 0x24
 8010426:	46bd      	mov	sp, r7
 8010428:	f85d 7b04 	ldr.w	r7, [sp], #4
 801042c:	4770      	bx	lr

0801042e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801042e:	b480      	push	{r7}
 8010430:	b08b      	sub	sp, #44	; 0x2c
 8010432:	af00      	add	r7, sp, #0
 8010434:	60f8      	str	r0, [r7, #12]
 8010436:	60b9      	str	r1, [r7, #8]
 8010438:	4613      	mov	r3, r2
 801043a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8010440:	68bb      	ldr	r3, [r7, #8]
 8010442:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8010444:	88fb      	ldrh	r3, [r7, #6]
 8010446:	089b      	lsrs	r3, r3, #2
 8010448:	b29b      	uxth	r3, r3
 801044a:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801044c:	88fb      	ldrh	r3, [r7, #6]
 801044e:	f003 0303 	and.w	r3, r3, #3
 8010452:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8010454:	2300      	movs	r3, #0
 8010456:	623b      	str	r3, [r7, #32]
 8010458:	e014      	b.n	8010484 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 801045a:	69bb      	ldr	r3, [r7, #24]
 801045c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010460:	681a      	ldr	r2, [r3, #0]
 8010462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010464:	601a      	str	r2, [r3, #0]
    pDest++;
 8010466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010468:	3301      	adds	r3, #1
 801046a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 801046c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801046e:	3301      	adds	r3, #1
 8010470:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8010472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010474:	3301      	adds	r3, #1
 8010476:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8010478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801047a:	3301      	adds	r3, #1
 801047c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 801047e:	6a3b      	ldr	r3, [r7, #32]
 8010480:	3301      	adds	r3, #1
 8010482:	623b      	str	r3, [r7, #32]
 8010484:	6a3a      	ldr	r2, [r7, #32]
 8010486:	697b      	ldr	r3, [r7, #20]
 8010488:	429a      	cmp	r2, r3
 801048a:	d3e6      	bcc.n	801045a <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801048c:	8bfb      	ldrh	r3, [r7, #30]
 801048e:	2b00      	cmp	r3, #0
 8010490:	d01e      	beq.n	80104d0 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8010492:	2300      	movs	r3, #0
 8010494:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8010496:	69bb      	ldr	r3, [r7, #24]
 8010498:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801049c:	461a      	mov	r2, r3
 801049e:	f107 0310 	add.w	r3, r7, #16
 80104a2:	6812      	ldr	r2, [r2, #0]
 80104a4:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80104a6:	693a      	ldr	r2, [r7, #16]
 80104a8:	6a3b      	ldr	r3, [r7, #32]
 80104aa:	b2db      	uxtb	r3, r3
 80104ac:	00db      	lsls	r3, r3, #3
 80104ae:	fa22 f303 	lsr.w	r3, r2, r3
 80104b2:	b2da      	uxtb	r2, r3
 80104b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104b6:	701a      	strb	r2, [r3, #0]
      i++;
 80104b8:	6a3b      	ldr	r3, [r7, #32]
 80104ba:	3301      	adds	r3, #1
 80104bc:	623b      	str	r3, [r7, #32]
      pDest++;
 80104be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104c0:	3301      	adds	r3, #1
 80104c2:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80104c4:	8bfb      	ldrh	r3, [r7, #30]
 80104c6:	3b01      	subs	r3, #1
 80104c8:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80104ca:	8bfb      	ldrh	r3, [r7, #30]
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d1ea      	bne.n	80104a6 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80104d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80104d2:	4618      	mov	r0, r3
 80104d4:	372c      	adds	r7, #44	; 0x2c
 80104d6:	46bd      	mov	sp, r7
 80104d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104dc:	4770      	bx	lr

080104de <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80104de:	b480      	push	{r7}
 80104e0:	b085      	sub	sp, #20
 80104e2:	af00      	add	r7, sp, #0
 80104e4:	6078      	str	r0, [r7, #4]
 80104e6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80104ec:	683b      	ldr	r3, [r7, #0]
 80104ee:	781b      	ldrb	r3, [r3, #0]
 80104f0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80104f2:	683b      	ldr	r3, [r7, #0]
 80104f4:	785b      	ldrb	r3, [r3, #1]
 80104f6:	2b01      	cmp	r3, #1
 80104f8:	d12c      	bne.n	8010554 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80104fa:	68bb      	ldr	r3, [r7, #8]
 80104fc:	015a      	lsls	r2, r3, #5
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	4413      	add	r3, r2
 8010502:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	2b00      	cmp	r3, #0
 801050a:	db12      	blt.n	8010532 <USB_EPSetStall+0x54>
 801050c:	68bb      	ldr	r3, [r7, #8]
 801050e:	2b00      	cmp	r3, #0
 8010510:	d00f      	beq.n	8010532 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8010512:	68bb      	ldr	r3, [r7, #8]
 8010514:	015a      	lsls	r2, r3, #5
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	4413      	add	r3, r2
 801051a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	68ba      	ldr	r2, [r7, #8]
 8010522:	0151      	lsls	r1, r2, #5
 8010524:	68fa      	ldr	r2, [r7, #12]
 8010526:	440a      	add	r2, r1
 8010528:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801052c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010530:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8010532:	68bb      	ldr	r3, [r7, #8]
 8010534:	015a      	lsls	r2, r3, #5
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	4413      	add	r3, r2
 801053a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	68ba      	ldr	r2, [r7, #8]
 8010542:	0151      	lsls	r1, r2, #5
 8010544:	68fa      	ldr	r2, [r7, #12]
 8010546:	440a      	add	r2, r1
 8010548:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801054c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010550:	6013      	str	r3, [r2, #0]
 8010552:	e02b      	b.n	80105ac <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010554:	68bb      	ldr	r3, [r7, #8]
 8010556:	015a      	lsls	r2, r3, #5
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	4413      	add	r3, r2
 801055c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	2b00      	cmp	r3, #0
 8010564:	db12      	blt.n	801058c <USB_EPSetStall+0xae>
 8010566:	68bb      	ldr	r3, [r7, #8]
 8010568:	2b00      	cmp	r3, #0
 801056a:	d00f      	beq.n	801058c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 801056c:	68bb      	ldr	r3, [r7, #8]
 801056e:	015a      	lsls	r2, r3, #5
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	4413      	add	r3, r2
 8010574:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	68ba      	ldr	r2, [r7, #8]
 801057c:	0151      	lsls	r1, r2, #5
 801057e:	68fa      	ldr	r2, [r7, #12]
 8010580:	440a      	add	r2, r1
 8010582:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010586:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801058a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801058c:	68bb      	ldr	r3, [r7, #8]
 801058e:	015a      	lsls	r2, r3, #5
 8010590:	68fb      	ldr	r3, [r7, #12]
 8010592:	4413      	add	r3, r2
 8010594:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	68ba      	ldr	r2, [r7, #8]
 801059c:	0151      	lsls	r1, r2, #5
 801059e:	68fa      	ldr	r2, [r7, #12]
 80105a0:	440a      	add	r2, r1
 80105a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80105a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80105aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80105ac:	2300      	movs	r3, #0
}
 80105ae:	4618      	mov	r0, r3
 80105b0:	3714      	adds	r7, #20
 80105b2:	46bd      	mov	sp, r7
 80105b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b8:	4770      	bx	lr

080105ba <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80105ba:	b480      	push	{r7}
 80105bc:	b085      	sub	sp, #20
 80105be:	af00      	add	r7, sp, #0
 80105c0:	6078      	str	r0, [r7, #4]
 80105c2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80105c8:	683b      	ldr	r3, [r7, #0]
 80105ca:	781b      	ldrb	r3, [r3, #0]
 80105cc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80105ce:	683b      	ldr	r3, [r7, #0]
 80105d0:	785b      	ldrb	r3, [r3, #1]
 80105d2:	2b01      	cmp	r3, #1
 80105d4:	d128      	bne.n	8010628 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80105d6:	68bb      	ldr	r3, [r7, #8]
 80105d8:	015a      	lsls	r2, r3, #5
 80105da:	68fb      	ldr	r3, [r7, #12]
 80105dc:	4413      	add	r3, r2
 80105de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	68ba      	ldr	r2, [r7, #8]
 80105e6:	0151      	lsls	r1, r2, #5
 80105e8:	68fa      	ldr	r2, [r7, #12]
 80105ea:	440a      	add	r2, r1
 80105ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80105f0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80105f4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80105f6:	683b      	ldr	r3, [r7, #0]
 80105f8:	78db      	ldrb	r3, [r3, #3]
 80105fa:	2b03      	cmp	r3, #3
 80105fc:	d003      	beq.n	8010606 <USB_EPClearStall+0x4c>
 80105fe:	683b      	ldr	r3, [r7, #0]
 8010600:	78db      	ldrb	r3, [r3, #3]
 8010602:	2b02      	cmp	r3, #2
 8010604:	d138      	bne.n	8010678 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010606:	68bb      	ldr	r3, [r7, #8]
 8010608:	015a      	lsls	r2, r3, #5
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	4413      	add	r3, r2
 801060e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	68ba      	ldr	r2, [r7, #8]
 8010616:	0151      	lsls	r1, r2, #5
 8010618:	68fa      	ldr	r2, [r7, #12]
 801061a:	440a      	add	r2, r1
 801061c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010624:	6013      	str	r3, [r2, #0]
 8010626:	e027      	b.n	8010678 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8010628:	68bb      	ldr	r3, [r7, #8]
 801062a:	015a      	lsls	r2, r3, #5
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	4413      	add	r3, r2
 8010630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	68ba      	ldr	r2, [r7, #8]
 8010638:	0151      	lsls	r1, r2, #5
 801063a:	68fa      	ldr	r2, [r7, #12]
 801063c:	440a      	add	r2, r1
 801063e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010642:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010646:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8010648:	683b      	ldr	r3, [r7, #0]
 801064a:	78db      	ldrb	r3, [r3, #3]
 801064c:	2b03      	cmp	r3, #3
 801064e:	d003      	beq.n	8010658 <USB_EPClearStall+0x9e>
 8010650:	683b      	ldr	r3, [r7, #0]
 8010652:	78db      	ldrb	r3, [r3, #3]
 8010654:	2b02      	cmp	r3, #2
 8010656:	d10f      	bne.n	8010678 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010658:	68bb      	ldr	r3, [r7, #8]
 801065a:	015a      	lsls	r2, r3, #5
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	4413      	add	r3, r2
 8010660:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	68ba      	ldr	r2, [r7, #8]
 8010668:	0151      	lsls	r1, r2, #5
 801066a:	68fa      	ldr	r2, [r7, #12]
 801066c:	440a      	add	r2, r1
 801066e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010676:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8010678:	2300      	movs	r3, #0
}
 801067a:	4618      	mov	r0, r3
 801067c:	3714      	adds	r7, #20
 801067e:	46bd      	mov	sp, r7
 8010680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010684:	4770      	bx	lr

08010686 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8010686:	b480      	push	{r7}
 8010688:	b085      	sub	sp, #20
 801068a:	af00      	add	r7, sp, #0
 801068c:	6078      	str	r0, [r7, #4]
 801068e:	460b      	mov	r3, r1
 8010690:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8010696:	68fb      	ldr	r3, [r7, #12]
 8010698:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	68fa      	ldr	r2, [r7, #12]
 80106a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80106a4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80106a8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80106b0:	681a      	ldr	r2, [r3, #0]
 80106b2:	78fb      	ldrb	r3, [r7, #3]
 80106b4:	011b      	lsls	r3, r3, #4
 80106b6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80106ba:	68f9      	ldr	r1, [r7, #12]
 80106bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80106c0:	4313      	orrs	r3, r2
 80106c2:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80106c4:	2300      	movs	r3, #0
}
 80106c6:	4618      	mov	r0, r3
 80106c8:	3714      	adds	r7, #20
 80106ca:	46bd      	mov	sp, r7
 80106cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d0:	4770      	bx	lr

080106d2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80106d2:	b480      	push	{r7}
 80106d4:	b085      	sub	sp, #20
 80106d6:	af00      	add	r7, sp, #0
 80106d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80106e4:	681b      	ldr	r3, [r3, #0]
 80106e6:	68fa      	ldr	r2, [r7, #12]
 80106e8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80106ec:	f023 0303 	bic.w	r3, r3, #3
 80106f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80106f8:	685b      	ldr	r3, [r3, #4]
 80106fa:	68fa      	ldr	r2, [r7, #12]
 80106fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010700:	f023 0302 	bic.w	r3, r3, #2
 8010704:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010706:	2300      	movs	r3, #0
}
 8010708:	4618      	mov	r0, r3
 801070a:	3714      	adds	r7, #20
 801070c:	46bd      	mov	sp, r7
 801070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010712:	4770      	bx	lr

08010714 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8010714:	b480      	push	{r7}
 8010716:	b085      	sub	sp, #20
 8010718:	af00      	add	r7, sp, #0
 801071a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	68fa      	ldr	r2, [r7, #12]
 801072a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801072e:	f023 0303 	bic.w	r3, r3, #3
 8010732:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801073a:	685b      	ldr	r3, [r3, #4]
 801073c:	68fa      	ldr	r2, [r7, #12]
 801073e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010742:	f043 0302 	orr.w	r3, r3, #2
 8010746:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010748:	2300      	movs	r3, #0
}
 801074a:	4618      	mov	r0, r3
 801074c:	3714      	adds	r7, #20
 801074e:	46bd      	mov	sp, r7
 8010750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010754:	4770      	bx	lr

08010756 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8010756:	b480      	push	{r7}
 8010758:	b085      	sub	sp, #20
 801075a:	af00      	add	r7, sp, #0
 801075c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	695b      	ldr	r3, [r3, #20]
 8010762:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	699b      	ldr	r3, [r3, #24]
 8010768:	68fa      	ldr	r2, [r7, #12]
 801076a:	4013      	ands	r3, r2
 801076c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 801076e:	68fb      	ldr	r3, [r7, #12]
}
 8010770:	4618      	mov	r0, r3
 8010772:	3714      	adds	r7, #20
 8010774:	46bd      	mov	sp, r7
 8010776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801077a:	4770      	bx	lr

0801077c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 801077c:	b480      	push	{r7}
 801077e:	b085      	sub	sp, #20
 8010780:	af00      	add	r7, sp, #0
 8010782:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801078e:	699b      	ldr	r3, [r3, #24]
 8010790:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010798:	69db      	ldr	r3, [r3, #28]
 801079a:	68ba      	ldr	r2, [r7, #8]
 801079c:	4013      	ands	r3, r2
 801079e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80107a0:	68bb      	ldr	r3, [r7, #8]
 80107a2:	0c1b      	lsrs	r3, r3, #16
}
 80107a4:	4618      	mov	r0, r3
 80107a6:	3714      	adds	r7, #20
 80107a8:	46bd      	mov	sp, r7
 80107aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ae:	4770      	bx	lr

080107b0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80107b0:	b480      	push	{r7}
 80107b2:	b085      	sub	sp, #20
 80107b4:	af00      	add	r7, sp, #0
 80107b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80107c2:	699b      	ldr	r3, [r3, #24]
 80107c4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80107c6:	68fb      	ldr	r3, [r7, #12]
 80107c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80107cc:	69db      	ldr	r3, [r3, #28]
 80107ce:	68ba      	ldr	r2, [r7, #8]
 80107d0:	4013      	ands	r3, r2
 80107d2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80107d4:	68bb      	ldr	r3, [r7, #8]
 80107d6:	b29b      	uxth	r3, r3
}
 80107d8:	4618      	mov	r0, r3
 80107da:	3714      	adds	r7, #20
 80107dc:	46bd      	mov	sp, r7
 80107de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e2:	4770      	bx	lr

080107e4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80107e4:	b480      	push	{r7}
 80107e6:	b085      	sub	sp, #20
 80107e8:	af00      	add	r7, sp, #0
 80107ea:	6078      	str	r0, [r7, #4]
 80107ec:	460b      	mov	r3, r1
 80107ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80107f4:	78fb      	ldrb	r3, [r7, #3]
 80107f6:	015a      	lsls	r2, r3, #5
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	4413      	add	r3, r2
 80107fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010800:	689b      	ldr	r3, [r3, #8]
 8010802:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801080a:	695b      	ldr	r3, [r3, #20]
 801080c:	68ba      	ldr	r2, [r7, #8]
 801080e:	4013      	ands	r3, r2
 8010810:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010812:	68bb      	ldr	r3, [r7, #8]
}
 8010814:	4618      	mov	r0, r3
 8010816:	3714      	adds	r7, #20
 8010818:	46bd      	mov	sp, r7
 801081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801081e:	4770      	bx	lr

08010820 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010820:	b480      	push	{r7}
 8010822:	b087      	sub	sp, #28
 8010824:	af00      	add	r7, sp, #0
 8010826:	6078      	str	r0, [r7, #4]
 8010828:	460b      	mov	r3, r1
 801082a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8010830:	697b      	ldr	r3, [r7, #20]
 8010832:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010836:	691b      	ldr	r3, [r3, #16]
 8010838:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 801083a:	697b      	ldr	r3, [r7, #20]
 801083c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010842:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8010844:	78fb      	ldrb	r3, [r7, #3]
 8010846:	f003 030f 	and.w	r3, r3, #15
 801084a:	68fa      	ldr	r2, [r7, #12]
 801084c:	fa22 f303 	lsr.w	r3, r2, r3
 8010850:	01db      	lsls	r3, r3, #7
 8010852:	b2db      	uxtb	r3, r3
 8010854:	693a      	ldr	r2, [r7, #16]
 8010856:	4313      	orrs	r3, r2
 8010858:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801085a:	78fb      	ldrb	r3, [r7, #3]
 801085c:	015a      	lsls	r2, r3, #5
 801085e:	697b      	ldr	r3, [r7, #20]
 8010860:	4413      	add	r3, r2
 8010862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010866:	689b      	ldr	r3, [r3, #8]
 8010868:	693a      	ldr	r2, [r7, #16]
 801086a:	4013      	ands	r3, r2
 801086c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801086e:	68bb      	ldr	r3, [r7, #8]
}
 8010870:	4618      	mov	r0, r3
 8010872:	371c      	adds	r7, #28
 8010874:	46bd      	mov	sp, r7
 8010876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801087a:	4770      	bx	lr

0801087c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 801087c:	b480      	push	{r7}
 801087e:	b083      	sub	sp, #12
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	695b      	ldr	r3, [r3, #20]
 8010888:	f003 0301 	and.w	r3, r3, #1
}
 801088c:	4618      	mov	r0, r3
 801088e:	370c      	adds	r7, #12
 8010890:	46bd      	mov	sp, r7
 8010892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010896:	4770      	bx	lr

08010898 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8010898:	b480      	push	{r7}
 801089a:	b085      	sub	sp, #20
 801089c:	af00      	add	r7, sp, #0
 801089e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	68fa      	ldr	r2, [r7, #12]
 80108ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80108b2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80108b6:	f023 0307 	bic.w	r3, r3, #7
 80108ba:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80108bc:	68fb      	ldr	r3, [r7, #12]
 80108be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80108c2:	685b      	ldr	r3, [r3, #4]
 80108c4:	68fa      	ldr	r2, [r7, #12]
 80108c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80108ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80108ce:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80108d0:	2300      	movs	r3, #0
}
 80108d2:	4618      	mov	r0, r3
 80108d4:	3714      	adds	r7, #20
 80108d6:	46bd      	mov	sp, r7
 80108d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108dc:	4770      	bx	lr
	...

080108e0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80108e0:	b480      	push	{r7}
 80108e2:	b087      	sub	sp, #28
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	60f8      	str	r0, [r7, #12]
 80108e8:	460b      	mov	r3, r1
 80108ea:	607a      	str	r2, [r7, #4]
 80108ec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80108ee:	68fb      	ldr	r3, [r7, #12]
 80108f0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	333c      	adds	r3, #60	; 0x3c
 80108f6:	3304      	adds	r3, #4
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80108fc:	693b      	ldr	r3, [r7, #16]
 80108fe:	4a26      	ldr	r2, [pc, #152]	; (8010998 <USB_EP0_OutStart+0xb8>)
 8010900:	4293      	cmp	r3, r2
 8010902:	d90a      	bls.n	801091a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010904:	697b      	ldr	r3, [r7, #20]
 8010906:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801090a:	681b      	ldr	r3, [r3, #0]
 801090c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8010910:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8010914:	d101      	bne.n	801091a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8010916:	2300      	movs	r3, #0
 8010918:	e037      	b.n	801098a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801091a:	697b      	ldr	r3, [r7, #20]
 801091c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010920:	461a      	mov	r2, r3
 8010922:	2300      	movs	r3, #0
 8010924:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010926:	697b      	ldr	r3, [r7, #20]
 8010928:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801092c:	691b      	ldr	r3, [r3, #16]
 801092e:	697a      	ldr	r2, [r7, #20]
 8010930:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010934:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010938:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801093a:	697b      	ldr	r3, [r7, #20]
 801093c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010940:	691b      	ldr	r3, [r3, #16]
 8010942:	697a      	ldr	r2, [r7, #20]
 8010944:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010948:	f043 0318 	orr.w	r3, r3, #24
 801094c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801094e:	697b      	ldr	r3, [r7, #20]
 8010950:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010954:	691b      	ldr	r3, [r3, #16]
 8010956:	697a      	ldr	r2, [r7, #20]
 8010958:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801095c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8010960:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8010962:	7afb      	ldrb	r3, [r7, #11]
 8010964:	2b01      	cmp	r3, #1
 8010966:	d10f      	bne.n	8010988 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8010968:	697b      	ldr	r3, [r7, #20]
 801096a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801096e:	461a      	mov	r2, r3
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8010974:	697b      	ldr	r3, [r7, #20]
 8010976:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	697a      	ldr	r2, [r7, #20]
 801097e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010982:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8010986:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010988:	2300      	movs	r3, #0
}
 801098a:	4618      	mov	r0, r3
 801098c:	371c      	adds	r7, #28
 801098e:	46bd      	mov	sp, r7
 8010990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010994:	4770      	bx	lr
 8010996:	bf00      	nop
 8010998:	4f54300a 	.word	0x4f54300a

0801099c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 801099c:	b480      	push	{r7}
 801099e:	b085      	sub	sp, #20
 80109a0:	af00      	add	r7, sp, #0
 80109a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80109a4:	2300      	movs	r3, #0
 80109a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	3301      	adds	r3, #1
 80109ac:	60fb      	str	r3, [r7, #12]
 80109ae:	4a13      	ldr	r2, [pc, #76]	; (80109fc <USB_CoreReset+0x60>)
 80109b0:	4293      	cmp	r3, r2
 80109b2:	d901      	bls.n	80109b8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 80109b4:	2303      	movs	r3, #3
 80109b6:	e01a      	b.n	80109ee <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	691b      	ldr	r3, [r3, #16]
 80109bc:	2b00      	cmp	r3, #0
 80109be:	daf3      	bge.n	80109a8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80109c0:	2300      	movs	r3, #0
 80109c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	691b      	ldr	r3, [r3, #16]
 80109c8:	f043 0201 	orr.w	r2, r3, #1
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	3301      	adds	r3, #1
 80109d4:	60fb      	str	r3, [r7, #12]
 80109d6:	4a09      	ldr	r2, [pc, #36]	; (80109fc <USB_CoreReset+0x60>)
 80109d8:	4293      	cmp	r3, r2
 80109da:	d901      	bls.n	80109e0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 80109dc:	2303      	movs	r3, #3
 80109de:	e006      	b.n	80109ee <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	691b      	ldr	r3, [r3, #16]
 80109e4:	f003 0301 	and.w	r3, r3, #1
 80109e8:	2b01      	cmp	r3, #1
 80109ea:	d0f1      	beq.n	80109d0 <USB_CoreReset+0x34>

  return HAL_OK;
 80109ec:	2300      	movs	r3, #0
}
 80109ee:	4618      	mov	r0, r3
 80109f0:	3714      	adds	r7, #20
 80109f2:	46bd      	mov	sp, r7
 80109f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f8:	4770      	bx	lr
 80109fa:	bf00      	nop
 80109fc:	00030d40 	.word	0x00030d40

08010a00 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010a00:	b580      	push	{r7, lr}
 8010a02:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8010a04:	4904      	ldr	r1, [pc, #16]	; (8010a18 <MX_FATFS_Init+0x18>)
 8010a06:	4805      	ldr	r0, [pc, #20]	; (8010a1c <MX_FATFS_Init+0x1c>)
 8010a08:	f004 fffe 	bl	8015a08 <FATFS_LinkDriver>
 8010a0c:	4603      	mov	r3, r0
 8010a0e:	461a      	mov	r2, r3
 8010a10:	4b03      	ldr	r3, [pc, #12]	; (8010a20 <MX_FATFS_Init+0x20>)
 8010a12:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010a14:	bf00      	nop
 8010a16:	bd80      	pop	{r7, pc}
 8010a18:	2000723c 	.word	0x2000723c
 8010a1c:	20000064 	.word	0x20000064
 8010a20:	20007240 	.word	0x20007240

08010a24 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8010a24:	b480      	push	{r7}
 8010a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8010a28:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a32:	4770      	bx	lr

08010a34 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8010a34:	b580      	push	{r7, lr}
 8010a36:	b082      	sub	sp, #8
 8010a38:	af00      	add	r7, sp, #0
 8010a3a:	4603      	mov	r3, r0
 8010a3c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8010a3e:	79fb      	ldrb	r3, [r7, #7]
 8010a40:	4618      	mov	r0, r3
 8010a42:	f000 f9dd 	bl	8010e00 <USER_SPI_initialize>
 8010a46:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8010a48:	4618      	mov	r0, r3
 8010a4a:	3708      	adds	r7, #8
 8010a4c:	46bd      	mov	sp, r7
 8010a4e:	bd80      	pop	{r7, pc}

08010a50 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8010a50:	b580      	push	{r7, lr}
 8010a52:	b082      	sub	sp, #8
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	4603      	mov	r3, r0
 8010a58:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8010a5a:	79fb      	ldrb	r3, [r7, #7]
 8010a5c:	4618      	mov	r0, r3
 8010a5e:	f000 fab9 	bl	8010fd4 <USER_SPI_status>
 8010a62:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8010a64:	4618      	mov	r0, r3
 8010a66:	3708      	adds	r7, #8
 8010a68:	46bd      	mov	sp, r7
 8010a6a:	bd80      	pop	{r7, pc}

08010a6c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8010a6c:	b580      	push	{r7, lr}
 8010a6e:	b084      	sub	sp, #16
 8010a70:	af00      	add	r7, sp, #0
 8010a72:	60b9      	str	r1, [r7, #8]
 8010a74:	607a      	str	r2, [r7, #4]
 8010a76:	603b      	str	r3, [r7, #0]
 8010a78:	4603      	mov	r3, r0
 8010a7a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8010a7c:	7bf8      	ldrb	r0, [r7, #15]
 8010a7e:	683b      	ldr	r3, [r7, #0]
 8010a80:	687a      	ldr	r2, [r7, #4]
 8010a82:	68b9      	ldr	r1, [r7, #8]
 8010a84:	f000 fabc 	bl	8011000 <USER_SPI_read>
 8010a88:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8010a8a:	4618      	mov	r0, r3
 8010a8c:	3710      	adds	r7, #16
 8010a8e:	46bd      	mov	sp, r7
 8010a90:	bd80      	pop	{r7, pc}

08010a92 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8010a92:	b580      	push	{r7, lr}
 8010a94:	b084      	sub	sp, #16
 8010a96:	af00      	add	r7, sp, #0
 8010a98:	60b9      	str	r1, [r7, #8]
 8010a9a:	607a      	str	r2, [r7, #4]
 8010a9c:	603b      	str	r3, [r7, #0]
 8010a9e:	4603      	mov	r3, r0
 8010aa0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8010aa2:	7bf8      	ldrb	r0, [r7, #15]
 8010aa4:	683b      	ldr	r3, [r7, #0]
 8010aa6:	687a      	ldr	r2, [r7, #4]
 8010aa8:	68b9      	ldr	r1, [r7, #8]
 8010aaa:	f000 fb0f 	bl	80110cc <USER_SPI_write>
 8010aae:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8010ab0:	4618      	mov	r0, r3
 8010ab2:	3710      	adds	r7, #16
 8010ab4:	46bd      	mov	sp, r7
 8010ab6:	bd80      	pop	{r7, pc}

08010ab8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8010ab8:	b580      	push	{r7, lr}
 8010aba:	b082      	sub	sp, #8
 8010abc:	af00      	add	r7, sp, #0
 8010abe:	4603      	mov	r3, r0
 8010ac0:	603a      	str	r2, [r7, #0]
 8010ac2:	71fb      	strb	r3, [r7, #7]
 8010ac4:	460b      	mov	r3, r1
 8010ac6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8010ac8:	79b9      	ldrb	r1, [r7, #6]
 8010aca:	79fb      	ldrb	r3, [r7, #7]
 8010acc:	683a      	ldr	r2, [r7, #0]
 8010ace:	4618      	mov	r0, r3
 8010ad0:	f000 fb78 	bl	80111c4 <USER_SPI_ioctl>
 8010ad4:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	3708      	adds	r7, #8
 8010ada:	46bd      	mov	sp, r7
 8010adc:	bd80      	pop	{r7, pc}
	...

08010ae0 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	b082      	sub	sp, #8
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8010ae8:	f7f7 fec2 	bl	8008870 <HAL_GetTick>
 8010aec:	4603      	mov	r3, r0
 8010aee:	4a04      	ldr	r2, [pc, #16]	; (8010b00 <SPI_Timer_On+0x20>)
 8010af0:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8010af2:	4a04      	ldr	r2, [pc, #16]	; (8010b04 <SPI_Timer_On+0x24>)
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	6013      	str	r3, [r2, #0]
}
 8010af8:	bf00      	nop
 8010afa:	3708      	adds	r7, #8
 8010afc:	46bd      	mov	sp, r7
 8010afe:	bd80      	pop	{r7, pc}
 8010b00:	200076a8 	.word	0x200076a8
 8010b04:	200076ac 	.word	0x200076ac

08010b08 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8010b08:	b580      	push	{r7, lr}
 8010b0a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8010b0c:	f7f7 feb0 	bl	8008870 <HAL_GetTick>
 8010b10:	4602      	mov	r2, r0
 8010b12:	4b06      	ldr	r3, [pc, #24]	; (8010b2c <SPI_Timer_Status+0x24>)
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	1ad2      	subs	r2, r2, r3
 8010b18:	4b05      	ldr	r3, [pc, #20]	; (8010b30 <SPI_Timer_Status+0x28>)
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	429a      	cmp	r2, r3
 8010b1e:	bf34      	ite	cc
 8010b20:	2301      	movcc	r3, #1
 8010b22:	2300      	movcs	r3, #0
 8010b24:	b2db      	uxtb	r3, r3
}
 8010b26:	4618      	mov	r0, r3
 8010b28:	bd80      	pop	{r7, pc}
 8010b2a:	bf00      	nop
 8010b2c:	200076a8 	.word	0x200076a8
 8010b30:	200076ac 	.word	0x200076ac

08010b34 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8010b34:	b580      	push	{r7, lr}
 8010b36:	b086      	sub	sp, #24
 8010b38:	af02      	add	r7, sp, #8
 8010b3a:	4603      	mov	r3, r0
 8010b3c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8010b3e:	f107 020f 	add.w	r2, r7, #15
 8010b42:	1df9      	adds	r1, r7, #7
 8010b44:	2332      	movs	r3, #50	; 0x32
 8010b46:	9300      	str	r3, [sp, #0]
 8010b48:	2301      	movs	r3, #1
 8010b4a:	4804      	ldr	r0, [pc, #16]	; (8010b5c <xchg_spi+0x28>)
 8010b4c:	f7fc ff68 	bl	800da20 <HAL_SPI_TransmitReceive>
    return rxDat;
 8010b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b52:	4618      	mov	r0, r3
 8010b54:	3710      	adds	r7, #16
 8010b56:	46bd      	mov	sp, r7
 8010b58:	bd80      	pop	{r7, pc}
 8010b5a:	bf00      	nop
 8010b5c:	20005fd0 	.word	0x20005fd0

08010b60 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8010b60:	b590      	push	{r4, r7, lr}
 8010b62:	b085      	sub	sp, #20
 8010b64:	af00      	add	r7, sp, #0
 8010b66:	6078      	str	r0, [r7, #4]
 8010b68:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8010b6a:	2300      	movs	r3, #0
 8010b6c:	60fb      	str	r3, [r7, #12]
 8010b6e:	e00a      	b.n	8010b86 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8010b70:	687a      	ldr	r2, [r7, #4]
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	18d4      	adds	r4, r2, r3
 8010b76:	20ff      	movs	r0, #255	; 0xff
 8010b78:	f7ff ffdc 	bl	8010b34 <xchg_spi>
 8010b7c:	4603      	mov	r3, r0
 8010b7e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8010b80:	68fb      	ldr	r3, [r7, #12]
 8010b82:	3301      	adds	r3, #1
 8010b84:	60fb      	str	r3, [r7, #12]
 8010b86:	68fa      	ldr	r2, [r7, #12]
 8010b88:	683b      	ldr	r3, [r7, #0]
 8010b8a:	429a      	cmp	r2, r3
 8010b8c:	d3f0      	bcc.n	8010b70 <rcvr_spi_multi+0x10>
	}
}
 8010b8e:	bf00      	nop
 8010b90:	bf00      	nop
 8010b92:	3714      	adds	r7, #20
 8010b94:	46bd      	mov	sp, r7
 8010b96:	bd90      	pop	{r4, r7, pc}

08010b98 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8010b98:	b580      	push	{r7, lr}
 8010b9a:	b084      	sub	sp, #16
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	6078      	str	r0, [r7, #4]
 8010ba0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8010ba2:	2300      	movs	r3, #0
 8010ba4:	60fb      	str	r3, [r7, #12]
 8010ba6:	e009      	b.n	8010bbc <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8010ba8:	687a      	ldr	r2, [r7, #4]
 8010baa:	68fb      	ldr	r3, [r7, #12]
 8010bac:	4413      	add	r3, r2
 8010bae:	781b      	ldrb	r3, [r3, #0]
 8010bb0:	4618      	mov	r0, r3
 8010bb2:	f7ff ffbf 	bl	8010b34 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	3301      	adds	r3, #1
 8010bba:	60fb      	str	r3, [r7, #12]
 8010bbc:	68fa      	ldr	r2, [r7, #12]
 8010bbe:	683b      	ldr	r3, [r7, #0]
 8010bc0:	429a      	cmp	r2, r3
 8010bc2:	d3f1      	bcc.n	8010ba8 <xmit_spi_multi+0x10>
	}
}
 8010bc4:	bf00      	nop
 8010bc6:	bf00      	nop
 8010bc8:	3710      	adds	r7, #16
 8010bca:	46bd      	mov	sp, r7
 8010bcc:	bd80      	pop	{r7, pc}

08010bce <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8010bce:	b580      	push	{r7, lr}
 8010bd0:	b086      	sub	sp, #24
 8010bd2:	af00      	add	r7, sp, #0
 8010bd4:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8010bd6:	f7f7 fe4b 	bl	8008870 <HAL_GetTick>
 8010bda:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8010be0:	20ff      	movs	r0, #255	; 0xff
 8010be2:	f7ff ffa7 	bl	8010b34 <xchg_spi>
 8010be6:	4603      	mov	r3, r0
 8010be8:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8010bea:	7bfb      	ldrb	r3, [r7, #15]
 8010bec:	2bff      	cmp	r3, #255	; 0xff
 8010bee:	d007      	beq.n	8010c00 <wait_ready+0x32>
 8010bf0:	f7f7 fe3e 	bl	8008870 <HAL_GetTick>
 8010bf4:	4602      	mov	r2, r0
 8010bf6:	697b      	ldr	r3, [r7, #20]
 8010bf8:	1ad3      	subs	r3, r2, r3
 8010bfa:	693a      	ldr	r2, [r7, #16]
 8010bfc:	429a      	cmp	r2, r3
 8010bfe:	d8ef      	bhi.n	8010be0 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8010c00:	7bfb      	ldrb	r3, [r7, #15]
 8010c02:	2bff      	cmp	r3, #255	; 0xff
 8010c04:	bf0c      	ite	eq
 8010c06:	2301      	moveq	r3, #1
 8010c08:	2300      	movne	r3, #0
 8010c0a:	b2db      	uxtb	r3, r3
}
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	3718      	adds	r7, #24
 8010c10:	46bd      	mov	sp, r7
 8010c12:	bd80      	pop	{r7, pc}

08010c14 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8010c14:	b580      	push	{r7, lr}
 8010c16:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8010c18:	2201      	movs	r2, #1
 8010c1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8010c1e:	4804      	ldr	r0, [pc, #16]	; (8010c30 <despiselect+0x1c>)
 8010c20:	f7f8 fd3e 	bl	80096a0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8010c24:	20ff      	movs	r0, #255	; 0xff
 8010c26:	f7ff ff85 	bl	8010b34 <xchg_spi>

}
 8010c2a:	bf00      	nop
 8010c2c:	bd80      	pop	{r7, pc}
 8010c2e:	bf00      	nop
 8010c30:	40021400 	.word	0x40021400

08010c34 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8010c34:	b580      	push	{r7, lr}
 8010c36:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8010c38:	2200      	movs	r2, #0
 8010c3a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8010c3e:	480a      	ldr	r0, [pc, #40]	; (8010c68 <spiselect+0x34>)
 8010c40:	f7f8 fd2e 	bl	80096a0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8010c44:	20ff      	movs	r0, #255	; 0xff
 8010c46:	f7ff ff75 	bl	8010b34 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8010c4a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8010c4e:	f7ff ffbe 	bl	8010bce <wait_ready>
 8010c52:	4603      	mov	r3, r0
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d001      	beq.n	8010c5c <spiselect+0x28>
 8010c58:	2301      	movs	r3, #1
 8010c5a:	e002      	b.n	8010c62 <spiselect+0x2e>

	despiselect();
 8010c5c:	f7ff ffda 	bl	8010c14 <despiselect>
	return 0;	/* Timeout */
 8010c60:	2300      	movs	r3, #0
}
 8010c62:	4618      	mov	r0, r3
 8010c64:	bd80      	pop	{r7, pc}
 8010c66:	bf00      	nop
 8010c68:	40021400 	.word	0x40021400

08010c6c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8010c6c:	b580      	push	{r7, lr}
 8010c6e:	b084      	sub	sp, #16
 8010c70:	af00      	add	r7, sp, #0
 8010c72:	6078      	str	r0, [r7, #4]
 8010c74:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8010c76:	20c8      	movs	r0, #200	; 0xc8
 8010c78:	f7ff ff32 	bl	8010ae0 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8010c7c:	20ff      	movs	r0, #255	; 0xff
 8010c7e:	f7ff ff59 	bl	8010b34 <xchg_spi>
 8010c82:	4603      	mov	r3, r0
 8010c84:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8010c86:	7bfb      	ldrb	r3, [r7, #15]
 8010c88:	2bff      	cmp	r3, #255	; 0xff
 8010c8a:	d104      	bne.n	8010c96 <rcvr_datablock+0x2a>
 8010c8c:	f7ff ff3c 	bl	8010b08 <SPI_Timer_Status>
 8010c90:	4603      	mov	r3, r0
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d1f2      	bne.n	8010c7c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8010c96:	7bfb      	ldrb	r3, [r7, #15]
 8010c98:	2bfe      	cmp	r3, #254	; 0xfe
 8010c9a:	d001      	beq.n	8010ca0 <rcvr_datablock+0x34>
 8010c9c:	2300      	movs	r3, #0
 8010c9e:	e00a      	b.n	8010cb6 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8010ca0:	6839      	ldr	r1, [r7, #0]
 8010ca2:	6878      	ldr	r0, [r7, #4]
 8010ca4:	f7ff ff5c 	bl	8010b60 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8010ca8:	20ff      	movs	r0, #255	; 0xff
 8010caa:	f7ff ff43 	bl	8010b34 <xchg_spi>
 8010cae:	20ff      	movs	r0, #255	; 0xff
 8010cb0:	f7ff ff40 	bl	8010b34 <xchg_spi>

	return 1;						/* Function succeeded */
 8010cb4:	2301      	movs	r3, #1
}
 8010cb6:	4618      	mov	r0, r3
 8010cb8:	3710      	adds	r7, #16
 8010cba:	46bd      	mov	sp, r7
 8010cbc:	bd80      	pop	{r7, pc}

08010cbe <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8010cbe:	b580      	push	{r7, lr}
 8010cc0:	b084      	sub	sp, #16
 8010cc2:	af00      	add	r7, sp, #0
 8010cc4:	6078      	str	r0, [r7, #4]
 8010cc6:	460b      	mov	r3, r1
 8010cc8:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8010cca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8010cce:	f7ff ff7e 	bl	8010bce <wait_ready>
 8010cd2:	4603      	mov	r3, r0
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d101      	bne.n	8010cdc <xmit_datablock+0x1e>
 8010cd8:	2300      	movs	r3, #0
 8010cda:	e01e      	b.n	8010d1a <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8010cdc:	78fb      	ldrb	r3, [r7, #3]
 8010cde:	4618      	mov	r0, r3
 8010ce0:	f7ff ff28 	bl	8010b34 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8010ce4:	78fb      	ldrb	r3, [r7, #3]
 8010ce6:	2bfd      	cmp	r3, #253	; 0xfd
 8010ce8:	d016      	beq.n	8010d18 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8010cea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010cee:	6878      	ldr	r0, [r7, #4]
 8010cf0:	f7ff ff52 	bl	8010b98 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8010cf4:	20ff      	movs	r0, #255	; 0xff
 8010cf6:	f7ff ff1d 	bl	8010b34 <xchg_spi>
 8010cfa:	20ff      	movs	r0, #255	; 0xff
 8010cfc:	f7ff ff1a 	bl	8010b34 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8010d00:	20ff      	movs	r0, #255	; 0xff
 8010d02:	f7ff ff17 	bl	8010b34 <xchg_spi>
 8010d06:	4603      	mov	r3, r0
 8010d08:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8010d0a:	7bfb      	ldrb	r3, [r7, #15]
 8010d0c:	f003 031f 	and.w	r3, r3, #31
 8010d10:	2b05      	cmp	r3, #5
 8010d12:	d001      	beq.n	8010d18 <xmit_datablock+0x5a>
 8010d14:	2300      	movs	r3, #0
 8010d16:	e000      	b.n	8010d1a <xmit_datablock+0x5c>
	}
	return 1;
 8010d18:	2301      	movs	r3, #1
}
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	3710      	adds	r7, #16
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	bd80      	pop	{r7, pc}

08010d22 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8010d22:	b580      	push	{r7, lr}
 8010d24:	b084      	sub	sp, #16
 8010d26:	af00      	add	r7, sp, #0
 8010d28:	4603      	mov	r3, r0
 8010d2a:	6039      	str	r1, [r7, #0]
 8010d2c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8010d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	da0e      	bge.n	8010d54 <send_cmd+0x32>
		cmd &= 0x7F;
 8010d36:	79fb      	ldrb	r3, [r7, #7]
 8010d38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010d3c:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8010d3e:	2100      	movs	r1, #0
 8010d40:	2037      	movs	r0, #55	; 0x37
 8010d42:	f7ff ffee 	bl	8010d22 <send_cmd>
 8010d46:	4603      	mov	r3, r0
 8010d48:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8010d4a:	7bbb      	ldrb	r3, [r7, #14]
 8010d4c:	2b01      	cmp	r3, #1
 8010d4e:	d901      	bls.n	8010d54 <send_cmd+0x32>
 8010d50:	7bbb      	ldrb	r3, [r7, #14]
 8010d52:	e051      	b.n	8010df8 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8010d54:	79fb      	ldrb	r3, [r7, #7]
 8010d56:	2b0c      	cmp	r3, #12
 8010d58:	d008      	beq.n	8010d6c <send_cmd+0x4a>
		despiselect();
 8010d5a:	f7ff ff5b 	bl	8010c14 <despiselect>
		if (!spiselect()) return 0xFF;
 8010d5e:	f7ff ff69 	bl	8010c34 <spiselect>
 8010d62:	4603      	mov	r3, r0
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d101      	bne.n	8010d6c <send_cmd+0x4a>
 8010d68:	23ff      	movs	r3, #255	; 0xff
 8010d6a:	e045      	b.n	8010df8 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8010d6c:	79fb      	ldrb	r3, [r7, #7]
 8010d6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010d72:	b2db      	uxtb	r3, r3
 8010d74:	4618      	mov	r0, r3
 8010d76:	f7ff fedd 	bl	8010b34 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8010d7a:	683b      	ldr	r3, [r7, #0]
 8010d7c:	0e1b      	lsrs	r3, r3, #24
 8010d7e:	b2db      	uxtb	r3, r3
 8010d80:	4618      	mov	r0, r3
 8010d82:	f7ff fed7 	bl	8010b34 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8010d86:	683b      	ldr	r3, [r7, #0]
 8010d88:	0c1b      	lsrs	r3, r3, #16
 8010d8a:	b2db      	uxtb	r3, r3
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f7ff fed1 	bl	8010b34 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8010d92:	683b      	ldr	r3, [r7, #0]
 8010d94:	0a1b      	lsrs	r3, r3, #8
 8010d96:	b2db      	uxtb	r3, r3
 8010d98:	4618      	mov	r0, r3
 8010d9a:	f7ff fecb 	bl	8010b34 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8010d9e:	683b      	ldr	r3, [r7, #0]
 8010da0:	b2db      	uxtb	r3, r3
 8010da2:	4618      	mov	r0, r3
 8010da4:	f7ff fec6 	bl	8010b34 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8010da8:	2301      	movs	r3, #1
 8010daa:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8010dac:	79fb      	ldrb	r3, [r7, #7]
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d101      	bne.n	8010db6 <send_cmd+0x94>
 8010db2:	2395      	movs	r3, #149	; 0x95
 8010db4:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8010db6:	79fb      	ldrb	r3, [r7, #7]
 8010db8:	2b08      	cmp	r3, #8
 8010dba:	d101      	bne.n	8010dc0 <send_cmd+0x9e>
 8010dbc:	2387      	movs	r3, #135	; 0x87
 8010dbe:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8010dc0:	7bfb      	ldrb	r3, [r7, #15]
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	f7ff feb6 	bl	8010b34 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8010dc8:	79fb      	ldrb	r3, [r7, #7]
 8010dca:	2b0c      	cmp	r3, #12
 8010dcc:	d102      	bne.n	8010dd4 <send_cmd+0xb2>
 8010dce:	20ff      	movs	r0, #255	; 0xff
 8010dd0:	f7ff feb0 	bl	8010b34 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8010dd4:	230a      	movs	r3, #10
 8010dd6:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8010dd8:	20ff      	movs	r0, #255	; 0xff
 8010dda:	f7ff feab 	bl	8010b34 <xchg_spi>
 8010dde:	4603      	mov	r3, r0
 8010de0:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8010de2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	da05      	bge.n	8010df6 <send_cmd+0xd4>
 8010dea:	7bfb      	ldrb	r3, [r7, #15]
 8010dec:	3b01      	subs	r3, #1
 8010dee:	73fb      	strb	r3, [r7, #15]
 8010df0:	7bfb      	ldrb	r3, [r7, #15]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d1f0      	bne.n	8010dd8 <send_cmd+0xb6>

	return res;							/* Return received response */
 8010df6:	7bbb      	ldrb	r3, [r7, #14]
}
 8010df8:	4618      	mov	r0, r3
 8010dfa:	3710      	adds	r7, #16
 8010dfc:	46bd      	mov	sp, r7
 8010dfe:	bd80      	pop	{r7, pc}

08010e00 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8010e00:	b590      	push	{r4, r7, lr}
 8010e02:	b085      	sub	sp, #20
 8010e04:	af00      	add	r7, sp, #0
 8010e06:	4603      	mov	r3, r0
 8010e08:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8010e0a:	79fb      	ldrb	r3, [r7, #7]
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d001      	beq.n	8010e14 <USER_SPI_initialize+0x14>
 8010e10:	2301      	movs	r3, #1
 8010e12:	e0d4      	b.n	8010fbe <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8010e14:	4b6c      	ldr	r3, [pc, #432]	; (8010fc8 <USER_SPI_initialize+0x1c8>)
 8010e16:	781b      	ldrb	r3, [r3, #0]
 8010e18:	b2db      	uxtb	r3, r3
 8010e1a:	f003 0302 	and.w	r3, r3, #2
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d003      	beq.n	8010e2a <USER_SPI_initialize+0x2a>
 8010e22:	4b69      	ldr	r3, [pc, #420]	; (8010fc8 <USER_SPI_initialize+0x1c8>)
 8010e24:	781b      	ldrb	r3, [r3, #0]
 8010e26:	b2db      	uxtb	r3, r3
 8010e28:	e0c9      	b.n	8010fbe <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8010e2a:	4b68      	ldr	r3, [pc, #416]	; (8010fcc <USER_SPI_initialize+0x1cc>)
 8010e2c:	681b      	ldr	r3, [r3, #0]
 8010e2e:	681a      	ldr	r2, [r3, #0]
 8010e30:	4b66      	ldr	r3, [pc, #408]	; (8010fcc <USER_SPI_initialize+0x1cc>)
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 8010e38:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8010e3a:	230a      	movs	r3, #10
 8010e3c:	73fb      	strb	r3, [r7, #15]
 8010e3e:	e005      	b.n	8010e4c <USER_SPI_initialize+0x4c>
 8010e40:	20ff      	movs	r0, #255	; 0xff
 8010e42:	f7ff fe77 	bl	8010b34 <xchg_spi>
 8010e46:	7bfb      	ldrb	r3, [r7, #15]
 8010e48:	3b01      	subs	r3, #1
 8010e4a:	73fb      	strb	r3, [r7, #15]
 8010e4c:	7bfb      	ldrb	r3, [r7, #15]
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d1f6      	bne.n	8010e40 <USER_SPI_initialize+0x40>

	ty = 0;
 8010e52:	2300      	movs	r3, #0
 8010e54:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8010e56:	2100      	movs	r1, #0
 8010e58:	2000      	movs	r0, #0
 8010e5a:	f7ff ff62 	bl	8010d22 <send_cmd>
 8010e5e:	4603      	mov	r3, r0
 8010e60:	2b01      	cmp	r3, #1
 8010e62:	f040 808b 	bne.w	8010f7c <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8010e66:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8010e6a:	f7ff fe39 	bl	8010ae0 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8010e6e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010e72:	2008      	movs	r0, #8
 8010e74:	f7ff ff55 	bl	8010d22 <send_cmd>
 8010e78:	4603      	mov	r3, r0
 8010e7a:	2b01      	cmp	r3, #1
 8010e7c:	d151      	bne.n	8010f22 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8010e7e:	2300      	movs	r3, #0
 8010e80:	73fb      	strb	r3, [r7, #15]
 8010e82:	e00d      	b.n	8010ea0 <USER_SPI_initialize+0xa0>
 8010e84:	7bfc      	ldrb	r4, [r7, #15]
 8010e86:	20ff      	movs	r0, #255	; 0xff
 8010e88:	f7ff fe54 	bl	8010b34 <xchg_spi>
 8010e8c:	4603      	mov	r3, r0
 8010e8e:	461a      	mov	r2, r3
 8010e90:	f107 0310 	add.w	r3, r7, #16
 8010e94:	4423      	add	r3, r4
 8010e96:	f803 2c08 	strb.w	r2, [r3, #-8]
 8010e9a:	7bfb      	ldrb	r3, [r7, #15]
 8010e9c:	3301      	adds	r3, #1
 8010e9e:	73fb      	strb	r3, [r7, #15]
 8010ea0:	7bfb      	ldrb	r3, [r7, #15]
 8010ea2:	2b03      	cmp	r3, #3
 8010ea4:	d9ee      	bls.n	8010e84 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8010ea6:	7abb      	ldrb	r3, [r7, #10]
 8010ea8:	2b01      	cmp	r3, #1
 8010eaa:	d167      	bne.n	8010f7c <USER_SPI_initialize+0x17c>
 8010eac:	7afb      	ldrb	r3, [r7, #11]
 8010eae:	2baa      	cmp	r3, #170	; 0xaa
 8010eb0:	d164      	bne.n	8010f7c <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8010eb2:	bf00      	nop
 8010eb4:	f7ff fe28 	bl	8010b08 <SPI_Timer_Status>
 8010eb8:	4603      	mov	r3, r0
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d007      	beq.n	8010ece <USER_SPI_initialize+0xce>
 8010ebe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8010ec2:	20a9      	movs	r0, #169	; 0xa9
 8010ec4:	f7ff ff2d 	bl	8010d22 <send_cmd>
 8010ec8:	4603      	mov	r3, r0
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d1f2      	bne.n	8010eb4 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8010ece:	f7ff fe1b 	bl	8010b08 <SPI_Timer_Status>
 8010ed2:	4603      	mov	r3, r0
 8010ed4:	2b00      	cmp	r3, #0
 8010ed6:	d051      	beq.n	8010f7c <USER_SPI_initialize+0x17c>
 8010ed8:	2100      	movs	r1, #0
 8010eda:	203a      	movs	r0, #58	; 0x3a
 8010edc:	f7ff ff21 	bl	8010d22 <send_cmd>
 8010ee0:	4603      	mov	r3, r0
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d14a      	bne.n	8010f7c <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8010ee6:	2300      	movs	r3, #0
 8010ee8:	73fb      	strb	r3, [r7, #15]
 8010eea:	e00d      	b.n	8010f08 <USER_SPI_initialize+0x108>
 8010eec:	7bfc      	ldrb	r4, [r7, #15]
 8010eee:	20ff      	movs	r0, #255	; 0xff
 8010ef0:	f7ff fe20 	bl	8010b34 <xchg_spi>
 8010ef4:	4603      	mov	r3, r0
 8010ef6:	461a      	mov	r2, r3
 8010ef8:	f107 0310 	add.w	r3, r7, #16
 8010efc:	4423      	add	r3, r4
 8010efe:	f803 2c08 	strb.w	r2, [r3, #-8]
 8010f02:	7bfb      	ldrb	r3, [r7, #15]
 8010f04:	3301      	adds	r3, #1
 8010f06:	73fb      	strb	r3, [r7, #15]
 8010f08:	7bfb      	ldrb	r3, [r7, #15]
 8010f0a:	2b03      	cmp	r3, #3
 8010f0c:	d9ee      	bls.n	8010eec <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8010f0e:	7a3b      	ldrb	r3, [r7, #8]
 8010f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d001      	beq.n	8010f1c <USER_SPI_initialize+0x11c>
 8010f18:	230c      	movs	r3, #12
 8010f1a:	e000      	b.n	8010f1e <USER_SPI_initialize+0x11e>
 8010f1c:	2304      	movs	r3, #4
 8010f1e:	737b      	strb	r3, [r7, #13]
 8010f20:	e02c      	b.n	8010f7c <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8010f22:	2100      	movs	r1, #0
 8010f24:	20a9      	movs	r0, #169	; 0xa9
 8010f26:	f7ff fefc 	bl	8010d22 <send_cmd>
 8010f2a:	4603      	mov	r3, r0
 8010f2c:	2b01      	cmp	r3, #1
 8010f2e:	d804      	bhi.n	8010f3a <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8010f30:	2302      	movs	r3, #2
 8010f32:	737b      	strb	r3, [r7, #13]
 8010f34:	23a9      	movs	r3, #169	; 0xa9
 8010f36:	73bb      	strb	r3, [r7, #14]
 8010f38:	e003      	b.n	8010f42 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8010f3a:	2301      	movs	r3, #1
 8010f3c:	737b      	strb	r3, [r7, #13]
 8010f3e:	2301      	movs	r3, #1
 8010f40:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8010f42:	bf00      	nop
 8010f44:	f7ff fde0 	bl	8010b08 <SPI_Timer_Status>
 8010f48:	4603      	mov	r3, r0
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d007      	beq.n	8010f5e <USER_SPI_initialize+0x15e>
 8010f4e:	7bbb      	ldrb	r3, [r7, #14]
 8010f50:	2100      	movs	r1, #0
 8010f52:	4618      	mov	r0, r3
 8010f54:	f7ff fee5 	bl	8010d22 <send_cmd>
 8010f58:	4603      	mov	r3, r0
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d1f2      	bne.n	8010f44 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8010f5e:	f7ff fdd3 	bl	8010b08 <SPI_Timer_Status>
 8010f62:	4603      	mov	r3, r0
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	d007      	beq.n	8010f78 <USER_SPI_initialize+0x178>
 8010f68:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010f6c:	2010      	movs	r0, #16
 8010f6e:	f7ff fed8 	bl	8010d22 <send_cmd>
 8010f72:	4603      	mov	r3, r0
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d001      	beq.n	8010f7c <USER_SPI_initialize+0x17c>
				ty = 0;
 8010f78:	2300      	movs	r3, #0
 8010f7a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8010f7c:	4a14      	ldr	r2, [pc, #80]	; (8010fd0 <USER_SPI_initialize+0x1d0>)
 8010f7e:	7b7b      	ldrb	r3, [r7, #13]
 8010f80:	7013      	strb	r3, [r2, #0]
	despiselect();
 8010f82:	f7ff fe47 	bl	8010c14 <despiselect>

	if (ty) {			/* OK */
 8010f86:	7b7b      	ldrb	r3, [r7, #13]
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d012      	beq.n	8010fb2 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8010f8c:	4b0f      	ldr	r3, [pc, #60]	; (8010fcc <USER_SPI_initialize+0x1cc>)
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8010f96:	4b0d      	ldr	r3, [pc, #52]	; (8010fcc <USER_SPI_initialize+0x1cc>)
 8010f98:	681b      	ldr	r3, [r3, #0]
 8010f9a:	f042 0218 	orr.w	r2, r2, #24
 8010f9e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8010fa0:	4b09      	ldr	r3, [pc, #36]	; (8010fc8 <USER_SPI_initialize+0x1c8>)
 8010fa2:	781b      	ldrb	r3, [r3, #0]
 8010fa4:	b2db      	uxtb	r3, r3
 8010fa6:	f023 0301 	bic.w	r3, r3, #1
 8010faa:	b2da      	uxtb	r2, r3
 8010fac:	4b06      	ldr	r3, [pc, #24]	; (8010fc8 <USER_SPI_initialize+0x1c8>)
 8010fae:	701a      	strb	r2, [r3, #0]
 8010fb0:	e002      	b.n	8010fb8 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8010fb2:	4b05      	ldr	r3, [pc, #20]	; (8010fc8 <USER_SPI_initialize+0x1c8>)
 8010fb4:	2201      	movs	r2, #1
 8010fb6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8010fb8:	4b03      	ldr	r3, [pc, #12]	; (8010fc8 <USER_SPI_initialize+0x1c8>)
 8010fba:	781b      	ldrb	r3, [r3, #0]
 8010fbc:	b2db      	uxtb	r3, r3
}
 8010fbe:	4618      	mov	r0, r3
 8010fc0:	3714      	adds	r7, #20
 8010fc2:	46bd      	mov	sp, r7
 8010fc4:	bd90      	pop	{r4, r7, pc}
 8010fc6:	bf00      	nop
 8010fc8:	20000078 	.word	0x20000078
 8010fcc:	20005fd0 	.word	0x20005fd0
 8010fd0:	20000830 	.word	0x20000830

08010fd4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8010fd4:	b480      	push	{r7}
 8010fd6:	b083      	sub	sp, #12
 8010fd8:	af00      	add	r7, sp, #0
 8010fda:	4603      	mov	r3, r0
 8010fdc:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8010fde:	79fb      	ldrb	r3, [r7, #7]
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d001      	beq.n	8010fe8 <USER_SPI_status+0x14>
 8010fe4:	2301      	movs	r3, #1
 8010fe6:	e002      	b.n	8010fee <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8010fe8:	4b04      	ldr	r3, [pc, #16]	; (8010ffc <USER_SPI_status+0x28>)
 8010fea:	781b      	ldrb	r3, [r3, #0]
 8010fec:	b2db      	uxtb	r3, r3
}
 8010fee:	4618      	mov	r0, r3
 8010ff0:	370c      	adds	r7, #12
 8010ff2:	46bd      	mov	sp, r7
 8010ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ff8:	4770      	bx	lr
 8010ffa:	bf00      	nop
 8010ffc:	20000078 	.word	0x20000078

08011000 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8011000:	b580      	push	{r7, lr}
 8011002:	b084      	sub	sp, #16
 8011004:	af00      	add	r7, sp, #0
 8011006:	60b9      	str	r1, [r7, #8]
 8011008:	607a      	str	r2, [r7, #4]
 801100a:	603b      	str	r3, [r7, #0]
 801100c:	4603      	mov	r3, r0
 801100e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8011010:	7bfb      	ldrb	r3, [r7, #15]
 8011012:	2b00      	cmp	r3, #0
 8011014:	d102      	bne.n	801101c <USER_SPI_read+0x1c>
 8011016:	683b      	ldr	r3, [r7, #0]
 8011018:	2b00      	cmp	r3, #0
 801101a:	d101      	bne.n	8011020 <USER_SPI_read+0x20>
 801101c:	2304      	movs	r3, #4
 801101e:	e04d      	b.n	80110bc <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8011020:	4b28      	ldr	r3, [pc, #160]	; (80110c4 <USER_SPI_read+0xc4>)
 8011022:	781b      	ldrb	r3, [r3, #0]
 8011024:	b2db      	uxtb	r3, r3
 8011026:	f003 0301 	and.w	r3, r3, #1
 801102a:	2b00      	cmp	r3, #0
 801102c:	d001      	beq.n	8011032 <USER_SPI_read+0x32>
 801102e:	2303      	movs	r3, #3
 8011030:	e044      	b.n	80110bc <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8011032:	4b25      	ldr	r3, [pc, #148]	; (80110c8 <USER_SPI_read+0xc8>)
 8011034:	781b      	ldrb	r3, [r3, #0]
 8011036:	f003 0308 	and.w	r3, r3, #8
 801103a:	2b00      	cmp	r3, #0
 801103c:	d102      	bne.n	8011044 <USER_SPI_read+0x44>
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	025b      	lsls	r3, r3, #9
 8011042:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8011044:	683b      	ldr	r3, [r7, #0]
 8011046:	2b01      	cmp	r3, #1
 8011048:	d111      	bne.n	801106e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 801104a:	6879      	ldr	r1, [r7, #4]
 801104c:	2011      	movs	r0, #17
 801104e:	f7ff fe68 	bl	8010d22 <send_cmd>
 8011052:	4603      	mov	r3, r0
 8011054:	2b00      	cmp	r3, #0
 8011056:	d129      	bne.n	80110ac <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8011058:	f44f 7100 	mov.w	r1, #512	; 0x200
 801105c:	68b8      	ldr	r0, [r7, #8]
 801105e:	f7ff fe05 	bl	8010c6c <rcvr_datablock>
 8011062:	4603      	mov	r3, r0
 8011064:	2b00      	cmp	r3, #0
 8011066:	d021      	beq.n	80110ac <USER_SPI_read+0xac>
			count = 0;
 8011068:	2300      	movs	r3, #0
 801106a:	603b      	str	r3, [r7, #0]
 801106c:	e01e      	b.n	80110ac <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 801106e:	6879      	ldr	r1, [r7, #4]
 8011070:	2012      	movs	r0, #18
 8011072:	f7ff fe56 	bl	8010d22 <send_cmd>
 8011076:	4603      	mov	r3, r0
 8011078:	2b00      	cmp	r3, #0
 801107a:	d117      	bne.n	80110ac <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 801107c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8011080:	68b8      	ldr	r0, [r7, #8]
 8011082:	f7ff fdf3 	bl	8010c6c <rcvr_datablock>
 8011086:	4603      	mov	r3, r0
 8011088:	2b00      	cmp	r3, #0
 801108a:	d00a      	beq.n	80110a2 <USER_SPI_read+0xa2>
				buff += 512;
 801108c:	68bb      	ldr	r3, [r7, #8]
 801108e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8011092:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8011094:	683b      	ldr	r3, [r7, #0]
 8011096:	3b01      	subs	r3, #1
 8011098:	603b      	str	r3, [r7, #0]
 801109a:	683b      	ldr	r3, [r7, #0]
 801109c:	2b00      	cmp	r3, #0
 801109e:	d1ed      	bne.n	801107c <USER_SPI_read+0x7c>
 80110a0:	e000      	b.n	80110a4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80110a2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80110a4:	2100      	movs	r1, #0
 80110a6:	200c      	movs	r0, #12
 80110a8:	f7ff fe3b 	bl	8010d22 <send_cmd>
		}
	}
	despiselect();
 80110ac:	f7ff fdb2 	bl	8010c14 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80110b0:	683b      	ldr	r3, [r7, #0]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	bf14      	ite	ne
 80110b6:	2301      	movne	r3, #1
 80110b8:	2300      	moveq	r3, #0
 80110ba:	b2db      	uxtb	r3, r3
}
 80110bc:	4618      	mov	r0, r3
 80110be:	3710      	adds	r7, #16
 80110c0:	46bd      	mov	sp, r7
 80110c2:	bd80      	pop	{r7, pc}
 80110c4:	20000078 	.word	0x20000078
 80110c8:	20000830 	.word	0x20000830

080110cc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80110cc:	b580      	push	{r7, lr}
 80110ce:	b084      	sub	sp, #16
 80110d0:	af00      	add	r7, sp, #0
 80110d2:	60b9      	str	r1, [r7, #8]
 80110d4:	607a      	str	r2, [r7, #4]
 80110d6:	603b      	str	r3, [r7, #0]
 80110d8:	4603      	mov	r3, r0
 80110da:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80110dc:	7bfb      	ldrb	r3, [r7, #15]
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d102      	bne.n	80110e8 <USER_SPI_write+0x1c>
 80110e2:	683b      	ldr	r3, [r7, #0]
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d101      	bne.n	80110ec <USER_SPI_write+0x20>
 80110e8:	2304      	movs	r3, #4
 80110ea:	e063      	b.n	80111b4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80110ec:	4b33      	ldr	r3, [pc, #204]	; (80111bc <USER_SPI_write+0xf0>)
 80110ee:	781b      	ldrb	r3, [r3, #0]
 80110f0:	b2db      	uxtb	r3, r3
 80110f2:	f003 0301 	and.w	r3, r3, #1
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d001      	beq.n	80110fe <USER_SPI_write+0x32>
 80110fa:	2303      	movs	r3, #3
 80110fc:	e05a      	b.n	80111b4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80110fe:	4b2f      	ldr	r3, [pc, #188]	; (80111bc <USER_SPI_write+0xf0>)
 8011100:	781b      	ldrb	r3, [r3, #0]
 8011102:	b2db      	uxtb	r3, r3
 8011104:	f003 0304 	and.w	r3, r3, #4
 8011108:	2b00      	cmp	r3, #0
 801110a:	d001      	beq.n	8011110 <USER_SPI_write+0x44>
 801110c:	2302      	movs	r3, #2
 801110e:	e051      	b.n	80111b4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8011110:	4b2b      	ldr	r3, [pc, #172]	; (80111c0 <USER_SPI_write+0xf4>)
 8011112:	781b      	ldrb	r3, [r3, #0]
 8011114:	f003 0308 	and.w	r3, r3, #8
 8011118:	2b00      	cmp	r3, #0
 801111a:	d102      	bne.n	8011122 <USER_SPI_write+0x56>
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	025b      	lsls	r3, r3, #9
 8011120:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8011122:	683b      	ldr	r3, [r7, #0]
 8011124:	2b01      	cmp	r3, #1
 8011126:	d110      	bne.n	801114a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8011128:	6879      	ldr	r1, [r7, #4]
 801112a:	2018      	movs	r0, #24
 801112c:	f7ff fdf9 	bl	8010d22 <send_cmd>
 8011130:	4603      	mov	r3, r0
 8011132:	2b00      	cmp	r3, #0
 8011134:	d136      	bne.n	80111a4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8011136:	21fe      	movs	r1, #254	; 0xfe
 8011138:	68b8      	ldr	r0, [r7, #8]
 801113a:	f7ff fdc0 	bl	8010cbe <xmit_datablock>
 801113e:	4603      	mov	r3, r0
 8011140:	2b00      	cmp	r3, #0
 8011142:	d02f      	beq.n	80111a4 <USER_SPI_write+0xd8>
			count = 0;
 8011144:	2300      	movs	r3, #0
 8011146:	603b      	str	r3, [r7, #0]
 8011148:	e02c      	b.n	80111a4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 801114a:	4b1d      	ldr	r3, [pc, #116]	; (80111c0 <USER_SPI_write+0xf4>)
 801114c:	781b      	ldrb	r3, [r3, #0]
 801114e:	f003 0306 	and.w	r3, r3, #6
 8011152:	2b00      	cmp	r3, #0
 8011154:	d003      	beq.n	801115e <USER_SPI_write+0x92>
 8011156:	6839      	ldr	r1, [r7, #0]
 8011158:	2097      	movs	r0, #151	; 0x97
 801115a:	f7ff fde2 	bl	8010d22 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 801115e:	6879      	ldr	r1, [r7, #4]
 8011160:	2019      	movs	r0, #25
 8011162:	f7ff fdde 	bl	8010d22 <send_cmd>
 8011166:	4603      	mov	r3, r0
 8011168:	2b00      	cmp	r3, #0
 801116a:	d11b      	bne.n	80111a4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 801116c:	21fc      	movs	r1, #252	; 0xfc
 801116e:	68b8      	ldr	r0, [r7, #8]
 8011170:	f7ff fda5 	bl	8010cbe <xmit_datablock>
 8011174:	4603      	mov	r3, r0
 8011176:	2b00      	cmp	r3, #0
 8011178:	d00a      	beq.n	8011190 <USER_SPI_write+0xc4>
				buff += 512;
 801117a:	68bb      	ldr	r3, [r7, #8]
 801117c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8011180:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8011182:	683b      	ldr	r3, [r7, #0]
 8011184:	3b01      	subs	r3, #1
 8011186:	603b      	str	r3, [r7, #0]
 8011188:	683b      	ldr	r3, [r7, #0]
 801118a:	2b00      	cmp	r3, #0
 801118c:	d1ee      	bne.n	801116c <USER_SPI_write+0xa0>
 801118e:	e000      	b.n	8011192 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8011190:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8011192:	21fd      	movs	r1, #253	; 0xfd
 8011194:	2000      	movs	r0, #0
 8011196:	f7ff fd92 	bl	8010cbe <xmit_datablock>
 801119a:	4603      	mov	r3, r0
 801119c:	2b00      	cmp	r3, #0
 801119e:	d101      	bne.n	80111a4 <USER_SPI_write+0xd8>
 80111a0:	2301      	movs	r3, #1
 80111a2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80111a4:	f7ff fd36 	bl	8010c14 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80111a8:	683b      	ldr	r3, [r7, #0]
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	bf14      	ite	ne
 80111ae:	2301      	movne	r3, #1
 80111b0:	2300      	moveq	r3, #0
 80111b2:	b2db      	uxtb	r3, r3
}
 80111b4:	4618      	mov	r0, r3
 80111b6:	3710      	adds	r7, #16
 80111b8:	46bd      	mov	sp, r7
 80111ba:	bd80      	pop	{r7, pc}
 80111bc:	20000078 	.word	0x20000078
 80111c0:	20000830 	.word	0x20000830

080111c4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80111c4:	b580      	push	{r7, lr}
 80111c6:	b08c      	sub	sp, #48	; 0x30
 80111c8:	af00      	add	r7, sp, #0
 80111ca:	4603      	mov	r3, r0
 80111cc:	603a      	str	r2, [r7, #0]
 80111ce:	71fb      	strb	r3, [r7, #7]
 80111d0:	460b      	mov	r3, r1
 80111d2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80111d4:	79fb      	ldrb	r3, [r7, #7]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d001      	beq.n	80111de <USER_SPI_ioctl+0x1a>
 80111da:	2304      	movs	r3, #4
 80111dc:	e15a      	b.n	8011494 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80111de:	4baf      	ldr	r3, [pc, #700]	; (801149c <USER_SPI_ioctl+0x2d8>)
 80111e0:	781b      	ldrb	r3, [r3, #0]
 80111e2:	b2db      	uxtb	r3, r3
 80111e4:	f003 0301 	and.w	r3, r3, #1
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d001      	beq.n	80111f0 <USER_SPI_ioctl+0x2c>
 80111ec:	2303      	movs	r3, #3
 80111ee:	e151      	b.n	8011494 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80111f0:	2301      	movs	r3, #1
 80111f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80111f6:	79bb      	ldrb	r3, [r7, #6]
 80111f8:	2b04      	cmp	r3, #4
 80111fa:	f200 8136 	bhi.w	801146a <USER_SPI_ioctl+0x2a6>
 80111fe:	a201      	add	r2, pc, #4	; (adr r2, 8011204 <USER_SPI_ioctl+0x40>)
 8011200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011204:	08011219 	.word	0x08011219
 8011208:	0801122d 	.word	0x0801122d
 801120c:	0801146b 	.word	0x0801146b
 8011210:	080112d9 	.word	0x080112d9
 8011214:	080113cf 	.word	0x080113cf
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8011218:	f7ff fd0c 	bl	8010c34 <spiselect>
 801121c:	4603      	mov	r3, r0
 801121e:	2b00      	cmp	r3, #0
 8011220:	f000 8127 	beq.w	8011472 <USER_SPI_ioctl+0x2ae>
 8011224:	2300      	movs	r3, #0
 8011226:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 801122a:	e122      	b.n	8011472 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 801122c:	2100      	movs	r1, #0
 801122e:	2009      	movs	r0, #9
 8011230:	f7ff fd77 	bl	8010d22 <send_cmd>
 8011234:	4603      	mov	r3, r0
 8011236:	2b00      	cmp	r3, #0
 8011238:	f040 811d 	bne.w	8011476 <USER_SPI_ioctl+0x2b2>
 801123c:	f107 030c 	add.w	r3, r7, #12
 8011240:	2110      	movs	r1, #16
 8011242:	4618      	mov	r0, r3
 8011244:	f7ff fd12 	bl	8010c6c <rcvr_datablock>
 8011248:	4603      	mov	r3, r0
 801124a:	2b00      	cmp	r3, #0
 801124c:	f000 8113 	beq.w	8011476 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8011250:	7b3b      	ldrb	r3, [r7, #12]
 8011252:	099b      	lsrs	r3, r3, #6
 8011254:	b2db      	uxtb	r3, r3
 8011256:	2b01      	cmp	r3, #1
 8011258:	d111      	bne.n	801127e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 801125a:	7d7b      	ldrb	r3, [r7, #21]
 801125c:	461a      	mov	r2, r3
 801125e:	7d3b      	ldrb	r3, [r7, #20]
 8011260:	021b      	lsls	r3, r3, #8
 8011262:	4413      	add	r3, r2
 8011264:	461a      	mov	r2, r3
 8011266:	7cfb      	ldrb	r3, [r7, #19]
 8011268:	041b      	lsls	r3, r3, #16
 801126a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 801126e:	4413      	add	r3, r2
 8011270:	3301      	adds	r3, #1
 8011272:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8011274:	69fb      	ldr	r3, [r7, #28]
 8011276:	029a      	lsls	r2, r3, #10
 8011278:	683b      	ldr	r3, [r7, #0]
 801127a:	601a      	str	r2, [r3, #0]
 801127c:	e028      	b.n	80112d0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 801127e:	7c7b      	ldrb	r3, [r7, #17]
 8011280:	f003 030f 	and.w	r3, r3, #15
 8011284:	b2da      	uxtb	r2, r3
 8011286:	7dbb      	ldrb	r3, [r7, #22]
 8011288:	09db      	lsrs	r3, r3, #7
 801128a:	b2db      	uxtb	r3, r3
 801128c:	4413      	add	r3, r2
 801128e:	b2da      	uxtb	r2, r3
 8011290:	7d7b      	ldrb	r3, [r7, #21]
 8011292:	005b      	lsls	r3, r3, #1
 8011294:	b2db      	uxtb	r3, r3
 8011296:	f003 0306 	and.w	r3, r3, #6
 801129a:	b2db      	uxtb	r3, r3
 801129c:	4413      	add	r3, r2
 801129e:	b2db      	uxtb	r3, r3
 80112a0:	3302      	adds	r3, #2
 80112a2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80112a6:	7d3b      	ldrb	r3, [r7, #20]
 80112a8:	099b      	lsrs	r3, r3, #6
 80112aa:	b2db      	uxtb	r3, r3
 80112ac:	461a      	mov	r2, r3
 80112ae:	7cfb      	ldrb	r3, [r7, #19]
 80112b0:	009b      	lsls	r3, r3, #2
 80112b2:	441a      	add	r2, r3
 80112b4:	7cbb      	ldrb	r3, [r7, #18]
 80112b6:	029b      	lsls	r3, r3, #10
 80112b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80112bc:	4413      	add	r3, r2
 80112be:	3301      	adds	r3, #1
 80112c0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80112c2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80112c6:	3b09      	subs	r3, #9
 80112c8:	69fa      	ldr	r2, [r7, #28]
 80112ca:	409a      	lsls	r2, r3
 80112cc:	683b      	ldr	r3, [r7, #0]
 80112ce:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80112d0:	2300      	movs	r3, #0
 80112d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80112d6:	e0ce      	b.n	8011476 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80112d8:	4b71      	ldr	r3, [pc, #452]	; (80114a0 <USER_SPI_ioctl+0x2dc>)
 80112da:	781b      	ldrb	r3, [r3, #0]
 80112dc:	f003 0304 	and.w	r3, r3, #4
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d031      	beq.n	8011348 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80112e4:	2100      	movs	r1, #0
 80112e6:	208d      	movs	r0, #141	; 0x8d
 80112e8:	f7ff fd1b 	bl	8010d22 <send_cmd>
 80112ec:	4603      	mov	r3, r0
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	f040 80c3 	bne.w	801147a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80112f4:	20ff      	movs	r0, #255	; 0xff
 80112f6:	f7ff fc1d 	bl	8010b34 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80112fa:	f107 030c 	add.w	r3, r7, #12
 80112fe:	2110      	movs	r1, #16
 8011300:	4618      	mov	r0, r3
 8011302:	f7ff fcb3 	bl	8010c6c <rcvr_datablock>
 8011306:	4603      	mov	r3, r0
 8011308:	2b00      	cmp	r3, #0
 801130a:	f000 80b6 	beq.w	801147a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 801130e:	2330      	movs	r3, #48	; 0x30
 8011310:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8011314:	e007      	b.n	8011326 <USER_SPI_ioctl+0x162>
 8011316:	20ff      	movs	r0, #255	; 0xff
 8011318:	f7ff fc0c 	bl	8010b34 <xchg_spi>
 801131c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8011320:	3b01      	subs	r3, #1
 8011322:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8011326:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801132a:	2b00      	cmp	r3, #0
 801132c:	d1f3      	bne.n	8011316 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 801132e:	7dbb      	ldrb	r3, [r7, #22]
 8011330:	091b      	lsrs	r3, r3, #4
 8011332:	b2db      	uxtb	r3, r3
 8011334:	461a      	mov	r2, r3
 8011336:	2310      	movs	r3, #16
 8011338:	fa03 f202 	lsl.w	r2, r3, r2
 801133c:	683b      	ldr	r3, [r7, #0]
 801133e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8011340:	2300      	movs	r3, #0
 8011342:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8011346:	e098      	b.n	801147a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8011348:	2100      	movs	r1, #0
 801134a:	2009      	movs	r0, #9
 801134c:	f7ff fce9 	bl	8010d22 <send_cmd>
 8011350:	4603      	mov	r3, r0
 8011352:	2b00      	cmp	r3, #0
 8011354:	f040 8091 	bne.w	801147a <USER_SPI_ioctl+0x2b6>
 8011358:	f107 030c 	add.w	r3, r7, #12
 801135c:	2110      	movs	r1, #16
 801135e:	4618      	mov	r0, r3
 8011360:	f7ff fc84 	bl	8010c6c <rcvr_datablock>
 8011364:	4603      	mov	r3, r0
 8011366:	2b00      	cmp	r3, #0
 8011368:	f000 8087 	beq.w	801147a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 801136c:	4b4c      	ldr	r3, [pc, #304]	; (80114a0 <USER_SPI_ioctl+0x2dc>)
 801136e:	781b      	ldrb	r3, [r3, #0]
 8011370:	f003 0302 	and.w	r3, r3, #2
 8011374:	2b00      	cmp	r3, #0
 8011376:	d012      	beq.n	801139e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8011378:	7dbb      	ldrb	r3, [r7, #22]
 801137a:	005b      	lsls	r3, r3, #1
 801137c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8011380:	7dfa      	ldrb	r2, [r7, #23]
 8011382:	09d2      	lsrs	r2, r2, #7
 8011384:	b2d2      	uxtb	r2, r2
 8011386:	4413      	add	r3, r2
 8011388:	1c5a      	adds	r2, r3, #1
 801138a:	7e7b      	ldrb	r3, [r7, #25]
 801138c:	099b      	lsrs	r3, r3, #6
 801138e:	b2db      	uxtb	r3, r3
 8011390:	3b01      	subs	r3, #1
 8011392:	fa02 f303 	lsl.w	r3, r2, r3
 8011396:	461a      	mov	r2, r3
 8011398:	683b      	ldr	r3, [r7, #0]
 801139a:	601a      	str	r2, [r3, #0]
 801139c:	e013      	b.n	80113c6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 801139e:	7dbb      	ldrb	r3, [r7, #22]
 80113a0:	109b      	asrs	r3, r3, #2
 80113a2:	b29b      	uxth	r3, r3
 80113a4:	f003 031f 	and.w	r3, r3, #31
 80113a8:	3301      	adds	r3, #1
 80113aa:	7dfa      	ldrb	r2, [r7, #23]
 80113ac:	00d2      	lsls	r2, r2, #3
 80113ae:	f002 0218 	and.w	r2, r2, #24
 80113b2:	7df9      	ldrb	r1, [r7, #23]
 80113b4:	0949      	lsrs	r1, r1, #5
 80113b6:	b2c9      	uxtb	r1, r1
 80113b8:	440a      	add	r2, r1
 80113ba:	3201      	adds	r2, #1
 80113bc:	fb02 f303 	mul.w	r3, r2, r3
 80113c0:	461a      	mov	r2, r3
 80113c2:	683b      	ldr	r3, [r7, #0]
 80113c4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80113c6:	2300      	movs	r3, #0
 80113c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80113cc:	e055      	b.n	801147a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80113ce:	4b34      	ldr	r3, [pc, #208]	; (80114a0 <USER_SPI_ioctl+0x2dc>)
 80113d0:	781b      	ldrb	r3, [r3, #0]
 80113d2:	f003 0306 	and.w	r3, r3, #6
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d051      	beq.n	801147e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80113da:	f107 020c 	add.w	r2, r7, #12
 80113de:	79fb      	ldrb	r3, [r7, #7]
 80113e0:	210b      	movs	r1, #11
 80113e2:	4618      	mov	r0, r3
 80113e4:	f7ff feee 	bl	80111c4 <USER_SPI_ioctl>
 80113e8:	4603      	mov	r3, r0
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	d149      	bne.n	8011482 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80113ee:	7b3b      	ldrb	r3, [r7, #12]
 80113f0:	099b      	lsrs	r3, r3, #6
 80113f2:	b2db      	uxtb	r3, r3
 80113f4:	2b00      	cmp	r3, #0
 80113f6:	d104      	bne.n	8011402 <USER_SPI_ioctl+0x23e>
 80113f8:	7dbb      	ldrb	r3, [r7, #22]
 80113fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d041      	beq.n	8011486 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8011402:	683b      	ldr	r3, [r7, #0]
 8011404:	623b      	str	r3, [r7, #32]
 8011406:	6a3b      	ldr	r3, [r7, #32]
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	62bb      	str	r3, [r7, #40]	; 0x28
 801140c:	6a3b      	ldr	r3, [r7, #32]
 801140e:	685b      	ldr	r3, [r3, #4]
 8011410:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8011412:	4b23      	ldr	r3, [pc, #140]	; (80114a0 <USER_SPI_ioctl+0x2dc>)
 8011414:	781b      	ldrb	r3, [r3, #0]
 8011416:	f003 0308 	and.w	r3, r3, #8
 801141a:	2b00      	cmp	r3, #0
 801141c:	d105      	bne.n	801142a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 801141e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011420:	025b      	lsls	r3, r3, #9
 8011422:	62bb      	str	r3, [r7, #40]	; 0x28
 8011424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011426:	025b      	lsls	r3, r3, #9
 8011428:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 801142a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801142c:	2020      	movs	r0, #32
 801142e:	f7ff fc78 	bl	8010d22 <send_cmd>
 8011432:	4603      	mov	r3, r0
 8011434:	2b00      	cmp	r3, #0
 8011436:	d128      	bne.n	801148a <USER_SPI_ioctl+0x2c6>
 8011438:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801143a:	2021      	movs	r0, #33	; 0x21
 801143c:	f7ff fc71 	bl	8010d22 <send_cmd>
 8011440:	4603      	mov	r3, r0
 8011442:	2b00      	cmp	r3, #0
 8011444:	d121      	bne.n	801148a <USER_SPI_ioctl+0x2c6>
 8011446:	2100      	movs	r1, #0
 8011448:	2026      	movs	r0, #38	; 0x26
 801144a:	f7ff fc6a 	bl	8010d22 <send_cmd>
 801144e:	4603      	mov	r3, r0
 8011450:	2b00      	cmp	r3, #0
 8011452:	d11a      	bne.n	801148a <USER_SPI_ioctl+0x2c6>
 8011454:	f247 5030 	movw	r0, #30000	; 0x7530
 8011458:	f7ff fbb9 	bl	8010bce <wait_ready>
 801145c:	4603      	mov	r3, r0
 801145e:	2b00      	cmp	r3, #0
 8011460:	d013      	beq.n	801148a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8011462:	2300      	movs	r3, #0
 8011464:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8011468:	e00f      	b.n	801148a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 801146a:	2304      	movs	r3, #4
 801146c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8011470:	e00c      	b.n	801148c <USER_SPI_ioctl+0x2c8>
		break;
 8011472:	bf00      	nop
 8011474:	e00a      	b.n	801148c <USER_SPI_ioctl+0x2c8>
		break;
 8011476:	bf00      	nop
 8011478:	e008      	b.n	801148c <USER_SPI_ioctl+0x2c8>
		break;
 801147a:	bf00      	nop
 801147c:	e006      	b.n	801148c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 801147e:	bf00      	nop
 8011480:	e004      	b.n	801148c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8011482:	bf00      	nop
 8011484:	e002      	b.n	801148c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8011486:	bf00      	nop
 8011488:	e000      	b.n	801148c <USER_SPI_ioctl+0x2c8>
		break;
 801148a:	bf00      	nop
	}

	despiselect();
 801148c:	f7ff fbc2 	bl	8010c14 <despiselect>

	return res;
 8011490:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8011494:	4618      	mov	r0, r3
 8011496:	3730      	adds	r7, #48	; 0x30
 8011498:	46bd      	mov	sp, r7
 801149a:	bd80      	pop	{r7, pc}
 801149c:	20000078 	.word	0x20000078
 80114a0:	20000830 	.word	0x20000830

080114a4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b084      	sub	sp, #16
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	6078      	str	r0, [r7, #4]
 80114ac:	460b      	mov	r3, r1
 80114ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80114b0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80114b4:	f008 fb70 	bl	8019b98 <USBD_static_malloc>
 80114b8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d105      	bne.n	80114cc <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	2200      	movs	r2, #0
 80114c4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80114c8:	2302      	movs	r3, #2
 80114ca:	e066      	b.n	801159a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	68fa      	ldr	r2, [r7, #12]
 80114d0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	7c1b      	ldrb	r3, [r3, #16]
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d119      	bne.n	8011510 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80114dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80114e0:	2202      	movs	r2, #2
 80114e2:	2181      	movs	r1, #129	; 0x81
 80114e4:	6878      	ldr	r0, [r7, #4]
 80114e6:	f008 fa34 	bl	8019952 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	2201      	movs	r2, #1
 80114ee:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80114f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80114f4:	2202      	movs	r2, #2
 80114f6:	2101      	movs	r1, #1
 80114f8:	6878      	ldr	r0, [r7, #4]
 80114fa:	f008 fa2a 	bl	8019952 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	2201      	movs	r2, #1
 8011502:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	2210      	movs	r2, #16
 801150a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 801150e:	e016      	b.n	801153e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8011510:	2340      	movs	r3, #64	; 0x40
 8011512:	2202      	movs	r2, #2
 8011514:	2181      	movs	r1, #129	; 0x81
 8011516:	6878      	ldr	r0, [r7, #4]
 8011518:	f008 fa1b 	bl	8019952 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	2201      	movs	r2, #1
 8011520:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8011522:	2340      	movs	r3, #64	; 0x40
 8011524:	2202      	movs	r2, #2
 8011526:	2101      	movs	r1, #1
 8011528:	6878      	ldr	r0, [r7, #4]
 801152a:	f008 fa12 	bl	8019952 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	2201      	movs	r2, #1
 8011532:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	2210      	movs	r2, #16
 801153a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801153e:	2308      	movs	r3, #8
 8011540:	2203      	movs	r2, #3
 8011542:	2182      	movs	r1, #130	; 0x82
 8011544:	6878      	ldr	r0, [r7, #4]
 8011546:	f008 fa04 	bl	8019952 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	2201      	movs	r2, #1
 801154e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	2200      	movs	r2, #0
 8011560:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	2200      	movs	r2, #0
 8011568:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	7c1b      	ldrb	r3, [r3, #16]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d109      	bne.n	8011588 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011574:	68fb      	ldr	r3, [r7, #12]
 8011576:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 801157a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801157e:	2101      	movs	r1, #1
 8011580:	6878      	ldr	r0, [r7, #4]
 8011582:	f008 fad5 	bl	8019b30 <USBD_LL_PrepareReceive>
 8011586:	e007      	b.n	8011598 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011588:	68fb      	ldr	r3, [r7, #12]
 801158a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 801158e:	2340      	movs	r3, #64	; 0x40
 8011590:	2101      	movs	r1, #1
 8011592:	6878      	ldr	r0, [r7, #4]
 8011594:	f008 facc 	bl	8019b30 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011598:	2300      	movs	r3, #0
}
 801159a:	4618      	mov	r0, r3
 801159c:	3710      	adds	r7, #16
 801159e:	46bd      	mov	sp, r7
 80115a0:	bd80      	pop	{r7, pc}

080115a2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80115a2:	b580      	push	{r7, lr}
 80115a4:	b082      	sub	sp, #8
 80115a6:	af00      	add	r7, sp, #0
 80115a8:	6078      	str	r0, [r7, #4]
 80115aa:	460b      	mov	r3, r1
 80115ac:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80115ae:	2181      	movs	r1, #129	; 0x81
 80115b0:	6878      	ldr	r0, [r7, #4]
 80115b2:	f008 f9f4 	bl	801999e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	2200      	movs	r2, #0
 80115ba:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80115bc:	2101      	movs	r1, #1
 80115be:	6878      	ldr	r0, [r7, #4]
 80115c0:	f008 f9ed 	bl	801999e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	2200      	movs	r2, #0
 80115c8:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80115cc:	2182      	movs	r1, #130	; 0x82
 80115ce:	6878      	ldr	r0, [r7, #4]
 80115d0:	f008 f9e5 	bl	801999e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	2200      	movs	r2, #0
 80115d8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	2200      	movs	r2, #0
 80115e0:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d00e      	beq.n	801160c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80115f4:	685b      	ldr	r3, [r3, #4]
 80115f6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80115fe:	4618      	mov	r0, r3
 8011600:	f008 fad8 	bl	8019bb4 <USBD_static_free>
    pdev->pClassData = NULL;
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	2200      	movs	r2, #0
 8011608:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 801160c:	2300      	movs	r3, #0
}
 801160e:	4618      	mov	r0, r3
 8011610:	3708      	adds	r7, #8
 8011612:	46bd      	mov	sp, r7
 8011614:	bd80      	pop	{r7, pc}
	...

08011618 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8011618:	b580      	push	{r7, lr}
 801161a:	b086      	sub	sp, #24
 801161c:	af00      	add	r7, sp, #0
 801161e:	6078      	str	r0, [r7, #4]
 8011620:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011628:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801162a:	2300      	movs	r3, #0
 801162c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801162e:	2300      	movs	r3, #0
 8011630:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8011632:	2300      	movs	r3, #0
 8011634:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8011636:	693b      	ldr	r3, [r7, #16]
 8011638:	2b00      	cmp	r3, #0
 801163a:	d101      	bne.n	8011640 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 801163c:	2303      	movs	r3, #3
 801163e:	e0af      	b.n	80117a0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011640:	683b      	ldr	r3, [r7, #0]
 8011642:	781b      	ldrb	r3, [r3, #0]
 8011644:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011648:	2b00      	cmp	r3, #0
 801164a:	d03f      	beq.n	80116cc <USBD_CDC_Setup+0xb4>
 801164c:	2b20      	cmp	r3, #32
 801164e:	f040 809f 	bne.w	8011790 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8011652:	683b      	ldr	r3, [r7, #0]
 8011654:	88db      	ldrh	r3, [r3, #6]
 8011656:	2b00      	cmp	r3, #0
 8011658:	d02e      	beq.n	80116b8 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801165a:	683b      	ldr	r3, [r7, #0]
 801165c:	781b      	ldrb	r3, [r3, #0]
 801165e:	b25b      	sxtb	r3, r3
 8011660:	2b00      	cmp	r3, #0
 8011662:	da16      	bge.n	8011692 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801166a:	689b      	ldr	r3, [r3, #8]
 801166c:	683a      	ldr	r2, [r7, #0]
 801166e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8011670:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011672:	683a      	ldr	r2, [r7, #0]
 8011674:	88d2      	ldrh	r2, [r2, #6]
 8011676:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8011678:	683b      	ldr	r3, [r7, #0]
 801167a:	88db      	ldrh	r3, [r3, #6]
 801167c:	2b07      	cmp	r3, #7
 801167e:	bf28      	it	cs
 8011680:	2307      	movcs	r3, #7
 8011682:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8011684:	693b      	ldr	r3, [r7, #16]
 8011686:	89fa      	ldrh	r2, [r7, #14]
 8011688:	4619      	mov	r1, r3
 801168a:	6878      	ldr	r0, [r7, #4]
 801168c:	f001 fae9 	bl	8012c62 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8011690:	e085      	b.n	801179e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8011692:	683b      	ldr	r3, [r7, #0]
 8011694:	785a      	ldrb	r2, [r3, #1]
 8011696:	693b      	ldr	r3, [r7, #16]
 8011698:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 801169c:	683b      	ldr	r3, [r7, #0]
 801169e:	88db      	ldrh	r3, [r3, #6]
 80116a0:	b2da      	uxtb	r2, r3
 80116a2:	693b      	ldr	r3, [r7, #16]
 80116a4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80116a8:	6939      	ldr	r1, [r7, #16]
 80116aa:	683b      	ldr	r3, [r7, #0]
 80116ac:	88db      	ldrh	r3, [r3, #6]
 80116ae:	461a      	mov	r2, r3
 80116b0:	6878      	ldr	r0, [r7, #4]
 80116b2:	f001 fb02 	bl	8012cba <USBD_CtlPrepareRx>
      break;
 80116b6:	e072      	b.n	801179e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80116be:	689b      	ldr	r3, [r3, #8]
 80116c0:	683a      	ldr	r2, [r7, #0]
 80116c2:	7850      	ldrb	r0, [r2, #1]
 80116c4:	2200      	movs	r2, #0
 80116c6:	6839      	ldr	r1, [r7, #0]
 80116c8:	4798      	blx	r3
      break;
 80116ca:	e068      	b.n	801179e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80116cc:	683b      	ldr	r3, [r7, #0]
 80116ce:	785b      	ldrb	r3, [r3, #1]
 80116d0:	2b0b      	cmp	r3, #11
 80116d2:	d852      	bhi.n	801177a <USBD_CDC_Setup+0x162>
 80116d4:	a201      	add	r2, pc, #4	; (adr r2, 80116dc <USBD_CDC_Setup+0xc4>)
 80116d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116da:	bf00      	nop
 80116dc:	0801170d 	.word	0x0801170d
 80116e0:	08011789 	.word	0x08011789
 80116e4:	0801177b 	.word	0x0801177b
 80116e8:	0801177b 	.word	0x0801177b
 80116ec:	0801177b 	.word	0x0801177b
 80116f0:	0801177b 	.word	0x0801177b
 80116f4:	0801177b 	.word	0x0801177b
 80116f8:	0801177b 	.word	0x0801177b
 80116fc:	0801177b 	.word	0x0801177b
 8011700:	0801177b 	.word	0x0801177b
 8011704:	08011737 	.word	0x08011737
 8011708:	08011761 	.word	0x08011761
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011712:	b2db      	uxtb	r3, r3
 8011714:	2b03      	cmp	r3, #3
 8011716:	d107      	bne.n	8011728 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8011718:	f107 030a 	add.w	r3, r7, #10
 801171c:	2202      	movs	r2, #2
 801171e:	4619      	mov	r1, r3
 8011720:	6878      	ldr	r0, [r7, #4]
 8011722:	f001 fa9e 	bl	8012c62 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011726:	e032      	b.n	801178e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8011728:	6839      	ldr	r1, [r7, #0]
 801172a:	6878      	ldr	r0, [r7, #4]
 801172c:	f001 fa28 	bl	8012b80 <USBD_CtlError>
            ret = USBD_FAIL;
 8011730:	2303      	movs	r3, #3
 8011732:	75fb      	strb	r3, [r7, #23]
          break;
 8011734:	e02b      	b.n	801178e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801173c:	b2db      	uxtb	r3, r3
 801173e:	2b03      	cmp	r3, #3
 8011740:	d107      	bne.n	8011752 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8011742:	f107 030d 	add.w	r3, r7, #13
 8011746:	2201      	movs	r2, #1
 8011748:	4619      	mov	r1, r3
 801174a:	6878      	ldr	r0, [r7, #4]
 801174c:	f001 fa89 	bl	8012c62 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011750:	e01d      	b.n	801178e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8011752:	6839      	ldr	r1, [r7, #0]
 8011754:	6878      	ldr	r0, [r7, #4]
 8011756:	f001 fa13 	bl	8012b80 <USBD_CtlError>
            ret = USBD_FAIL;
 801175a:	2303      	movs	r3, #3
 801175c:	75fb      	strb	r3, [r7, #23]
          break;
 801175e:	e016      	b.n	801178e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011766:	b2db      	uxtb	r3, r3
 8011768:	2b03      	cmp	r3, #3
 801176a:	d00f      	beq.n	801178c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 801176c:	6839      	ldr	r1, [r7, #0]
 801176e:	6878      	ldr	r0, [r7, #4]
 8011770:	f001 fa06 	bl	8012b80 <USBD_CtlError>
            ret = USBD_FAIL;
 8011774:	2303      	movs	r3, #3
 8011776:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8011778:	e008      	b.n	801178c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801177a:	6839      	ldr	r1, [r7, #0]
 801177c:	6878      	ldr	r0, [r7, #4]
 801177e:	f001 f9ff 	bl	8012b80 <USBD_CtlError>
          ret = USBD_FAIL;
 8011782:	2303      	movs	r3, #3
 8011784:	75fb      	strb	r3, [r7, #23]
          break;
 8011786:	e002      	b.n	801178e <USBD_CDC_Setup+0x176>
          break;
 8011788:	bf00      	nop
 801178a:	e008      	b.n	801179e <USBD_CDC_Setup+0x186>
          break;
 801178c:	bf00      	nop
      }
      break;
 801178e:	e006      	b.n	801179e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8011790:	6839      	ldr	r1, [r7, #0]
 8011792:	6878      	ldr	r0, [r7, #4]
 8011794:	f001 f9f4 	bl	8012b80 <USBD_CtlError>
      ret = USBD_FAIL;
 8011798:	2303      	movs	r3, #3
 801179a:	75fb      	strb	r3, [r7, #23]
      break;
 801179c:	bf00      	nop
  }

  return (uint8_t)ret;
 801179e:	7dfb      	ldrb	r3, [r7, #23]
}
 80117a0:	4618      	mov	r0, r3
 80117a2:	3718      	adds	r7, #24
 80117a4:	46bd      	mov	sp, r7
 80117a6:	bd80      	pop	{r7, pc}

080117a8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80117a8:	b580      	push	{r7, lr}
 80117aa:	b084      	sub	sp, #16
 80117ac:	af00      	add	r7, sp, #0
 80117ae:	6078      	str	r0, [r7, #4]
 80117b0:	460b      	mov	r3, r1
 80117b2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80117ba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d101      	bne.n	80117ca <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80117c6:	2303      	movs	r3, #3
 80117c8:	e04f      	b.n	801186a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80117d0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80117d2:	78fa      	ldrb	r2, [r7, #3]
 80117d4:	6879      	ldr	r1, [r7, #4]
 80117d6:	4613      	mov	r3, r2
 80117d8:	009b      	lsls	r3, r3, #2
 80117da:	4413      	add	r3, r2
 80117dc:	009b      	lsls	r3, r3, #2
 80117de:	440b      	add	r3, r1
 80117e0:	3318      	adds	r3, #24
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d029      	beq.n	801183c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80117e8:	78fa      	ldrb	r2, [r7, #3]
 80117ea:	6879      	ldr	r1, [r7, #4]
 80117ec:	4613      	mov	r3, r2
 80117ee:	009b      	lsls	r3, r3, #2
 80117f0:	4413      	add	r3, r2
 80117f2:	009b      	lsls	r3, r3, #2
 80117f4:	440b      	add	r3, r1
 80117f6:	3318      	adds	r3, #24
 80117f8:	681a      	ldr	r2, [r3, #0]
 80117fa:	78f9      	ldrb	r1, [r7, #3]
 80117fc:	68f8      	ldr	r0, [r7, #12]
 80117fe:	460b      	mov	r3, r1
 8011800:	00db      	lsls	r3, r3, #3
 8011802:	1a5b      	subs	r3, r3, r1
 8011804:	009b      	lsls	r3, r3, #2
 8011806:	4403      	add	r3, r0
 8011808:	3344      	adds	r3, #68	; 0x44
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	fbb2 f1f3 	udiv	r1, r2, r3
 8011810:	fb03 f301 	mul.w	r3, r3, r1
 8011814:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8011816:	2b00      	cmp	r3, #0
 8011818:	d110      	bne.n	801183c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 801181a:	78fa      	ldrb	r2, [r7, #3]
 801181c:	6879      	ldr	r1, [r7, #4]
 801181e:	4613      	mov	r3, r2
 8011820:	009b      	lsls	r3, r3, #2
 8011822:	4413      	add	r3, r2
 8011824:	009b      	lsls	r3, r3, #2
 8011826:	440b      	add	r3, r1
 8011828:	3318      	adds	r3, #24
 801182a:	2200      	movs	r2, #0
 801182c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801182e:	78f9      	ldrb	r1, [r7, #3]
 8011830:	2300      	movs	r3, #0
 8011832:	2200      	movs	r2, #0
 8011834:	6878      	ldr	r0, [r7, #4]
 8011836:	f008 f95a 	bl	8019aee <USBD_LL_Transmit>
 801183a:	e015      	b.n	8011868 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 801183c:	68bb      	ldr	r3, [r7, #8]
 801183e:	2200      	movs	r2, #0
 8011840:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801184a:	691b      	ldr	r3, [r3, #16]
 801184c:	2b00      	cmp	r3, #0
 801184e:	d00b      	beq.n	8011868 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011856:	691b      	ldr	r3, [r3, #16]
 8011858:	68ba      	ldr	r2, [r7, #8]
 801185a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 801185e:	68ba      	ldr	r2, [r7, #8]
 8011860:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8011864:	78fa      	ldrb	r2, [r7, #3]
 8011866:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8011868:	2300      	movs	r3, #0
}
 801186a:	4618      	mov	r0, r3
 801186c:	3710      	adds	r7, #16
 801186e:	46bd      	mov	sp, r7
 8011870:	bd80      	pop	{r7, pc}

08011872 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011872:	b580      	push	{r7, lr}
 8011874:	b084      	sub	sp, #16
 8011876:	af00      	add	r7, sp, #0
 8011878:	6078      	str	r0, [r7, #4]
 801187a:	460b      	mov	r3, r1
 801187c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011884:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801188c:	2b00      	cmp	r3, #0
 801188e:	d101      	bne.n	8011894 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011890:	2303      	movs	r3, #3
 8011892:	e015      	b.n	80118c0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011894:	78fb      	ldrb	r3, [r7, #3]
 8011896:	4619      	mov	r1, r3
 8011898:	6878      	ldr	r0, [r7, #4]
 801189a:	f008 f96a 	bl	8019b72 <USBD_LL_GetRxDataSize>
 801189e:	4602      	mov	r2, r0
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80118ac:	68db      	ldr	r3, [r3, #12]
 80118ae:	68fa      	ldr	r2, [r7, #12]
 80118b0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80118b4:	68fa      	ldr	r2, [r7, #12]
 80118b6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80118ba:	4611      	mov	r1, r2
 80118bc:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80118be:	2300      	movs	r3, #0
}
 80118c0:	4618      	mov	r0, r3
 80118c2:	3710      	adds	r7, #16
 80118c4:	46bd      	mov	sp, r7
 80118c6:	bd80      	pop	{r7, pc}

080118c8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80118c8:	b580      	push	{r7, lr}
 80118ca:	b084      	sub	sp, #16
 80118cc:	af00      	add	r7, sp, #0
 80118ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80118d6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d101      	bne.n	80118e2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80118de:	2303      	movs	r3, #3
 80118e0:	e01b      	b.n	801191a <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	d015      	beq.n	8011918 <USBD_CDC_EP0_RxReady+0x50>
 80118ec:	68fb      	ldr	r3, [r7, #12]
 80118ee:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80118f2:	2bff      	cmp	r3, #255	; 0xff
 80118f4:	d010      	beq.n	8011918 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80118fc:	689b      	ldr	r3, [r3, #8]
 80118fe:	68fa      	ldr	r2, [r7, #12]
 8011900:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8011904:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8011906:	68fa      	ldr	r2, [r7, #12]
 8011908:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 801190c:	b292      	uxth	r2, r2
 801190e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	22ff      	movs	r2, #255	; 0xff
 8011914:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8011918:	2300      	movs	r3, #0
}
 801191a:	4618      	mov	r0, r3
 801191c:	3710      	adds	r7, #16
 801191e:	46bd      	mov	sp, r7
 8011920:	bd80      	pop	{r7, pc}
	...

08011924 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8011924:	b480      	push	{r7}
 8011926:	b083      	sub	sp, #12
 8011928:	af00      	add	r7, sp, #0
 801192a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	2243      	movs	r2, #67	; 0x43
 8011930:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8011932:	4b03      	ldr	r3, [pc, #12]	; (8011940 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8011934:	4618      	mov	r0, r3
 8011936:	370c      	adds	r7, #12
 8011938:	46bd      	mov	sp, r7
 801193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193e:	4770      	bx	lr
 8011940:	20000104 	.word	0x20000104

08011944 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8011944:	b480      	push	{r7}
 8011946:	b083      	sub	sp, #12
 8011948:	af00      	add	r7, sp, #0
 801194a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	2243      	movs	r2, #67	; 0x43
 8011950:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8011952:	4b03      	ldr	r3, [pc, #12]	; (8011960 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8011954:	4618      	mov	r0, r3
 8011956:	370c      	adds	r7, #12
 8011958:	46bd      	mov	sp, r7
 801195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801195e:	4770      	bx	lr
 8011960:	200000c0 	.word	0x200000c0

08011964 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011964:	b480      	push	{r7}
 8011966:	b083      	sub	sp, #12
 8011968:	af00      	add	r7, sp, #0
 801196a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	2243      	movs	r2, #67	; 0x43
 8011970:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8011972:	4b03      	ldr	r3, [pc, #12]	; (8011980 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8011974:	4618      	mov	r0, r3
 8011976:	370c      	adds	r7, #12
 8011978:	46bd      	mov	sp, r7
 801197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801197e:	4770      	bx	lr
 8011980:	20000148 	.word	0x20000148

08011984 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011984:	b480      	push	{r7}
 8011986:	b083      	sub	sp, #12
 8011988:	af00      	add	r7, sp, #0
 801198a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	220a      	movs	r2, #10
 8011990:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8011992:	4b03      	ldr	r3, [pc, #12]	; (80119a0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011994:	4618      	mov	r0, r3
 8011996:	370c      	adds	r7, #12
 8011998:	46bd      	mov	sp, r7
 801199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801199e:	4770      	bx	lr
 80119a0:	2000007c 	.word	0x2000007c

080119a4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80119a4:	b480      	push	{r7}
 80119a6:	b083      	sub	sp, #12
 80119a8:	af00      	add	r7, sp, #0
 80119aa:	6078      	str	r0, [r7, #4]
 80119ac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80119ae:	683b      	ldr	r3, [r7, #0]
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d101      	bne.n	80119b8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80119b4:	2303      	movs	r3, #3
 80119b6:	e004      	b.n	80119c2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	683a      	ldr	r2, [r7, #0]
 80119bc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80119c0:	2300      	movs	r3, #0
}
 80119c2:	4618      	mov	r0, r3
 80119c4:	370c      	adds	r7, #12
 80119c6:	46bd      	mov	sp, r7
 80119c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119cc:	4770      	bx	lr

080119ce <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80119ce:	b480      	push	{r7}
 80119d0:	b087      	sub	sp, #28
 80119d2:	af00      	add	r7, sp, #0
 80119d4:	60f8      	str	r0, [r7, #12]
 80119d6:	60b9      	str	r1, [r7, #8]
 80119d8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80119e0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80119e2:	697b      	ldr	r3, [r7, #20]
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d101      	bne.n	80119ec <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80119e8:	2303      	movs	r3, #3
 80119ea:	e008      	b.n	80119fe <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80119ec:	697b      	ldr	r3, [r7, #20]
 80119ee:	68ba      	ldr	r2, [r7, #8]
 80119f0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80119f4:	697b      	ldr	r3, [r7, #20]
 80119f6:	687a      	ldr	r2, [r7, #4]
 80119f8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80119fc:	2300      	movs	r3, #0
}
 80119fe:	4618      	mov	r0, r3
 8011a00:	371c      	adds	r7, #28
 8011a02:	46bd      	mov	sp, r7
 8011a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a08:	4770      	bx	lr

08011a0a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8011a0a:	b480      	push	{r7}
 8011a0c:	b085      	sub	sp, #20
 8011a0e:	af00      	add	r7, sp, #0
 8011a10:	6078      	str	r0, [r7, #4]
 8011a12:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011a1a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011a1c:	68fb      	ldr	r3, [r7, #12]
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	d101      	bne.n	8011a26 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8011a22:	2303      	movs	r3, #3
 8011a24:	e004      	b.n	8011a30 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8011a26:	68fb      	ldr	r3, [r7, #12]
 8011a28:	683a      	ldr	r2, [r7, #0]
 8011a2a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8011a2e:	2300      	movs	r3, #0
}
 8011a30:	4618      	mov	r0, r3
 8011a32:	3714      	adds	r7, #20
 8011a34:	46bd      	mov	sp, r7
 8011a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a3a:	4770      	bx	lr

08011a3c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011a3c:	b580      	push	{r7, lr}
 8011a3e:	b084      	sub	sp, #16
 8011a40:	af00      	add	r7, sp, #0
 8011a42:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011a4a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d101      	bne.n	8011a5a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8011a56:	2303      	movs	r3, #3
 8011a58:	e016      	b.n	8011a88 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	7c1b      	ldrb	r3, [r3, #16]
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d109      	bne.n	8011a76 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011a62:	68fb      	ldr	r3, [r7, #12]
 8011a64:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011a68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011a6c:	2101      	movs	r1, #1
 8011a6e:	6878      	ldr	r0, [r7, #4]
 8011a70:	f008 f85e 	bl	8019b30 <USBD_LL_PrepareReceive>
 8011a74:	e007      	b.n	8011a86 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011a7c:	2340      	movs	r3, #64	; 0x40
 8011a7e:	2101      	movs	r1, #1
 8011a80:	6878      	ldr	r0, [r7, #4]
 8011a82:	f008 f855 	bl	8019b30 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011a86:	2300      	movs	r3, #0
}
 8011a88:	4618      	mov	r0, r3
 8011a8a:	3710      	adds	r7, #16
 8011a8c:	46bd      	mov	sp, r7
 8011a8e:	bd80      	pop	{r7, pc}

08011a90 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011a90:	b580      	push	{r7, lr}
 8011a92:	b086      	sub	sp, #24
 8011a94:	af00      	add	r7, sp, #0
 8011a96:	60f8      	str	r0, [r7, #12]
 8011a98:	60b9      	str	r1, [r7, #8]
 8011a9a:	4613      	mov	r3, r2
 8011a9c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d101      	bne.n	8011aa8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8011aa4:	2303      	movs	r3, #3
 8011aa6:	e01f      	b.n	8011ae8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8011aa8:	68fb      	ldr	r3, [r7, #12]
 8011aaa:	2200      	movs	r2, #0
 8011aac:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8011ab0:	68fb      	ldr	r3, [r7, #12]
 8011ab2:	2200      	movs	r2, #0
 8011ab4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8011ab8:	68fb      	ldr	r3, [r7, #12]
 8011aba:	2200      	movs	r2, #0
 8011abc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011ac0:	68bb      	ldr	r3, [r7, #8]
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d003      	beq.n	8011ace <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	68ba      	ldr	r2, [r7, #8]
 8011aca:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	2201      	movs	r2, #1
 8011ad2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8011ad6:	68fb      	ldr	r3, [r7, #12]
 8011ad8:	79fa      	ldrb	r2, [r7, #7]
 8011ada:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011adc:	68f8      	ldr	r0, [r7, #12]
 8011ade:	f007 fed1 	bl	8019884 <USBD_LL_Init>
 8011ae2:	4603      	mov	r3, r0
 8011ae4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8011ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8011ae8:	4618      	mov	r0, r3
 8011aea:	3718      	adds	r7, #24
 8011aec:	46bd      	mov	sp, r7
 8011aee:	bd80      	pop	{r7, pc}

08011af0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011af0:	b580      	push	{r7, lr}
 8011af2:	b084      	sub	sp, #16
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	6078      	str	r0, [r7, #4]
 8011af8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011afa:	2300      	movs	r3, #0
 8011afc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8011afe:	683b      	ldr	r3, [r7, #0]
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d101      	bne.n	8011b08 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8011b04:	2303      	movs	r3, #3
 8011b06:	e016      	b.n	8011b36 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	683a      	ldr	r2, [r7, #0]
 8011b0c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d00b      	beq.n	8011b34 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b24:	f107 020e 	add.w	r2, r7, #14
 8011b28:	4610      	mov	r0, r2
 8011b2a:	4798      	blx	r3
 8011b2c:	4602      	mov	r2, r0
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8011b34:	2300      	movs	r3, #0
}
 8011b36:	4618      	mov	r0, r3
 8011b38:	3710      	adds	r7, #16
 8011b3a:	46bd      	mov	sp, r7
 8011b3c:	bd80      	pop	{r7, pc}

08011b3e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011b3e:	b580      	push	{r7, lr}
 8011b40:	b082      	sub	sp, #8
 8011b42:	af00      	add	r7, sp, #0
 8011b44:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8011b46:	6878      	ldr	r0, [r7, #4]
 8011b48:	f007 fee8 	bl	801991c <USBD_LL_Start>
 8011b4c:	4603      	mov	r3, r0
}
 8011b4e:	4618      	mov	r0, r3
 8011b50:	3708      	adds	r7, #8
 8011b52:	46bd      	mov	sp, r7
 8011b54:	bd80      	pop	{r7, pc}

08011b56 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8011b56:	b480      	push	{r7}
 8011b58:	b083      	sub	sp, #12
 8011b5a:	af00      	add	r7, sp, #0
 8011b5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011b5e:	2300      	movs	r3, #0
}
 8011b60:	4618      	mov	r0, r3
 8011b62:	370c      	adds	r7, #12
 8011b64:	46bd      	mov	sp, r7
 8011b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b6a:	4770      	bx	lr

08011b6c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011b6c:	b580      	push	{r7, lr}
 8011b6e:	b084      	sub	sp, #16
 8011b70:	af00      	add	r7, sp, #0
 8011b72:	6078      	str	r0, [r7, #4]
 8011b74:	460b      	mov	r3, r1
 8011b76:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8011b78:	2303      	movs	r3, #3
 8011b7a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b82:	2b00      	cmp	r3, #0
 8011b84:	d009      	beq.n	8011b9a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011b8c:	681b      	ldr	r3, [r3, #0]
 8011b8e:	78fa      	ldrb	r2, [r7, #3]
 8011b90:	4611      	mov	r1, r2
 8011b92:	6878      	ldr	r0, [r7, #4]
 8011b94:	4798      	blx	r3
 8011b96:	4603      	mov	r3, r0
 8011b98:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8011b9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b9c:	4618      	mov	r0, r3
 8011b9e:	3710      	adds	r7, #16
 8011ba0:	46bd      	mov	sp, r7
 8011ba2:	bd80      	pop	{r7, pc}

08011ba4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011ba4:	b580      	push	{r7, lr}
 8011ba6:	b082      	sub	sp, #8
 8011ba8:	af00      	add	r7, sp, #0
 8011baa:	6078      	str	r0, [r7, #4]
 8011bac:	460b      	mov	r3, r1
 8011bae:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	d007      	beq.n	8011bca <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bc0:	685b      	ldr	r3, [r3, #4]
 8011bc2:	78fa      	ldrb	r2, [r7, #3]
 8011bc4:	4611      	mov	r1, r2
 8011bc6:	6878      	ldr	r0, [r7, #4]
 8011bc8:	4798      	blx	r3
  }

  return USBD_OK;
 8011bca:	2300      	movs	r3, #0
}
 8011bcc:	4618      	mov	r0, r3
 8011bce:	3708      	adds	r7, #8
 8011bd0:	46bd      	mov	sp, r7
 8011bd2:	bd80      	pop	{r7, pc}

08011bd4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8011bd4:	b580      	push	{r7, lr}
 8011bd6:	b084      	sub	sp, #16
 8011bd8:	af00      	add	r7, sp, #0
 8011bda:	6078      	str	r0, [r7, #4]
 8011bdc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011be4:	6839      	ldr	r1, [r7, #0]
 8011be6:	4618      	mov	r0, r3
 8011be8:	f000 ff90 	bl	8012b0c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	2201      	movs	r2, #1
 8011bf0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8011bfa:	461a      	mov	r2, r3
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011c08:	f003 031f 	and.w	r3, r3, #31
 8011c0c:	2b02      	cmp	r3, #2
 8011c0e:	d01a      	beq.n	8011c46 <USBD_LL_SetupStage+0x72>
 8011c10:	2b02      	cmp	r3, #2
 8011c12:	d822      	bhi.n	8011c5a <USBD_LL_SetupStage+0x86>
 8011c14:	2b00      	cmp	r3, #0
 8011c16:	d002      	beq.n	8011c1e <USBD_LL_SetupStage+0x4a>
 8011c18:	2b01      	cmp	r3, #1
 8011c1a:	d00a      	beq.n	8011c32 <USBD_LL_SetupStage+0x5e>
 8011c1c:	e01d      	b.n	8011c5a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011c24:	4619      	mov	r1, r3
 8011c26:	6878      	ldr	r0, [r7, #4]
 8011c28:	f000 fa62 	bl	80120f0 <USBD_StdDevReq>
 8011c2c:	4603      	mov	r3, r0
 8011c2e:	73fb      	strb	r3, [r7, #15]
      break;
 8011c30:	e020      	b.n	8011c74 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011c38:	4619      	mov	r1, r3
 8011c3a:	6878      	ldr	r0, [r7, #4]
 8011c3c:	f000 fac6 	bl	80121cc <USBD_StdItfReq>
 8011c40:	4603      	mov	r3, r0
 8011c42:	73fb      	strb	r3, [r7, #15]
      break;
 8011c44:	e016      	b.n	8011c74 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011c4c:	4619      	mov	r1, r3
 8011c4e:	6878      	ldr	r0, [r7, #4]
 8011c50:	f000 fb05 	bl	801225e <USBD_StdEPReq>
 8011c54:	4603      	mov	r3, r0
 8011c56:	73fb      	strb	r3, [r7, #15]
      break;
 8011c58:	e00c      	b.n	8011c74 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011c60:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011c64:	b2db      	uxtb	r3, r3
 8011c66:	4619      	mov	r1, r3
 8011c68:	6878      	ldr	r0, [r7, #4]
 8011c6a:	f007 feb7 	bl	80199dc <USBD_LL_StallEP>
 8011c6e:	4603      	mov	r3, r0
 8011c70:	73fb      	strb	r3, [r7, #15]
      break;
 8011c72:	bf00      	nop
  }

  return ret;
 8011c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c76:	4618      	mov	r0, r3
 8011c78:	3710      	adds	r7, #16
 8011c7a:	46bd      	mov	sp, r7
 8011c7c:	bd80      	pop	{r7, pc}

08011c7e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011c7e:	b580      	push	{r7, lr}
 8011c80:	b086      	sub	sp, #24
 8011c82:	af00      	add	r7, sp, #0
 8011c84:	60f8      	str	r0, [r7, #12]
 8011c86:	460b      	mov	r3, r1
 8011c88:	607a      	str	r2, [r7, #4]
 8011c8a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011c8c:	7afb      	ldrb	r3, [r7, #11]
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d138      	bne.n	8011d04 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8011c98:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011c9a:	68fb      	ldr	r3, [r7, #12]
 8011c9c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011ca0:	2b03      	cmp	r3, #3
 8011ca2:	d14a      	bne.n	8011d3a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8011ca4:	693b      	ldr	r3, [r7, #16]
 8011ca6:	689a      	ldr	r2, [r3, #8]
 8011ca8:	693b      	ldr	r3, [r7, #16]
 8011caa:	68db      	ldr	r3, [r3, #12]
 8011cac:	429a      	cmp	r2, r3
 8011cae:	d913      	bls.n	8011cd8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011cb0:	693b      	ldr	r3, [r7, #16]
 8011cb2:	689a      	ldr	r2, [r3, #8]
 8011cb4:	693b      	ldr	r3, [r7, #16]
 8011cb6:	68db      	ldr	r3, [r3, #12]
 8011cb8:	1ad2      	subs	r2, r2, r3
 8011cba:	693b      	ldr	r3, [r7, #16]
 8011cbc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011cbe:	693b      	ldr	r3, [r7, #16]
 8011cc0:	68da      	ldr	r2, [r3, #12]
 8011cc2:	693b      	ldr	r3, [r7, #16]
 8011cc4:	689b      	ldr	r3, [r3, #8]
 8011cc6:	4293      	cmp	r3, r2
 8011cc8:	bf28      	it	cs
 8011cca:	4613      	movcs	r3, r2
 8011ccc:	461a      	mov	r2, r3
 8011cce:	6879      	ldr	r1, [r7, #4]
 8011cd0:	68f8      	ldr	r0, [r7, #12]
 8011cd2:	f001 f80f 	bl	8012cf4 <USBD_CtlContinueRx>
 8011cd6:	e030      	b.n	8011d3a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011cd8:	68fb      	ldr	r3, [r7, #12]
 8011cda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011cde:	b2db      	uxtb	r3, r3
 8011ce0:	2b03      	cmp	r3, #3
 8011ce2:	d10b      	bne.n	8011cfc <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8011ce4:	68fb      	ldr	r3, [r7, #12]
 8011ce6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011cea:	691b      	ldr	r3, [r3, #16]
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d005      	beq.n	8011cfc <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8011cf0:	68fb      	ldr	r3, [r7, #12]
 8011cf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011cf6:	691b      	ldr	r3, [r3, #16]
 8011cf8:	68f8      	ldr	r0, [r7, #12]
 8011cfa:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8011cfc:	68f8      	ldr	r0, [r7, #12]
 8011cfe:	f001 f80a 	bl	8012d16 <USBD_CtlSendStatus>
 8011d02:	e01a      	b.n	8011d3a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011d04:	68fb      	ldr	r3, [r7, #12]
 8011d06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011d0a:	b2db      	uxtb	r3, r3
 8011d0c:	2b03      	cmp	r3, #3
 8011d0e:	d114      	bne.n	8011d3a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8011d10:	68fb      	ldr	r3, [r7, #12]
 8011d12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d16:	699b      	ldr	r3, [r3, #24]
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d00e      	beq.n	8011d3a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d22:	699b      	ldr	r3, [r3, #24]
 8011d24:	7afa      	ldrb	r2, [r7, #11]
 8011d26:	4611      	mov	r1, r2
 8011d28:	68f8      	ldr	r0, [r7, #12]
 8011d2a:	4798      	blx	r3
 8011d2c:	4603      	mov	r3, r0
 8011d2e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8011d30:	7dfb      	ldrb	r3, [r7, #23]
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	d001      	beq.n	8011d3a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8011d36:	7dfb      	ldrb	r3, [r7, #23]
 8011d38:	e000      	b.n	8011d3c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8011d3a:	2300      	movs	r3, #0
}
 8011d3c:	4618      	mov	r0, r3
 8011d3e:	3718      	adds	r7, #24
 8011d40:	46bd      	mov	sp, r7
 8011d42:	bd80      	pop	{r7, pc}

08011d44 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8011d44:	b580      	push	{r7, lr}
 8011d46:	b086      	sub	sp, #24
 8011d48:	af00      	add	r7, sp, #0
 8011d4a:	60f8      	str	r0, [r7, #12]
 8011d4c:	460b      	mov	r3, r1
 8011d4e:	607a      	str	r2, [r7, #4]
 8011d50:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011d52:	7afb      	ldrb	r3, [r7, #11]
 8011d54:	2b00      	cmp	r3, #0
 8011d56:	d16b      	bne.n	8011e30 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8011d58:	68fb      	ldr	r3, [r7, #12]
 8011d5a:	3314      	adds	r3, #20
 8011d5c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011d64:	2b02      	cmp	r3, #2
 8011d66:	d156      	bne.n	8011e16 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8011d68:	693b      	ldr	r3, [r7, #16]
 8011d6a:	689a      	ldr	r2, [r3, #8]
 8011d6c:	693b      	ldr	r3, [r7, #16]
 8011d6e:	68db      	ldr	r3, [r3, #12]
 8011d70:	429a      	cmp	r2, r3
 8011d72:	d914      	bls.n	8011d9e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011d74:	693b      	ldr	r3, [r7, #16]
 8011d76:	689a      	ldr	r2, [r3, #8]
 8011d78:	693b      	ldr	r3, [r7, #16]
 8011d7a:	68db      	ldr	r3, [r3, #12]
 8011d7c:	1ad2      	subs	r2, r2, r3
 8011d7e:	693b      	ldr	r3, [r7, #16]
 8011d80:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8011d82:	693b      	ldr	r3, [r7, #16]
 8011d84:	689b      	ldr	r3, [r3, #8]
 8011d86:	461a      	mov	r2, r3
 8011d88:	6879      	ldr	r1, [r7, #4]
 8011d8a:	68f8      	ldr	r0, [r7, #12]
 8011d8c:	f000 ff84 	bl	8012c98 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011d90:	2300      	movs	r3, #0
 8011d92:	2200      	movs	r2, #0
 8011d94:	2100      	movs	r1, #0
 8011d96:	68f8      	ldr	r0, [r7, #12]
 8011d98:	f007 feca 	bl	8019b30 <USBD_LL_PrepareReceive>
 8011d9c:	e03b      	b.n	8011e16 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011d9e:	693b      	ldr	r3, [r7, #16]
 8011da0:	68da      	ldr	r2, [r3, #12]
 8011da2:	693b      	ldr	r3, [r7, #16]
 8011da4:	689b      	ldr	r3, [r3, #8]
 8011da6:	429a      	cmp	r2, r3
 8011da8:	d11c      	bne.n	8011de4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011daa:	693b      	ldr	r3, [r7, #16]
 8011dac:	685a      	ldr	r2, [r3, #4]
 8011dae:	693b      	ldr	r3, [r7, #16]
 8011db0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8011db2:	429a      	cmp	r2, r3
 8011db4:	d316      	bcc.n	8011de4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8011db6:	693b      	ldr	r3, [r7, #16]
 8011db8:	685a      	ldr	r2, [r3, #4]
 8011dba:	68fb      	ldr	r3, [r7, #12]
 8011dbc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011dc0:	429a      	cmp	r2, r3
 8011dc2:	d20f      	bcs.n	8011de4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8011dc4:	2200      	movs	r2, #0
 8011dc6:	2100      	movs	r1, #0
 8011dc8:	68f8      	ldr	r0, [r7, #12]
 8011dca:	f000 ff65 	bl	8012c98 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011dce:	68fb      	ldr	r3, [r7, #12]
 8011dd0:	2200      	movs	r2, #0
 8011dd2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011dd6:	2300      	movs	r3, #0
 8011dd8:	2200      	movs	r2, #0
 8011dda:	2100      	movs	r1, #0
 8011ddc:	68f8      	ldr	r0, [r7, #12]
 8011dde:	f007 fea7 	bl	8019b30 <USBD_LL_PrepareReceive>
 8011de2:	e018      	b.n	8011e16 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011de4:	68fb      	ldr	r3, [r7, #12]
 8011de6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011dea:	b2db      	uxtb	r3, r3
 8011dec:	2b03      	cmp	r3, #3
 8011dee:	d10b      	bne.n	8011e08 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011df6:	68db      	ldr	r3, [r3, #12]
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d005      	beq.n	8011e08 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011e02:	68db      	ldr	r3, [r3, #12]
 8011e04:	68f8      	ldr	r0, [r7, #12]
 8011e06:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011e08:	2180      	movs	r1, #128	; 0x80
 8011e0a:	68f8      	ldr	r0, [r7, #12]
 8011e0c:	f007 fde6 	bl	80199dc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8011e10:	68f8      	ldr	r0, [r7, #12]
 8011e12:	f000 ff93 	bl	8012d3c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8011e1c:	2b01      	cmp	r3, #1
 8011e1e:	d122      	bne.n	8011e66 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8011e20:	68f8      	ldr	r0, [r7, #12]
 8011e22:	f7ff fe98 	bl	8011b56 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8011e26:	68fb      	ldr	r3, [r7, #12]
 8011e28:	2200      	movs	r2, #0
 8011e2a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8011e2e:	e01a      	b.n	8011e66 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011e30:	68fb      	ldr	r3, [r7, #12]
 8011e32:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011e36:	b2db      	uxtb	r3, r3
 8011e38:	2b03      	cmp	r3, #3
 8011e3a:	d114      	bne.n	8011e66 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011e42:	695b      	ldr	r3, [r3, #20]
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d00e      	beq.n	8011e66 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8011e48:	68fb      	ldr	r3, [r7, #12]
 8011e4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011e4e:	695b      	ldr	r3, [r3, #20]
 8011e50:	7afa      	ldrb	r2, [r7, #11]
 8011e52:	4611      	mov	r1, r2
 8011e54:	68f8      	ldr	r0, [r7, #12]
 8011e56:	4798      	blx	r3
 8011e58:	4603      	mov	r3, r0
 8011e5a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8011e5c:	7dfb      	ldrb	r3, [r7, #23]
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d001      	beq.n	8011e66 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8011e62:	7dfb      	ldrb	r3, [r7, #23]
 8011e64:	e000      	b.n	8011e68 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8011e66:	2300      	movs	r3, #0
}
 8011e68:	4618      	mov	r0, r3
 8011e6a:	3718      	adds	r7, #24
 8011e6c:	46bd      	mov	sp, r7
 8011e6e:	bd80      	pop	{r7, pc}

08011e70 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011e70:	b580      	push	{r7, lr}
 8011e72:	b082      	sub	sp, #8
 8011e74:	af00      	add	r7, sp, #0
 8011e76:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	2201      	movs	r2, #1
 8011e7c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	2200      	movs	r2, #0
 8011e84:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	2200      	movs	r2, #0
 8011e8c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	2200      	movs	r2, #0
 8011e92:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d101      	bne.n	8011ea4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8011ea0:	2303      	movs	r3, #3
 8011ea2:	e02f      	b.n	8011f04 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	d00f      	beq.n	8011ece <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011eb4:	685b      	ldr	r3, [r3, #4]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d009      	beq.n	8011ece <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011ec0:	685b      	ldr	r3, [r3, #4]
 8011ec2:	687a      	ldr	r2, [r7, #4]
 8011ec4:	6852      	ldr	r2, [r2, #4]
 8011ec6:	b2d2      	uxtb	r2, r2
 8011ec8:	4611      	mov	r1, r2
 8011eca:	6878      	ldr	r0, [r7, #4]
 8011ecc:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011ece:	2340      	movs	r3, #64	; 0x40
 8011ed0:	2200      	movs	r2, #0
 8011ed2:	2100      	movs	r1, #0
 8011ed4:	6878      	ldr	r0, [r7, #4]
 8011ed6:	f007 fd3c 	bl	8019952 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	2201      	movs	r2, #1
 8011ede:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	2240      	movs	r2, #64	; 0x40
 8011ee6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011eea:	2340      	movs	r3, #64	; 0x40
 8011eec:	2200      	movs	r2, #0
 8011eee:	2180      	movs	r1, #128	; 0x80
 8011ef0:	6878      	ldr	r0, [r7, #4]
 8011ef2:	f007 fd2e 	bl	8019952 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8011ef6:	687b      	ldr	r3, [r7, #4]
 8011ef8:	2201      	movs	r2, #1
 8011efa:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	2240      	movs	r2, #64	; 0x40
 8011f00:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8011f02:	2300      	movs	r3, #0
}
 8011f04:	4618      	mov	r0, r3
 8011f06:	3708      	adds	r7, #8
 8011f08:	46bd      	mov	sp, r7
 8011f0a:	bd80      	pop	{r7, pc}

08011f0c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8011f0c:	b480      	push	{r7}
 8011f0e:	b083      	sub	sp, #12
 8011f10:	af00      	add	r7, sp, #0
 8011f12:	6078      	str	r0, [r7, #4]
 8011f14:	460b      	mov	r3, r1
 8011f16:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	78fa      	ldrb	r2, [r7, #3]
 8011f1c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8011f1e:	2300      	movs	r3, #0
}
 8011f20:	4618      	mov	r0, r3
 8011f22:	370c      	adds	r7, #12
 8011f24:	46bd      	mov	sp, r7
 8011f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f2a:	4770      	bx	lr

08011f2c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8011f2c:	b480      	push	{r7}
 8011f2e:	b083      	sub	sp, #12
 8011f30:	af00      	add	r7, sp, #0
 8011f32:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011f3a:	b2da      	uxtb	r2, r3
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	2204      	movs	r2, #4
 8011f46:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8011f4a:	2300      	movs	r3, #0
}
 8011f4c:	4618      	mov	r0, r3
 8011f4e:	370c      	adds	r7, #12
 8011f50:	46bd      	mov	sp, r7
 8011f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f56:	4770      	bx	lr

08011f58 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011f58:	b480      	push	{r7}
 8011f5a:	b083      	sub	sp, #12
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011f66:	b2db      	uxtb	r3, r3
 8011f68:	2b04      	cmp	r3, #4
 8011f6a:	d106      	bne.n	8011f7a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8011f72:	b2da      	uxtb	r2, r3
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8011f7a:	2300      	movs	r3, #0
}
 8011f7c:	4618      	mov	r0, r3
 8011f7e:	370c      	adds	r7, #12
 8011f80:	46bd      	mov	sp, r7
 8011f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f86:	4770      	bx	lr

08011f88 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8011f88:	b580      	push	{r7, lr}
 8011f8a:	b082      	sub	sp, #8
 8011f8c:	af00      	add	r7, sp, #0
 8011f8e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d101      	bne.n	8011f9e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8011f9a:	2303      	movs	r3, #3
 8011f9c:	e012      	b.n	8011fc4 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011fa4:	b2db      	uxtb	r3, r3
 8011fa6:	2b03      	cmp	r3, #3
 8011fa8:	d10b      	bne.n	8011fc2 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011fb0:	69db      	ldr	r3, [r3, #28]
 8011fb2:	2b00      	cmp	r3, #0
 8011fb4:	d005      	beq.n	8011fc2 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011fbc:	69db      	ldr	r3, [r3, #28]
 8011fbe:	6878      	ldr	r0, [r7, #4]
 8011fc0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011fc2:	2300      	movs	r3, #0
}
 8011fc4:	4618      	mov	r0, r3
 8011fc6:	3708      	adds	r7, #8
 8011fc8:	46bd      	mov	sp, r7
 8011fca:	bd80      	pop	{r7, pc}

08011fcc <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8011fcc:	b580      	push	{r7, lr}
 8011fce:	b082      	sub	sp, #8
 8011fd0:	af00      	add	r7, sp, #0
 8011fd2:	6078      	str	r0, [r7, #4]
 8011fd4:	460b      	mov	r3, r1
 8011fd6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d101      	bne.n	8011fe6 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8011fe2:	2303      	movs	r3, #3
 8011fe4:	e014      	b.n	8012010 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011fe6:	687b      	ldr	r3, [r7, #4]
 8011fe8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011fec:	b2db      	uxtb	r3, r3
 8011fee:	2b03      	cmp	r3, #3
 8011ff0:	d10d      	bne.n	801200e <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011ff8:	6a1b      	ldr	r3, [r3, #32]
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d007      	beq.n	801200e <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012004:	6a1b      	ldr	r3, [r3, #32]
 8012006:	78fa      	ldrb	r2, [r7, #3]
 8012008:	4611      	mov	r1, r2
 801200a:	6878      	ldr	r0, [r7, #4]
 801200c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801200e:	2300      	movs	r3, #0
}
 8012010:	4618      	mov	r0, r3
 8012012:	3708      	adds	r7, #8
 8012014:	46bd      	mov	sp, r7
 8012016:	bd80      	pop	{r7, pc}

08012018 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8012018:	b580      	push	{r7, lr}
 801201a:	b082      	sub	sp, #8
 801201c:	af00      	add	r7, sp, #0
 801201e:	6078      	str	r0, [r7, #4]
 8012020:	460b      	mov	r3, r1
 8012022:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801202a:	2b00      	cmp	r3, #0
 801202c:	d101      	bne.n	8012032 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 801202e:	2303      	movs	r3, #3
 8012030:	e014      	b.n	801205c <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012038:	b2db      	uxtb	r3, r3
 801203a:	2b03      	cmp	r3, #3
 801203c:	d10d      	bne.n	801205a <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012046:	2b00      	cmp	r3, #0
 8012048:	d007      	beq.n	801205a <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012052:	78fa      	ldrb	r2, [r7, #3]
 8012054:	4611      	mov	r1, r2
 8012056:	6878      	ldr	r0, [r7, #4]
 8012058:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801205a:	2300      	movs	r3, #0
}
 801205c:	4618      	mov	r0, r3
 801205e:	3708      	adds	r7, #8
 8012060:	46bd      	mov	sp, r7
 8012062:	bd80      	pop	{r7, pc}

08012064 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8012064:	b480      	push	{r7}
 8012066:	b083      	sub	sp, #12
 8012068:	af00      	add	r7, sp, #0
 801206a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801206c:	2300      	movs	r3, #0
}
 801206e:	4618      	mov	r0, r3
 8012070:	370c      	adds	r7, #12
 8012072:	46bd      	mov	sp, r7
 8012074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012078:	4770      	bx	lr

0801207a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801207a:	b580      	push	{r7, lr}
 801207c:	b082      	sub	sp, #8
 801207e:	af00      	add	r7, sp, #0
 8012080:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	2201      	movs	r2, #1
 8012086:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012090:	2b00      	cmp	r3, #0
 8012092:	d009      	beq.n	80120a8 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801209a:	685b      	ldr	r3, [r3, #4]
 801209c:	687a      	ldr	r2, [r7, #4]
 801209e:	6852      	ldr	r2, [r2, #4]
 80120a0:	b2d2      	uxtb	r2, r2
 80120a2:	4611      	mov	r1, r2
 80120a4:	6878      	ldr	r0, [r7, #4]
 80120a6:	4798      	blx	r3
  }

  return USBD_OK;
 80120a8:	2300      	movs	r3, #0
}
 80120aa:	4618      	mov	r0, r3
 80120ac:	3708      	adds	r7, #8
 80120ae:	46bd      	mov	sp, r7
 80120b0:	bd80      	pop	{r7, pc}

080120b2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80120b2:	b480      	push	{r7}
 80120b4:	b087      	sub	sp, #28
 80120b6:	af00      	add	r7, sp, #0
 80120b8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80120be:	697b      	ldr	r3, [r7, #20]
 80120c0:	781b      	ldrb	r3, [r3, #0]
 80120c2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80120c4:	697b      	ldr	r3, [r7, #20]
 80120c6:	3301      	adds	r3, #1
 80120c8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80120ca:	697b      	ldr	r3, [r7, #20]
 80120cc:	781b      	ldrb	r3, [r3, #0]
 80120ce:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80120d0:	8a3b      	ldrh	r3, [r7, #16]
 80120d2:	021b      	lsls	r3, r3, #8
 80120d4:	b21a      	sxth	r2, r3
 80120d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80120da:	4313      	orrs	r3, r2
 80120dc:	b21b      	sxth	r3, r3
 80120de:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80120e0:	89fb      	ldrh	r3, [r7, #14]
}
 80120e2:	4618      	mov	r0, r3
 80120e4:	371c      	adds	r7, #28
 80120e6:	46bd      	mov	sp, r7
 80120e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ec:	4770      	bx	lr
	...

080120f0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80120f0:	b580      	push	{r7, lr}
 80120f2:	b084      	sub	sp, #16
 80120f4:	af00      	add	r7, sp, #0
 80120f6:	6078      	str	r0, [r7, #4]
 80120f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80120fa:	2300      	movs	r3, #0
 80120fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80120fe:	683b      	ldr	r3, [r7, #0]
 8012100:	781b      	ldrb	r3, [r3, #0]
 8012102:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012106:	2b40      	cmp	r3, #64	; 0x40
 8012108:	d005      	beq.n	8012116 <USBD_StdDevReq+0x26>
 801210a:	2b40      	cmp	r3, #64	; 0x40
 801210c:	d853      	bhi.n	80121b6 <USBD_StdDevReq+0xc6>
 801210e:	2b00      	cmp	r3, #0
 8012110:	d00b      	beq.n	801212a <USBD_StdDevReq+0x3a>
 8012112:	2b20      	cmp	r3, #32
 8012114:	d14f      	bne.n	80121b6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801211c:	689b      	ldr	r3, [r3, #8]
 801211e:	6839      	ldr	r1, [r7, #0]
 8012120:	6878      	ldr	r0, [r7, #4]
 8012122:	4798      	blx	r3
 8012124:	4603      	mov	r3, r0
 8012126:	73fb      	strb	r3, [r7, #15]
      break;
 8012128:	e04a      	b.n	80121c0 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801212a:	683b      	ldr	r3, [r7, #0]
 801212c:	785b      	ldrb	r3, [r3, #1]
 801212e:	2b09      	cmp	r3, #9
 8012130:	d83b      	bhi.n	80121aa <USBD_StdDevReq+0xba>
 8012132:	a201      	add	r2, pc, #4	; (adr r2, 8012138 <USBD_StdDevReq+0x48>)
 8012134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012138:	0801218d 	.word	0x0801218d
 801213c:	080121a1 	.word	0x080121a1
 8012140:	080121ab 	.word	0x080121ab
 8012144:	08012197 	.word	0x08012197
 8012148:	080121ab 	.word	0x080121ab
 801214c:	0801216b 	.word	0x0801216b
 8012150:	08012161 	.word	0x08012161
 8012154:	080121ab 	.word	0x080121ab
 8012158:	08012183 	.word	0x08012183
 801215c:	08012175 	.word	0x08012175
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012160:	6839      	ldr	r1, [r7, #0]
 8012162:	6878      	ldr	r0, [r7, #4]
 8012164:	f000 f9de 	bl	8012524 <USBD_GetDescriptor>
          break;
 8012168:	e024      	b.n	80121b4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801216a:	6839      	ldr	r1, [r7, #0]
 801216c:	6878      	ldr	r0, [r7, #4]
 801216e:	f000 fb43 	bl	80127f8 <USBD_SetAddress>
          break;
 8012172:	e01f      	b.n	80121b4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012174:	6839      	ldr	r1, [r7, #0]
 8012176:	6878      	ldr	r0, [r7, #4]
 8012178:	f000 fb82 	bl	8012880 <USBD_SetConfig>
 801217c:	4603      	mov	r3, r0
 801217e:	73fb      	strb	r3, [r7, #15]
          break;
 8012180:	e018      	b.n	80121b4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8012182:	6839      	ldr	r1, [r7, #0]
 8012184:	6878      	ldr	r0, [r7, #4]
 8012186:	f000 fc21 	bl	80129cc <USBD_GetConfig>
          break;
 801218a:	e013      	b.n	80121b4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801218c:	6839      	ldr	r1, [r7, #0]
 801218e:	6878      	ldr	r0, [r7, #4]
 8012190:	f000 fc52 	bl	8012a38 <USBD_GetStatus>
          break;
 8012194:	e00e      	b.n	80121b4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012196:	6839      	ldr	r1, [r7, #0]
 8012198:	6878      	ldr	r0, [r7, #4]
 801219a:	f000 fc81 	bl	8012aa0 <USBD_SetFeature>
          break;
 801219e:	e009      	b.n	80121b4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80121a0:	6839      	ldr	r1, [r7, #0]
 80121a2:	6878      	ldr	r0, [r7, #4]
 80121a4:	f000 fc90 	bl	8012ac8 <USBD_ClrFeature>
          break;
 80121a8:	e004      	b.n	80121b4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80121aa:	6839      	ldr	r1, [r7, #0]
 80121ac:	6878      	ldr	r0, [r7, #4]
 80121ae:	f000 fce7 	bl	8012b80 <USBD_CtlError>
          break;
 80121b2:	bf00      	nop
      }
      break;
 80121b4:	e004      	b.n	80121c0 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80121b6:	6839      	ldr	r1, [r7, #0]
 80121b8:	6878      	ldr	r0, [r7, #4]
 80121ba:	f000 fce1 	bl	8012b80 <USBD_CtlError>
      break;
 80121be:	bf00      	nop
  }

  return ret;
 80121c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80121c2:	4618      	mov	r0, r3
 80121c4:	3710      	adds	r7, #16
 80121c6:	46bd      	mov	sp, r7
 80121c8:	bd80      	pop	{r7, pc}
 80121ca:	bf00      	nop

080121cc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80121cc:	b580      	push	{r7, lr}
 80121ce:	b084      	sub	sp, #16
 80121d0:	af00      	add	r7, sp, #0
 80121d2:	6078      	str	r0, [r7, #4]
 80121d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80121d6:	2300      	movs	r3, #0
 80121d8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80121da:	683b      	ldr	r3, [r7, #0]
 80121dc:	781b      	ldrb	r3, [r3, #0]
 80121de:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80121e2:	2b40      	cmp	r3, #64	; 0x40
 80121e4:	d005      	beq.n	80121f2 <USBD_StdItfReq+0x26>
 80121e6:	2b40      	cmp	r3, #64	; 0x40
 80121e8:	d82f      	bhi.n	801224a <USBD_StdItfReq+0x7e>
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d001      	beq.n	80121f2 <USBD_StdItfReq+0x26>
 80121ee:	2b20      	cmp	r3, #32
 80121f0:	d12b      	bne.n	801224a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80121f8:	b2db      	uxtb	r3, r3
 80121fa:	3b01      	subs	r3, #1
 80121fc:	2b02      	cmp	r3, #2
 80121fe:	d81d      	bhi.n	801223c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012200:	683b      	ldr	r3, [r7, #0]
 8012202:	889b      	ldrh	r3, [r3, #4]
 8012204:	b2db      	uxtb	r3, r3
 8012206:	2b01      	cmp	r3, #1
 8012208:	d813      	bhi.n	8012232 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012210:	689b      	ldr	r3, [r3, #8]
 8012212:	6839      	ldr	r1, [r7, #0]
 8012214:	6878      	ldr	r0, [r7, #4]
 8012216:	4798      	blx	r3
 8012218:	4603      	mov	r3, r0
 801221a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801221c:	683b      	ldr	r3, [r7, #0]
 801221e:	88db      	ldrh	r3, [r3, #6]
 8012220:	2b00      	cmp	r3, #0
 8012222:	d110      	bne.n	8012246 <USBD_StdItfReq+0x7a>
 8012224:	7bfb      	ldrb	r3, [r7, #15]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d10d      	bne.n	8012246 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 801222a:	6878      	ldr	r0, [r7, #4]
 801222c:	f000 fd73 	bl	8012d16 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012230:	e009      	b.n	8012246 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8012232:	6839      	ldr	r1, [r7, #0]
 8012234:	6878      	ldr	r0, [r7, #4]
 8012236:	f000 fca3 	bl	8012b80 <USBD_CtlError>
          break;
 801223a:	e004      	b.n	8012246 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 801223c:	6839      	ldr	r1, [r7, #0]
 801223e:	6878      	ldr	r0, [r7, #4]
 8012240:	f000 fc9e 	bl	8012b80 <USBD_CtlError>
          break;
 8012244:	e000      	b.n	8012248 <USBD_StdItfReq+0x7c>
          break;
 8012246:	bf00      	nop
      }
      break;
 8012248:	e004      	b.n	8012254 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 801224a:	6839      	ldr	r1, [r7, #0]
 801224c:	6878      	ldr	r0, [r7, #4]
 801224e:	f000 fc97 	bl	8012b80 <USBD_CtlError>
      break;
 8012252:	bf00      	nop
  }

  return ret;
 8012254:	7bfb      	ldrb	r3, [r7, #15]
}
 8012256:	4618      	mov	r0, r3
 8012258:	3710      	adds	r7, #16
 801225a:	46bd      	mov	sp, r7
 801225c:	bd80      	pop	{r7, pc}

0801225e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801225e:	b580      	push	{r7, lr}
 8012260:	b084      	sub	sp, #16
 8012262:	af00      	add	r7, sp, #0
 8012264:	6078      	str	r0, [r7, #4]
 8012266:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8012268:	2300      	movs	r3, #0
 801226a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 801226c:	683b      	ldr	r3, [r7, #0]
 801226e:	889b      	ldrh	r3, [r3, #4]
 8012270:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012272:	683b      	ldr	r3, [r7, #0]
 8012274:	781b      	ldrb	r3, [r3, #0]
 8012276:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801227a:	2b40      	cmp	r3, #64	; 0x40
 801227c:	d007      	beq.n	801228e <USBD_StdEPReq+0x30>
 801227e:	2b40      	cmp	r3, #64	; 0x40
 8012280:	f200 8145 	bhi.w	801250e <USBD_StdEPReq+0x2b0>
 8012284:	2b00      	cmp	r3, #0
 8012286:	d00c      	beq.n	80122a2 <USBD_StdEPReq+0x44>
 8012288:	2b20      	cmp	r3, #32
 801228a:	f040 8140 	bne.w	801250e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012294:	689b      	ldr	r3, [r3, #8]
 8012296:	6839      	ldr	r1, [r7, #0]
 8012298:	6878      	ldr	r0, [r7, #4]
 801229a:	4798      	blx	r3
 801229c:	4603      	mov	r3, r0
 801229e:	73fb      	strb	r3, [r7, #15]
      break;
 80122a0:	e13a      	b.n	8012518 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80122a2:	683b      	ldr	r3, [r7, #0]
 80122a4:	785b      	ldrb	r3, [r3, #1]
 80122a6:	2b03      	cmp	r3, #3
 80122a8:	d007      	beq.n	80122ba <USBD_StdEPReq+0x5c>
 80122aa:	2b03      	cmp	r3, #3
 80122ac:	f300 8129 	bgt.w	8012502 <USBD_StdEPReq+0x2a4>
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d07f      	beq.n	80123b4 <USBD_StdEPReq+0x156>
 80122b4:	2b01      	cmp	r3, #1
 80122b6:	d03c      	beq.n	8012332 <USBD_StdEPReq+0xd4>
 80122b8:	e123      	b.n	8012502 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80122c0:	b2db      	uxtb	r3, r3
 80122c2:	2b02      	cmp	r3, #2
 80122c4:	d002      	beq.n	80122cc <USBD_StdEPReq+0x6e>
 80122c6:	2b03      	cmp	r3, #3
 80122c8:	d016      	beq.n	80122f8 <USBD_StdEPReq+0x9a>
 80122ca:	e02c      	b.n	8012326 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80122cc:	7bbb      	ldrb	r3, [r7, #14]
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d00d      	beq.n	80122ee <USBD_StdEPReq+0x90>
 80122d2:	7bbb      	ldrb	r3, [r7, #14]
 80122d4:	2b80      	cmp	r3, #128	; 0x80
 80122d6:	d00a      	beq.n	80122ee <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80122d8:	7bbb      	ldrb	r3, [r7, #14]
 80122da:	4619      	mov	r1, r3
 80122dc:	6878      	ldr	r0, [r7, #4]
 80122de:	f007 fb7d 	bl	80199dc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80122e2:	2180      	movs	r1, #128	; 0x80
 80122e4:	6878      	ldr	r0, [r7, #4]
 80122e6:	f007 fb79 	bl	80199dc <USBD_LL_StallEP>
 80122ea:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80122ec:	e020      	b.n	8012330 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80122ee:	6839      	ldr	r1, [r7, #0]
 80122f0:	6878      	ldr	r0, [r7, #4]
 80122f2:	f000 fc45 	bl	8012b80 <USBD_CtlError>
              break;
 80122f6:	e01b      	b.n	8012330 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80122f8:	683b      	ldr	r3, [r7, #0]
 80122fa:	885b      	ldrh	r3, [r3, #2]
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d10e      	bne.n	801231e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012300:	7bbb      	ldrb	r3, [r7, #14]
 8012302:	2b00      	cmp	r3, #0
 8012304:	d00b      	beq.n	801231e <USBD_StdEPReq+0xc0>
 8012306:	7bbb      	ldrb	r3, [r7, #14]
 8012308:	2b80      	cmp	r3, #128	; 0x80
 801230a:	d008      	beq.n	801231e <USBD_StdEPReq+0xc0>
 801230c:	683b      	ldr	r3, [r7, #0]
 801230e:	88db      	ldrh	r3, [r3, #6]
 8012310:	2b00      	cmp	r3, #0
 8012312:	d104      	bne.n	801231e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8012314:	7bbb      	ldrb	r3, [r7, #14]
 8012316:	4619      	mov	r1, r3
 8012318:	6878      	ldr	r0, [r7, #4]
 801231a:	f007 fb5f 	bl	80199dc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801231e:	6878      	ldr	r0, [r7, #4]
 8012320:	f000 fcf9 	bl	8012d16 <USBD_CtlSendStatus>

              break;
 8012324:	e004      	b.n	8012330 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8012326:	6839      	ldr	r1, [r7, #0]
 8012328:	6878      	ldr	r0, [r7, #4]
 801232a:	f000 fc29 	bl	8012b80 <USBD_CtlError>
              break;
 801232e:	bf00      	nop
          }
          break;
 8012330:	e0ec      	b.n	801250c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012338:	b2db      	uxtb	r3, r3
 801233a:	2b02      	cmp	r3, #2
 801233c:	d002      	beq.n	8012344 <USBD_StdEPReq+0xe6>
 801233e:	2b03      	cmp	r3, #3
 8012340:	d016      	beq.n	8012370 <USBD_StdEPReq+0x112>
 8012342:	e030      	b.n	80123a6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012344:	7bbb      	ldrb	r3, [r7, #14]
 8012346:	2b00      	cmp	r3, #0
 8012348:	d00d      	beq.n	8012366 <USBD_StdEPReq+0x108>
 801234a:	7bbb      	ldrb	r3, [r7, #14]
 801234c:	2b80      	cmp	r3, #128	; 0x80
 801234e:	d00a      	beq.n	8012366 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012350:	7bbb      	ldrb	r3, [r7, #14]
 8012352:	4619      	mov	r1, r3
 8012354:	6878      	ldr	r0, [r7, #4]
 8012356:	f007 fb41 	bl	80199dc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801235a:	2180      	movs	r1, #128	; 0x80
 801235c:	6878      	ldr	r0, [r7, #4]
 801235e:	f007 fb3d 	bl	80199dc <USBD_LL_StallEP>
 8012362:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012364:	e025      	b.n	80123b2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8012366:	6839      	ldr	r1, [r7, #0]
 8012368:	6878      	ldr	r0, [r7, #4]
 801236a:	f000 fc09 	bl	8012b80 <USBD_CtlError>
              break;
 801236e:	e020      	b.n	80123b2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012370:	683b      	ldr	r3, [r7, #0]
 8012372:	885b      	ldrh	r3, [r3, #2]
 8012374:	2b00      	cmp	r3, #0
 8012376:	d11b      	bne.n	80123b0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8012378:	7bbb      	ldrb	r3, [r7, #14]
 801237a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801237e:	2b00      	cmp	r3, #0
 8012380:	d004      	beq.n	801238c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8012382:	7bbb      	ldrb	r3, [r7, #14]
 8012384:	4619      	mov	r1, r3
 8012386:	6878      	ldr	r0, [r7, #4]
 8012388:	f007 fb47 	bl	8019a1a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 801238c:	6878      	ldr	r0, [r7, #4]
 801238e:	f000 fcc2 	bl	8012d16 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012398:	689b      	ldr	r3, [r3, #8]
 801239a:	6839      	ldr	r1, [r7, #0]
 801239c:	6878      	ldr	r0, [r7, #4]
 801239e:	4798      	blx	r3
 80123a0:	4603      	mov	r3, r0
 80123a2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80123a4:	e004      	b.n	80123b0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80123a6:	6839      	ldr	r1, [r7, #0]
 80123a8:	6878      	ldr	r0, [r7, #4]
 80123aa:	f000 fbe9 	bl	8012b80 <USBD_CtlError>
              break;
 80123ae:	e000      	b.n	80123b2 <USBD_StdEPReq+0x154>
              break;
 80123b0:	bf00      	nop
          }
          break;
 80123b2:	e0ab      	b.n	801250c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80123ba:	b2db      	uxtb	r3, r3
 80123bc:	2b02      	cmp	r3, #2
 80123be:	d002      	beq.n	80123c6 <USBD_StdEPReq+0x168>
 80123c0:	2b03      	cmp	r3, #3
 80123c2:	d032      	beq.n	801242a <USBD_StdEPReq+0x1cc>
 80123c4:	e097      	b.n	80124f6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80123c6:	7bbb      	ldrb	r3, [r7, #14]
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d007      	beq.n	80123dc <USBD_StdEPReq+0x17e>
 80123cc:	7bbb      	ldrb	r3, [r7, #14]
 80123ce:	2b80      	cmp	r3, #128	; 0x80
 80123d0:	d004      	beq.n	80123dc <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80123d2:	6839      	ldr	r1, [r7, #0]
 80123d4:	6878      	ldr	r0, [r7, #4]
 80123d6:	f000 fbd3 	bl	8012b80 <USBD_CtlError>
                break;
 80123da:	e091      	b.n	8012500 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80123dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	da0b      	bge.n	80123fc <USBD_StdEPReq+0x19e>
 80123e4:	7bbb      	ldrb	r3, [r7, #14]
 80123e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80123ea:	4613      	mov	r3, r2
 80123ec:	009b      	lsls	r3, r3, #2
 80123ee:	4413      	add	r3, r2
 80123f0:	009b      	lsls	r3, r3, #2
 80123f2:	3310      	adds	r3, #16
 80123f4:	687a      	ldr	r2, [r7, #4]
 80123f6:	4413      	add	r3, r2
 80123f8:	3304      	adds	r3, #4
 80123fa:	e00b      	b.n	8012414 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80123fc:	7bbb      	ldrb	r3, [r7, #14]
 80123fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012402:	4613      	mov	r3, r2
 8012404:	009b      	lsls	r3, r3, #2
 8012406:	4413      	add	r3, r2
 8012408:	009b      	lsls	r3, r3, #2
 801240a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 801240e:	687a      	ldr	r2, [r7, #4]
 8012410:	4413      	add	r3, r2
 8012412:	3304      	adds	r3, #4
 8012414:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8012416:	68bb      	ldr	r3, [r7, #8]
 8012418:	2200      	movs	r2, #0
 801241a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801241c:	68bb      	ldr	r3, [r7, #8]
 801241e:	2202      	movs	r2, #2
 8012420:	4619      	mov	r1, r3
 8012422:	6878      	ldr	r0, [r7, #4]
 8012424:	f000 fc1d 	bl	8012c62 <USBD_CtlSendData>
              break;
 8012428:	e06a      	b.n	8012500 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801242a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801242e:	2b00      	cmp	r3, #0
 8012430:	da11      	bge.n	8012456 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8012432:	7bbb      	ldrb	r3, [r7, #14]
 8012434:	f003 020f 	and.w	r2, r3, #15
 8012438:	6879      	ldr	r1, [r7, #4]
 801243a:	4613      	mov	r3, r2
 801243c:	009b      	lsls	r3, r3, #2
 801243e:	4413      	add	r3, r2
 8012440:	009b      	lsls	r3, r3, #2
 8012442:	440b      	add	r3, r1
 8012444:	3324      	adds	r3, #36	; 0x24
 8012446:	881b      	ldrh	r3, [r3, #0]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d117      	bne.n	801247c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801244c:	6839      	ldr	r1, [r7, #0]
 801244e:	6878      	ldr	r0, [r7, #4]
 8012450:	f000 fb96 	bl	8012b80 <USBD_CtlError>
                  break;
 8012454:	e054      	b.n	8012500 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8012456:	7bbb      	ldrb	r3, [r7, #14]
 8012458:	f003 020f 	and.w	r2, r3, #15
 801245c:	6879      	ldr	r1, [r7, #4]
 801245e:	4613      	mov	r3, r2
 8012460:	009b      	lsls	r3, r3, #2
 8012462:	4413      	add	r3, r2
 8012464:	009b      	lsls	r3, r3, #2
 8012466:	440b      	add	r3, r1
 8012468:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 801246c:	881b      	ldrh	r3, [r3, #0]
 801246e:	2b00      	cmp	r3, #0
 8012470:	d104      	bne.n	801247c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8012472:	6839      	ldr	r1, [r7, #0]
 8012474:	6878      	ldr	r0, [r7, #4]
 8012476:	f000 fb83 	bl	8012b80 <USBD_CtlError>
                  break;
 801247a:	e041      	b.n	8012500 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801247c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012480:	2b00      	cmp	r3, #0
 8012482:	da0b      	bge.n	801249c <USBD_StdEPReq+0x23e>
 8012484:	7bbb      	ldrb	r3, [r7, #14]
 8012486:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801248a:	4613      	mov	r3, r2
 801248c:	009b      	lsls	r3, r3, #2
 801248e:	4413      	add	r3, r2
 8012490:	009b      	lsls	r3, r3, #2
 8012492:	3310      	adds	r3, #16
 8012494:	687a      	ldr	r2, [r7, #4]
 8012496:	4413      	add	r3, r2
 8012498:	3304      	adds	r3, #4
 801249a:	e00b      	b.n	80124b4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801249c:	7bbb      	ldrb	r3, [r7, #14]
 801249e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80124a2:	4613      	mov	r3, r2
 80124a4:	009b      	lsls	r3, r3, #2
 80124a6:	4413      	add	r3, r2
 80124a8:	009b      	lsls	r3, r3, #2
 80124aa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80124ae:	687a      	ldr	r2, [r7, #4]
 80124b0:	4413      	add	r3, r2
 80124b2:	3304      	adds	r3, #4
 80124b4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80124b6:	7bbb      	ldrb	r3, [r7, #14]
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d002      	beq.n	80124c2 <USBD_StdEPReq+0x264>
 80124bc:	7bbb      	ldrb	r3, [r7, #14]
 80124be:	2b80      	cmp	r3, #128	; 0x80
 80124c0:	d103      	bne.n	80124ca <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80124c2:	68bb      	ldr	r3, [r7, #8]
 80124c4:	2200      	movs	r2, #0
 80124c6:	601a      	str	r2, [r3, #0]
 80124c8:	e00e      	b.n	80124e8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80124ca:	7bbb      	ldrb	r3, [r7, #14]
 80124cc:	4619      	mov	r1, r3
 80124ce:	6878      	ldr	r0, [r7, #4]
 80124d0:	f007 fac2 	bl	8019a58 <USBD_LL_IsStallEP>
 80124d4:	4603      	mov	r3, r0
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d003      	beq.n	80124e2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80124da:	68bb      	ldr	r3, [r7, #8]
 80124dc:	2201      	movs	r2, #1
 80124de:	601a      	str	r2, [r3, #0]
 80124e0:	e002      	b.n	80124e8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 80124e2:	68bb      	ldr	r3, [r7, #8]
 80124e4:	2200      	movs	r2, #0
 80124e6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80124e8:	68bb      	ldr	r3, [r7, #8]
 80124ea:	2202      	movs	r2, #2
 80124ec:	4619      	mov	r1, r3
 80124ee:	6878      	ldr	r0, [r7, #4]
 80124f0:	f000 fbb7 	bl	8012c62 <USBD_CtlSendData>
              break;
 80124f4:	e004      	b.n	8012500 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 80124f6:	6839      	ldr	r1, [r7, #0]
 80124f8:	6878      	ldr	r0, [r7, #4]
 80124fa:	f000 fb41 	bl	8012b80 <USBD_CtlError>
              break;
 80124fe:	bf00      	nop
          }
          break;
 8012500:	e004      	b.n	801250c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8012502:	6839      	ldr	r1, [r7, #0]
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f000 fb3b 	bl	8012b80 <USBD_CtlError>
          break;
 801250a:	bf00      	nop
      }
      break;
 801250c:	e004      	b.n	8012518 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 801250e:	6839      	ldr	r1, [r7, #0]
 8012510:	6878      	ldr	r0, [r7, #4]
 8012512:	f000 fb35 	bl	8012b80 <USBD_CtlError>
      break;
 8012516:	bf00      	nop
  }

  return ret;
 8012518:	7bfb      	ldrb	r3, [r7, #15]
}
 801251a:	4618      	mov	r0, r3
 801251c:	3710      	adds	r7, #16
 801251e:	46bd      	mov	sp, r7
 8012520:	bd80      	pop	{r7, pc}
	...

08012524 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012524:	b580      	push	{r7, lr}
 8012526:	b084      	sub	sp, #16
 8012528:	af00      	add	r7, sp, #0
 801252a:	6078      	str	r0, [r7, #4]
 801252c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801252e:	2300      	movs	r3, #0
 8012530:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8012532:	2300      	movs	r3, #0
 8012534:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8012536:	2300      	movs	r3, #0
 8012538:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801253a:	683b      	ldr	r3, [r7, #0]
 801253c:	885b      	ldrh	r3, [r3, #2]
 801253e:	0a1b      	lsrs	r3, r3, #8
 8012540:	b29b      	uxth	r3, r3
 8012542:	3b01      	subs	r3, #1
 8012544:	2b06      	cmp	r3, #6
 8012546:	f200 8128 	bhi.w	801279a <USBD_GetDescriptor+0x276>
 801254a:	a201      	add	r2, pc, #4	; (adr r2, 8012550 <USBD_GetDescriptor+0x2c>)
 801254c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012550:	0801256d 	.word	0x0801256d
 8012554:	08012585 	.word	0x08012585
 8012558:	080125c5 	.word	0x080125c5
 801255c:	0801279b 	.word	0x0801279b
 8012560:	0801279b 	.word	0x0801279b
 8012564:	0801273b 	.word	0x0801273b
 8012568:	08012767 	.word	0x08012767
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012572:	681b      	ldr	r3, [r3, #0]
 8012574:	687a      	ldr	r2, [r7, #4]
 8012576:	7c12      	ldrb	r2, [r2, #16]
 8012578:	f107 0108 	add.w	r1, r7, #8
 801257c:	4610      	mov	r0, r2
 801257e:	4798      	blx	r3
 8012580:	60f8      	str	r0, [r7, #12]
      break;
 8012582:	e112      	b.n	80127aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	7c1b      	ldrb	r3, [r3, #16]
 8012588:	2b00      	cmp	r3, #0
 801258a:	d10d      	bne.n	80125a8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012594:	f107 0208 	add.w	r2, r7, #8
 8012598:	4610      	mov	r0, r2
 801259a:	4798      	blx	r3
 801259c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	3301      	adds	r3, #1
 80125a2:	2202      	movs	r2, #2
 80125a4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80125a6:	e100      	b.n	80127aa <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80125ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80125b0:	f107 0208 	add.w	r2, r7, #8
 80125b4:	4610      	mov	r0, r2
 80125b6:	4798      	blx	r3
 80125b8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80125ba:	68fb      	ldr	r3, [r7, #12]
 80125bc:	3301      	adds	r3, #1
 80125be:	2202      	movs	r2, #2
 80125c0:	701a      	strb	r2, [r3, #0]
      break;
 80125c2:	e0f2      	b.n	80127aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80125c4:	683b      	ldr	r3, [r7, #0]
 80125c6:	885b      	ldrh	r3, [r3, #2]
 80125c8:	b2db      	uxtb	r3, r3
 80125ca:	2b05      	cmp	r3, #5
 80125cc:	f200 80ac 	bhi.w	8012728 <USBD_GetDescriptor+0x204>
 80125d0:	a201      	add	r2, pc, #4	; (adr r2, 80125d8 <USBD_GetDescriptor+0xb4>)
 80125d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80125d6:	bf00      	nop
 80125d8:	080125f1 	.word	0x080125f1
 80125dc:	08012625 	.word	0x08012625
 80125e0:	08012659 	.word	0x08012659
 80125e4:	0801268d 	.word	0x0801268d
 80125e8:	080126c1 	.word	0x080126c1
 80125ec:	080126f5 	.word	0x080126f5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80125f0:	687b      	ldr	r3, [r7, #4]
 80125f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80125f6:	685b      	ldr	r3, [r3, #4]
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	d00b      	beq.n	8012614 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012602:	685b      	ldr	r3, [r3, #4]
 8012604:	687a      	ldr	r2, [r7, #4]
 8012606:	7c12      	ldrb	r2, [r2, #16]
 8012608:	f107 0108 	add.w	r1, r7, #8
 801260c:	4610      	mov	r0, r2
 801260e:	4798      	blx	r3
 8012610:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012612:	e091      	b.n	8012738 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8012614:	6839      	ldr	r1, [r7, #0]
 8012616:	6878      	ldr	r0, [r7, #4]
 8012618:	f000 fab2 	bl	8012b80 <USBD_CtlError>
            err++;
 801261c:	7afb      	ldrb	r3, [r7, #11]
 801261e:	3301      	adds	r3, #1
 8012620:	72fb      	strb	r3, [r7, #11]
          break;
 8012622:	e089      	b.n	8012738 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801262a:	689b      	ldr	r3, [r3, #8]
 801262c:	2b00      	cmp	r3, #0
 801262e:	d00b      	beq.n	8012648 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012636:	689b      	ldr	r3, [r3, #8]
 8012638:	687a      	ldr	r2, [r7, #4]
 801263a:	7c12      	ldrb	r2, [r2, #16]
 801263c:	f107 0108 	add.w	r1, r7, #8
 8012640:	4610      	mov	r0, r2
 8012642:	4798      	blx	r3
 8012644:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012646:	e077      	b.n	8012738 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8012648:	6839      	ldr	r1, [r7, #0]
 801264a:	6878      	ldr	r0, [r7, #4]
 801264c:	f000 fa98 	bl	8012b80 <USBD_CtlError>
            err++;
 8012650:	7afb      	ldrb	r3, [r7, #11]
 8012652:	3301      	adds	r3, #1
 8012654:	72fb      	strb	r3, [r7, #11]
          break;
 8012656:	e06f      	b.n	8012738 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801265e:	68db      	ldr	r3, [r3, #12]
 8012660:	2b00      	cmp	r3, #0
 8012662:	d00b      	beq.n	801267c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012664:	687b      	ldr	r3, [r7, #4]
 8012666:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801266a:	68db      	ldr	r3, [r3, #12]
 801266c:	687a      	ldr	r2, [r7, #4]
 801266e:	7c12      	ldrb	r2, [r2, #16]
 8012670:	f107 0108 	add.w	r1, r7, #8
 8012674:	4610      	mov	r0, r2
 8012676:	4798      	blx	r3
 8012678:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801267a:	e05d      	b.n	8012738 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801267c:	6839      	ldr	r1, [r7, #0]
 801267e:	6878      	ldr	r0, [r7, #4]
 8012680:	f000 fa7e 	bl	8012b80 <USBD_CtlError>
            err++;
 8012684:	7afb      	ldrb	r3, [r7, #11]
 8012686:	3301      	adds	r3, #1
 8012688:	72fb      	strb	r3, [r7, #11]
          break;
 801268a:	e055      	b.n	8012738 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012692:	691b      	ldr	r3, [r3, #16]
 8012694:	2b00      	cmp	r3, #0
 8012696:	d00b      	beq.n	80126b0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8012698:	687b      	ldr	r3, [r7, #4]
 801269a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801269e:	691b      	ldr	r3, [r3, #16]
 80126a0:	687a      	ldr	r2, [r7, #4]
 80126a2:	7c12      	ldrb	r2, [r2, #16]
 80126a4:	f107 0108 	add.w	r1, r7, #8
 80126a8:	4610      	mov	r0, r2
 80126aa:	4798      	blx	r3
 80126ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80126ae:	e043      	b.n	8012738 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80126b0:	6839      	ldr	r1, [r7, #0]
 80126b2:	6878      	ldr	r0, [r7, #4]
 80126b4:	f000 fa64 	bl	8012b80 <USBD_CtlError>
            err++;
 80126b8:	7afb      	ldrb	r3, [r7, #11]
 80126ba:	3301      	adds	r3, #1
 80126bc:	72fb      	strb	r3, [r7, #11]
          break;
 80126be:	e03b      	b.n	8012738 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80126c6:	695b      	ldr	r3, [r3, #20]
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d00b      	beq.n	80126e4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80126d2:	695b      	ldr	r3, [r3, #20]
 80126d4:	687a      	ldr	r2, [r7, #4]
 80126d6:	7c12      	ldrb	r2, [r2, #16]
 80126d8:	f107 0108 	add.w	r1, r7, #8
 80126dc:	4610      	mov	r0, r2
 80126de:	4798      	blx	r3
 80126e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80126e2:	e029      	b.n	8012738 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80126e4:	6839      	ldr	r1, [r7, #0]
 80126e6:	6878      	ldr	r0, [r7, #4]
 80126e8:	f000 fa4a 	bl	8012b80 <USBD_CtlError>
            err++;
 80126ec:	7afb      	ldrb	r3, [r7, #11]
 80126ee:	3301      	adds	r3, #1
 80126f0:	72fb      	strb	r3, [r7, #11]
          break;
 80126f2:	e021      	b.n	8012738 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80126fa:	699b      	ldr	r3, [r3, #24]
 80126fc:	2b00      	cmp	r3, #0
 80126fe:	d00b      	beq.n	8012718 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012706:	699b      	ldr	r3, [r3, #24]
 8012708:	687a      	ldr	r2, [r7, #4]
 801270a:	7c12      	ldrb	r2, [r2, #16]
 801270c:	f107 0108 	add.w	r1, r7, #8
 8012710:	4610      	mov	r0, r2
 8012712:	4798      	blx	r3
 8012714:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012716:	e00f      	b.n	8012738 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8012718:	6839      	ldr	r1, [r7, #0]
 801271a:	6878      	ldr	r0, [r7, #4]
 801271c:	f000 fa30 	bl	8012b80 <USBD_CtlError>
            err++;
 8012720:	7afb      	ldrb	r3, [r7, #11]
 8012722:	3301      	adds	r3, #1
 8012724:	72fb      	strb	r3, [r7, #11]
          break;
 8012726:	e007      	b.n	8012738 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8012728:	6839      	ldr	r1, [r7, #0]
 801272a:	6878      	ldr	r0, [r7, #4]
 801272c:	f000 fa28 	bl	8012b80 <USBD_CtlError>
          err++;
 8012730:	7afb      	ldrb	r3, [r7, #11]
 8012732:	3301      	adds	r3, #1
 8012734:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8012736:	bf00      	nop
      }
      break;
 8012738:	e037      	b.n	80127aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	7c1b      	ldrb	r3, [r3, #16]
 801273e:	2b00      	cmp	r3, #0
 8012740:	d109      	bne.n	8012756 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801274a:	f107 0208 	add.w	r2, r7, #8
 801274e:	4610      	mov	r0, r2
 8012750:	4798      	blx	r3
 8012752:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012754:	e029      	b.n	80127aa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8012756:	6839      	ldr	r1, [r7, #0]
 8012758:	6878      	ldr	r0, [r7, #4]
 801275a:	f000 fa11 	bl	8012b80 <USBD_CtlError>
        err++;
 801275e:	7afb      	ldrb	r3, [r7, #11]
 8012760:	3301      	adds	r3, #1
 8012762:	72fb      	strb	r3, [r7, #11]
      break;
 8012764:	e021      	b.n	80127aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012766:	687b      	ldr	r3, [r7, #4]
 8012768:	7c1b      	ldrb	r3, [r3, #16]
 801276a:	2b00      	cmp	r3, #0
 801276c:	d10d      	bne.n	801278a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012776:	f107 0208 	add.w	r2, r7, #8
 801277a:	4610      	mov	r0, r2
 801277c:	4798      	blx	r3
 801277e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8012780:	68fb      	ldr	r3, [r7, #12]
 8012782:	3301      	adds	r3, #1
 8012784:	2207      	movs	r2, #7
 8012786:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012788:	e00f      	b.n	80127aa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801278a:	6839      	ldr	r1, [r7, #0]
 801278c:	6878      	ldr	r0, [r7, #4]
 801278e:	f000 f9f7 	bl	8012b80 <USBD_CtlError>
        err++;
 8012792:	7afb      	ldrb	r3, [r7, #11]
 8012794:	3301      	adds	r3, #1
 8012796:	72fb      	strb	r3, [r7, #11]
      break;
 8012798:	e007      	b.n	80127aa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 801279a:	6839      	ldr	r1, [r7, #0]
 801279c:	6878      	ldr	r0, [r7, #4]
 801279e:	f000 f9ef 	bl	8012b80 <USBD_CtlError>
      err++;
 80127a2:	7afb      	ldrb	r3, [r7, #11]
 80127a4:	3301      	adds	r3, #1
 80127a6:	72fb      	strb	r3, [r7, #11]
      break;
 80127a8:	bf00      	nop
  }

  if (err != 0U)
 80127aa:	7afb      	ldrb	r3, [r7, #11]
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d11e      	bne.n	80127ee <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80127b0:	683b      	ldr	r3, [r7, #0]
 80127b2:	88db      	ldrh	r3, [r3, #6]
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	d016      	beq.n	80127e6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80127b8:	893b      	ldrh	r3, [r7, #8]
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d00e      	beq.n	80127dc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80127be:	683b      	ldr	r3, [r7, #0]
 80127c0:	88da      	ldrh	r2, [r3, #6]
 80127c2:	893b      	ldrh	r3, [r7, #8]
 80127c4:	4293      	cmp	r3, r2
 80127c6:	bf28      	it	cs
 80127c8:	4613      	movcs	r3, r2
 80127ca:	b29b      	uxth	r3, r3
 80127cc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80127ce:	893b      	ldrh	r3, [r7, #8]
 80127d0:	461a      	mov	r2, r3
 80127d2:	68f9      	ldr	r1, [r7, #12]
 80127d4:	6878      	ldr	r0, [r7, #4]
 80127d6:	f000 fa44 	bl	8012c62 <USBD_CtlSendData>
 80127da:	e009      	b.n	80127f0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80127dc:	6839      	ldr	r1, [r7, #0]
 80127de:	6878      	ldr	r0, [r7, #4]
 80127e0:	f000 f9ce 	bl	8012b80 <USBD_CtlError>
 80127e4:	e004      	b.n	80127f0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80127e6:	6878      	ldr	r0, [r7, #4]
 80127e8:	f000 fa95 	bl	8012d16 <USBD_CtlSendStatus>
 80127ec:	e000      	b.n	80127f0 <USBD_GetDescriptor+0x2cc>
    return;
 80127ee:	bf00      	nop
  }
}
 80127f0:	3710      	adds	r7, #16
 80127f2:	46bd      	mov	sp, r7
 80127f4:	bd80      	pop	{r7, pc}
 80127f6:	bf00      	nop

080127f8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80127f8:	b580      	push	{r7, lr}
 80127fa:	b084      	sub	sp, #16
 80127fc:	af00      	add	r7, sp, #0
 80127fe:	6078      	str	r0, [r7, #4]
 8012800:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8012802:	683b      	ldr	r3, [r7, #0]
 8012804:	889b      	ldrh	r3, [r3, #4]
 8012806:	2b00      	cmp	r3, #0
 8012808:	d131      	bne.n	801286e <USBD_SetAddress+0x76>
 801280a:	683b      	ldr	r3, [r7, #0]
 801280c:	88db      	ldrh	r3, [r3, #6]
 801280e:	2b00      	cmp	r3, #0
 8012810:	d12d      	bne.n	801286e <USBD_SetAddress+0x76>
 8012812:	683b      	ldr	r3, [r7, #0]
 8012814:	885b      	ldrh	r3, [r3, #2]
 8012816:	2b7f      	cmp	r3, #127	; 0x7f
 8012818:	d829      	bhi.n	801286e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801281a:	683b      	ldr	r3, [r7, #0]
 801281c:	885b      	ldrh	r3, [r3, #2]
 801281e:	b2db      	uxtb	r3, r3
 8012820:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012824:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801282c:	b2db      	uxtb	r3, r3
 801282e:	2b03      	cmp	r3, #3
 8012830:	d104      	bne.n	801283c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8012832:	6839      	ldr	r1, [r7, #0]
 8012834:	6878      	ldr	r0, [r7, #4]
 8012836:	f000 f9a3 	bl	8012b80 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801283a:	e01d      	b.n	8012878 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	7bfa      	ldrb	r2, [r7, #15]
 8012840:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012844:	7bfb      	ldrb	r3, [r7, #15]
 8012846:	4619      	mov	r1, r3
 8012848:	6878      	ldr	r0, [r7, #4]
 801284a:	f007 f931 	bl	8019ab0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801284e:	6878      	ldr	r0, [r7, #4]
 8012850:	f000 fa61 	bl	8012d16 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012854:	7bfb      	ldrb	r3, [r7, #15]
 8012856:	2b00      	cmp	r3, #0
 8012858:	d004      	beq.n	8012864 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	2202      	movs	r2, #2
 801285e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012862:	e009      	b.n	8012878 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	2201      	movs	r2, #1
 8012868:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801286c:	e004      	b.n	8012878 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801286e:	6839      	ldr	r1, [r7, #0]
 8012870:	6878      	ldr	r0, [r7, #4]
 8012872:	f000 f985 	bl	8012b80 <USBD_CtlError>
  }
}
 8012876:	bf00      	nop
 8012878:	bf00      	nop
 801287a:	3710      	adds	r7, #16
 801287c:	46bd      	mov	sp, r7
 801287e:	bd80      	pop	{r7, pc}

08012880 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012880:	b580      	push	{r7, lr}
 8012882:	b084      	sub	sp, #16
 8012884:	af00      	add	r7, sp, #0
 8012886:	6078      	str	r0, [r7, #4]
 8012888:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801288a:	2300      	movs	r3, #0
 801288c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801288e:	683b      	ldr	r3, [r7, #0]
 8012890:	885b      	ldrh	r3, [r3, #2]
 8012892:	b2da      	uxtb	r2, r3
 8012894:	4b4c      	ldr	r3, [pc, #304]	; (80129c8 <USBD_SetConfig+0x148>)
 8012896:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012898:	4b4b      	ldr	r3, [pc, #300]	; (80129c8 <USBD_SetConfig+0x148>)
 801289a:	781b      	ldrb	r3, [r3, #0]
 801289c:	2b01      	cmp	r3, #1
 801289e:	d905      	bls.n	80128ac <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80128a0:	6839      	ldr	r1, [r7, #0]
 80128a2:	6878      	ldr	r0, [r7, #4]
 80128a4:	f000 f96c 	bl	8012b80 <USBD_CtlError>
    return USBD_FAIL;
 80128a8:	2303      	movs	r3, #3
 80128aa:	e088      	b.n	80129be <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80128b2:	b2db      	uxtb	r3, r3
 80128b4:	2b02      	cmp	r3, #2
 80128b6:	d002      	beq.n	80128be <USBD_SetConfig+0x3e>
 80128b8:	2b03      	cmp	r3, #3
 80128ba:	d025      	beq.n	8012908 <USBD_SetConfig+0x88>
 80128bc:	e071      	b.n	80129a2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80128be:	4b42      	ldr	r3, [pc, #264]	; (80129c8 <USBD_SetConfig+0x148>)
 80128c0:	781b      	ldrb	r3, [r3, #0]
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d01c      	beq.n	8012900 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80128c6:	4b40      	ldr	r3, [pc, #256]	; (80129c8 <USBD_SetConfig+0x148>)
 80128c8:	781b      	ldrb	r3, [r3, #0]
 80128ca:	461a      	mov	r2, r3
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80128d0:	4b3d      	ldr	r3, [pc, #244]	; (80129c8 <USBD_SetConfig+0x148>)
 80128d2:	781b      	ldrb	r3, [r3, #0]
 80128d4:	4619      	mov	r1, r3
 80128d6:	6878      	ldr	r0, [r7, #4]
 80128d8:	f7ff f948 	bl	8011b6c <USBD_SetClassConfig>
 80128dc:	4603      	mov	r3, r0
 80128de:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80128e0:	7bfb      	ldrb	r3, [r7, #15]
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d004      	beq.n	80128f0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80128e6:	6839      	ldr	r1, [r7, #0]
 80128e8:	6878      	ldr	r0, [r7, #4]
 80128ea:	f000 f949 	bl	8012b80 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80128ee:	e065      	b.n	80129bc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80128f0:	6878      	ldr	r0, [r7, #4]
 80128f2:	f000 fa10 	bl	8012d16 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	2203      	movs	r2, #3
 80128fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80128fe:	e05d      	b.n	80129bc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012900:	6878      	ldr	r0, [r7, #4]
 8012902:	f000 fa08 	bl	8012d16 <USBD_CtlSendStatus>
      break;
 8012906:	e059      	b.n	80129bc <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8012908:	4b2f      	ldr	r3, [pc, #188]	; (80129c8 <USBD_SetConfig+0x148>)
 801290a:	781b      	ldrb	r3, [r3, #0]
 801290c:	2b00      	cmp	r3, #0
 801290e:	d112      	bne.n	8012936 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	2202      	movs	r2, #2
 8012914:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8012918:	4b2b      	ldr	r3, [pc, #172]	; (80129c8 <USBD_SetConfig+0x148>)
 801291a:	781b      	ldrb	r3, [r3, #0]
 801291c:	461a      	mov	r2, r3
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012922:	4b29      	ldr	r3, [pc, #164]	; (80129c8 <USBD_SetConfig+0x148>)
 8012924:	781b      	ldrb	r3, [r3, #0]
 8012926:	4619      	mov	r1, r3
 8012928:	6878      	ldr	r0, [r7, #4]
 801292a:	f7ff f93b 	bl	8011ba4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801292e:	6878      	ldr	r0, [r7, #4]
 8012930:	f000 f9f1 	bl	8012d16 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012934:	e042      	b.n	80129bc <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8012936:	4b24      	ldr	r3, [pc, #144]	; (80129c8 <USBD_SetConfig+0x148>)
 8012938:	781b      	ldrb	r3, [r3, #0]
 801293a:	461a      	mov	r2, r3
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	685b      	ldr	r3, [r3, #4]
 8012940:	429a      	cmp	r2, r3
 8012942:	d02a      	beq.n	801299a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	685b      	ldr	r3, [r3, #4]
 8012948:	b2db      	uxtb	r3, r3
 801294a:	4619      	mov	r1, r3
 801294c:	6878      	ldr	r0, [r7, #4]
 801294e:	f7ff f929 	bl	8011ba4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8012952:	4b1d      	ldr	r3, [pc, #116]	; (80129c8 <USBD_SetConfig+0x148>)
 8012954:	781b      	ldrb	r3, [r3, #0]
 8012956:	461a      	mov	r2, r3
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801295c:	4b1a      	ldr	r3, [pc, #104]	; (80129c8 <USBD_SetConfig+0x148>)
 801295e:	781b      	ldrb	r3, [r3, #0]
 8012960:	4619      	mov	r1, r3
 8012962:	6878      	ldr	r0, [r7, #4]
 8012964:	f7ff f902 	bl	8011b6c <USBD_SetClassConfig>
 8012968:	4603      	mov	r3, r0
 801296a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801296c:	7bfb      	ldrb	r3, [r7, #15]
 801296e:	2b00      	cmp	r3, #0
 8012970:	d00f      	beq.n	8012992 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8012972:	6839      	ldr	r1, [r7, #0]
 8012974:	6878      	ldr	r0, [r7, #4]
 8012976:	f000 f903 	bl	8012b80 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	685b      	ldr	r3, [r3, #4]
 801297e:	b2db      	uxtb	r3, r3
 8012980:	4619      	mov	r1, r3
 8012982:	6878      	ldr	r0, [r7, #4]
 8012984:	f7ff f90e 	bl	8011ba4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	2202      	movs	r2, #2
 801298c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8012990:	e014      	b.n	80129bc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012992:	6878      	ldr	r0, [r7, #4]
 8012994:	f000 f9bf 	bl	8012d16 <USBD_CtlSendStatus>
      break;
 8012998:	e010      	b.n	80129bc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 801299a:	6878      	ldr	r0, [r7, #4]
 801299c:	f000 f9bb 	bl	8012d16 <USBD_CtlSendStatus>
      break;
 80129a0:	e00c      	b.n	80129bc <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80129a2:	6839      	ldr	r1, [r7, #0]
 80129a4:	6878      	ldr	r0, [r7, #4]
 80129a6:	f000 f8eb 	bl	8012b80 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80129aa:	4b07      	ldr	r3, [pc, #28]	; (80129c8 <USBD_SetConfig+0x148>)
 80129ac:	781b      	ldrb	r3, [r3, #0]
 80129ae:	4619      	mov	r1, r3
 80129b0:	6878      	ldr	r0, [r7, #4]
 80129b2:	f7ff f8f7 	bl	8011ba4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80129b6:	2303      	movs	r3, #3
 80129b8:	73fb      	strb	r3, [r7, #15]
      break;
 80129ba:	bf00      	nop
  }

  return ret;
 80129bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80129be:	4618      	mov	r0, r3
 80129c0:	3710      	adds	r7, #16
 80129c2:	46bd      	mov	sp, r7
 80129c4:	bd80      	pop	{r7, pc}
 80129c6:	bf00      	nop
 80129c8:	20000831 	.word	0x20000831

080129cc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80129cc:	b580      	push	{r7, lr}
 80129ce:	b082      	sub	sp, #8
 80129d0:	af00      	add	r7, sp, #0
 80129d2:	6078      	str	r0, [r7, #4]
 80129d4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80129d6:	683b      	ldr	r3, [r7, #0]
 80129d8:	88db      	ldrh	r3, [r3, #6]
 80129da:	2b01      	cmp	r3, #1
 80129dc:	d004      	beq.n	80129e8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80129de:	6839      	ldr	r1, [r7, #0]
 80129e0:	6878      	ldr	r0, [r7, #4]
 80129e2:	f000 f8cd 	bl	8012b80 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80129e6:	e023      	b.n	8012a30 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80129ee:	b2db      	uxtb	r3, r3
 80129f0:	2b02      	cmp	r3, #2
 80129f2:	dc02      	bgt.n	80129fa <USBD_GetConfig+0x2e>
 80129f4:	2b00      	cmp	r3, #0
 80129f6:	dc03      	bgt.n	8012a00 <USBD_GetConfig+0x34>
 80129f8:	e015      	b.n	8012a26 <USBD_GetConfig+0x5a>
 80129fa:	2b03      	cmp	r3, #3
 80129fc:	d00b      	beq.n	8012a16 <USBD_GetConfig+0x4a>
 80129fe:	e012      	b.n	8012a26 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	2200      	movs	r2, #0
 8012a04:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	3308      	adds	r3, #8
 8012a0a:	2201      	movs	r2, #1
 8012a0c:	4619      	mov	r1, r3
 8012a0e:	6878      	ldr	r0, [r7, #4]
 8012a10:	f000 f927 	bl	8012c62 <USBD_CtlSendData>
        break;
 8012a14:	e00c      	b.n	8012a30 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	3304      	adds	r3, #4
 8012a1a:	2201      	movs	r2, #1
 8012a1c:	4619      	mov	r1, r3
 8012a1e:	6878      	ldr	r0, [r7, #4]
 8012a20:	f000 f91f 	bl	8012c62 <USBD_CtlSendData>
        break;
 8012a24:	e004      	b.n	8012a30 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8012a26:	6839      	ldr	r1, [r7, #0]
 8012a28:	6878      	ldr	r0, [r7, #4]
 8012a2a:	f000 f8a9 	bl	8012b80 <USBD_CtlError>
        break;
 8012a2e:	bf00      	nop
}
 8012a30:	bf00      	nop
 8012a32:	3708      	adds	r7, #8
 8012a34:	46bd      	mov	sp, r7
 8012a36:	bd80      	pop	{r7, pc}

08012a38 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012a38:	b580      	push	{r7, lr}
 8012a3a:	b082      	sub	sp, #8
 8012a3c:	af00      	add	r7, sp, #0
 8012a3e:	6078      	str	r0, [r7, #4]
 8012a40:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012a48:	b2db      	uxtb	r3, r3
 8012a4a:	3b01      	subs	r3, #1
 8012a4c:	2b02      	cmp	r3, #2
 8012a4e:	d81e      	bhi.n	8012a8e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012a50:	683b      	ldr	r3, [r7, #0]
 8012a52:	88db      	ldrh	r3, [r3, #6]
 8012a54:	2b02      	cmp	r3, #2
 8012a56:	d004      	beq.n	8012a62 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012a58:	6839      	ldr	r1, [r7, #0]
 8012a5a:	6878      	ldr	r0, [r7, #4]
 8012a5c:	f000 f890 	bl	8012b80 <USBD_CtlError>
        break;
 8012a60:	e01a      	b.n	8012a98 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	2201      	movs	r2, #1
 8012a66:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d005      	beq.n	8012a7e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	68db      	ldr	r3, [r3, #12]
 8012a76:	f043 0202 	orr.w	r2, r3, #2
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	330c      	adds	r3, #12
 8012a82:	2202      	movs	r2, #2
 8012a84:	4619      	mov	r1, r3
 8012a86:	6878      	ldr	r0, [r7, #4]
 8012a88:	f000 f8eb 	bl	8012c62 <USBD_CtlSendData>
      break;
 8012a8c:	e004      	b.n	8012a98 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8012a8e:	6839      	ldr	r1, [r7, #0]
 8012a90:	6878      	ldr	r0, [r7, #4]
 8012a92:	f000 f875 	bl	8012b80 <USBD_CtlError>
      break;
 8012a96:	bf00      	nop
  }
}
 8012a98:	bf00      	nop
 8012a9a:	3708      	adds	r7, #8
 8012a9c:	46bd      	mov	sp, r7
 8012a9e:	bd80      	pop	{r7, pc}

08012aa0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012aa0:	b580      	push	{r7, lr}
 8012aa2:	b082      	sub	sp, #8
 8012aa4:	af00      	add	r7, sp, #0
 8012aa6:	6078      	str	r0, [r7, #4]
 8012aa8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012aaa:	683b      	ldr	r3, [r7, #0]
 8012aac:	885b      	ldrh	r3, [r3, #2]
 8012aae:	2b01      	cmp	r3, #1
 8012ab0:	d106      	bne.n	8012ac0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	2201      	movs	r2, #1
 8012ab6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8012aba:	6878      	ldr	r0, [r7, #4]
 8012abc:	f000 f92b 	bl	8012d16 <USBD_CtlSendStatus>
  }
}
 8012ac0:	bf00      	nop
 8012ac2:	3708      	adds	r7, #8
 8012ac4:	46bd      	mov	sp, r7
 8012ac6:	bd80      	pop	{r7, pc}

08012ac8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012ac8:	b580      	push	{r7, lr}
 8012aca:	b082      	sub	sp, #8
 8012acc:	af00      	add	r7, sp, #0
 8012ace:	6078      	str	r0, [r7, #4]
 8012ad0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012ad8:	b2db      	uxtb	r3, r3
 8012ada:	3b01      	subs	r3, #1
 8012adc:	2b02      	cmp	r3, #2
 8012ade:	d80b      	bhi.n	8012af8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012ae0:	683b      	ldr	r3, [r7, #0]
 8012ae2:	885b      	ldrh	r3, [r3, #2]
 8012ae4:	2b01      	cmp	r3, #1
 8012ae6:	d10c      	bne.n	8012b02 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	2200      	movs	r2, #0
 8012aec:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012af0:	6878      	ldr	r0, [r7, #4]
 8012af2:	f000 f910 	bl	8012d16 <USBD_CtlSendStatus>
      }
      break;
 8012af6:	e004      	b.n	8012b02 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8012af8:	6839      	ldr	r1, [r7, #0]
 8012afa:	6878      	ldr	r0, [r7, #4]
 8012afc:	f000 f840 	bl	8012b80 <USBD_CtlError>
      break;
 8012b00:	e000      	b.n	8012b04 <USBD_ClrFeature+0x3c>
      break;
 8012b02:	bf00      	nop
  }
}
 8012b04:	bf00      	nop
 8012b06:	3708      	adds	r7, #8
 8012b08:	46bd      	mov	sp, r7
 8012b0a:	bd80      	pop	{r7, pc}

08012b0c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012b0c:	b580      	push	{r7, lr}
 8012b0e:	b084      	sub	sp, #16
 8012b10:	af00      	add	r7, sp, #0
 8012b12:	6078      	str	r0, [r7, #4]
 8012b14:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8012b16:	683b      	ldr	r3, [r7, #0]
 8012b18:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012b1a:	68fb      	ldr	r3, [r7, #12]
 8012b1c:	781a      	ldrb	r2, [r3, #0]
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012b22:	68fb      	ldr	r3, [r7, #12]
 8012b24:	3301      	adds	r3, #1
 8012b26:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8012b28:	68fb      	ldr	r3, [r7, #12]
 8012b2a:	781a      	ldrb	r2, [r3, #0]
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012b30:	68fb      	ldr	r3, [r7, #12]
 8012b32:	3301      	adds	r3, #1
 8012b34:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012b36:	68f8      	ldr	r0, [r7, #12]
 8012b38:	f7ff fabb 	bl	80120b2 <SWAPBYTE>
 8012b3c:	4603      	mov	r3, r0
 8012b3e:	461a      	mov	r2, r3
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012b44:	68fb      	ldr	r3, [r7, #12]
 8012b46:	3301      	adds	r3, #1
 8012b48:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012b4a:	68fb      	ldr	r3, [r7, #12]
 8012b4c:	3301      	adds	r3, #1
 8012b4e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012b50:	68f8      	ldr	r0, [r7, #12]
 8012b52:	f7ff faae 	bl	80120b2 <SWAPBYTE>
 8012b56:	4603      	mov	r3, r0
 8012b58:	461a      	mov	r2, r3
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012b5e:	68fb      	ldr	r3, [r7, #12]
 8012b60:	3301      	adds	r3, #1
 8012b62:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012b64:	68fb      	ldr	r3, [r7, #12]
 8012b66:	3301      	adds	r3, #1
 8012b68:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012b6a:	68f8      	ldr	r0, [r7, #12]
 8012b6c:	f7ff faa1 	bl	80120b2 <SWAPBYTE>
 8012b70:	4603      	mov	r3, r0
 8012b72:	461a      	mov	r2, r3
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	80da      	strh	r2, [r3, #6]
}
 8012b78:	bf00      	nop
 8012b7a:	3710      	adds	r7, #16
 8012b7c:	46bd      	mov	sp, r7
 8012b7e:	bd80      	pop	{r7, pc}

08012b80 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012b80:	b580      	push	{r7, lr}
 8012b82:	b082      	sub	sp, #8
 8012b84:	af00      	add	r7, sp, #0
 8012b86:	6078      	str	r0, [r7, #4]
 8012b88:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012b8a:	2180      	movs	r1, #128	; 0x80
 8012b8c:	6878      	ldr	r0, [r7, #4]
 8012b8e:	f006 ff25 	bl	80199dc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012b92:	2100      	movs	r1, #0
 8012b94:	6878      	ldr	r0, [r7, #4]
 8012b96:	f006 ff21 	bl	80199dc <USBD_LL_StallEP>
}
 8012b9a:	bf00      	nop
 8012b9c:	3708      	adds	r7, #8
 8012b9e:	46bd      	mov	sp, r7
 8012ba0:	bd80      	pop	{r7, pc}

08012ba2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012ba2:	b580      	push	{r7, lr}
 8012ba4:	b086      	sub	sp, #24
 8012ba6:	af00      	add	r7, sp, #0
 8012ba8:	60f8      	str	r0, [r7, #12]
 8012baa:	60b9      	str	r1, [r7, #8]
 8012bac:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8012bae:	2300      	movs	r3, #0
 8012bb0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012bb2:	68fb      	ldr	r3, [r7, #12]
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	d036      	beq.n	8012c26 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8012bb8:	68fb      	ldr	r3, [r7, #12]
 8012bba:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8012bbc:	6938      	ldr	r0, [r7, #16]
 8012bbe:	f000 f836 	bl	8012c2e <USBD_GetLen>
 8012bc2:	4603      	mov	r3, r0
 8012bc4:	3301      	adds	r3, #1
 8012bc6:	b29b      	uxth	r3, r3
 8012bc8:	005b      	lsls	r3, r3, #1
 8012bca:	b29a      	uxth	r2, r3
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8012bd0:	7dfb      	ldrb	r3, [r7, #23]
 8012bd2:	68ba      	ldr	r2, [r7, #8]
 8012bd4:	4413      	add	r3, r2
 8012bd6:	687a      	ldr	r2, [r7, #4]
 8012bd8:	7812      	ldrb	r2, [r2, #0]
 8012bda:	701a      	strb	r2, [r3, #0]
  idx++;
 8012bdc:	7dfb      	ldrb	r3, [r7, #23]
 8012bde:	3301      	adds	r3, #1
 8012be0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012be2:	7dfb      	ldrb	r3, [r7, #23]
 8012be4:	68ba      	ldr	r2, [r7, #8]
 8012be6:	4413      	add	r3, r2
 8012be8:	2203      	movs	r2, #3
 8012bea:	701a      	strb	r2, [r3, #0]
  idx++;
 8012bec:	7dfb      	ldrb	r3, [r7, #23]
 8012bee:	3301      	adds	r3, #1
 8012bf0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012bf2:	e013      	b.n	8012c1c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8012bf4:	7dfb      	ldrb	r3, [r7, #23]
 8012bf6:	68ba      	ldr	r2, [r7, #8]
 8012bf8:	4413      	add	r3, r2
 8012bfa:	693a      	ldr	r2, [r7, #16]
 8012bfc:	7812      	ldrb	r2, [r2, #0]
 8012bfe:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012c00:	693b      	ldr	r3, [r7, #16]
 8012c02:	3301      	adds	r3, #1
 8012c04:	613b      	str	r3, [r7, #16]
    idx++;
 8012c06:	7dfb      	ldrb	r3, [r7, #23]
 8012c08:	3301      	adds	r3, #1
 8012c0a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012c0c:	7dfb      	ldrb	r3, [r7, #23]
 8012c0e:	68ba      	ldr	r2, [r7, #8]
 8012c10:	4413      	add	r3, r2
 8012c12:	2200      	movs	r2, #0
 8012c14:	701a      	strb	r2, [r3, #0]
    idx++;
 8012c16:	7dfb      	ldrb	r3, [r7, #23]
 8012c18:	3301      	adds	r3, #1
 8012c1a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012c1c:	693b      	ldr	r3, [r7, #16]
 8012c1e:	781b      	ldrb	r3, [r3, #0]
 8012c20:	2b00      	cmp	r3, #0
 8012c22:	d1e7      	bne.n	8012bf4 <USBD_GetString+0x52>
 8012c24:	e000      	b.n	8012c28 <USBD_GetString+0x86>
    return;
 8012c26:	bf00      	nop
  }
}
 8012c28:	3718      	adds	r7, #24
 8012c2a:	46bd      	mov	sp, r7
 8012c2c:	bd80      	pop	{r7, pc}

08012c2e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012c2e:	b480      	push	{r7}
 8012c30:	b085      	sub	sp, #20
 8012c32:	af00      	add	r7, sp, #0
 8012c34:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8012c36:	2300      	movs	r3, #0
 8012c38:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8012c3e:	e005      	b.n	8012c4c <USBD_GetLen+0x1e>
  {
    len++;
 8012c40:	7bfb      	ldrb	r3, [r7, #15]
 8012c42:	3301      	adds	r3, #1
 8012c44:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8012c46:	68bb      	ldr	r3, [r7, #8]
 8012c48:	3301      	adds	r3, #1
 8012c4a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012c4c:	68bb      	ldr	r3, [r7, #8]
 8012c4e:	781b      	ldrb	r3, [r3, #0]
 8012c50:	2b00      	cmp	r3, #0
 8012c52:	d1f5      	bne.n	8012c40 <USBD_GetLen+0x12>
  }

  return len;
 8012c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c56:	4618      	mov	r0, r3
 8012c58:	3714      	adds	r7, #20
 8012c5a:	46bd      	mov	sp, r7
 8012c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c60:	4770      	bx	lr

08012c62 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012c62:	b580      	push	{r7, lr}
 8012c64:	b084      	sub	sp, #16
 8012c66:	af00      	add	r7, sp, #0
 8012c68:	60f8      	str	r0, [r7, #12]
 8012c6a:	60b9      	str	r1, [r7, #8]
 8012c6c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012c6e:	68fb      	ldr	r3, [r7, #12]
 8012c70:	2202      	movs	r2, #2
 8012c72:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8012c76:	68fb      	ldr	r3, [r7, #12]
 8012c78:	687a      	ldr	r2, [r7, #4]
 8012c7a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012c7c:	68fb      	ldr	r3, [r7, #12]
 8012c7e:	687a      	ldr	r2, [r7, #4]
 8012c80:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	68ba      	ldr	r2, [r7, #8]
 8012c86:	2100      	movs	r1, #0
 8012c88:	68f8      	ldr	r0, [r7, #12]
 8012c8a:	f006 ff30 	bl	8019aee <USBD_LL_Transmit>

  return USBD_OK;
 8012c8e:	2300      	movs	r3, #0
}
 8012c90:	4618      	mov	r0, r3
 8012c92:	3710      	adds	r7, #16
 8012c94:	46bd      	mov	sp, r7
 8012c96:	bd80      	pop	{r7, pc}

08012c98 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012c98:	b580      	push	{r7, lr}
 8012c9a:	b084      	sub	sp, #16
 8012c9c:	af00      	add	r7, sp, #0
 8012c9e:	60f8      	str	r0, [r7, #12]
 8012ca0:	60b9      	str	r1, [r7, #8]
 8012ca2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012ca4:	687b      	ldr	r3, [r7, #4]
 8012ca6:	68ba      	ldr	r2, [r7, #8]
 8012ca8:	2100      	movs	r1, #0
 8012caa:	68f8      	ldr	r0, [r7, #12]
 8012cac:	f006 ff1f 	bl	8019aee <USBD_LL_Transmit>

  return USBD_OK;
 8012cb0:	2300      	movs	r3, #0
}
 8012cb2:	4618      	mov	r0, r3
 8012cb4:	3710      	adds	r7, #16
 8012cb6:	46bd      	mov	sp, r7
 8012cb8:	bd80      	pop	{r7, pc}

08012cba <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8012cba:	b580      	push	{r7, lr}
 8012cbc:	b084      	sub	sp, #16
 8012cbe:	af00      	add	r7, sp, #0
 8012cc0:	60f8      	str	r0, [r7, #12]
 8012cc2:	60b9      	str	r1, [r7, #8]
 8012cc4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	2203      	movs	r2, #3
 8012cca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8012cce:	68fb      	ldr	r3, [r7, #12]
 8012cd0:	687a      	ldr	r2, [r7, #4]
 8012cd2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8012cd6:	68fb      	ldr	r3, [r7, #12]
 8012cd8:	687a      	ldr	r2, [r7, #4]
 8012cda:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	68ba      	ldr	r2, [r7, #8]
 8012ce2:	2100      	movs	r1, #0
 8012ce4:	68f8      	ldr	r0, [r7, #12]
 8012ce6:	f006 ff23 	bl	8019b30 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012cea:	2300      	movs	r3, #0
}
 8012cec:	4618      	mov	r0, r3
 8012cee:	3710      	adds	r7, #16
 8012cf0:	46bd      	mov	sp, r7
 8012cf2:	bd80      	pop	{r7, pc}

08012cf4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012cf4:	b580      	push	{r7, lr}
 8012cf6:	b084      	sub	sp, #16
 8012cf8:	af00      	add	r7, sp, #0
 8012cfa:	60f8      	str	r0, [r7, #12]
 8012cfc:	60b9      	str	r1, [r7, #8]
 8012cfe:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	68ba      	ldr	r2, [r7, #8]
 8012d04:	2100      	movs	r1, #0
 8012d06:	68f8      	ldr	r0, [r7, #12]
 8012d08:	f006 ff12 	bl	8019b30 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012d0c:	2300      	movs	r3, #0
}
 8012d0e:	4618      	mov	r0, r3
 8012d10:	3710      	adds	r7, #16
 8012d12:	46bd      	mov	sp, r7
 8012d14:	bd80      	pop	{r7, pc}

08012d16 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8012d16:	b580      	push	{r7, lr}
 8012d18:	b082      	sub	sp, #8
 8012d1a:	af00      	add	r7, sp, #0
 8012d1c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	2204      	movs	r2, #4
 8012d22:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012d26:	2300      	movs	r3, #0
 8012d28:	2200      	movs	r2, #0
 8012d2a:	2100      	movs	r1, #0
 8012d2c:	6878      	ldr	r0, [r7, #4]
 8012d2e:	f006 fede 	bl	8019aee <USBD_LL_Transmit>

  return USBD_OK;
 8012d32:	2300      	movs	r3, #0
}
 8012d34:	4618      	mov	r0, r3
 8012d36:	3708      	adds	r7, #8
 8012d38:	46bd      	mov	sp, r7
 8012d3a:	bd80      	pop	{r7, pc}

08012d3c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012d3c:	b580      	push	{r7, lr}
 8012d3e:	b082      	sub	sp, #8
 8012d40:	af00      	add	r7, sp, #0
 8012d42:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	2205      	movs	r2, #5
 8012d48:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012d4c:	2300      	movs	r3, #0
 8012d4e:	2200      	movs	r2, #0
 8012d50:	2100      	movs	r1, #0
 8012d52:	6878      	ldr	r0, [r7, #4]
 8012d54:	f006 feec 	bl	8019b30 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012d58:	2300      	movs	r3, #0
}
 8012d5a:	4618      	mov	r0, r3
 8012d5c:	3708      	adds	r7, #8
 8012d5e:	46bd      	mov	sp, r7
 8012d60:	bd80      	pop	{r7, pc}
	...

08012d64 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8012d64:	b580      	push	{r7, lr}
 8012d66:	b084      	sub	sp, #16
 8012d68:	af00      	add	r7, sp, #0
 8012d6a:	4603      	mov	r3, r0
 8012d6c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8012d6e:	79fb      	ldrb	r3, [r7, #7]
 8012d70:	4a08      	ldr	r2, [pc, #32]	; (8012d94 <disk_status+0x30>)
 8012d72:	009b      	lsls	r3, r3, #2
 8012d74:	4413      	add	r3, r2
 8012d76:	685b      	ldr	r3, [r3, #4]
 8012d78:	685b      	ldr	r3, [r3, #4]
 8012d7a:	79fa      	ldrb	r2, [r7, #7]
 8012d7c:	4905      	ldr	r1, [pc, #20]	; (8012d94 <disk_status+0x30>)
 8012d7e:	440a      	add	r2, r1
 8012d80:	7a12      	ldrb	r2, [r2, #8]
 8012d82:	4610      	mov	r0, r2
 8012d84:	4798      	blx	r3
 8012d86:	4603      	mov	r3, r0
 8012d88:	73fb      	strb	r3, [r7, #15]
  return stat;
 8012d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d8c:	4618      	mov	r0, r3
 8012d8e:	3710      	adds	r7, #16
 8012d90:	46bd      	mov	sp, r7
 8012d92:	bd80      	pop	{r7, pc}
 8012d94:	2000085c 	.word	0x2000085c

08012d98 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8012d98:	b580      	push	{r7, lr}
 8012d9a:	b084      	sub	sp, #16
 8012d9c:	af00      	add	r7, sp, #0
 8012d9e:	4603      	mov	r3, r0
 8012da0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8012da2:	2300      	movs	r3, #0
 8012da4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8012da6:	79fb      	ldrb	r3, [r7, #7]
 8012da8:	4a0d      	ldr	r2, [pc, #52]	; (8012de0 <disk_initialize+0x48>)
 8012daa:	5cd3      	ldrb	r3, [r2, r3]
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d111      	bne.n	8012dd4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8012db0:	79fb      	ldrb	r3, [r7, #7]
 8012db2:	4a0b      	ldr	r2, [pc, #44]	; (8012de0 <disk_initialize+0x48>)
 8012db4:	2101      	movs	r1, #1
 8012db6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8012db8:	79fb      	ldrb	r3, [r7, #7]
 8012dba:	4a09      	ldr	r2, [pc, #36]	; (8012de0 <disk_initialize+0x48>)
 8012dbc:	009b      	lsls	r3, r3, #2
 8012dbe:	4413      	add	r3, r2
 8012dc0:	685b      	ldr	r3, [r3, #4]
 8012dc2:	681b      	ldr	r3, [r3, #0]
 8012dc4:	79fa      	ldrb	r2, [r7, #7]
 8012dc6:	4906      	ldr	r1, [pc, #24]	; (8012de0 <disk_initialize+0x48>)
 8012dc8:	440a      	add	r2, r1
 8012dca:	7a12      	ldrb	r2, [r2, #8]
 8012dcc:	4610      	mov	r0, r2
 8012dce:	4798      	blx	r3
 8012dd0:	4603      	mov	r3, r0
 8012dd2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8012dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8012dd6:	4618      	mov	r0, r3
 8012dd8:	3710      	adds	r7, #16
 8012dda:	46bd      	mov	sp, r7
 8012ddc:	bd80      	pop	{r7, pc}
 8012dde:	bf00      	nop
 8012de0:	2000085c 	.word	0x2000085c

08012de4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8012de4:	b590      	push	{r4, r7, lr}
 8012de6:	b087      	sub	sp, #28
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	60b9      	str	r1, [r7, #8]
 8012dec:	607a      	str	r2, [r7, #4]
 8012dee:	603b      	str	r3, [r7, #0]
 8012df0:	4603      	mov	r3, r0
 8012df2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8012df4:	7bfb      	ldrb	r3, [r7, #15]
 8012df6:	4a0a      	ldr	r2, [pc, #40]	; (8012e20 <disk_read+0x3c>)
 8012df8:	009b      	lsls	r3, r3, #2
 8012dfa:	4413      	add	r3, r2
 8012dfc:	685b      	ldr	r3, [r3, #4]
 8012dfe:	689c      	ldr	r4, [r3, #8]
 8012e00:	7bfb      	ldrb	r3, [r7, #15]
 8012e02:	4a07      	ldr	r2, [pc, #28]	; (8012e20 <disk_read+0x3c>)
 8012e04:	4413      	add	r3, r2
 8012e06:	7a18      	ldrb	r0, [r3, #8]
 8012e08:	683b      	ldr	r3, [r7, #0]
 8012e0a:	687a      	ldr	r2, [r7, #4]
 8012e0c:	68b9      	ldr	r1, [r7, #8]
 8012e0e:	47a0      	blx	r4
 8012e10:	4603      	mov	r3, r0
 8012e12:	75fb      	strb	r3, [r7, #23]
  return res;
 8012e14:	7dfb      	ldrb	r3, [r7, #23]
}
 8012e16:	4618      	mov	r0, r3
 8012e18:	371c      	adds	r7, #28
 8012e1a:	46bd      	mov	sp, r7
 8012e1c:	bd90      	pop	{r4, r7, pc}
 8012e1e:	bf00      	nop
 8012e20:	2000085c 	.word	0x2000085c

08012e24 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8012e24:	b590      	push	{r4, r7, lr}
 8012e26:	b087      	sub	sp, #28
 8012e28:	af00      	add	r7, sp, #0
 8012e2a:	60b9      	str	r1, [r7, #8]
 8012e2c:	607a      	str	r2, [r7, #4]
 8012e2e:	603b      	str	r3, [r7, #0]
 8012e30:	4603      	mov	r3, r0
 8012e32:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8012e34:	7bfb      	ldrb	r3, [r7, #15]
 8012e36:	4a0a      	ldr	r2, [pc, #40]	; (8012e60 <disk_write+0x3c>)
 8012e38:	009b      	lsls	r3, r3, #2
 8012e3a:	4413      	add	r3, r2
 8012e3c:	685b      	ldr	r3, [r3, #4]
 8012e3e:	68dc      	ldr	r4, [r3, #12]
 8012e40:	7bfb      	ldrb	r3, [r7, #15]
 8012e42:	4a07      	ldr	r2, [pc, #28]	; (8012e60 <disk_write+0x3c>)
 8012e44:	4413      	add	r3, r2
 8012e46:	7a18      	ldrb	r0, [r3, #8]
 8012e48:	683b      	ldr	r3, [r7, #0]
 8012e4a:	687a      	ldr	r2, [r7, #4]
 8012e4c:	68b9      	ldr	r1, [r7, #8]
 8012e4e:	47a0      	blx	r4
 8012e50:	4603      	mov	r3, r0
 8012e52:	75fb      	strb	r3, [r7, #23]
  return res;
 8012e54:	7dfb      	ldrb	r3, [r7, #23]
}
 8012e56:	4618      	mov	r0, r3
 8012e58:	371c      	adds	r7, #28
 8012e5a:	46bd      	mov	sp, r7
 8012e5c:	bd90      	pop	{r4, r7, pc}
 8012e5e:	bf00      	nop
 8012e60:	2000085c 	.word	0x2000085c

08012e64 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8012e64:	b580      	push	{r7, lr}
 8012e66:	b084      	sub	sp, #16
 8012e68:	af00      	add	r7, sp, #0
 8012e6a:	4603      	mov	r3, r0
 8012e6c:	603a      	str	r2, [r7, #0]
 8012e6e:	71fb      	strb	r3, [r7, #7]
 8012e70:	460b      	mov	r3, r1
 8012e72:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8012e74:	79fb      	ldrb	r3, [r7, #7]
 8012e76:	4a09      	ldr	r2, [pc, #36]	; (8012e9c <disk_ioctl+0x38>)
 8012e78:	009b      	lsls	r3, r3, #2
 8012e7a:	4413      	add	r3, r2
 8012e7c:	685b      	ldr	r3, [r3, #4]
 8012e7e:	691b      	ldr	r3, [r3, #16]
 8012e80:	79fa      	ldrb	r2, [r7, #7]
 8012e82:	4906      	ldr	r1, [pc, #24]	; (8012e9c <disk_ioctl+0x38>)
 8012e84:	440a      	add	r2, r1
 8012e86:	7a10      	ldrb	r0, [r2, #8]
 8012e88:	79b9      	ldrb	r1, [r7, #6]
 8012e8a:	683a      	ldr	r2, [r7, #0]
 8012e8c:	4798      	blx	r3
 8012e8e:	4603      	mov	r3, r0
 8012e90:	73fb      	strb	r3, [r7, #15]
  return res;
 8012e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e94:	4618      	mov	r0, r3
 8012e96:	3710      	adds	r7, #16
 8012e98:	46bd      	mov	sp, r7
 8012e9a:	bd80      	pop	{r7, pc}
 8012e9c:	2000085c 	.word	0x2000085c

08012ea0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8012ea0:	b480      	push	{r7}
 8012ea2:	b085      	sub	sp, #20
 8012ea4:	af00      	add	r7, sp, #0
 8012ea6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	3301      	adds	r3, #1
 8012eac:	781b      	ldrb	r3, [r3, #0]
 8012eae:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8012eb0:	89fb      	ldrh	r3, [r7, #14]
 8012eb2:	021b      	lsls	r3, r3, #8
 8012eb4:	b21a      	sxth	r2, r3
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	781b      	ldrb	r3, [r3, #0]
 8012eba:	b21b      	sxth	r3, r3
 8012ebc:	4313      	orrs	r3, r2
 8012ebe:	b21b      	sxth	r3, r3
 8012ec0:	81fb      	strh	r3, [r7, #14]
	return rv;
 8012ec2:	89fb      	ldrh	r3, [r7, #14]
}
 8012ec4:	4618      	mov	r0, r3
 8012ec6:	3714      	adds	r7, #20
 8012ec8:	46bd      	mov	sp, r7
 8012eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ece:	4770      	bx	lr

08012ed0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8012ed0:	b480      	push	{r7}
 8012ed2:	b085      	sub	sp, #20
 8012ed4:	af00      	add	r7, sp, #0
 8012ed6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	3303      	adds	r3, #3
 8012edc:	781b      	ldrb	r3, [r3, #0]
 8012ede:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8012ee0:	68fb      	ldr	r3, [r7, #12]
 8012ee2:	021b      	lsls	r3, r3, #8
 8012ee4:	687a      	ldr	r2, [r7, #4]
 8012ee6:	3202      	adds	r2, #2
 8012ee8:	7812      	ldrb	r2, [r2, #0]
 8012eea:	4313      	orrs	r3, r2
 8012eec:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8012eee:	68fb      	ldr	r3, [r7, #12]
 8012ef0:	021b      	lsls	r3, r3, #8
 8012ef2:	687a      	ldr	r2, [r7, #4]
 8012ef4:	3201      	adds	r2, #1
 8012ef6:	7812      	ldrb	r2, [r2, #0]
 8012ef8:	4313      	orrs	r3, r2
 8012efa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	021b      	lsls	r3, r3, #8
 8012f00:	687a      	ldr	r2, [r7, #4]
 8012f02:	7812      	ldrb	r2, [r2, #0]
 8012f04:	4313      	orrs	r3, r2
 8012f06:	60fb      	str	r3, [r7, #12]
	return rv;
 8012f08:	68fb      	ldr	r3, [r7, #12]
}
 8012f0a:	4618      	mov	r0, r3
 8012f0c:	3714      	adds	r7, #20
 8012f0e:	46bd      	mov	sp, r7
 8012f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f14:	4770      	bx	lr

08012f16 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8012f16:	b480      	push	{r7}
 8012f18:	b083      	sub	sp, #12
 8012f1a:	af00      	add	r7, sp, #0
 8012f1c:	6078      	str	r0, [r7, #4]
 8012f1e:	460b      	mov	r3, r1
 8012f20:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8012f22:	687b      	ldr	r3, [r7, #4]
 8012f24:	1c5a      	adds	r2, r3, #1
 8012f26:	607a      	str	r2, [r7, #4]
 8012f28:	887a      	ldrh	r2, [r7, #2]
 8012f2a:	b2d2      	uxtb	r2, r2
 8012f2c:	701a      	strb	r2, [r3, #0]
 8012f2e:	887b      	ldrh	r3, [r7, #2]
 8012f30:	0a1b      	lsrs	r3, r3, #8
 8012f32:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	1c5a      	adds	r2, r3, #1
 8012f38:	607a      	str	r2, [r7, #4]
 8012f3a:	887a      	ldrh	r2, [r7, #2]
 8012f3c:	b2d2      	uxtb	r2, r2
 8012f3e:	701a      	strb	r2, [r3, #0]
}
 8012f40:	bf00      	nop
 8012f42:	370c      	adds	r7, #12
 8012f44:	46bd      	mov	sp, r7
 8012f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f4a:	4770      	bx	lr

08012f4c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8012f4c:	b480      	push	{r7}
 8012f4e:	b083      	sub	sp, #12
 8012f50:	af00      	add	r7, sp, #0
 8012f52:	6078      	str	r0, [r7, #4]
 8012f54:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	1c5a      	adds	r2, r3, #1
 8012f5a:	607a      	str	r2, [r7, #4]
 8012f5c:	683a      	ldr	r2, [r7, #0]
 8012f5e:	b2d2      	uxtb	r2, r2
 8012f60:	701a      	strb	r2, [r3, #0]
 8012f62:	683b      	ldr	r3, [r7, #0]
 8012f64:	0a1b      	lsrs	r3, r3, #8
 8012f66:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	1c5a      	adds	r2, r3, #1
 8012f6c:	607a      	str	r2, [r7, #4]
 8012f6e:	683a      	ldr	r2, [r7, #0]
 8012f70:	b2d2      	uxtb	r2, r2
 8012f72:	701a      	strb	r2, [r3, #0]
 8012f74:	683b      	ldr	r3, [r7, #0]
 8012f76:	0a1b      	lsrs	r3, r3, #8
 8012f78:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	1c5a      	adds	r2, r3, #1
 8012f7e:	607a      	str	r2, [r7, #4]
 8012f80:	683a      	ldr	r2, [r7, #0]
 8012f82:	b2d2      	uxtb	r2, r2
 8012f84:	701a      	strb	r2, [r3, #0]
 8012f86:	683b      	ldr	r3, [r7, #0]
 8012f88:	0a1b      	lsrs	r3, r3, #8
 8012f8a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	1c5a      	adds	r2, r3, #1
 8012f90:	607a      	str	r2, [r7, #4]
 8012f92:	683a      	ldr	r2, [r7, #0]
 8012f94:	b2d2      	uxtb	r2, r2
 8012f96:	701a      	strb	r2, [r3, #0]
}
 8012f98:	bf00      	nop
 8012f9a:	370c      	adds	r7, #12
 8012f9c:	46bd      	mov	sp, r7
 8012f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fa2:	4770      	bx	lr

08012fa4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8012fa4:	b480      	push	{r7}
 8012fa6:	b087      	sub	sp, #28
 8012fa8:	af00      	add	r7, sp, #0
 8012faa:	60f8      	str	r0, [r7, #12]
 8012fac:	60b9      	str	r1, [r7, #8]
 8012fae:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8012fb0:	68fb      	ldr	r3, [r7, #12]
 8012fb2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8012fb4:	68bb      	ldr	r3, [r7, #8]
 8012fb6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	d00d      	beq.n	8012fda <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8012fbe:	693a      	ldr	r2, [r7, #16]
 8012fc0:	1c53      	adds	r3, r2, #1
 8012fc2:	613b      	str	r3, [r7, #16]
 8012fc4:	697b      	ldr	r3, [r7, #20]
 8012fc6:	1c59      	adds	r1, r3, #1
 8012fc8:	6179      	str	r1, [r7, #20]
 8012fca:	7812      	ldrb	r2, [r2, #0]
 8012fcc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	3b01      	subs	r3, #1
 8012fd2:	607b      	str	r3, [r7, #4]
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	2b00      	cmp	r3, #0
 8012fd8:	d1f1      	bne.n	8012fbe <mem_cpy+0x1a>
	}
}
 8012fda:	bf00      	nop
 8012fdc:	371c      	adds	r7, #28
 8012fde:	46bd      	mov	sp, r7
 8012fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe4:	4770      	bx	lr

08012fe6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8012fe6:	b480      	push	{r7}
 8012fe8:	b087      	sub	sp, #28
 8012fea:	af00      	add	r7, sp, #0
 8012fec:	60f8      	str	r0, [r7, #12]
 8012fee:	60b9      	str	r1, [r7, #8]
 8012ff0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8012ff6:	697b      	ldr	r3, [r7, #20]
 8012ff8:	1c5a      	adds	r2, r3, #1
 8012ffa:	617a      	str	r2, [r7, #20]
 8012ffc:	68ba      	ldr	r2, [r7, #8]
 8012ffe:	b2d2      	uxtb	r2, r2
 8013000:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	3b01      	subs	r3, #1
 8013006:	607b      	str	r3, [r7, #4]
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	2b00      	cmp	r3, #0
 801300c:	d1f3      	bne.n	8012ff6 <mem_set+0x10>
}
 801300e:	bf00      	nop
 8013010:	bf00      	nop
 8013012:	371c      	adds	r7, #28
 8013014:	46bd      	mov	sp, r7
 8013016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801301a:	4770      	bx	lr

0801301c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 801301c:	b480      	push	{r7}
 801301e:	b089      	sub	sp, #36	; 0x24
 8013020:	af00      	add	r7, sp, #0
 8013022:	60f8      	str	r0, [r7, #12]
 8013024:	60b9      	str	r1, [r7, #8]
 8013026:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8013028:	68fb      	ldr	r3, [r7, #12]
 801302a:	61fb      	str	r3, [r7, #28]
 801302c:	68bb      	ldr	r3, [r7, #8]
 801302e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8013030:	2300      	movs	r3, #0
 8013032:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8013034:	69fb      	ldr	r3, [r7, #28]
 8013036:	1c5a      	adds	r2, r3, #1
 8013038:	61fa      	str	r2, [r7, #28]
 801303a:	781b      	ldrb	r3, [r3, #0]
 801303c:	4619      	mov	r1, r3
 801303e:	69bb      	ldr	r3, [r7, #24]
 8013040:	1c5a      	adds	r2, r3, #1
 8013042:	61ba      	str	r2, [r7, #24]
 8013044:	781b      	ldrb	r3, [r3, #0]
 8013046:	1acb      	subs	r3, r1, r3
 8013048:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	3b01      	subs	r3, #1
 801304e:	607b      	str	r3, [r7, #4]
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	2b00      	cmp	r3, #0
 8013054:	d002      	beq.n	801305c <mem_cmp+0x40>
 8013056:	697b      	ldr	r3, [r7, #20]
 8013058:	2b00      	cmp	r3, #0
 801305a:	d0eb      	beq.n	8013034 <mem_cmp+0x18>

	return r;
 801305c:	697b      	ldr	r3, [r7, #20]
}
 801305e:	4618      	mov	r0, r3
 8013060:	3724      	adds	r7, #36	; 0x24
 8013062:	46bd      	mov	sp, r7
 8013064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013068:	4770      	bx	lr

0801306a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801306a:	b480      	push	{r7}
 801306c:	b083      	sub	sp, #12
 801306e:	af00      	add	r7, sp, #0
 8013070:	6078      	str	r0, [r7, #4]
 8013072:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8013074:	e002      	b.n	801307c <chk_chr+0x12>
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	3301      	adds	r3, #1
 801307a:	607b      	str	r3, [r7, #4]
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	781b      	ldrb	r3, [r3, #0]
 8013080:	2b00      	cmp	r3, #0
 8013082:	d005      	beq.n	8013090 <chk_chr+0x26>
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	781b      	ldrb	r3, [r3, #0]
 8013088:	461a      	mov	r2, r3
 801308a:	683b      	ldr	r3, [r7, #0]
 801308c:	4293      	cmp	r3, r2
 801308e:	d1f2      	bne.n	8013076 <chk_chr+0xc>
	return *str;
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	781b      	ldrb	r3, [r3, #0]
}
 8013094:	4618      	mov	r0, r3
 8013096:	370c      	adds	r7, #12
 8013098:	46bd      	mov	sp, r7
 801309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801309e:	4770      	bx	lr

080130a0 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 80130a0:	b580      	push	{r7, lr}
 80130a2:	b082      	sub	sp, #8
 80130a4:	af00      	add	r7, sp, #0
 80130a6:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d009      	beq.n	80130c2 <lock_fs+0x22>
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	68db      	ldr	r3, [r3, #12]
 80130b2:	4618      	mov	r0, r3
 80130b4:	f002 fcde 	bl	8015a74 <ff_req_grant>
 80130b8:	4603      	mov	r3, r0
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d001      	beq.n	80130c2 <lock_fs+0x22>
 80130be:	2301      	movs	r3, #1
 80130c0:	e000      	b.n	80130c4 <lock_fs+0x24>
 80130c2:	2300      	movs	r3, #0
}
 80130c4:	4618      	mov	r0, r3
 80130c6:	3708      	adds	r7, #8
 80130c8:	46bd      	mov	sp, r7
 80130ca:	bd80      	pop	{r7, pc}

080130cc <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 80130cc:	b580      	push	{r7, lr}
 80130ce:	b082      	sub	sp, #8
 80130d0:	af00      	add	r7, sp, #0
 80130d2:	6078      	str	r0, [r7, #4]
 80130d4:	460b      	mov	r3, r1
 80130d6:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	2b00      	cmp	r3, #0
 80130dc:	d00d      	beq.n	80130fa <unlock_fs+0x2e>
 80130de:	78fb      	ldrb	r3, [r7, #3]
 80130e0:	2b0c      	cmp	r3, #12
 80130e2:	d00a      	beq.n	80130fa <unlock_fs+0x2e>
 80130e4:	78fb      	ldrb	r3, [r7, #3]
 80130e6:	2b0b      	cmp	r3, #11
 80130e8:	d007      	beq.n	80130fa <unlock_fs+0x2e>
 80130ea:	78fb      	ldrb	r3, [r7, #3]
 80130ec:	2b0f      	cmp	r3, #15
 80130ee:	d004      	beq.n	80130fa <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	68db      	ldr	r3, [r3, #12]
 80130f4:	4618      	mov	r0, r3
 80130f6:	f002 fcd2 	bl	8015a9e <ff_rel_grant>
	}
}
 80130fa:	bf00      	nop
 80130fc:	3708      	adds	r7, #8
 80130fe:	46bd      	mov	sp, r7
 8013100:	bd80      	pop	{r7, pc}
	...

08013104 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8013104:	b480      	push	{r7}
 8013106:	b085      	sub	sp, #20
 8013108:	af00      	add	r7, sp, #0
 801310a:	6078      	str	r0, [r7, #4]
 801310c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801310e:	2300      	movs	r3, #0
 8013110:	60bb      	str	r3, [r7, #8]
 8013112:	68bb      	ldr	r3, [r7, #8]
 8013114:	60fb      	str	r3, [r7, #12]
 8013116:	e029      	b.n	801316c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8013118:	4a27      	ldr	r2, [pc, #156]	; (80131b8 <chk_lock+0xb4>)
 801311a:	68fb      	ldr	r3, [r7, #12]
 801311c:	011b      	lsls	r3, r3, #4
 801311e:	4413      	add	r3, r2
 8013120:	681b      	ldr	r3, [r3, #0]
 8013122:	2b00      	cmp	r3, #0
 8013124:	d01d      	beq.n	8013162 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8013126:	4a24      	ldr	r2, [pc, #144]	; (80131b8 <chk_lock+0xb4>)
 8013128:	68fb      	ldr	r3, [r7, #12]
 801312a:	011b      	lsls	r3, r3, #4
 801312c:	4413      	add	r3, r2
 801312e:	681a      	ldr	r2, [r3, #0]
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	681b      	ldr	r3, [r3, #0]
 8013134:	429a      	cmp	r2, r3
 8013136:	d116      	bne.n	8013166 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8013138:	4a1f      	ldr	r2, [pc, #124]	; (80131b8 <chk_lock+0xb4>)
 801313a:	68fb      	ldr	r3, [r7, #12]
 801313c:	011b      	lsls	r3, r3, #4
 801313e:	4413      	add	r3, r2
 8013140:	3304      	adds	r3, #4
 8013142:	681a      	ldr	r2, [r3, #0]
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8013148:	429a      	cmp	r2, r3
 801314a:	d10c      	bne.n	8013166 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801314c:	4a1a      	ldr	r2, [pc, #104]	; (80131b8 <chk_lock+0xb4>)
 801314e:	68fb      	ldr	r3, [r7, #12]
 8013150:	011b      	lsls	r3, r3, #4
 8013152:	4413      	add	r3, r2
 8013154:	3308      	adds	r3, #8
 8013156:	681a      	ldr	r2, [r3, #0]
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 801315c:	429a      	cmp	r2, r3
 801315e:	d102      	bne.n	8013166 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8013160:	e007      	b.n	8013172 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8013162:	2301      	movs	r3, #1
 8013164:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8013166:	68fb      	ldr	r3, [r7, #12]
 8013168:	3301      	adds	r3, #1
 801316a:	60fb      	str	r3, [r7, #12]
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	2b01      	cmp	r3, #1
 8013170:	d9d2      	bls.n	8013118 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8013172:	68fb      	ldr	r3, [r7, #12]
 8013174:	2b02      	cmp	r3, #2
 8013176:	d109      	bne.n	801318c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8013178:	68bb      	ldr	r3, [r7, #8]
 801317a:	2b00      	cmp	r3, #0
 801317c:	d102      	bne.n	8013184 <chk_lock+0x80>
 801317e:	683b      	ldr	r3, [r7, #0]
 8013180:	2b02      	cmp	r3, #2
 8013182:	d101      	bne.n	8013188 <chk_lock+0x84>
 8013184:	2300      	movs	r3, #0
 8013186:	e010      	b.n	80131aa <chk_lock+0xa6>
 8013188:	2312      	movs	r3, #18
 801318a:	e00e      	b.n	80131aa <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 801318c:	683b      	ldr	r3, [r7, #0]
 801318e:	2b00      	cmp	r3, #0
 8013190:	d108      	bne.n	80131a4 <chk_lock+0xa0>
 8013192:	4a09      	ldr	r2, [pc, #36]	; (80131b8 <chk_lock+0xb4>)
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	011b      	lsls	r3, r3, #4
 8013198:	4413      	add	r3, r2
 801319a:	330c      	adds	r3, #12
 801319c:	881b      	ldrh	r3, [r3, #0]
 801319e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80131a2:	d101      	bne.n	80131a8 <chk_lock+0xa4>
 80131a4:	2310      	movs	r3, #16
 80131a6:	e000      	b.n	80131aa <chk_lock+0xa6>
 80131a8:	2300      	movs	r3, #0
}
 80131aa:	4618      	mov	r0, r3
 80131ac:	3714      	adds	r7, #20
 80131ae:	46bd      	mov	sp, r7
 80131b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131b4:	4770      	bx	lr
 80131b6:	bf00      	nop
 80131b8:	2000083c 	.word	0x2000083c

080131bc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80131bc:	b480      	push	{r7}
 80131be:	b083      	sub	sp, #12
 80131c0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80131c2:	2300      	movs	r3, #0
 80131c4:	607b      	str	r3, [r7, #4]
 80131c6:	e002      	b.n	80131ce <enq_lock+0x12>
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	3301      	adds	r3, #1
 80131cc:	607b      	str	r3, [r7, #4]
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	2b01      	cmp	r3, #1
 80131d2:	d806      	bhi.n	80131e2 <enq_lock+0x26>
 80131d4:	4a09      	ldr	r2, [pc, #36]	; (80131fc <enq_lock+0x40>)
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	011b      	lsls	r3, r3, #4
 80131da:	4413      	add	r3, r2
 80131dc:	681b      	ldr	r3, [r3, #0]
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d1f2      	bne.n	80131c8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	2b02      	cmp	r3, #2
 80131e6:	bf14      	ite	ne
 80131e8:	2301      	movne	r3, #1
 80131ea:	2300      	moveq	r3, #0
 80131ec:	b2db      	uxtb	r3, r3
}
 80131ee:	4618      	mov	r0, r3
 80131f0:	370c      	adds	r7, #12
 80131f2:	46bd      	mov	sp, r7
 80131f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131f8:	4770      	bx	lr
 80131fa:	bf00      	nop
 80131fc:	2000083c 	.word	0x2000083c

08013200 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8013200:	b480      	push	{r7}
 8013202:	b085      	sub	sp, #20
 8013204:	af00      	add	r7, sp, #0
 8013206:	6078      	str	r0, [r7, #4]
 8013208:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801320a:	2300      	movs	r3, #0
 801320c:	60fb      	str	r3, [r7, #12]
 801320e:	e01f      	b.n	8013250 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8013210:	4a41      	ldr	r2, [pc, #260]	; (8013318 <inc_lock+0x118>)
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	011b      	lsls	r3, r3, #4
 8013216:	4413      	add	r3, r2
 8013218:	681a      	ldr	r2, [r3, #0]
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	429a      	cmp	r2, r3
 8013220:	d113      	bne.n	801324a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8013222:	4a3d      	ldr	r2, [pc, #244]	; (8013318 <inc_lock+0x118>)
 8013224:	68fb      	ldr	r3, [r7, #12]
 8013226:	011b      	lsls	r3, r3, #4
 8013228:	4413      	add	r3, r2
 801322a:	3304      	adds	r3, #4
 801322c:	681a      	ldr	r2, [r3, #0]
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8013232:	429a      	cmp	r2, r3
 8013234:	d109      	bne.n	801324a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8013236:	4a38      	ldr	r2, [pc, #224]	; (8013318 <inc_lock+0x118>)
 8013238:	68fb      	ldr	r3, [r7, #12]
 801323a:	011b      	lsls	r3, r3, #4
 801323c:	4413      	add	r3, r2
 801323e:	3308      	adds	r3, #8
 8013240:	681a      	ldr	r2, [r3, #0]
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8013246:	429a      	cmp	r2, r3
 8013248:	d006      	beq.n	8013258 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801324a:	68fb      	ldr	r3, [r7, #12]
 801324c:	3301      	adds	r3, #1
 801324e:	60fb      	str	r3, [r7, #12]
 8013250:	68fb      	ldr	r3, [r7, #12]
 8013252:	2b01      	cmp	r3, #1
 8013254:	d9dc      	bls.n	8013210 <inc_lock+0x10>
 8013256:	e000      	b.n	801325a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8013258:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	2b02      	cmp	r3, #2
 801325e:	d132      	bne.n	80132c6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8013260:	2300      	movs	r3, #0
 8013262:	60fb      	str	r3, [r7, #12]
 8013264:	e002      	b.n	801326c <inc_lock+0x6c>
 8013266:	68fb      	ldr	r3, [r7, #12]
 8013268:	3301      	adds	r3, #1
 801326a:	60fb      	str	r3, [r7, #12]
 801326c:	68fb      	ldr	r3, [r7, #12]
 801326e:	2b01      	cmp	r3, #1
 8013270:	d806      	bhi.n	8013280 <inc_lock+0x80>
 8013272:	4a29      	ldr	r2, [pc, #164]	; (8013318 <inc_lock+0x118>)
 8013274:	68fb      	ldr	r3, [r7, #12]
 8013276:	011b      	lsls	r3, r3, #4
 8013278:	4413      	add	r3, r2
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	2b00      	cmp	r3, #0
 801327e:	d1f2      	bne.n	8013266 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8013280:	68fb      	ldr	r3, [r7, #12]
 8013282:	2b02      	cmp	r3, #2
 8013284:	d101      	bne.n	801328a <inc_lock+0x8a>
 8013286:	2300      	movs	r3, #0
 8013288:	e040      	b.n	801330c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	681a      	ldr	r2, [r3, #0]
 801328e:	4922      	ldr	r1, [pc, #136]	; (8013318 <inc_lock+0x118>)
 8013290:	68fb      	ldr	r3, [r7, #12]
 8013292:	011b      	lsls	r3, r3, #4
 8013294:	440b      	add	r3, r1
 8013296:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	689a      	ldr	r2, [r3, #8]
 801329c:	491e      	ldr	r1, [pc, #120]	; (8013318 <inc_lock+0x118>)
 801329e:	68fb      	ldr	r3, [r7, #12]
 80132a0:	011b      	lsls	r3, r3, #4
 80132a2:	440b      	add	r3, r1
 80132a4:	3304      	adds	r3, #4
 80132a6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	695a      	ldr	r2, [r3, #20]
 80132ac:	491a      	ldr	r1, [pc, #104]	; (8013318 <inc_lock+0x118>)
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	011b      	lsls	r3, r3, #4
 80132b2:	440b      	add	r3, r1
 80132b4:	3308      	adds	r3, #8
 80132b6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80132b8:	4a17      	ldr	r2, [pc, #92]	; (8013318 <inc_lock+0x118>)
 80132ba:	68fb      	ldr	r3, [r7, #12]
 80132bc:	011b      	lsls	r3, r3, #4
 80132be:	4413      	add	r3, r2
 80132c0:	330c      	adds	r3, #12
 80132c2:	2200      	movs	r2, #0
 80132c4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80132c6:	683b      	ldr	r3, [r7, #0]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d009      	beq.n	80132e0 <inc_lock+0xe0>
 80132cc:	4a12      	ldr	r2, [pc, #72]	; (8013318 <inc_lock+0x118>)
 80132ce:	68fb      	ldr	r3, [r7, #12]
 80132d0:	011b      	lsls	r3, r3, #4
 80132d2:	4413      	add	r3, r2
 80132d4:	330c      	adds	r3, #12
 80132d6:	881b      	ldrh	r3, [r3, #0]
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d001      	beq.n	80132e0 <inc_lock+0xe0>
 80132dc:	2300      	movs	r3, #0
 80132de:	e015      	b.n	801330c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80132e0:	683b      	ldr	r3, [r7, #0]
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d108      	bne.n	80132f8 <inc_lock+0xf8>
 80132e6:	4a0c      	ldr	r2, [pc, #48]	; (8013318 <inc_lock+0x118>)
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	011b      	lsls	r3, r3, #4
 80132ec:	4413      	add	r3, r2
 80132ee:	330c      	adds	r3, #12
 80132f0:	881b      	ldrh	r3, [r3, #0]
 80132f2:	3301      	adds	r3, #1
 80132f4:	b29a      	uxth	r2, r3
 80132f6:	e001      	b.n	80132fc <inc_lock+0xfc>
 80132f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80132fc:	4906      	ldr	r1, [pc, #24]	; (8013318 <inc_lock+0x118>)
 80132fe:	68fb      	ldr	r3, [r7, #12]
 8013300:	011b      	lsls	r3, r3, #4
 8013302:	440b      	add	r3, r1
 8013304:	330c      	adds	r3, #12
 8013306:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8013308:	68fb      	ldr	r3, [r7, #12]
 801330a:	3301      	adds	r3, #1
}
 801330c:	4618      	mov	r0, r3
 801330e:	3714      	adds	r7, #20
 8013310:	46bd      	mov	sp, r7
 8013312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013316:	4770      	bx	lr
 8013318:	2000083c 	.word	0x2000083c

0801331c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 801331c:	b480      	push	{r7}
 801331e:	b085      	sub	sp, #20
 8013320:	af00      	add	r7, sp, #0
 8013322:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	3b01      	subs	r3, #1
 8013328:	607b      	str	r3, [r7, #4]
 801332a:	687b      	ldr	r3, [r7, #4]
 801332c:	2b01      	cmp	r3, #1
 801332e:	d825      	bhi.n	801337c <dec_lock+0x60>
		n = Files[i].ctr;
 8013330:	4a17      	ldr	r2, [pc, #92]	; (8013390 <dec_lock+0x74>)
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	011b      	lsls	r3, r3, #4
 8013336:	4413      	add	r3, r2
 8013338:	330c      	adds	r3, #12
 801333a:	881b      	ldrh	r3, [r3, #0]
 801333c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801333e:	89fb      	ldrh	r3, [r7, #14]
 8013340:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8013344:	d101      	bne.n	801334a <dec_lock+0x2e>
 8013346:	2300      	movs	r3, #0
 8013348:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 801334a:	89fb      	ldrh	r3, [r7, #14]
 801334c:	2b00      	cmp	r3, #0
 801334e:	d002      	beq.n	8013356 <dec_lock+0x3a>
 8013350:	89fb      	ldrh	r3, [r7, #14]
 8013352:	3b01      	subs	r3, #1
 8013354:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8013356:	4a0e      	ldr	r2, [pc, #56]	; (8013390 <dec_lock+0x74>)
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	011b      	lsls	r3, r3, #4
 801335c:	4413      	add	r3, r2
 801335e:	330c      	adds	r3, #12
 8013360:	89fa      	ldrh	r2, [r7, #14]
 8013362:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8013364:	89fb      	ldrh	r3, [r7, #14]
 8013366:	2b00      	cmp	r3, #0
 8013368:	d105      	bne.n	8013376 <dec_lock+0x5a>
 801336a:	4a09      	ldr	r2, [pc, #36]	; (8013390 <dec_lock+0x74>)
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	011b      	lsls	r3, r3, #4
 8013370:	4413      	add	r3, r2
 8013372:	2200      	movs	r2, #0
 8013374:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8013376:	2300      	movs	r3, #0
 8013378:	737b      	strb	r3, [r7, #13]
 801337a:	e001      	b.n	8013380 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 801337c:	2302      	movs	r3, #2
 801337e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8013380:	7b7b      	ldrb	r3, [r7, #13]
}
 8013382:	4618      	mov	r0, r3
 8013384:	3714      	adds	r7, #20
 8013386:	46bd      	mov	sp, r7
 8013388:	f85d 7b04 	ldr.w	r7, [sp], #4
 801338c:	4770      	bx	lr
 801338e:	bf00      	nop
 8013390:	2000083c 	.word	0x2000083c

08013394 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8013394:	b480      	push	{r7}
 8013396:	b085      	sub	sp, #20
 8013398:	af00      	add	r7, sp, #0
 801339a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 801339c:	2300      	movs	r3, #0
 801339e:	60fb      	str	r3, [r7, #12]
 80133a0:	e010      	b.n	80133c4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80133a2:	4a0d      	ldr	r2, [pc, #52]	; (80133d8 <clear_lock+0x44>)
 80133a4:	68fb      	ldr	r3, [r7, #12]
 80133a6:	011b      	lsls	r3, r3, #4
 80133a8:	4413      	add	r3, r2
 80133aa:	681b      	ldr	r3, [r3, #0]
 80133ac:	687a      	ldr	r2, [r7, #4]
 80133ae:	429a      	cmp	r2, r3
 80133b0:	d105      	bne.n	80133be <clear_lock+0x2a>
 80133b2:	4a09      	ldr	r2, [pc, #36]	; (80133d8 <clear_lock+0x44>)
 80133b4:	68fb      	ldr	r3, [r7, #12]
 80133b6:	011b      	lsls	r3, r3, #4
 80133b8:	4413      	add	r3, r2
 80133ba:	2200      	movs	r2, #0
 80133bc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80133be:	68fb      	ldr	r3, [r7, #12]
 80133c0:	3301      	adds	r3, #1
 80133c2:	60fb      	str	r3, [r7, #12]
 80133c4:	68fb      	ldr	r3, [r7, #12]
 80133c6:	2b01      	cmp	r3, #1
 80133c8:	d9eb      	bls.n	80133a2 <clear_lock+0xe>
	}
}
 80133ca:	bf00      	nop
 80133cc:	bf00      	nop
 80133ce:	3714      	adds	r7, #20
 80133d0:	46bd      	mov	sp, r7
 80133d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133d6:	4770      	bx	lr
 80133d8:	2000083c 	.word	0x2000083c

080133dc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80133dc:	b580      	push	{r7, lr}
 80133de:	b086      	sub	sp, #24
 80133e0:	af00      	add	r7, sp, #0
 80133e2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80133e4:	2300      	movs	r3, #0
 80133e6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	78db      	ldrb	r3, [r3, #3]
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d034      	beq.n	801345a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80133f4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	7858      	ldrb	r0, [r3, #1]
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8013400:	2301      	movs	r3, #1
 8013402:	697a      	ldr	r2, [r7, #20]
 8013404:	f7ff fd0e 	bl	8012e24 <disk_write>
 8013408:	4603      	mov	r3, r0
 801340a:	2b00      	cmp	r3, #0
 801340c:	d002      	beq.n	8013414 <sync_window+0x38>
			res = FR_DISK_ERR;
 801340e:	2301      	movs	r3, #1
 8013410:	73fb      	strb	r3, [r7, #15]
 8013412:	e022      	b.n	801345a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	2200      	movs	r2, #0
 8013418:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801341e:	697a      	ldr	r2, [r7, #20]
 8013420:	1ad2      	subs	r2, r2, r3
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	69db      	ldr	r3, [r3, #28]
 8013426:	429a      	cmp	r2, r3
 8013428:	d217      	bcs.n	801345a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	789b      	ldrb	r3, [r3, #2]
 801342e:	613b      	str	r3, [r7, #16]
 8013430:	e010      	b.n	8013454 <sync_window+0x78>
					wsect += fs->fsize;
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	69db      	ldr	r3, [r3, #28]
 8013436:	697a      	ldr	r2, [r7, #20]
 8013438:	4413      	add	r3, r2
 801343a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	7858      	ldrb	r0, [r3, #1]
 8013440:	687b      	ldr	r3, [r7, #4]
 8013442:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8013446:	2301      	movs	r3, #1
 8013448:	697a      	ldr	r2, [r7, #20]
 801344a:	f7ff fceb 	bl	8012e24 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801344e:	693b      	ldr	r3, [r7, #16]
 8013450:	3b01      	subs	r3, #1
 8013452:	613b      	str	r3, [r7, #16]
 8013454:	693b      	ldr	r3, [r7, #16]
 8013456:	2b01      	cmp	r3, #1
 8013458:	d8eb      	bhi.n	8013432 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801345a:	7bfb      	ldrb	r3, [r7, #15]
}
 801345c:	4618      	mov	r0, r3
 801345e:	3718      	adds	r7, #24
 8013460:	46bd      	mov	sp, r7
 8013462:	bd80      	pop	{r7, pc}

08013464 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8013464:	b580      	push	{r7, lr}
 8013466:	b084      	sub	sp, #16
 8013468:	af00      	add	r7, sp, #0
 801346a:	6078      	str	r0, [r7, #4]
 801346c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801346e:	2300      	movs	r3, #0
 8013470:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013476:	683a      	ldr	r2, [r7, #0]
 8013478:	429a      	cmp	r2, r3
 801347a:	d01b      	beq.n	80134b4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 801347c:	6878      	ldr	r0, [r7, #4]
 801347e:	f7ff ffad 	bl	80133dc <sync_window>
 8013482:	4603      	mov	r3, r0
 8013484:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8013486:	7bfb      	ldrb	r3, [r7, #15]
 8013488:	2b00      	cmp	r3, #0
 801348a:	d113      	bne.n	80134b4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	7858      	ldrb	r0, [r3, #1]
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8013496:	2301      	movs	r3, #1
 8013498:	683a      	ldr	r2, [r7, #0]
 801349a:	f7ff fca3 	bl	8012de4 <disk_read>
 801349e:	4603      	mov	r3, r0
 80134a0:	2b00      	cmp	r3, #0
 80134a2:	d004      	beq.n	80134ae <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80134a4:	f04f 33ff 	mov.w	r3, #4294967295
 80134a8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80134aa:	2301      	movs	r3, #1
 80134ac:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	683a      	ldr	r2, [r7, #0]
 80134b2:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 80134b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80134b6:	4618      	mov	r0, r3
 80134b8:	3710      	adds	r7, #16
 80134ba:	46bd      	mov	sp, r7
 80134bc:	bd80      	pop	{r7, pc}
	...

080134c0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80134c0:	b580      	push	{r7, lr}
 80134c2:	b084      	sub	sp, #16
 80134c4:	af00      	add	r7, sp, #0
 80134c6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80134c8:	6878      	ldr	r0, [r7, #4]
 80134ca:	f7ff ff87 	bl	80133dc <sync_window>
 80134ce:	4603      	mov	r3, r0
 80134d0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80134d2:	7bfb      	ldrb	r3, [r7, #15]
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	d158      	bne.n	801358a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	781b      	ldrb	r3, [r3, #0]
 80134dc:	2b03      	cmp	r3, #3
 80134de:	d148      	bne.n	8013572 <sync_fs+0xb2>
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	791b      	ldrb	r3, [r3, #4]
 80134e4:	2b01      	cmp	r3, #1
 80134e6:	d144      	bne.n	8013572 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	3334      	adds	r3, #52	; 0x34
 80134ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80134f0:	2100      	movs	r1, #0
 80134f2:	4618      	mov	r0, r3
 80134f4:	f7ff fd77 	bl	8012fe6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	3334      	adds	r3, #52	; 0x34
 80134fc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013500:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8013504:	4618      	mov	r0, r3
 8013506:	f7ff fd06 	bl	8012f16 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 801350a:	687b      	ldr	r3, [r7, #4]
 801350c:	3334      	adds	r3, #52	; 0x34
 801350e:	4921      	ldr	r1, [pc, #132]	; (8013594 <sync_fs+0xd4>)
 8013510:	4618      	mov	r0, r3
 8013512:	f7ff fd1b 	bl	8012f4c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8013516:	687b      	ldr	r3, [r7, #4]
 8013518:	3334      	adds	r3, #52	; 0x34
 801351a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801351e:	491e      	ldr	r1, [pc, #120]	; (8013598 <sync_fs+0xd8>)
 8013520:	4618      	mov	r0, r3
 8013522:	f7ff fd13 	bl	8012f4c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	3334      	adds	r3, #52	; 0x34
 801352a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	695b      	ldr	r3, [r3, #20]
 8013532:	4619      	mov	r1, r3
 8013534:	4610      	mov	r0, r2
 8013536:	f7ff fd09 	bl	8012f4c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	3334      	adds	r3, #52	; 0x34
 801353e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8013542:	687b      	ldr	r3, [r7, #4]
 8013544:	691b      	ldr	r3, [r3, #16]
 8013546:	4619      	mov	r1, r3
 8013548:	4610      	mov	r0, r2
 801354a:	f7ff fcff 	bl	8012f4c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	6a1b      	ldr	r3, [r3, #32]
 8013552:	1c5a      	adds	r2, r3, #1
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8013558:	687b      	ldr	r3, [r7, #4]
 801355a:	7858      	ldrb	r0, [r3, #1]
 801355c:	687b      	ldr	r3, [r7, #4]
 801355e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013566:	2301      	movs	r3, #1
 8013568:	f7ff fc5c 	bl	8012e24 <disk_write>
			fs->fsi_flag = 0;
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	2200      	movs	r2, #0
 8013570:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	785b      	ldrb	r3, [r3, #1]
 8013576:	2200      	movs	r2, #0
 8013578:	2100      	movs	r1, #0
 801357a:	4618      	mov	r0, r3
 801357c:	f7ff fc72 	bl	8012e64 <disk_ioctl>
 8013580:	4603      	mov	r3, r0
 8013582:	2b00      	cmp	r3, #0
 8013584:	d001      	beq.n	801358a <sync_fs+0xca>
 8013586:	2301      	movs	r3, #1
 8013588:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 801358a:	7bfb      	ldrb	r3, [r7, #15]
}
 801358c:	4618      	mov	r0, r3
 801358e:	3710      	adds	r7, #16
 8013590:	46bd      	mov	sp, r7
 8013592:	bd80      	pop	{r7, pc}
 8013594:	41615252 	.word	0x41615252
 8013598:	61417272 	.word	0x61417272

0801359c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 801359c:	b480      	push	{r7}
 801359e:	b083      	sub	sp, #12
 80135a0:	af00      	add	r7, sp, #0
 80135a2:	6078      	str	r0, [r7, #4]
 80135a4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80135a6:	683b      	ldr	r3, [r7, #0]
 80135a8:	3b02      	subs	r3, #2
 80135aa:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	699b      	ldr	r3, [r3, #24]
 80135b0:	3b02      	subs	r3, #2
 80135b2:	683a      	ldr	r2, [r7, #0]
 80135b4:	429a      	cmp	r2, r3
 80135b6:	d301      	bcc.n	80135bc <clust2sect+0x20>
 80135b8:	2300      	movs	r3, #0
 80135ba:	e008      	b.n	80135ce <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	895b      	ldrh	r3, [r3, #10]
 80135c0:	461a      	mov	r2, r3
 80135c2:	683b      	ldr	r3, [r7, #0]
 80135c4:	fb03 f202 	mul.w	r2, r3, r2
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80135cc:	4413      	add	r3, r2
}
 80135ce:	4618      	mov	r0, r3
 80135d0:	370c      	adds	r7, #12
 80135d2:	46bd      	mov	sp, r7
 80135d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135d8:	4770      	bx	lr

080135da <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80135da:	b580      	push	{r7, lr}
 80135dc:	b086      	sub	sp, #24
 80135de:	af00      	add	r7, sp, #0
 80135e0:	6078      	str	r0, [r7, #4]
 80135e2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	681b      	ldr	r3, [r3, #0]
 80135e8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80135ea:	683b      	ldr	r3, [r7, #0]
 80135ec:	2b01      	cmp	r3, #1
 80135ee:	d904      	bls.n	80135fa <get_fat+0x20>
 80135f0:	693b      	ldr	r3, [r7, #16]
 80135f2:	699b      	ldr	r3, [r3, #24]
 80135f4:	683a      	ldr	r2, [r7, #0]
 80135f6:	429a      	cmp	r2, r3
 80135f8:	d302      	bcc.n	8013600 <get_fat+0x26>
		val = 1;	/* Internal error */
 80135fa:	2301      	movs	r3, #1
 80135fc:	617b      	str	r3, [r7, #20]
 80135fe:	e08f      	b.n	8013720 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8013600:	f04f 33ff 	mov.w	r3, #4294967295
 8013604:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8013606:	693b      	ldr	r3, [r7, #16]
 8013608:	781b      	ldrb	r3, [r3, #0]
 801360a:	2b03      	cmp	r3, #3
 801360c:	d062      	beq.n	80136d4 <get_fat+0xfa>
 801360e:	2b03      	cmp	r3, #3
 8013610:	dc7c      	bgt.n	801370c <get_fat+0x132>
 8013612:	2b01      	cmp	r3, #1
 8013614:	d002      	beq.n	801361c <get_fat+0x42>
 8013616:	2b02      	cmp	r3, #2
 8013618:	d042      	beq.n	80136a0 <get_fat+0xc6>
 801361a:	e077      	b.n	801370c <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 801361c:	683b      	ldr	r3, [r7, #0]
 801361e:	60fb      	str	r3, [r7, #12]
 8013620:	68fb      	ldr	r3, [r7, #12]
 8013622:	085b      	lsrs	r3, r3, #1
 8013624:	68fa      	ldr	r2, [r7, #12]
 8013626:	4413      	add	r3, r2
 8013628:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801362a:	693b      	ldr	r3, [r7, #16]
 801362c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	0a5b      	lsrs	r3, r3, #9
 8013632:	4413      	add	r3, r2
 8013634:	4619      	mov	r1, r3
 8013636:	6938      	ldr	r0, [r7, #16]
 8013638:	f7ff ff14 	bl	8013464 <move_window>
 801363c:	4603      	mov	r3, r0
 801363e:	2b00      	cmp	r3, #0
 8013640:	d167      	bne.n	8013712 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8013642:	68fb      	ldr	r3, [r7, #12]
 8013644:	1c5a      	adds	r2, r3, #1
 8013646:	60fa      	str	r2, [r7, #12]
 8013648:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801364c:	693a      	ldr	r2, [r7, #16]
 801364e:	4413      	add	r3, r2
 8013650:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013654:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013656:	693b      	ldr	r3, [r7, #16]
 8013658:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801365a:	68fb      	ldr	r3, [r7, #12]
 801365c:	0a5b      	lsrs	r3, r3, #9
 801365e:	4413      	add	r3, r2
 8013660:	4619      	mov	r1, r3
 8013662:	6938      	ldr	r0, [r7, #16]
 8013664:	f7ff fefe 	bl	8013464 <move_window>
 8013668:	4603      	mov	r3, r0
 801366a:	2b00      	cmp	r3, #0
 801366c:	d153      	bne.n	8013716 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 801366e:	68fb      	ldr	r3, [r7, #12]
 8013670:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013674:	693a      	ldr	r2, [r7, #16]
 8013676:	4413      	add	r3, r2
 8013678:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801367c:	021b      	lsls	r3, r3, #8
 801367e:	461a      	mov	r2, r3
 8013680:	68bb      	ldr	r3, [r7, #8]
 8013682:	4313      	orrs	r3, r2
 8013684:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8013686:	683b      	ldr	r3, [r7, #0]
 8013688:	f003 0301 	and.w	r3, r3, #1
 801368c:	2b00      	cmp	r3, #0
 801368e:	d002      	beq.n	8013696 <get_fat+0xbc>
 8013690:	68bb      	ldr	r3, [r7, #8]
 8013692:	091b      	lsrs	r3, r3, #4
 8013694:	e002      	b.n	801369c <get_fat+0xc2>
 8013696:	68bb      	ldr	r3, [r7, #8]
 8013698:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801369c:	617b      	str	r3, [r7, #20]
			break;
 801369e:	e03f      	b.n	8013720 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80136a0:	693b      	ldr	r3, [r7, #16]
 80136a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80136a4:	683b      	ldr	r3, [r7, #0]
 80136a6:	0a1b      	lsrs	r3, r3, #8
 80136a8:	4413      	add	r3, r2
 80136aa:	4619      	mov	r1, r3
 80136ac:	6938      	ldr	r0, [r7, #16]
 80136ae:	f7ff fed9 	bl	8013464 <move_window>
 80136b2:	4603      	mov	r3, r0
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	d130      	bne.n	801371a <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80136b8:	693b      	ldr	r3, [r7, #16]
 80136ba:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80136be:	683b      	ldr	r3, [r7, #0]
 80136c0:	005b      	lsls	r3, r3, #1
 80136c2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80136c6:	4413      	add	r3, r2
 80136c8:	4618      	mov	r0, r3
 80136ca:	f7ff fbe9 	bl	8012ea0 <ld_word>
 80136ce:	4603      	mov	r3, r0
 80136d0:	617b      	str	r3, [r7, #20]
			break;
 80136d2:	e025      	b.n	8013720 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80136d4:	693b      	ldr	r3, [r7, #16]
 80136d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80136d8:	683b      	ldr	r3, [r7, #0]
 80136da:	09db      	lsrs	r3, r3, #7
 80136dc:	4413      	add	r3, r2
 80136de:	4619      	mov	r1, r3
 80136e0:	6938      	ldr	r0, [r7, #16]
 80136e2:	f7ff febf 	bl	8013464 <move_window>
 80136e6:	4603      	mov	r3, r0
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d118      	bne.n	801371e <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80136ec:	693b      	ldr	r3, [r7, #16]
 80136ee:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80136f2:	683b      	ldr	r3, [r7, #0]
 80136f4:	009b      	lsls	r3, r3, #2
 80136f6:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80136fa:	4413      	add	r3, r2
 80136fc:	4618      	mov	r0, r3
 80136fe:	f7ff fbe7 	bl	8012ed0 <ld_dword>
 8013702:	4603      	mov	r3, r0
 8013704:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8013708:	617b      	str	r3, [r7, #20]
			break;
 801370a:	e009      	b.n	8013720 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 801370c:	2301      	movs	r3, #1
 801370e:	617b      	str	r3, [r7, #20]
 8013710:	e006      	b.n	8013720 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013712:	bf00      	nop
 8013714:	e004      	b.n	8013720 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8013716:	bf00      	nop
 8013718:	e002      	b.n	8013720 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801371a:	bf00      	nop
 801371c:	e000      	b.n	8013720 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801371e:	bf00      	nop
		}
	}

	return val;
 8013720:	697b      	ldr	r3, [r7, #20]
}
 8013722:	4618      	mov	r0, r3
 8013724:	3718      	adds	r7, #24
 8013726:	46bd      	mov	sp, r7
 8013728:	bd80      	pop	{r7, pc}

0801372a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 801372a:	b590      	push	{r4, r7, lr}
 801372c:	b089      	sub	sp, #36	; 0x24
 801372e:	af00      	add	r7, sp, #0
 8013730:	60f8      	str	r0, [r7, #12]
 8013732:	60b9      	str	r1, [r7, #8]
 8013734:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8013736:	2302      	movs	r3, #2
 8013738:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 801373a:	68bb      	ldr	r3, [r7, #8]
 801373c:	2b01      	cmp	r3, #1
 801373e:	f240 80d2 	bls.w	80138e6 <put_fat+0x1bc>
 8013742:	68fb      	ldr	r3, [r7, #12]
 8013744:	699b      	ldr	r3, [r3, #24]
 8013746:	68ba      	ldr	r2, [r7, #8]
 8013748:	429a      	cmp	r2, r3
 801374a:	f080 80cc 	bcs.w	80138e6 <put_fat+0x1bc>
		switch (fs->fs_type) {
 801374e:	68fb      	ldr	r3, [r7, #12]
 8013750:	781b      	ldrb	r3, [r3, #0]
 8013752:	2b03      	cmp	r3, #3
 8013754:	f000 8096 	beq.w	8013884 <put_fat+0x15a>
 8013758:	2b03      	cmp	r3, #3
 801375a:	f300 80cd 	bgt.w	80138f8 <put_fat+0x1ce>
 801375e:	2b01      	cmp	r3, #1
 8013760:	d002      	beq.n	8013768 <put_fat+0x3e>
 8013762:	2b02      	cmp	r3, #2
 8013764:	d06e      	beq.n	8013844 <put_fat+0x11a>
 8013766:	e0c7      	b.n	80138f8 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8013768:	68bb      	ldr	r3, [r7, #8]
 801376a:	61bb      	str	r3, [r7, #24]
 801376c:	69bb      	ldr	r3, [r7, #24]
 801376e:	085b      	lsrs	r3, r3, #1
 8013770:	69ba      	ldr	r2, [r7, #24]
 8013772:	4413      	add	r3, r2
 8013774:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801377a:	69bb      	ldr	r3, [r7, #24]
 801377c:	0a5b      	lsrs	r3, r3, #9
 801377e:	4413      	add	r3, r2
 8013780:	4619      	mov	r1, r3
 8013782:	68f8      	ldr	r0, [r7, #12]
 8013784:	f7ff fe6e 	bl	8013464 <move_window>
 8013788:	4603      	mov	r3, r0
 801378a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801378c:	7ffb      	ldrb	r3, [r7, #31]
 801378e:	2b00      	cmp	r3, #0
 8013790:	f040 80ab 	bne.w	80138ea <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8013794:	68fb      	ldr	r3, [r7, #12]
 8013796:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801379a:	69bb      	ldr	r3, [r7, #24]
 801379c:	1c59      	adds	r1, r3, #1
 801379e:	61b9      	str	r1, [r7, #24]
 80137a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80137a4:	4413      	add	r3, r2
 80137a6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80137a8:	68bb      	ldr	r3, [r7, #8]
 80137aa:	f003 0301 	and.w	r3, r3, #1
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	d00d      	beq.n	80137ce <put_fat+0xa4>
 80137b2:	697b      	ldr	r3, [r7, #20]
 80137b4:	781b      	ldrb	r3, [r3, #0]
 80137b6:	b25b      	sxtb	r3, r3
 80137b8:	f003 030f 	and.w	r3, r3, #15
 80137bc:	b25a      	sxtb	r2, r3
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	b2db      	uxtb	r3, r3
 80137c2:	011b      	lsls	r3, r3, #4
 80137c4:	b25b      	sxtb	r3, r3
 80137c6:	4313      	orrs	r3, r2
 80137c8:	b25b      	sxtb	r3, r3
 80137ca:	b2db      	uxtb	r3, r3
 80137cc:	e001      	b.n	80137d2 <put_fat+0xa8>
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	b2db      	uxtb	r3, r3
 80137d2:	697a      	ldr	r2, [r7, #20]
 80137d4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80137d6:	68fb      	ldr	r3, [r7, #12]
 80137d8:	2201      	movs	r2, #1
 80137da:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80137e0:	69bb      	ldr	r3, [r7, #24]
 80137e2:	0a5b      	lsrs	r3, r3, #9
 80137e4:	4413      	add	r3, r2
 80137e6:	4619      	mov	r1, r3
 80137e8:	68f8      	ldr	r0, [r7, #12]
 80137ea:	f7ff fe3b 	bl	8013464 <move_window>
 80137ee:	4603      	mov	r3, r0
 80137f0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80137f2:	7ffb      	ldrb	r3, [r7, #31]
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d17a      	bne.n	80138ee <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80137fe:	69bb      	ldr	r3, [r7, #24]
 8013800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013804:	4413      	add	r3, r2
 8013806:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8013808:	68bb      	ldr	r3, [r7, #8]
 801380a:	f003 0301 	and.w	r3, r3, #1
 801380e:	2b00      	cmp	r3, #0
 8013810:	d003      	beq.n	801381a <put_fat+0xf0>
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	091b      	lsrs	r3, r3, #4
 8013816:	b2db      	uxtb	r3, r3
 8013818:	e00e      	b.n	8013838 <put_fat+0x10e>
 801381a:	697b      	ldr	r3, [r7, #20]
 801381c:	781b      	ldrb	r3, [r3, #0]
 801381e:	b25b      	sxtb	r3, r3
 8013820:	f023 030f 	bic.w	r3, r3, #15
 8013824:	b25a      	sxtb	r2, r3
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	0a1b      	lsrs	r3, r3, #8
 801382a:	b25b      	sxtb	r3, r3
 801382c:	f003 030f 	and.w	r3, r3, #15
 8013830:	b25b      	sxtb	r3, r3
 8013832:	4313      	orrs	r3, r2
 8013834:	b25b      	sxtb	r3, r3
 8013836:	b2db      	uxtb	r3, r3
 8013838:	697a      	ldr	r2, [r7, #20]
 801383a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801383c:	68fb      	ldr	r3, [r7, #12]
 801383e:	2201      	movs	r2, #1
 8013840:	70da      	strb	r2, [r3, #3]
			break;
 8013842:	e059      	b.n	80138f8 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8013844:	68fb      	ldr	r3, [r7, #12]
 8013846:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013848:	68bb      	ldr	r3, [r7, #8]
 801384a:	0a1b      	lsrs	r3, r3, #8
 801384c:	4413      	add	r3, r2
 801384e:	4619      	mov	r1, r3
 8013850:	68f8      	ldr	r0, [r7, #12]
 8013852:	f7ff fe07 	bl	8013464 <move_window>
 8013856:	4603      	mov	r3, r0
 8013858:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801385a:	7ffb      	ldrb	r3, [r7, #31]
 801385c:	2b00      	cmp	r3, #0
 801385e:	d148      	bne.n	80138f2 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013866:	68bb      	ldr	r3, [r7, #8]
 8013868:	005b      	lsls	r3, r3, #1
 801386a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 801386e:	4413      	add	r3, r2
 8013870:	687a      	ldr	r2, [r7, #4]
 8013872:	b292      	uxth	r2, r2
 8013874:	4611      	mov	r1, r2
 8013876:	4618      	mov	r0, r3
 8013878:	f7ff fb4d 	bl	8012f16 <st_word>
			fs->wflag = 1;
 801387c:	68fb      	ldr	r3, [r7, #12]
 801387e:	2201      	movs	r2, #1
 8013880:	70da      	strb	r2, [r3, #3]
			break;
 8013882:	e039      	b.n	80138f8 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8013884:	68fb      	ldr	r3, [r7, #12]
 8013886:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013888:	68bb      	ldr	r3, [r7, #8]
 801388a:	09db      	lsrs	r3, r3, #7
 801388c:	4413      	add	r3, r2
 801388e:	4619      	mov	r1, r3
 8013890:	68f8      	ldr	r0, [r7, #12]
 8013892:	f7ff fde7 	bl	8013464 <move_window>
 8013896:	4603      	mov	r3, r0
 8013898:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801389a:	7ffb      	ldrb	r3, [r7, #31]
 801389c:	2b00      	cmp	r3, #0
 801389e:	d12a      	bne.n	80138f6 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80138a6:	68fb      	ldr	r3, [r7, #12]
 80138a8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80138ac:	68bb      	ldr	r3, [r7, #8]
 80138ae:	009b      	lsls	r3, r3, #2
 80138b0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80138b4:	4413      	add	r3, r2
 80138b6:	4618      	mov	r0, r3
 80138b8:	f7ff fb0a 	bl	8012ed0 <ld_dword>
 80138bc:	4603      	mov	r3, r0
 80138be:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80138c2:	4323      	orrs	r3, r4
 80138c4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80138c6:	68fb      	ldr	r3, [r7, #12]
 80138c8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80138cc:	68bb      	ldr	r3, [r7, #8]
 80138ce:	009b      	lsls	r3, r3, #2
 80138d0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80138d4:	4413      	add	r3, r2
 80138d6:	6879      	ldr	r1, [r7, #4]
 80138d8:	4618      	mov	r0, r3
 80138da:	f7ff fb37 	bl	8012f4c <st_dword>
			fs->wflag = 1;
 80138de:	68fb      	ldr	r3, [r7, #12]
 80138e0:	2201      	movs	r2, #1
 80138e2:	70da      	strb	r2, [r3, #3]
			break;
 80138e4:	e008      	b.n	80138f8 <put_fat+0x1ce>
		}
	}
 80138e6:	bf00      	nop
 80138e8:	e006      	b.n	80138f8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80138ea:	bf00      	nop
 80138ec:	e004      	b.n	80138f8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80138ee:	bf00      	nop
 80138f0:	e002      	b.n	80138f8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80138f2:	bf00      	nop
 80138f4:	e000      	b.n	80138f8 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80138f6:	bf00      	nop
	return res;
 80138f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80138fa:	4618      	mov	r0, r3
 80138fc:	3724      	adds	r7, #36	; 0x24
 80138fe:	46bd      	mov	sp, r7
 8013900:	bd90      	pop	{r4, r7, pc}

08013902 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8013902:	b580      	push	{r7, lr}
 8013904:	b088      	sub	sp, #32
 8013906:	af00      	add	r7, sp, #0
 8013908:	60f8      	str	r0, [r7, #12]
 801390a:	60b9      	str	r1, [r7, #8]
 801390c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 801390e:	2300      	movs	r3, #0
 8013910:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8013912:	68fb      	ldr	r3, [r7, #12]
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8013918:	68bb      	ldr	r3, [r7, #8]
 801391a:	2b01      	cmp	r3, #1
 801391c:	d904      	bls.n	8013928 <remove_chain+0x26>
 801391e:	69bb      	ldr	r3, [r7, #24]
 8013920:	699b      	ldr	r3, [r3, #24]
 8013922:	68ba      	ldr	r2, [r7, #8]
 8013924:	429a      	cmp	r2, r3
 8013926:	d301      	bcc.n	801392c <remove_chain+0x2a>
 8013928:	2302      	movs	r3, #2
 801392a:	e04b      	b.n	80139c4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	2b00      	cmp	r3, #0
 8013930:	d00c      	beq.n	801394c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8013932:	f04f 32ff 	mov.w	r2, #4294967295
 8013936:	6879      	ldr	r1, [r7, #4]
 8013938:	69b8      	ldr	r0, [r7, #24]
 801393a:	f7ff fef6 	bl	801372a <put_fat>
 801393e:	4603      	mov	r3, r0
 8013940:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8013942:	7ffb      	ldrb	r3, [r7, #31]
 8013944:	2b00      	cmp	r3, #0
 8013946:	d001      	beq.n	801394c <remove_chain+0x4a>
 8013948:	7ffb      	ldrb	r3, [r7, #31]
 801394a:	e03b      	b.n	80139c4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 801394c:	68b9      	ldr	r1, [r7, #8]
 801394e:	68f8      	ldr	r0, [r7, #12]
 8013950:	f7ff fe43 	bl	80135da <get_fat>
 8013954:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8013956:	697b      	ldr	r3, [r7, #20]
 8013958:	2b00      	cmp	r3, #0
 801395a:	d031      	beq.n	80139c0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 801395c:	697b      	ldr	r3, [r7, #20]
 801395e:	2b01      	cmp	r3, #1
 8013960:	d101      	bne.n	8013966 <remove_chain+0x64>
 8013962:	2302      	movs	r3, #2
 8013964:	e02e      	b.n	80139c4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8013966:	697b      	ldr	r3, [r7, #20]
 8013968:	f1b3 3fff 	cmp.w	r3, #4294967295
 801396c:	d101      	bne.n	8013972 <remove_chain+0x70>
 801396e:	2301      	movs	r3, #1
 8013970:	e028      	b.n	80139c4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8013972:	2200      	movs	r2, #0
 8013974:	68b9      	ldr	r1, [r7, #8]
 8013976:	69b8      	ldr	r0, [r7, #24]
 8013978:	f7ff fed7 	bl	801372a <put_fat>
 801397c:	4603      	mov	r3, r0
 801397e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8013980:	7ffb      	ldrb	r3, [r7, #31]
 8013982:	2b00      	cmp	r3, #0
 8013984:	d001      	beq.n	801398a <remove_chain+0x88>
 8013986:	7ffb      	ldrb	r3, [r7, #31]
 8013988:	e01c      	b.n	80139c4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801398a:	69bb      	ldr	r3, [r7, #24]
 801398c:	695a      	ldr	r2, [r3, #20]
 801398e:	69bb      	ldr	r3, [r7, #24]
 8013990:	699b      	ldr	r3, [r3, #24]
 8013992:	3b02      	subs	r3, #2
 8013994:	429a      	cmp	r2, r3
 8013996:	d20b      	bcs.n	80139b0 <remove_chain+0xae>
			fs->free_clst++;
 8013998:	69bb      	ldr	r3, [r7, #24]
 801399a:	695b      	ldr	r3, [r3, #20]
 801399c:	1c5a      	adds	r2, r3, #1
 801399e:	69bb      	ldr	r3, [r7, #24]
 80139a0:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80139a2:	69bb      	ldr	r3, [r7, #24]
 80139a4:	791b      	ldrb	r3, [r3, #4]
 80139a6:	f043 0301 	orr.w	r3, r3, #1
 80139aa:	b2da      	uxtb	r2, r3
 80139ac:	69bb      	ldr	r3, [r7, #24]
 80139ae:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80139b0:	697b      	ldr	r3, [r7, #20]
 80139b2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80139b4:	69bb      	ldr	r3, [r7, #24]
 80139b6:	699b      	ldr	r3, [r3, #24]
 80139b8:	68ba      	ldr	r2, [r7, #8]
 80139ba:	429a      	cmp	r2, r3
 80139bc:	d3c6      	bcc.n	801394c <remove_chain+0x4a>
 80139be:	e000      	b.n	80139c2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80139c0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80139c2:	2300      	movs	r3, #0
}
 80139c4:	4618      	mov	r0, r3
 80139c6:	3720      	adds	r7, #32
 80139c8:	46bd      	mov	sp, r7
 80139ca:	bd80      	pop	{r7, pc}

080139cc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80139cc:	b580      	push	{r7, lr}
 80139ce:	b088      	sub	sp, #32
 80139d0:	af00      	add	r7, sp, #0
 80139d2:	6078      	str	r0, [r7, #4]
 80139d4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	681b      	ldr	r3, [r3, #0]
 80139da:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80139dc:	683b      	ldr	r3, [r7, #0]
 80139de:	2b00      	cmp	r3, #0
 80139e0:	d10d      	bne.n	80139fe <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80139e2:	693b      	ldr	r3, [r7, #16]
 80139e4:	691b      	ldr	r3, [r3, #16]
 80139e6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80139e8:	69bb      	ldr	r3, [r7, #24]
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d004      	beq.n	80139f8 <create_chain+0x2c>
 80139ee:	693b      	ldr	r3, [r7, #16]
 80139f0:	699b      	ldr	r3, [r3, #24]
 80139f2:	69ba      	ldr	r2, [r7, #24]
 80139f4:	429a      	cmp	r2, r3
 80139f6:	d31b      	bcc.n	8013a30 <create_chain+0x64>
 80139f8:	2301      	movs	r3, #1
 80139fa:	61bb      	str	r3, [r7, #24]
 80139fc:	e018      	b.n	8013a30 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80139fe:	6839      	ldr	r1, [r7, #0]
 8013a00:	6878      	ldr	r0, [r7, #4]
 8013a02:	f7ff fdea 	bl	80135da <get_fat>
 8013a06:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	2b01      	cmp	r3, #1
 8013a0c:	d801      	bhi.n	8013a12 <create_chain+0x46>
 8013a0e:	2301      	movs	r3, #1
 8013a10:	e070      	b.n	8013af4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8013a12:	68fb      	ldr	r3, [r7, #12]
 8013a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a18:	d101      	bne.n	8013a1e <create_chain+0x52>
 8013a1a:	68fb      	ldr	r3, [r7, #12]
 8013a1c:	e06a      	b.n	8013af4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8013a1e:	693b      	ldr	r3, [r7, #16]
 8013a20:	699b      	ldr	r3, [r3, #24]
 8013a22:	68fa      	ldr	r2, [r7, #12]
 8013a24:	429a      	cmp	r2, r3
 8013a26:	d201      	bcs.n	8013a2c <create_chain+0x60>
 8013a28:	68fb      	ldr	r3, [r7, #12]
 8013a2a:	e063      	b.n	8013af4 <create_chain+0x128>
		scl = clst;
 8013a2c:	683b      	ldr	r3, [r7, #0]
 8013a2e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8013a30:	69bb      	ldr	r3, [r7, #24]
 8013a32:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8013a34:	69fb      	ldr	r3, [r7, #28]
 8013a36:	3301      	adds	r3, #1
 8013a38:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8013a3a:	693b      	ldr	r3, [r7, #16]
 8013a3c:	699b      	ldr	r3, [r3, #24]
 8013a3e:	69fa      	ldr	r2, [r7, #28]
 8013a40:	429a      	cmp	r2, r3
 8013a42:	d307      	bcc.n	8013a54 <create_chain+0x88>
				ncl = 2;
 8013a44:	2302      	movs	r3, #2
 8013a46:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8013a48:	69fa      	ldr	r2, [r7, #28]
 8013a4a:	69bb      	ldr	r3, [r7, #24]
 8013a4c:	429a      	cmp	r2, r3
 8013a4e:	d901      	bls.n	8013a54 <create_chain+0x88>
 8013a50:	2300      	movs	r3, #0
 8013a52:	e04f      	b.n	8013af4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8013a54:	69f9      	ldr	r1, [r7, #28]
 8013a56:	6878      	ldr	r0, [r7, #4]
 8013a58:	f7ff fdbf 	bl	80135da <get_fat>
 8013a5c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8013a5e:	68fb      	ldr	r3, [r7, #12]
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d00e      	beq.n	8013a82 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8013a64:	68fb      	ldr	r3, [r7, #12]
 8013a66:	2b01      	cmp	r3, #1
 8013a68:	d003      	beq.n	8013a72 <create_chain+0xa6>
 8013a6a:	68fb      	ldr	r3, [r7, #12]
 8013a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a70:	d101      	bne.n	8013a76 <create_chain+0xaa>
 8013a72:	68fb      	ldr	r3, [r7, #12]
 8013a74:	e03e      	b.n	8013af4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8013a76:	69fa      	ldr	r2, [r7, #28]
 8013a78:	69bb      	ldr	r3, [r7, #24]
 8013a7a:	429a      	cmp	r2, r3
 8013a7c:	d1da      	bne.n	8013a34 <create_chain+0x68>
 8013a7e:	2300      	movs	r3, #0
 8013a80:	e038      	b.n	8013af4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8013a82:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8013a84:	f04f 32ff 	mov.w	r2, #4294967295
 8013a88:	69f9      	ldr	r1, [r7, #28]
 8013a8a:	6938      	ldr	r0, [r7, #16]
 8013a8c:	f7ff fe4d 	bl	801372a <put_fat>
 8013a90:	4603      	mov	r3, r0
 8013a92:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8013a94:	7dfb      	ldrb	r3, [r7, #23]
 8013a96:	2b00      	cmp	r3, #0
 8013a98:	d109      	bne.n	8013aae <create_chain+0xe2>
 8013a9a:	683b      	ldr	r3, [r7, #0]
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	d006      	beq.n	8013aae <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8013aa0:	69fa      	ldr	r2, [r7, #28]
 8013aa2:	6839      	ldr	r1, [r7, #0]
 8013aa4:	6938      	ldr	r0, [r7, #16]
 8013aa6:	f7ff fe40 	bl	801372a <put_fat>
 8013aaa:	4603      	mov	r3, r0
 8013aac:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8013aae:	7dfb      	ldrb	r3, [r7, #23]
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d116      	bne.n	8013ae2 <create_chain+0x116>
		fs->last_clst = ncl;
 8013ab4:	693b      	ldr	r3, [r7, #16]
 8013ab6:	69fa      	ldr	r2, [r7, #28]
 8013ab8:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8013aba:	693b      	ldr	r3, [r7, #16]
 8013abc:	695a      	ldr	r2, [r3, #20]
 8013abe:	693b      	ldr	r3, [r7, #16]
 8013ac0:	699b      	ldr	r3, [r3, #24]
 8013ac2:	3b02      	subs	r3, #2
 8013ac4:	429a      	cmp	r2, r3
 8013ac6:	d804      	bhi.n	8013ad2 <create_chain+0x106>
 8013ac8:	693b      	ldr	r3, [r7, #16]
 8013aca:	695b      	ldr	r3, [r3, #20]
 8013acc:	1e5a      	subs	r2, r3, #1
 8013ace:	693b      	ldr	r3, [r7, #16]
 8013ad0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8013ad2:	693b      	ldr	r3, [r7, #16]
 8013ad4:	791b      	ldrb	r3, [r3, #4]
 8013ad6:	f043 0301 	orr.w	r3, r3, #1
 8013ada:	b2da      	uxtb	r2, r3
 8013adc:	693b      	ldr	r3, [r7, #16]
 8013ade:	711a      	strb	r2, [r3, #4]
 8013ae0:	e007      	b.n	8013af2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8013ae2:	7dfb      	ldrb	r3, [r7, #23]
 8013ae4:	2b01      	cmp	r3, #1
 8013ae6:	d102      	bne.n	8013aee <create_chain+0x122>
 8013ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8013aec:	e000      	b.n	8013af0 <create_chain+0x124>
 8013aee:	2301      	movs	r3, #1
 8013af0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8013af2:	69fb      	ldr	r3, [r7, #28]
}
 8013af4:	4618      	mov	r0, r3
 8013af6:	3720      	adds	r7, #32
 8013af8:	46bd      	mov	sp, r7
 8013afa:	bd80      	pop	{r7, pc}

08013afc <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8013afc:	b480      	push	{r7}
 8013afe:	b087      	sub	sp, #28
 8013b00:	af00      	add	r7, sp, #0
 8013b02:	6078      	str	r0, [r7, #4]
 8013b04:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	681b      	ldr	r3, [r3, #0]
 8013b0a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b10:	3304      	adds	r3, #4
 8013b12:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8013b14:	683b      	ldr	r3, [r7, #0]
 8013b16:	0a5b      	lsrs	r3, r3, #9
 8013b18:	68fa      	ldr	r2, [r7, #12]
 8013b1a:	8952      	ldrh	r2, [r2, #10]
 8013b1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8013b20:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013b22:	693b      	ldr	r3, [r7, #16]
 8013b24:	1d1a      	adds	r2, r3, #4
 8013b26:	613a      	str	r2, [r7, #16]
 8013b28:	681b      	ldr	r3, [r3, #0]
 8013b2a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8013b2c:	68bb      	ldr	r3, [r7, #8]
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d101      	bne.n	8013b36 <clmt_clust+0x3a>
 8013b32:	2300      	movs	r3, #0
 8013b34:	e010      	b.n	8013b58 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8013b36:	697a      	ldr	r2, [r7, #20]
 8013b38:	68bb      	ldr	r3, [r7, #8]
 8013b3a:	429a      	cmp	r2, r3
 8013b3c:	d307      	bcc.n	8013b4e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8013b3e:	697a      	ldr	r2, [r7, #20]
 8013b40:	68bb      	ldr	r3, [r7, #8]
 8013b42:	1ad3      	subs	r3, r2, r3
 8013b44:	617b      	str	r3, [r7, #20]
 8013b46:	693b      	ldr	r3, [r7, #16]
 8013b48:	3304      	adds	r3, #4
 8013b4a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013b4c:	e7e9      	b.n	8013b22 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8013b4e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8013b50:	693b      	ldr	r3, [r7, #16]
 8013b52:	681a      	ldr	r2, [r3, #0]
 8013b54:	697b      	ldr	r3, [r7, #20]
 8013b56:	4413      	add	r3, r2
}
 8013b58:	4618      	mov	r0, r3
 8013b5a:	371c      	adds	r7, #28
 8013b5c:	46bd      	mov	sp, r7
 8013b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b62:	4770      	bx	lr

08013b64 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8013b64:	b580      	push	{r7, lr}
 8013b66:	b086      	sub	sp, #24
 8013b68:	af00      	add	r7, sp, #0
 8013b6a:	6078      	str	r0, [r7, #4]
 8013b6c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	681b      	ldr	r3, [r3, #0]
 8013b72:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8013b74:	683b      	ldr	r3, [r7, #0]
 8013b76:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8013b7a:	d204      	bcs.n	8013b86 <dir_sdi+0x22>
 8013b7c:	683b      	ldr	r3, [r7, #0]
 8013b7e:	f003 031f 	and.w	r3, r3, #31
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d001      	beq.n	8013b8a <dir_sdi+0x26>
		return FR_INT_ERR;
 8013b86:	2302      	movs	r3, #2
 8013b88:	e063      	b.n	8013c52 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	683a      	ldr	r2, [r7, #0]
 8013b8e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	689b      	ldr	r3, [r3, #8]
 8013b94:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8013b96:	697b      	ldr	r3, [r7, #20]
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d106      	bne.n	8013baa <dir_sdi+0x46>
 8013b9c:	693b      	ldr	r3, [r7, #16]
 8013b9e:	781b      	ldrb	r3, [r3, #0]
 8013ba0:	2b02      	cmp	r3, #2
 8013ba2:	d902      	bls.n	8013baa <dir_sdi+0x46>
		clst = fs->dirbase;
 8013ba4:	693b      	ldr	r3, [r7, #16]
 8013ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013ba8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8013baa:	697b      	ldr	r3, [r7, #20]
 8013bac:	2b00      	cmp	r3, #0
 8013bae:	d10c      	bne.n	8013bca <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8013bb0:	683b      	ldr	r3, [r7, #0]
 8013bb2:	095b      	lsrs	r3, r3, #5
 8013bb4:	693a      	ldr	r2, [r7, #16]
 8013bb6:	8912      	ldrh	r2, [r2, #8]
 8013bb8:	4293      	cmp	r3, r2
 8013bba:	d301      	bcc.n	8013bc0 <dir_sdi+0x5c>
 8013bbc:	2302      	movs	r3, #2
 8013bbe:	e048      	b.n	8013c52 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8013bc0:	693b      	ldr	r3, [r7, #16]
 8013bc2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	61da      	str	r2, [r3, #28]
 8013bc8:	e029      	b.n	8013c1e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8013bca:	693b      	ldr	r3, [r7, #16]
 8013bcc:	895b      	ldrh	r3, [r3, #10]
 8013bce:	025b      	lsls	r3, r3, #9
 8013bd0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013bd2:	e019      	b.n	8013c08 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	6979      	ldr	r1, [r7, #20]
 8013bd8:	4618      	mov	r0, r3
 8013bda:	f7ff fcfe 	bl	80135da <get_fat>
 8013bde:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013be0:	697b      	ldr	r3, [r7, #20]
 8013be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013be6:	d101      	bne.n	8013bec <dir_sdi+0x88>
 8013be8:	2301      	movs	r3, #1
 8013bea:	e032      	b.n	8013c52 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8013bec:	697b      	ldr	r3, [r7, #20]
 8013bee:	2b01      	cmp	r3, #1
 8013bf0:	d904      	bls.n	8013bfc <dir_sdi+0x98>
 8013bf2:	693b      	ldr	r3, [r7, #16]
 8013bf4:	699b      	ldr	r3, [r3, #24]
 8013bf6:	697a      	ldr	r2, [r7, #20]
 8013bf8:	429a      	cmp	r2, r3
 8013bfa:	d301      	bcc.n	8013c00 <dir_sdi+0x9c>
 8013bfc:	2302      	movs	r3, #2
 8013bfe:	e028      	b.n	8013c52 <dir_sdi+0xee>
			ofs -= csz;
 8013c00:	683a      	ldr	r2, [r7, #0]
 8013c02:	68fb      	ldr	r3, [r7, #12]
 8013c04:	1ad3      	subs	r3, r2, r3
 8013c06:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013c08:	683a      	ldr	r2, [r7, #0]
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	429a      	cmp	r2, r3
 8013c0e:	d2e1      	bcs.n	8013bd4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8013c10:	6979      	ldr	r1, [r7, #20]
 8013c12:	6938      	ldr	r0, [r7, #16]
 8013c14:	f7ff fcc2 	bl	801359c <clust2sect>
 8013c18:	4602      	mov	r2, r0
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	697a      	ldr	r2, [r7, #20]
 8013c22:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	69db      	ldr	r3, [r3, #28]
 8013c28:	2b00      	cmp	r3, #0
 8013c2a:	d101      	bne.n	8013c30 <dir_sdi+0xcc>
 8013c2c:	2302      	movs	r3, #2
 8013c2e:	e010      	b.n	8013c52 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8013c30:	687b      	ldr	r3, [r7, #4]
 8013c32:	69da      	ldr	r2, [r3, #28]
 8013c34:	683b      	ldr	r3, [r7, #0]
 8013c36:	0a5b      	lsrs	r3, r3, #9
 8013c38:	441a      	add	r2, r3
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8013c3e:	693b      	ldr	r3, [r7, #16]
 8013c40:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013c44:	683b      	ldr	r3, [r7, #0]
 8013c46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013c4a:	441a      	add	r2, r3
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013c50:	2300      	movs	r3, #0
}
 8013c52:	4618      	mov	r0, r3
 8013c54:	3718      	adds	r7, #24
 8013c56:	46bd      	mov	sp, r7
 8013c58:	bd80      	pop	{r7, pc}

08013c5a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8013c5a:	b580      	push	{r7, lr}
 8013c5c:	b086      	sub	sp, #24
 8013c5e:	af00      	add	r7, sp, #0
 8013c60:	6078      	str	r0, [r7, #4]
 8013c62:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8013c64:	687b      	ldr	r3, [r7, #4]
 8013c66:	681b      	ldr	r3, [r3, #0]
 8013c68:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	695b      	ldr	r3, [r3, #20]
 8013c6e:	3320      	adds	r3, #32
 8013c70:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	69db      	ldr	r3, [r3, #28]
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	d003      	beq.n	8013c82 <dir_next+0x28>
 8013c7a:	68bb      	ldr	r3, [r7, #8]
 8013c7c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8013c80:	d301      	bcc.n	8013c86 <dir_next+0x2c>
 8013c82:	2304      	movs	r3, #4
 8013c84:	e0aa      	b.n	8013ddc <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8013c86:	68bb      	ldr	r3, [r7, #8]
 8013c88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	f040 8098 	bne.w	8013dc2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	69db      	ldr	r3, [r3, #28]
 8013c96:	1c5a      	adds	r2, r3, #1
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8013c9c:	687b      	ldr	r3, [r7, #4]
 8013c9e:	699b      	ldr	r3, [r3, #24]
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	d10b      	bne.n	8013cbc <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8013ca4:	68bb      	ldr	r3, [r7, #8]
 8013ca6:	095b      	lsrs	r3, r3, #5
 8013ca8:	68fa      	ldr	r2, [r7, #12]
 8013caa:	8912      	ldrh	r2, [r2, #8]
 8013cac:	4293      	cmp	r3, r2
 8013cae:	f0c0 8088 	bcc.w	8013dc2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	2200      	movs	r2, #0
 8013cb6:	61da      	str	r2, [r3, #28]
 8013cb8:	2304      	movs	r3, #4
 8013cba:	e08f      	b.n	8013ddc <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8013cbc:	68bb      	ldr	r3, [r7, #8]
 8013cbe:	0a5b      	lsrs	r3, r3, #9
 8013cc0:	68fa      	ldr	r2, [r7, #12]
 8013cc2:	8952      	ldrh	r2, [r2, #10]
 8013cc4:	3a01      	subs	r2, #1
 8013cc6:	4013      	ands	r3, r2
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d17a      	bne.n	8013dc2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013ccc:	687a      	ldr	r2, [r7, #4]
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	699b      	ldr	r3, [r3, #24]
 8013cd2:	4619      	mov	r1, r3
 8013cd4:	4610      	mov	r0, r2
 8013cd6:	f7ff fc80 	bl	80135da <get_fat>
 8013cda:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8013cdc:	697b      	ldr	r3, [r7, #20]
 8013cde:	2b01      	cmp	r3, #1
 8013ce0:	d801      	bhi.n	8013ce6 <dir_next+0x8c>
 8013ce2:	2302      	movs	r3, #2
 8013ce4:	e07a      	b.n	8013ddc <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8013ce6:	697b      	ldr	r3, [r7, #20]
 8013ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013cec:	d101      	bne.n	8013cf2 <dir_next+0x98>
 8013cee:	2301      	movs	r3, #1
 8013cf0:	e074      	b.n	8013ddc <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8013cf2:	68fb      	ldr	r3, [r7, #12]
 8013cf4:	699b      	ldr	r3, [r3, #24]
 8013cf6:	697a      	ldr	r2, [r7, #20]
 8013cf8:	429a      	cmp	r2, r3
 8013cfa:	d358      	bcc.n	8013dae <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8013cfc:	683b      	ldr	r3, [r7, #0]
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d104      	bne.n	8013d0c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	2200      	movs	r2, #0
 8013d06:	61da      	str	r2, [r3, #28]
 8013d08:	2304      	movs	r3, #4
 8013d0a:	e067      	b.n	8013ddc <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8013d0c:	687a      	ldr	r2, [r7, #4]
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	699b      	ldr	r3, [r3, #24]
 8013d12:	4619      	mov	r1, r3
 8013d14:	4610      	mov	r0, r2
 8013d16:	f7ff fe59 	bl	80139cc <create_chain>
 8013d1a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8013d1c:	697b      	ldr	r3, [r7, #20]
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d101      	bne.n	8013d26 <dir_next+0xcc>
 8013d22:	2307      	movs	r3, #7
 8013d24:	e05a      	b.n	8013ddc <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8013d26:	697b      	ldr	r3, [r7, #20]
 8013d28:	2b01      	cmp	r3, #1
 8013d2a:	d101      	bne.n	8013d30 <dir_next+0xd6>
 8013d2c:	2302      	movs	r3, #2
 8013d2e:	e055      	b.n	8013ddc <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013d30:	697b      	ldr	r3, [r7, #20]
 8013d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d36:	d101      	bne.n	8013d3c <dir_next+0xe2>
 8013d38:	2301      	movs	r3, #1
 8013d3a:	e04f      	b.n	8013ddc <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8013d3c:	68f8      	ldr	r0, [r7, #12]
 8013d3e:	f7ff fb4d 	bl	80133dc <sync_window>
 8013d42:	4603      	mov	r3, r0
 8013d44:	2b00      	cmp	r3, #0
 8013d46:	d001      	beq.n	8013d4c <dir_next+0xf2>
 8013d48:	2301      	movs	r3, #1
 8013d4a:	e047      	b.n	8013ddc <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8013d4c:	68fb      	ldr	r3, [r7, #12]
 8013d4e:	3334      	adds	r3, #52	; 0x34
 8013d50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013d54:	2100      	movs	r1, #0
 8013d56:	4618      	mov	r0, r3
 8013d58:	f7ff f945 	bl	8012fe6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8013d5c:	2300      	movs	r3, #0
 8013d5e:	613b      	str	r3, [r7, #16]
 8013d60:	6979      	ldr	r1, [r7, #20]
 8013d62:	68f8      	ldr	r0, [r7, #12]
 8013d64:	f7ff fc1a 	bl	801359c <clust2sect>
 8013d68:	4602      	mov	r2, r0
 8013d6a:	68fb      	ldr	r3, [r7, #12]
 8013d6c:	631a      	str	r2, [r3, #48]	; 0x30
 8013d6e:	e012      	b.n	8013d96 <dir_next+0x13c>
						fs->wflag = 1;
 8013d70:	68fb      	ldr	r3, [r7, #12]
 8013d72:	2201      	movs	r2, #1
 8013d74:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8013d76:	68f8      	ldr	r0, [r7, #12]
 8013d78:	f7ff fb30 	bl	80133dc <sync_window>
 8013d7c:	4603      	mov	r3, r0
 8013d7e:	2b00      	cmp	r3, #0
 8013d80:	d001      	beq.n	8013d86 <dir_next+0x12c>
 8013d82:	2301      	movs	r3, #1
 8013d84:	e02a      	b.n	8013ddc <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8013d86:	693b      	ldr	r3, [r7, #16]
 8013d88:	3301      	adds	r3, #1
 8013d8a:	613b      	str	r3, [r7, #16]
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013d90:	1c5a      	adds	r2, r3, #1
 8013d92:	68fb      	ldr	r3, [r7, #12]
 8013d94:	631a      	str	r2, [r3, #48]	; 0x30
 8013d96:	68fb      	ldr	r3, [r7, #12]
 8013d98:	895b      	ldrh	r3, [r3, #10]
 8013d9a:	461a      	mov	r2, r3
 8013d9c:	693b      	ldr	r3, [r7, #16]
 8013d9e:	4293      	cmp	r3, r2
 8013da0:	d3e6      	bcc.n	8013d70 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8013da2:	68fb      	ldr	r3, [r7, #12]
 8013da4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013da6:	693b      	ldr	r3, [r7, #16]
 8013da8:	1ad2      	subs	r2, r2, r3
 8013daa:	68fb      	ldr	r3, [r7, #12]
 8013dac:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	697a      	ldr	r2, [r7, #20]
 8013db2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8013db4:	6979      	ldr	r1, [r7, #20]
 8013db6:	68f8      	ldr	r0, [r7, #12]
 8013db8:	f7ff fbf0 	bl	801359c <clust2sect>
 8013dbc:	4602      	mov	r2, r0
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	68ba      	ldr	r2, [r7, #8]
 8013dc6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8013dc8:	68fb      	ldr	r3, [r7, #12]
 8013dca:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013dce:	68bb      	ldr	r3, [r7, #8]
 8013dd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013dd4:	441a      	add	r2, r3
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013dda:	2300      	movs	r3, #0
}
 8013ddc:	4618      	mov	r0, r3
 8013dde:	3718      	adds	r7, #24
 8013de0:	46bd      	mov	sp, r7
 8013de2:	bd80      	pop	{r7, pc}

08013de4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8013de4:	b580      	push	{r7, lr}
 8013de6:	b086      	sub	sp, #24
 8013de8:	af00      	add	r7, sp, #0
 8013dea:	6078      	str	r0, [r7, #4]
 8013dec:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	681b      	ldr	r3, [r3, #0]
 8013df2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8013df4:	2100      	movs	r1, #0
 8013df6:	6878      	ldr	r0, [r7, #4]
 8013df8:	f7ff feb4 	bl	8013b64 <dir_sdi>
 8013dfc:	4603      	mov	r3, r0
 8013dfe:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013e00:	7dfb      	ldrb	r3, [r7, #23]
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	d12b      	bne.n	8013e5e <dir_alloc+0x7a>
		n = 0;
 8013e06:	2300      	movs	r3, #0
 8013e08:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	69db      	ldr	r3, [r3, #28]
 8013e0e:	4619      	mov	r1, r3
 8013e10:	68f8      	ldr	r0, [r7, #12]
 8013e12:	f7ff fb27 	bl	8013464 <move_window>
 8013e16:	4603      	mov	r3, r0
 8013e18:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8013e1a:	7dfb      	ldrb	r3, [r7, #23]
 8013e1c:	2b00      	cmp	r3, #0
 8013e1e:	d11d      	bne.n	8013e5c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	6a1b      	ldr	r3, [r3, #32]
 8013e24:	781b      	ldrb	r3, [r3, #0]
 8013e26:	2be5      	cmp	r3, #229	; 0xe5
 8013e28:	d004      	beq.n	8013e34 <dir_alloc+0x50>
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	6a1b      	ldr	r3, [r3, #32]
 8013e2e:	781b      	ldrb	r3, [r3, #0]
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	d107      	bne.n	8013e44 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8013e34:	693b      	ldr	r3, [r7, #16]
 8013e36:	3301      	adds	r3, #1
 8013e38:	613b      	str	r3, [r7, #16]
 8013e3a:	693a      	ldr	r2, [r7, #16]
 8013e3c:	683b      	ldr	r3, [r7, #0]
 8013e3e:	429a      	cmp	r2, r3
 8013e40:	d102      	bne.n	8013e48 <dir_alloc+0x64>
 8013e42:	e00c      	b.n	8013e5e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8013e44:	2300      	movs	r3, #0
 8013e46:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8013e48:	2101      	movs	r1, #1
 8013e4a:	6878      	ldr	r0, [r7, #4]
 8013e4c:	f7ff ff05 	bl	8013c5a <dir_next>
 8013e50:	4603      	mov	r3, r0
 8013e52:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8013e54:	7dfb      	ldrb	r3, [r7, #23]
 8013e56:	2b00      	cmp	r3, #0
 8013e58:	d0d7      	beq.n	8013e0a <dir_alloc+0x26>
 8013e5a:	e000      	b.n	8013e5e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8013e5c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8013e5e:	7dfb      	ldrb	r3, [r7, #23]
 8013e60:	2b04      	cmp	r3, #4
 8013e62:	d101      	bne.n	8013e68 <dir_alloc+0x84>
 8013e64:	2307      	movs	r3, #7
 8013e66:	75fb      	strb	r3, [r7, #23]
	return res;
 8013e68:	7dfb      	ldrb	r3, [r7, #23]
}
 8013e6a:	4618      	mov	r0, r3
 8013e6c:	3718      	adds	r7, #24
 8013e6e:	46bd      	mov	sp, r7
 8013e70:	bd80      	pop	{r7, pc}

08013e72 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8013e72:	b580      	push	{r7, lr}
 8013e74:	b084      	sub	sp, #16
 8013e76:	af00      	add	r7, sp, #0
 8013e78:	6078      	str	r0, [r7, #4]
 8013e7a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8013e7c:	683b      	ldr	r3, [r7, #0]
 8013e7e:	331a      	adds	r3, #26
 8013e80:	4618      	mov	r0, r3
 8013e82:	f7ff f80d 	bl	8012ea0 <ld_word>
 8013e86:	4603      	mov	r3, r0
 8013e88:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	781b      	ldrb	r3, [r3, #0]
 8013e8e:	2b03      	cmp	r3, #3
 8013e90:	d109      	bne.n	8013ea6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8013e92:	683b      	ldr	r3, [r7, #0]
 8013e94:	3314      	adds	r3, #20
 8013e96:	4618      	mov	r0, r3
 8013e98:	f7ff f802 	bl	8012ea0 <ld_word>
 8013e9c:	4603      	mov	r3, r0
 8013e9e:	041b      	lsls	r3, r3, #16
 8013ea0:	68fa      	ldr	r2, [r7, #12]
 8013ea2:	4313      	orrs	r3, r2
 8013ea4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8013ea6:	68fb      	ldr	r3, [r7, #12]
}
 8013ea8:	4618      	mov	r0, r3
 8013eaa:	3710      	adds	r7, #16
 8013eac:	46bd      	mov	sp, r7
 8013eae:	bd80      	pop	{r7, pc}

08013eb0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8013eb0:	b580      	push	{r7, lr}
 8013eb2:	b084      	sub	sp, #16
 8013eb4:	af00      	add	r7, sp, #0
 8013eb6:	60f8      	str	r0, [r7, #12]
 8013eb8:	60b9      	str	r1, [r7, #8]
 8013eba:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8013ebc:	68bb      	ldr	r3, [r7, #8]
 8013ebe:	331a      	adds	r3, #26
 8013ec0:	687a      	ldr	r2, [r7, #4]
 8013ec2:	b292      	uxth	r2, r2
 8013ec4:	4611      	mov	r1, r2
 8013ec6:	4618      	mov	r0, r3
 8013ec8:	f7ff f825 	bl	8012f16 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	781b      	ldrb	r3, [r3, #0]
 8013ed0:	2b03      	cmp	r3, #3
 8013ed2:	d109      	bne.n	8013ee8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8013ed4:	68bb      	ldr	r3, [r7, #8]
 8013ed6:	f103 0214 	add.w	r2, r3, #20
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	0c1b      	lsrs	r3, r3, #16
 8013ede:	b29b      	uxth	r3, r3
 8013ee0:	4619      	mov	r1, r3
 8013ee2:	4610      	mov	r0, r2
 8013ee4:	f7ff f817 	bl	8012f16 <st_word>
	}
}
 8013ee8:	bf00      	nop
 8013eea:	3710      	adds	r7, #16
 8013eec:	46bd      	mov	sp, r7
 8013eee:	bd80      	pop	{r7, pc}

08013ef0 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8013ef0:	b580      	push	{r7, lr}
 8013ef2:	b086      	sub	sp, #24
 8013ef4:	af00      	add	r7, sp, #0
 8013ef6:	6078      	str	r0, [r7, #4]
 8013ef8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8013efa:	2304      	movs	r3, #4
 8013efc:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	681b      	ldr	r3, [r3, #0]
 8013f02:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8013f04:	e03c      	b.n	8013f80 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	69db      	ldr	r3, [r3, #28]
 8013f0a:	4619      	mov	r1, r3
 8013f0c:	6938      	ldr	r0, [r7, #16]
 8013f0e:	f7ff faa9 	bl	8013464 <move_window>
 8013f12:	4603      	mov	r3, r0
 8013f14:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8013f16:	7dfb      	ldrb	r3, [r7, #23]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d136      	bne.n	8013f8a <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	6a1b      	ldr	r3, [r3, #32]
 8013f20:	781b      	ldrb	r3, [r3, #0]
 8013f22:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8013f24:	7bfb      	ldrb	r3, [r7, #15]
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	d102      	bne.n	8013f30 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8013f2a:	2304      	movs	r3, #4
 8013f2c:	75fb      	strb	r3, [r7, #23]
 8013f2e:	e031      	b.n	8013f94 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	6a1b      	ldr	r3, [r3, #32]
 8013f34:	330b      	adds	r3, #11
 8013f36:	781b      	ldrb	r3, [r3, #0]
 8013f38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013f3c:	73bb      	strb	r3, [r7, #14]
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	7bba      	ldrb	r2, [r7, #14]
 8013f42:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8013f44:	7bfb      	ldrb	r3, [r7, #15]
 8013f46:	2be5      	cmp	r3, #229	; 0xe5
 8013f48:	d011      	beq.n	8013f6e <dir_read+0x7e>
 8013f4a:	7bfb      	ldrb	r3, [r7, #15]
 8013f4c:	2b2e      	cmp	r3, #46	; 0x2e
 8013f4e:	d00e      	beq.n	8013f6e <dir_read+0x7e>
 8013f50:	7bbb      	ldrb	r3, [r7, #14]
 8013f52:	2b0f      	cmp	r3, #15
 8013f54:	d00b      	beq.n	8013f6e <dir_read+0x7e>
 8013f56:	7bbb      	ldrb	r3, [r7, #14]
 8013f58:	f023 0320 	bic.w	r3, r3, #32
 8013f5c:	2b08      	cmp	r3, #8
 8013f5e:	bf0c      	ite	eq
 8013f60:	2301      	moveq	r3, #1
 8013f62:	2300      	movne	r3, #0
 8013f64:	b2db      	uxtb	r3, r3
 8013f66:	461a      	mov	r2, r3
 8013f68:	683b      	ldr	r3, [r7, #0]
 8013f6a:	4293      	cmp	r3, r2
 8013f6c:	d00f      	beq.n	8013f8e <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8013f6e:	2100      	movs	r1, #0
 8013f70:	6878      	ldr	r0, [r7, #4]
 8013f72:	f7ff fe72 	bl	8013c5a <dir_next>
 8013f76:	4603      	mov	r3, r0
 8013f78:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8013f7a:	7dfb      	ldrb	r3, [r7, #23]
 8013f7c:	2b00      	cmp	r3, #0
 8013f7e:	d108      	bne.n	8013f92 <dir_read+0xa2>
	while (dp->sect) {
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	69db      	ldr	r3, [r3, #28]
 8013f84:	2b00      	cmp	r3, #0
 8013f86:	d1be      	bne.n	8013f06 <dir_read+0x16>
 8013f88:	e004      	b.n	8013f94 <dir_read+0xa4>
		if (res != FR_OK) break;
 8013f8a:	bf00      	nop
 8013f8c:	e002      	b.n	8013f94 <dir_read+0xa4>
				break;
 8013f8e:	bf00      	nop
 8013f90:	e000      	b.n	8013f94 <dir_read+0xa4>
		if (res != FR_OK) break;
 8013f92:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8013f94:	7dfb      	ldrb	r3, [r7, #23]
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	d002      	beq.n	8013fa0 <dir_read+0xb0>
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	2200      	movs	r2, #0
 8013f9e:	61da      	str	r2, [r3, #28]
	return res;
 8013fa0:	7dfb      	ldrb	r3, [r7, #23]
}
 8013fa2:	4618      	mov	r0, r3
 8013fa4:	3718      	adds	r7, #24
 8013fa6:	46bd      	mov	sp, r7
 8013fa8:	bd80      	pop	{r7, pc}

08013faa <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8013faa:	b580      	push	{r7, lr}
 8013fac:	b086      	sub	sp, #24
 8013fae:	af00      	add	r7, sp, #0
 8013fb0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	681b      	ldr	r3, [r3, #0]
 8013fb6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8013fb8:	2100      	movs	r1, #0
 8013fba:	6878      	ldr	r0, [r7, #4]
 8013fbc:	f7ff fdd2 	bl	8013b64 <dir_sdi>
 8013fc0:	4603      	mov	r3, r0
 8013fc2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8013fc4:	7dfb      	ldrb	r3, [r7, #23]
 8013fc6:	2b00      	cmp	r3, #0
 8013fc8:	d001      	beq.n	8013fce <dir_find+0x24>
 8013fca:	7dfb      	ldrb	r3, [r7, #23]
 8013fcc:	e03e      	b.n	801404c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8013fce:	687b      	ldr	r3, [r7, #4]
 8013fd0:	69db      	ldr	r3, [r3, #28]
 8013fd2:	4619      	mov	r1, r3
 8013fd4:	6938      	ldr	r0, [r7, #16]
 8013fd6:	f7ff fa45 	bl	8013464 <move_window>
 8013fda:	4603      	mov	r3, r0
 8013fdc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8013fde:	7dfb      	ldrb	r3, [r7, #23]
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	d12f      	bne.n	8014044 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	6a1b      	ldr	r3, [r3, #32]
 8013fe8:	781b      	ldrb	r3, [r3, #0]
 8013fea:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8013fec:	7bfb      	ldrb	r3, [r7, #15]
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	d102      	bne.n	8013ff8 <dir_find+0x4e>
 8013ff2:	2304      	movs	r3, #4
 8013ff4:	75fb      	strb	r3, [r7, #23]
 8013ff6:	e028      	b.n	801404a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	6a1b      	ldr	r3, [r3, #32]
 8013ffc:	330b      	adds	r3, #11
 8013ffe:	781b      	ldrb	r3, [r3, #0]
 8014000:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014004:	b2da      	uxtb	r2, r3
 8014006:	687b      	ldr	r3, [r7, #4]
 8014008:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801400a:	687b      	ldr	r3, [r7, #4]
 801400c:	6a1b      	ldr	r3, [r3, #32]
 801400e:	330b      	adds	r3, #11
 8014010:	781b      	ldrb	r3, [r3, #0]
 8014012:	f003 0308 	and.w	r3, r3, #8
 8014016:	2b00      	cmp	r3, #0
 8014018:	d10a      	bne.n	8014030 <dir_find+0x86>
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	6a18      	ldr	r0, [r3, #32]
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	3324      	adds	r3, #36	; 0x24
 8014022:	220b      	movs	r2, #11
 8014024:	4619      	mov	r1, r3
 8014026:	f7fe fff9 	bl	801301c <mem_cmp>
 801402a:	4603      	mov	r3, r0
 801402c:	2b00      	cmp	r3, #0
 801402e:	d00b      	beq.n	8014048 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8014030:	2100      	movs	r1, #0
 8014032:	6878      	ldr	r0, [r7, #4]
 8014034:	f7ff fe11 	bl	8013c5a <dir_next>
 8014038:	4603      	mov	r3, r0
 801403a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 801403c:	7dfb      	ldrb	r3, [r7, #23]
 801403e:	2b00      	cmp	r3, #0
 8014040:	d0c5      	beq.n	8013fce <dir_find+0x24>
 8014042:	e002      	b.n	801404a <dir_find+0xa0>
		if (res != FR_OK) break;
 8014044:	bf00      	nop
 8014046:	e000      	b.n	801404a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8014048:	bf00      	nop

	return res;
 801404a:	7dfb      	ldrb	r3, [r7, #23]
}
 801404c:	4618      	mov	r0, r3
 801404e:	3718      	adds	r7, #24
 8014050:	46bd      	mov	sp, r7
 8014052:	bd80      	pop	{r7, pc}

08014054 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8014054:	b580      	push	{r7, lr}
 8014056:	b084      	sub	sp, #16
 8014058:	af00      	add	r7, sp, #0
 801405a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	681b      	ldr	r3, [r3, #0]
 8014060:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8014062:	2101      	movs	r1, #1
 8014064:	6878      	ldr	r0, [r7, #4]
 8014066:	f7ff febd 	bl	8013de4 <dir_alloc>
 801406a:	4603      	mov	r3, r0
 801406c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801406e:	7bfb      	ldrb	r3, [r7, #15]
 8014070:	2b00      	cmp	r3, #0
 8014072:	d11c      	bne.n	80140ae <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	69db      	ldr	r3, [r3, #28]
 8014078:	4619      	mov	r1, r3
 801407a:	68b8      	ldr	r0, [r7, #8]
 801407c:	f7ff f9f2 	bl	8013464 <move_window>
 8014080:	4603      	mov	r3, r0
 8014082:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8014084:	7bfb      	ldrb	r3, [r7, #15]
 8014086:	2b00      	cmp	r3, #0
 8014088:	d111      	bne.n	80140ae <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	6a1b      	ldr	r3, [r3, #32]
 801408e:	2220      	movs	r2, #32
 8014090:	2100      	movs	r1, #0
 8014092:	4618      	mov	r0, r3
 8014094:	f7fe ffa7 	bl	8012fe6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8014098:	687b      	ldr	r3, [r7, #4]
 801409a:	6a18      	ldr	r0, [r3, #32]
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	3324      	adds	r3, #36	; 0x24
 80140a0:	220b      	movs	r2, #11
 80140a2:	4619      	mov	r1, r3
 80140a4:	f7fe ff7e 	bl	8012fa4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80140a8:	68bb      	ldr	r3, [r7, #8]
 80140aa:	2201      	movs	r2, #1
 80140ac:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80140ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80140b0:	4618      	mov	r0, r3
 80140b2:	3710      	adds	r7, #16
 80140b4:	46bd      	mov	sp, r7
 80140b6:	bd80      	pop	{r7, pc}

080140b8 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 80140b8:	b580      	push	{r7, lr}
 80140ba:	b086      	sub	sp, #24
 80140bc:	af00      	add	r7, sp, #0
 80140be:	6078      	str	r0, [r7, #4]
 80140c0:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 80140c2:	683b      	ldr	r3, [r7, #0]
 80140c4:	2200      	movs	r2, #0
 80140c6:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	69db      	ldr	r3, [r3, #28]
 80140cc:	2b00      	cmp	r3, #0
 80140ce:	d04e      	beq.n	801416e <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 80140d0:	2300      	movs	r3, #0
 80140d2:	613b      	str	r3, [r7, #16]
 80140d4:	693b      	ldr	r3, [r7, #16]
 80140d6:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 80140d8:	e021      	b.n	801411e <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	6a1a      	ldr	r2, [r3, #32]
 80140de:	697b      	ldr	r3, [r7, #20]
 80140e0:	1c59      	adds	r1, r3, #1
 80140e2:	6179      	str	r1, [r7, #20]
 80140e4:	4413      	add	r3, r2
 80140e6:	781b      	ldrb	r3, [r3, #0]
 80140e8:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 80140ea:	7bfb      	ldrb	r3, [r7, #15]
 80140ec:	2b20      	cmp	r3, #32
 80140ee:	d100      	bne.n	80140f2 <get_fileinfo+0x3a>
 80140f0:	e015      	b.n	801411e <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 80140f2:	7bfb      	ldrb	r3, [r7, #15]
 80140f4:	2b05      	cmp	r3, #5
 80140f6:	d101      	bne.n	80140fc <get_fileinfo+0x44>
 80140f8:	23e5      	movs	r3, #229	; 0xe5
 80140fa:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 80140fc:	697b      	ldr	r3, [r7, #20]
 80140fe:	2b09      	cmp	r3, #9
 8014100:	d106      	bne.n	8014110 <get_fileinfo+0x58>
 8014102:	693b      	ldr	r3, [r7, #16]
 8014104:	1c5a      	adds	r2, r3, #1
 8014106:	613a      	str	r2, [r7, #16]
 8014108:	683a      	ldr	r2, [r7, #0]
 801410a:	4413      	add	r3, r2
 801410c:	222e      	movs	r2, #46	; 0x2e
 801410e:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8014110:	693b      	ldr	r3, [r7, #16]
 8014112:	1c5a      	adds	r2, r3, #1
 8014114:	613a      	str	r2, [r7, #16]
 8014116:	683a      	ldr	r2, [r7, #0]
 8014118:	4413      	add	r3, r2
 801411a:	7bfa      	ldrb	r2, [r7, #15]
 801411c:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 801411e:	697b      	ldr	r3, [r7, #20]
 8014120:	2b0a      	cmp	r3, #10
 8014122:	d9da      	bls.n	80140da <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8014124:	683a      	ldr	r2, [r7, #0]
 8014126:	693b      	ldr	r3, [r7, #16]
 8014128:	4413      	add	r3, r2
 801412a:	3309      	adds	r3, #9
 801412c:	2200      	movs	r2, #0
 801412e:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	6a1b      	ldr	r3, [r3, #32]
 8014134:	7ada      	ldrb	r2, [r3, #11]
 8014136:	683b      	ldr	r3, [r7, #0]
 8014138:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 801413a:	687b      	ldr	r3, [r7, #4]
 801413c:	6a1b      	ldr	r3, [r3, #32]
 801413e:	331c      	adds	r3, #28
 8014140:	4618      	mov	r0, r3
 8014142:	f7fe fec5 	bl	8012ed0 <ld_dword>
 8014146:	4602      	mov	r2, r0
 8014148:	683b      	ldr	r3, [r7, #0]
 801414a:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	6a1b      	ldr	r3, [r3, #32]
 8014150:	3316      	adds	r3, #22
 8014152:	4618      	mov	r0, r3
 8014154:	f7fe febc 	bl	8012ed0 <ld_dword>
 8014158:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 801415a:	68bb      	ldr	r3, [r7, #8]
 801415c:	b29a      	uxth	r2, r3
 801415e:	683b      	ldr	r3, [r7, #0]
 8014160:	80da      	strh	r2, [r3, #6]
 8014162:	68bb      	ldr	r3, [r7, #8]
 8014164:	0c1b      	lsrs	r3, r3, #16
 8014166:	b29a      	uxth	r2, r3
 8014168:	683b      	ldr	r3, [r7, #0]
 801416a:	809a      	strh	r2, [r3, #4]
 801416c:	e000      	b.n	8014170 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 801416e:	bf00      	nop
}
 8014170:	3718      	adds	r7, #24
 8014172:	46bd      	mov	sp, r7
 8014174:	bd80      	pop	{r7, pc}
	...

08014178 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8014178:	b580      	push	{r7, lr}
 801417a:	b088      	sub	sp, #32
 801417c:	af00      	add	r7, sp, #0
 801417e:	6078      	str	r0, [r7, #4]
 8014180:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8014182:	683b      	ldr	r3, [r7, #0]
 8014184:	681b      	ldr	r3, [r3, #0]
 8014186:	60fb      	str	r3, [r7, #12]
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	3324      	adds	r3, #36	; 0x24
 801418c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 801418e:	220b      	movs	r2, #11
 8014190:	2120      	movs	r1, #32
 8014192:	68b8      	ldr	r0, [r7, #8]
 8014194:	f7fe ff27 	bl	8012fe6 <mem_set>
	si = i = 0; ni = 8;
 8014198:	2300      	movs	r3, #0
 801419a:	613b      	str	r3, [r7, #16]
 801419c:	693b      	ldr	r3, [r7, #16]
 801419e:	61fb      	str	r3, [r7, #28]
 80141a0:	2308      	movs	r3, #8
 80141a2:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80141a4:	69fb      	ldr	r3, [r7, #28]
 80141a6:	1c5a      	adds	r2, r3, #1
 80141a8:	61fa      	str	r2, [r7, #28]
 80141aa:	68fa      	ldr	r2, [r7, #12]
 80141ac:	4413      	add	r3, r2
 80141ae:	781b      	ldrb	r3, [r3, #0]
 80141b0:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80141b2:	7efb      	ldrb	r3, [r7, #27]
 80141b4:	2b20      	cmp	r3, #32
 80141b6:	d94e      	bls.n	8014256 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80141b8:	7efb      	ldrb	r3, [r7, #27]
 80141ba:	2b2f      	cmp	r3, #47	; 0x2f
 80141bc:	d006      	beq.n	80141cc <create_name+0x54>
 80141be:	7efb      	ldrb	r3, [r7, #27]
 80141c0:	2b5c      	cmp	r3, #92	; 0x5c
 80141c2:	d110      	bne.n	80141e6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80141c4:	e002      	b.n	80141cc <create_name+0x54>
 80141c6:	69fb      	ldr	r3, [r7, #28]
 80141c8:	3301      	adds	r3, #1
 80141ca:	61fb      	str	r3, [r7, #28]
 80141cc:	68fa      	ldr	r2, [r7, #12]
 80141ce:	69fb      	ldr	r3, [r7, #28]
 80141d0:	4413      	add	r3, r2
 80141d2:	781b      	ldrb	r3, [r3, #0]
 80141d4:	2b2f      	cmp	r3, #47	; 0x2f
 80141d6:	d0f6      	beq.n	80141c6 <create_name+0x4e>
 80141d8:	68fa      	ldr	r2, [r7, #12]
 80141da:	69fb      	ldr	r3, [r7, #28]
 80141dc:	4413      	add	r3, r2
 80141de:	781b      	ldrb	r3, [r3, #0]
 80141e0:	2b5c      	cmp	r3, #92	; 0x5c
 80141e2:	d0f0      	beq.n	80141c6 <create_name+0x4e>
			break;
 80141e4:	e038      	b.n	8014258 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80141e6:	7efb      	ldrb	r3, [r7, #27]
 80141e8:	2b2e      	cmp	r3, #46	; 0x2e
 80141ea:	d003      	beq.n	80141f4 <create_name+0x7c>
 80141ec:	693a      	ldr	r2, [r7, #16]
 80141ee:	697b      	ldr	r3, [r7, #20]
 80141f0:	429a      	cmp	r2, r3
 80141f2:	d30c      	bcc.n	801420e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80141f4:	697b      	ldr	r3, [r7, #20]
 80141f6:	2b0b      	cmp	r3, #11
 80141f8:	d002      	beq.n	8014200 <create_name+0x88>
 80141fa:	7efb      	ldrb	r3, [r7, #27]
 80141fc:	2b2e      	cmp	r3, #46	; 0x2e
 80141fe:	d001      	beq.n	8014204 <create_name+0x8c>
 8014200:	2306      	movs	r3, #6
 8014202:	e044      	b.n	801428e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8014204:	2308      	movs	r3, #8
 8014206:	613b      	str	r3, [r7, #16]
 8014208:	230b      	movs	r3, #11
 801420a:	617b      	str	r3, [r7, #20]
			continue;
 801420c:	e022      	b.n	8014254 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 801420e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8014212:	2b00      	cmp	r3, #0
 8014214:	da04      	bge.n	8014220 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8014216:	7efb      	ldrb	r3, [r7, #27]
 8014218:	3b80      	subs	r3, #128	; 0x80
 801421a:	4a1f      	ldr	r2, [pc, #124]	; (8014298 <create_name+0x120>)
 801421c:	5cd3      	ldrb	r3, [r2, r3]
 801421e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8014220:	7efb      	ldrb	r3, [r7, #27]
 8014222:	4619      	mov	r1, r3
 8014224:	481d      	ldr	r0, [pc, #116]	; (801429c <create_name+0x124>)
 8014226:	f7fe ff20 	bl	801306a <chk_chr>
 801422a:	4603      	mov	r3, r0
 801422c:	2b00      	cmp	r3, #0
 801422e:	d001      	beq.n	8014234 <create_name+0xbc>
 8014230:	2306      	movs	r3, #6
 8014232:	e02c      	b.n	801428e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8014234:	7efb      	ldrb	r3, [r7, #27]
 8014236:	2b60      	cmp	r3, #96	; 0x60
 8014238:	d905      	bls.n	8014246 <create_name+0xce>
 801423a:	7efb      	ldrb	r3, [r7, #27]
 801423c:	2b7a      	cmp	r3, #122	; 0x7a
 801423e:	d802      	bhi.n	8014246 <create_name+0xce>
 8014240:	7efb      	ldrb	r3, [r7, #27]
 8014242:	3b20      	subs	r3, #32
 8014244:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8014246:	693b      	ldr	r3, [r7, #16]
 8014248:	1c5a      	adds	r2, r3, #1
 801424a:	613a      	str	r2, [r7, #16]
 801424c:	68ba      	ldr	r2, [r7, #8]
 801424e:	4413      	add	r3, r2
 8014250:	7efa      	ldrb	r2, [r7, #27]
 8014252:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8014254:	e7a6      	b.n	80141a4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8014256:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8014258:	68fa      	ldr	r2, [r7, #12]
 801425a:	69fb      	ldr	r3, [r7, #28]
 801425c:	441a      	add	r2, r3
 801425e:	683b      	ldr	r3, [r7, #0]
 8014260:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8014262:	693b      	ldr	r3, [r7, #16]
 8014264:	2b00      	cmp	r3, #0
 8014266:	d101      	bne.n	801426c <create_name+0xf4>
 8014268:	2306      	movs	r3, #6
 801426a:	e010      	b.n	801428e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801426c:	68bb      	ldr	r3, [r7, #8]
 801426e:	781b      	ldrb	r3, [r3, #0]
 8014270:	2be5      	cmp	r3, #229	; 0xe5
 8014272:	d102      	bne.n	801427a <create_name+0x102>
 8014274:	68bb      	ldr	r3, [r7, #8]
 8014276:	2205      	movs	r2, #5
 8014278:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801427a:	7efb      	ldrb	r3, [r7, #27]
 801427c:	2b20      	cmp	r3, #32
 801427e:	d801      	bhi.n	8014284 <create_name+0x10c>
 8014280:	2204      	movs	r2, #4
 8014282:	e000      	b.n	8014286 <create_name+0x10e>
 8014284:	2200      	movs	r2, #0
 8014286:	68bb      	ldr	r3, [r7, #8]
 8014288:	330b      	adds	r3, #11
 801428a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 801428c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 801428e:	4618      	mov	r0, r3
 8014290:	3720      	adds	r7, #32
 8014292:	46bd      	mov	sp, r7
 8014294:	bd80      	pop	{r7, pc}
 8014296:	bf00      	nop
 8014298:	08022acc 	.word	0x08022acc
 801429c:	080228d0 	.word	0x080228d0

080142a0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80142a0:	b580      	push	{r7, lr}
 80142a2:	b086      	sub	sp, #24
 80142a4:	af00      	add	r7, sp, #0
 80142a6:	6078      	str	r0, [r7, #4]
 80142a8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80142aa:	687b      	ldr	r3, [r7, #4]
 80142ac:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80142ae:	693b      	ldr	r3, [r7, #16]
 80142b0:	681b      	ldr	r3, [r3, #0]
 80142b2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80142b4:	e002      	b.n	80142bc <follow_path+0x1c>
 80142b6:	683b      	ldr	r3, [r7, #0]
 80142b8:	3301      	adds	r3, #1
 80142ba:	603b      	str	r3, [r7, #0]
 80142bc:	683b      	ldr	r3, [r7, #0]
 80142be:	781b      	ldrb	r3, [r3, #0]
 80142c0:	2b2f      	cmp	r3, #47	; 0x2f
 80142c2:	d0f8      	beq.n	80142b6 <follow_path+0x16>
 80142c4:	683b      	ldr	r3, [r7, #0]
 80142c6:	781b      	ldrb	r3, [r3, #0]
 80142c8:	2b5c      	cmp	r3, #92	; 0x5c
 80142ca:	d0f4      	beq.n	80142b6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80142cc:	693b      	ldr	r3, [r7, #16]
 80142ce:	2200      	movs	r2, #0
 80142d0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80142d2:	683b      	ldr	r3, [r7, #0]
 80142d4:	781b      	ldrb	r3, [r3, #0]
 80142d6:	2b1f      	cmp	r3, #31
 80142d8:	d80a      	bhi.n	80142f0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	2280      	movs	r2, #128	; 0x80
 80142de:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80142e2:	2100      	movs	r1, #0
 80142e4:	6878      	ldr	r0, [r7, #4]
 80142e6:	f7ff fc3d 	bl	8013b64 <dir_sdi>
 80142ea:	4603      	mov	r3, r0
 80142ec:	75fb      	strb	r3, [r7, #23]
 80142ee:	e043      	b.n	8014378 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80142f0:	463b      	mov	r3, r7
 80142f2:	4619      	mov	r1, r3
 80142f4:	6878      	ldr	r0, [r7, #4]
 80142f6:	f7ff ff3f 	bl	8014178 <create_name>
 80142fa:	4603      	mov	r3, r0
 80142fc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80142fe:	7dfb      	ldrb	r3, [r7, #23]
 8014300:	2b00      	cmp	r3, #0
 8014302:	d134      	bne.n	801436e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8014304:	6878      	ldr	r0, [r7, #4]
 8014306:	f7ff fe50 	bl	8013faa <dir_find>
 801430a:	4603      	mov	r3, r0
 801430c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8014314:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8014316:	7dfb      	ldrb	r3, [r7, #23]
 8014318:	2b00      	cmp	r3, #0
 801431a:	d00a      	beq.n	8014332 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801431c:	7dfb      	ldrb	r3, [r7, #23]
 801431e:	2b04      	cmp	r3, #4
 8014320:	d127      	bne.n	8014372 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8014322:	7afb      	ldrb	r3, [r7, #11]
 8014324:	f003 0304 	and.w	r3, r3, #4
 8014328:	2b00      	cmp	r3, #0
 801432a:	d122      	bne.n	8014372 <follow_path+0xd2>
 801432c:	2305      	movs	r3, #5
 801432e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8014330:	e01f      	b.n	8014372 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8014332:	7afb      	ldrb	r3, [r7, #11]
 8014334:	f003 0304 	and.w	r3, r3, #4
 8014338:	2b00      	cmp	r3, #0
 801433a:	d11c      	bne.n	8014376 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801433c:	693b      	ldr	r3, [r7, #16]
 801433e:	799b      	ldrb	r3, [r3, #6]
 8014340:	f003 0310 	and.w	r3, r3, #16
 8014344:	2b00      	cmp	r3, #0
 8014346:	d102      	bne.n	801434e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8014348:	2305      	movs	r3, #5
 801434a:	75fb      	strb	r3, [r7, #23]
 801434c:	e014      	b.n	8014378 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801434e:	68fb      	ldr	r3, [r7, #12]
 8014350:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8014354:	687b      	ldr	r3, [r7, #4]
 8014356:	695b      	ldr	r3, [r3, #20]
 8014358:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801435c:	4413      	add	r3, r2
 801435e:	4619      	mov	r1, r3
 8014360:	68f8      	ldr	r0, [r7, #12]
 8014362:	f7ff fd86 	bl	8013e72 <ld_clust>
 8014366:	4602      	mov	r2, r0
 8014368:	693b      	ldr	r3, [r7, #16]
 801436a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801436c:	e7c0      	b.n	80142f0 <follow_path+0x50>
			if (res != FR_OK) break;
 801436e:	bf00      	nop
 8014370:	e002      	b.n	8014378 <follow_path+0xd8>
				break;
 8014372:	bf00      	nop
 8014374:	e000      	b.n	8014378 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8014376:	bf00      	nop
			}
		}
	}

	return res;
 8014378:	7dfb      	ldrb	r3, [r7, #23]
}
 801437a:	4618      	mov	r0, r3
 801437c:	3718      	adds	r7, #24
 801437e:	46bd      	mov	sp, r7
 8014380:	bd80      	pop	{r7, pc}

08014382 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8014382:	b480      	push	{r7}
 8014384:	b087      	sub	sp, #28
 8014386:	af00      	add	r7, sp, #0
 8014388:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801438a:	f04f 33ff 	mov.w	r3, #4294967295
 801438e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	681b      	ldr	r3, [r3, #0]
 8014394:	2b00      	cmp	r3, #0
 8014396:	d031      	beq.n	80143fc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	681b      	ldr	r3, [r3, #0]
 801439c:	617b      	str	r3, [r7, #20]
 801439e:	e002      	b.n	80143a6 <get_ldnumber+0x24>
 80143a0:	697b      	ldr	r3, [r7, #20]
 80143a2:	3301      	adds	r3, #1
 80143a4:	617b      	str	r3, [r7, #20]
 80143a6:	697b      	ldr	r3, [r7, #20]
 80143a8:	781b      	ldrb	r3, [r3, #0]
 80143aa:	2b20      	cmp	r3, #32
 80143ac:	d903      	bls.n	80143b6 <get_ldnumber+0x34>
 80143ae:	697b      	ldr	r3, [r7, #20]
 80143b0:	781b      	ldrb	r3, [r3, #0]
 80143b2:	2b3a      	cmp	r3, #58	; 0x3a
 80143b4:	d1f4      	bne.n	80143a0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80143b6:	697b      	ldr	r3, [r7, #20]
 80143b8:	781b      	ldrb	r3, [r3, #0]
 80143ba:	2b3a      	cmp	r3, #58	; 0x3a
 80143bc:	d11c      	bne.n	80143f8 <get_ldnumber+0x76>
			tp = *path;
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	681b      	ldr	r3, [r3, #0]
 80143c2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80143c4:	68fb      	ldr	r3, [r7, #12]
 80143c6:	1c5a      	adds	r2, r3, #1
 80143c8:	60fa      	str	r2, [r7, #12]
 80143ca:	781b      	ldrb	r3, [r3, #0]
 80143cc:	3b30      	subs	r3, #48	; 0x30
 80143ce:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80143d0:	68bb      	ldr	r3, [r7, #8]
 80143d2:	2b09      	cmp	r3, #9
 80143d4:	d80e      	bhi.n	80143f4 <get_ldnumber+0x72>
 80143d6:	68fa      	ldr	r2, [r7, #12]
 80143d8:	697b      	ldr	r3, [r7, #20]
 80143da:	429a      	cmp	r2, r3
 80143dc:	d10a      	bne.n	80143f4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80143de:	68bb      	ldr	r3, [r7, #8]
 80143e0:	2b00      	cmp	r3, #0
 80143e2:	d107      	bne.n	80143f4 <get_ldnumber+0x72>
					vol = (int)i;
 80143e4:	68bb      	ldr	r3, [r7, #8]
 80143e6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80143e8:	697b      	ldr	r3, [r7, #20]
 80143ea:	3301      	adds	r3, #1
 80143ec:	617b      	str	r3, [r7, #20]
 80143ee:	687b      	ldr	r3, [r7, #4]
 80143f0:	697a      	ldr	r2, [r7, #20]
 80143f2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80143f4:	693b      	ldr	r3, [r7, #16]
 80143f6:	e002      	b.n	80143fe <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80143f8:	2300      	movs	r3, #0
 80143fa:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80143fc:	693b      	ldr	r3, [r7, #16]
}
 80143fe:	4618      	mov	r0, r3
 8014400:	371c      	adds	r7, #28
 8014402:	46bd      	mov	sp, r7
 8014404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014408:	4770      	bx	lr
	...

0801440c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801440c:	b580      	push	{r7, lr}
 801440e:	b082      	sub	sp, #8
 8014410:	af00      	add	r7, sp, #0
 8014412:	6078      	str	r0, [r7, #4]
 8014414:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	2200      	movs	r2, #0
 801441a:	70da      	strb	r2, [r3, #3]
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	f04f 32ff 	mov.w	r2, #4294967295
 8014422:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8014424:	6839      	ldr	r1, [r7, #0]
 8014426:	6878      	ldr	r0, [r7, #4]
 8014428:	f7ff f81c 	bl	8013464 <move_window>
 801442c:	4603      	mov	r3, r0
 801442e:	2b00      	cmp	r3, #0
 8014430:	d001      	beq.n	8014436 <check_fs+0x2a>
 8014432:	2304      	movs	r3, #4
 8014434:	e038      	b.n	80144a8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8014436:	687b      	ldr	r3, [r7, #4]
 8014438:	3334      	adds	r3, #52	; 0x34
 801443a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801443e:	4618      	mov	r0, r3
 8014440:	f7fe fd2e 	bl	8012ea0 <ld_word>
 8014444:	4603      	mov	r3, r0
 8014446:	461a      	mov	r2, r3
 8014448:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801444c:	429a      	cmp	r2, r3
 801444e:	d001      	beq.n	8014454 <check_fs+0x48>
 8014450:	2303      	movs	r3, #3
 8014452:	e029      	b.n	80144a8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801445a:	2be9      	cmp	r3, #233	; 0xe9
 801445c:	d009      	beq.n	8014472 <check_fs+0x66>
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8014464:	2beb      	cmp	r3, #235	; 0xeb
 8014466:	d11e      	bne.n	80144a6 <check_fs+0x9a>
 8014468:	687b      	ldr	r3, [r7, #4]
 801446a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801446e:	2b90      	cmp	r3, #144	; 0x90
 8014470:	d119      	bne.n	80144a6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8014472:	687b      	ldr	r3, [r7, #4]
 8014474:	3334      	adds	r3, #52	; 0x34
 8014476:	3336      	adds	r3, #54	; 0x36
 8014478:	4618      	mov	r0, r3
 801447a:	f7fe fd29 	bl	8012ed0 <ld_dword>
 801447e:	4603      	mov	r3, r0
 8014480:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8014484:	4a0a      	ldr	r2, [pc, #40]	; (80144b0 <check_fs+0xa4>)
 8014486:	4293      	cmp	r3, r2
 8014488:	d101      	bne.n	801448e <check_fs+0x82>
 801448a:	2300      	movs	r3, #0
 801448c:	e00c      	b.n	80144a8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801448e:	687b      	ldr	r3, [r7, #4]
 8014490:	3334      	adds	r3, #52	; 0x34
 8014492:	3352      	adds	r3, #82	; 0x52
 8014494:	4618      	mov	r0, r3
 8014496:	f7fe fd1b 	bl	8012ed0 <ld_dword>
 801449a:	4603      	mov	r3, r0
 801449c:	4a05      	ldr	r2, [pc, #20]	; (80144b4 <check_fs+0xa8>)
 801449e:	4293      	cmp	r3, r2
 80144a0:	d101      	bne.n	80144a6 <check_fs+0x9a>
 80144a2:	2300      	movs	r3, #0
 80144a4:	e000      	b.n	80144a8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80144a6:	2302      	movs	r3, #2
}
 80144a8:	4618      	mov	r0, r3
 80144aa:	3708      	adds	r7, #8
 80144ac:	46bd      	mov	sp, r7
 80144ae:	bd80      	pop	{r7, pc}
 80144b0:	00544146 	.word	0x00544146
 80144b4:	33544146 	.word	0x33544146

080144b8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80144b8:	b580      	push	{r7, lr}
 80144ba:	b096      	sub	sp, #88	; 0x58
 80144bc:	af00      	add	r7, sp, #0
 80144be:	60f8      	str	r0, [r7, #12]
 80144c0:	60b9      	str	r1, [r7, #8]
 80144c2:	4613      	mov	r3, r2
 80144c4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80144c6:	68bb      	ldr	r3, [r7, #8]
 80144c8:	2200      	movs	r2, #0
 80144ca:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80144cc:	68f8      	ldr	r0, [r7, #12]
 80144ce:	f7ff ff58 	bl	8014382 <get_ldnumber>
 80144d2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80144d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	da01      	bge.n	80144de <find_volume+0x26>
 80144da:	230b      	movs	r3, #11
 80144dc:	e236      	b.n	801494c <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80144de:	4aac      	ldr	r2, [pc, #688]	; (8014790 <find_volume+0x2d8>)
 80144e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80144e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80144e6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80144e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80144ea:	2b00      	cmp	r3, #0
 80144ec:	d101      	bne.n	80144f2 <find_volume+0x3a>
 80144ee:	230c      	movs	r3, #12
 80144f0:	e22c      	b.n	801494c <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 80144f2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80144f4:	f7fe fdd4 	bl	80130a0 <lock_fs>
 80144f8:	4603      	mov	r3, r0
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d101      	bne.n	8014502 <find_volume+0x4a>
 80144fe:	230f      	movs	r3, #15
 8014500:	e224      	b.n	801494c <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 8014502:	68bb      	ldr	r3, [r7, #8]
 8014504:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014506:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8014508:	79fb      	ldrb	r3, [r7, #7]
 801450a:	f023 0301 	bic.w	r3, r3, #1
 801450e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8014510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014512:	781b      	ldrb	r3, [r3, #0]
 8014514:	2b00      	cmp	r3, #0
 8014516:	d01a      	beq.n	801454e <find_volume+0x96>
		stat = disk_status(fs->drv);
 8014518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801451a:	785b      	ldrb	r3, [r3, #1]
 801451c:	4618      	mov	r0, r3
 801451e:	f7fe fc21 	bl	8012d64 <disk_status>
 8014522:	4603      	mov	r3, r0
 8014524:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8014528:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801452c:	f003 0301 	and.w	r3, r3, #1
 8014530:	2b00      	cmp	r3, #0
 8014532:	d10c      	bne.n	801454e <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8014534:	79fb      	ldrb	r3, [r7, #7]
 8014536:	2b00      	cmp	r3, #0
 8014538:	d007      	beq.n	801454a <find_volume+0x92>
 801453a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801453e:	f003 0304 	and.w	r3, r3, #4
 8014542:	2b00      	cmp	r3, #0
 8014544:	d001      	beq.n	801454a <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8014546:	230a      	movs	r3, #10
 8014548:	e200      	b.n	801494c <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 801454a:	2300      	movs	r3, #0
 801454c:	e1fe      	b.n	801494c <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801454e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014550:	2200      	movs	r2, #0
 8014552:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8014554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014556:	b2da      	uxtb	r2, r3
 8014558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801455a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801455c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801455e:	785b      	ldrb	r3, [r3, #1]
 8014560:	4618      	mov	r0, r3
 8014562:	f7fe fc19 	bl	8012d98 <disk_initialize>
 8014566:	4603      	mov	r3, r0
 8014568:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801456c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014570:	f003 0301 	and.w	r3, r3, #1
 8014574:	2b00      	cmp	r3, #0
 8014576:	d001      	beq.n	801457c <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8014578:	2303      	movs	r3, #3
 801457a:	e1e7      	b.n	801494c <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801457c:	79fb      	ldrb	r3, [r7, #7]
 801457e:	2b00      	cmp	r3, #0
 8014580:	d007      	beq.n	8014592 <find_volume+0xda>
 8014582:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014586:	f003 0304 	and.w	r3, r3, #4
 801458a:	2b00      	cmp	r3, #0
 801458c:	d001      	beq.n	8014592 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 801458e:	230a      	movs	r3, #10
 8014590:	e1dc      	b.n	801494c <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8014592:	2300      	movs	r3, #0
 8014594:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8014596:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014598:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801459a:	f7ff ff37 	bl	801440c <check_fs>
 801459e:	4603      	mov	r3, r0
 80145a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80145a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80145a8:	2b02      	cmp	r3, #2
 80145aa:	d14b      	bne.n	8014644 <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80145ac:	2300      	movs	r3, #0
 80145ae:	643b      	str	r3, [r7, #64]	; 0x40
 80145b0:	e01f      	b.n	80145f2 <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80145b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145b4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80145b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80145ba:	011b      	lsls	r3, r3, #4
 80145bc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80145c0:	4413      	add	r3, r2
 80145c2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80145c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145c6:	3304      	adds	r3, #4
 80145c8:	781b      	ldrb	r3, [r3, #0]
 80145ca:	2b00      	cmp	r3, #0
 80145cc:	d006      	beq.n	80145dc <find_volume+0x124>
 80145ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145d0:	3308      	adds	r3, #8
 80145d2:	4618      	mov	r0, r3
 80145d4:	f7fe fc7c 	bl	8012ed0 <ld_dword>
 80145d8:	4602      	mov	r2, r0
 80145da:	e000      	b.n	80145de <find_volume+0x126>
 80145dc:	2200      	movs	r2, #0
 80145de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80145e0:	009b      	lsls	r3, r3, #2
 80145e2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80145e6:	440b      	add	r3, r1
 80145e8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80145ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80145ee:	3301      	adds	r3, #1
 80145f0:	643b      	str	r3, [r7, #64]	; 0x40
 80145f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80145f4:	2b03      	cmp	r3, #3
 80145f6:	d9dc      	bls.n	80145b2 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80145f8:	2300      	movs	r3, #0
 80145fa:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80145fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80145fe:	2b00      	cmp	r3, #0
 8014600:	d002      	beq.n	8014608 <find_volume+0x150>
 8014602:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014604:	3b01      	subs	r3, #1
 8014606:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8014608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801460a:	009b      	lsls	r3, r3, #2
 801460c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8014610:	4413      	add	r3, r2
 8014612:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8014616:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8014618:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801461a:	2b00      	cmp	r3, #0
 801461c:	d005      	beq.n	801462a <find_volume+0x172>
 801461e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014620:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014622:	f7ff fef3 	bl	801440c <check_fs>
 8014626:	4603      	mov	r3, r0
 8014628:	e000      	b.n	801462c <find_volume+0x174>
 801462a:	2303      	movs	r3, #3
 801462c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8014630:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014634:	2b01      	cmp	r3, #1
 8014636:	d905      	bls.n	8014644 <find_volume+0x18c>
 8014638:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801463a:	3301      	adds	r3, #1
 801463c:	643b      	str	r3, [r7, #64]	; 0x40
 801463e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014640:	2b03      	cmp	r3, #3
 8014642:	d9e1      	bls.n	8014608 <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8014644:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014648:	2b04      	cmp	r3, #4
 801464a:	d101      	bne.n	8014650 <find_volume+0x198>
 801464c:	2301      	movs	r3, #1
 801464e:	e17d      	b.n	801494c <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8014650:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014654:	2b01      	cmp	r3, #1
 8014656:	d901      	bls.n	801465c <find_volume+0x1a4>
 8014658:	230d      	movs	r3, #13
 801465a:	e177      	b.n	801494c <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801465c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801465e:	3334      	adds	r3, #52	; 0x34
 8014660:	330b      	adds	r3, #11
 8014662:	4618      	mov	r0, r3
 8014664:	f7fe fc1c 	bl	8012ea0 <ld_word>
 8014668:	4603      	mov	r3, r0
 801466a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801466e:	d001      	beq.n	8014674 <find_volume+0x1bc>
 8014670:	230d      	movs	r3, #13
 8014672:	e16b      	b.n	801494c <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8014674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014676:	3334      	adds	r3, #52	; 0x34
 8014678:	3316      	adds	r3, #22
 801467a:	4618      	mov	r0, r3
 801467c:	f7fe fc10 	bl	8012ea0 <ld_word>
 8014680:	4603      	mov	r3, r0
 8014682:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8014684:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014686:	2b00      	cmp	r3, #0
 8014688:	d106      	bne.n	8014698 <find_volume+0x1e0>
 801468a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801468c:	3334      	adds	r3, #52	; 0x34
 801468e:	3324      	adds	r3, #36	; 0x24
 8014690:	4618      	mov	r0, r3
 8014692:	f7fe fc1d 	bl	8012ed0 <ld_dword>
 8014696:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8014698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801469a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801469c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801469e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146a0:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80146a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146a6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80146a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146aa:	789b      	ldrb	r3, [r3, #2]
 80146ac:	2b01      	cmp	r3, #1
 80146ae:	d005      	beq.n	80146bc <find_volume+0x204>
 80146b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146b2:	789b      	ldrb	r3, [r3, #2]
 80146b4:	2b02      	cmp	r3, #2
 80146b6:	d001      	beq.n	80146bc <find_volume+0x204>
 80146b8:	230d      	movs	r3, #13
 80146ba:	e147      	b.n	801494c <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80146bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146be:	789b      	ldrb	r3, [r3, #2]
 80146c0:	461a      	mov	r2, r3
 80146c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80146c4:	fb02 f303 	mul.w	r3, r2, r3
 80146c8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80146ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80146d0:	b29a      	uxth	r2, r3
 80146d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146d4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80146d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146d8:	895b      	ldrh	r3, [r3, #10]
 80146da:	2b00      	cmp	r3, #0
 80146dc:	d008      	beq.n	80146f0 <find_volume+0x238>
 80146de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146e0:	895b      	ldrh	r3, [r3, #10]
 80146e2:	461a      	mov	r2, r3
 80146e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146e6:	895b      	ldrh	r3, [r3, #10]
 80146e8:	3b01      	subs	r3, #1
 80146ea:	4013      	ands	r3, r2
 80146ec:	2b00      	cmp	r3, #0
 80146ee:	d001      	beq.n	80146f4 <find_volume+0x23c>
 80146f0:	230d      	movs	r3, #13
 80146f2:	e12b      	b.n	801494c <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80146f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146f6:	3334      	adds	r3, #52	; 0x34
 80146f8:	3311      	adds	r3, #17
 80146fa:	4618      	mov	r0, r3
 80146fc:	f7fe fbd0 	bl	8012ea0 <ld_word>
 8014700:	4603      	mov	r3, r0
 8014702:	461a      	mov	r2, r3
 8014704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014706:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8014708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801470a:	891b      	ldrh	r3, [r3, #8]
 801470c:	f003 030f 	and.w	r3, r3, #15
 8014710:	b29b      	uxth	r3, r3
 8014712:	2b00      	cmp	r3, #0
 8014714:	d001      	beq.n	801471a <find_volume+0x262>
 8014716:	230d      	movs	r3, #13
 8014718:	e118      	b.n	801494c <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801471a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801471c:	3334      	adds	r3, #52	; 0x34
 801471e:	3313      	adds	r3, #19
 8014720:	4618      	mov	r0, r3
 8014722:	f7fe fbbd 	bl	8012ea0 <ld_word>
 8014726:	4603      	mov	r3, r0
 8014728:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801472a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801472c:	2b00      	cmp	r3, #0
 801472e:	d106      	bne.n	801473e <find_volume+0x286>
 8014730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014732:	3334      	adds	r3, #52	; 0x34
 8014734:	3320      	adds	r3, #32
 8014736:	4618      	mov	r0, r3
 8014738:	f7fe fbca 	bl	8012ed0 <ld_dword>
 801473c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801473e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014740:	3334      	adds	r3, #52	; 0x34
 8014742:	330e      	adds	r3, #14
 8014744:	4618      	mov	r0, r3
 8014746:	f7fe fbab 	bl	8012ea0 <ld_word>
 801474a:	4603      	mov	r3, r0
 801474c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801474e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014750:	2b00      	cmp	r3, #0
 8014752:	d101      	bne.n	8014758 <find_volume+0x2a0>
 8014754:	230d      	movs	r3, #13
 8014756:	e0f9      	b.n	801494c <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8014758:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801475a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801475c:	4413      	add	r3, r2
 801475e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014760:	8912      	ldrh	r2, [r2, #8]
 8014762:	0912      	lsrs	r2, r2, #4
 8014764:	b292      	uxth	r2, r2
 8014766:	4413      	add	r3, r2
 8014768:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801476a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801476c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801476e:	429a      	cmp	r2, r3
 8014770:	d201      	bcs.n	8014776 <find_volume+0x2be>
 8014772:	230d      	movs	r3, #13
 8014774:	e0ea      	b.n	801494c <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8014776:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801477a:	1ad3      	subs	r3, r2, r3
 801477c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801477e:	8952      	ldrh	r2, [r2, #10]
 8014780:	fbb3 f3f2 	udiv	r3, r3, r2
 8014784:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8014786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014788:	2b00      	cmp	r3, #0
 801478a:	d103      	bne.n	8014794 <find_volume+0x2dc>
 801478c:	230d      	movs	r3, #13
 801478e:	e0dd      	b.n	801494c <find_volume+0x494>
 8014790:	20000834 	.word	0x20000834
		fmt = FS_FAT32;
 8014794:	2303      	movs	r3, #3
 8014796:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801479a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801479c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80147a0:	4293      	cmp	r3, r2
 80147a2:	d802      	bhi.n	80147aa <find_volume+0x2f2>
 80147a4:	2302      	movs	r3, #2
 80147a6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80147aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80147ac:	f640 72f5 	movw	r2, #4085	; 0xff5
 80147b0:	4293      	cmp	r3, r2
 80147b2:	d802      	bhi.n	80147ba <find_volume+0x302>
 80147b4:	2301      	movs	r3, #1
 80147b6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80147ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80147bc:	1c9a      	adds	r2, r3, #2
 80147be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147c0:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80147c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80147c6:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80147c8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80147ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80147cc:	441a      	add	r2, r3
 80147ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147d0:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80147d2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80147d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80147d6:	441a      	add	r2, r3
 80147d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147da:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 80147dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80147e0:	2b03      	cmp	r3, #3
 80147e2:	d11e      	bne.n	8014822 <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80147e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147e6:	3334      	adds	r3, #52	; 0x34
 80147e8:	332a      	adds	r3, #42	; 0x2a
 80147ea:	4618      	mov	r0, r3
 80147ec:	f7fe fb58 	bl	8012ea0 <ld_word>
 80147f0:	4603      	mov	r3, r0
 80147f2:	2b00      	cmp	r3, #0
 80147f4:	d001      	beq.n	80147fa <find_volume+0x342>
 80147f6:	230d      	movs	r3, #13
 80147f8:	e0a8      	b.n	801494c <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80147fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147fc:	891b      	ldrh	r3, [r3, #8]
 80147fe:	2b00      	cmp	r3, #0
 8014800:	d001      	beq.n	8014806 <find_volume+0x34e>
 8014802:	230d      	movs	r3, #13
 8014804:	e0a2      	b.n	801494c <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8014806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014808:	3334      	adds	r3, #52	; 0x34
 801480a:	332c      	adds	r3, #44	; 0x2c
 801480c:	4618      	mov	r0, r3
 801480e:	f7fe fb5f 	bl	8012ed0 <ld_dword>
 8014812:	4602      	mov	r2, r0
 8014814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014816:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8014818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801481a:	699b      	ldr	r3, [r3, #24]
 801481c:	009b      	lsls	r3, r3, #2
 801481e:	647b      	str	r3, [r7, #68]	; 0x44
 8014820:	e01f      	b.n	8014862 <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8014822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014824:	891b      	ldrh	r3, [r3, #8]
 8014826:	2b00      	cmp	r3, #0
 8014828:	d101      	bne.n	801482e <find_volume+0x376>
 801482a:	230d      	movs	r3, #13
 801482c:	e08e      	b.n	801494c <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801482e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014830:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014832:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014834:	441a      	add	r2, r3
 8014836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014838:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801483a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801483e:	2b02      	cmp	r3, #2
 8014840:	d103      	bne.n	801484a <find_volume+0x392>
 8014842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014844:	699b      	ldr	r3, [r3, #24]
 8014846:	005b      	lsls	r3, r3, #1
 8014848:	e00a      	b.n	8014860 <find_volume+0x3a8>
 801484a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801484c:	699a      	ldr	r2, [r3, #24]
 801484e:	4613      	mov	r3, r2
 8014850:	005b      	lsls	r3, r3, #1
 8014852:	4413      	add	r3, r2
 8014854:	085a      	lsrs	r2, r3, #1
 8014856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014858:	699b      	ldr	r3, [r3, #24]
 801485a:	f003 0301 	and.w	r3, r3, #1
 801485e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8014860:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8014862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014864:	69da      	ldr	r2, [r3, #28]
 8014866:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014868:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 801486c:	0a5b      	lsrs	r3, r3, #9
 801486e:	429a      	cmp	r2, r3
 8014870:	d201      	bcs.n	8014876 <find_volume+0x3be>
 8014872:	230d      	movs	r3, #13
 8014874:	e06a      	b.n	801494c <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8014876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014878:	f04f 32ff 	mov.w	r2, #4294967295
 801487c:	615a      	str	r2, [r3, #20]
 801487e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014880:	695a      	ldr	r2, [r3, #20]
 8014882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014884:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8014886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014888:	2280      	movs	r2, #128	; 0x80
 801488a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801488c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014890:	2b03      	cmp	r3, #3
 8014892:	d149      	bne.n	8014928 <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8014894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014896:	3334      	adds	r3, #52	; 0x34
 8014898:	3330      	adds	r3, #48	; 0x30
 801489a:	4618      	mov	r0, r3
 801489c:	f7fe fb00 	bl	8012ea0 <ld_word>
 80148a0:	4603      	mov	r3, r0
 80148a2:	2b01      	cmp	r3, #1
 80148a4:	d140      	bne.n	8014928 <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 80148a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80148a8:	3301      	adds	r3, #1
 80148aa:	4619      	mov	r1, r3
 80148ac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80148ae:	f7fe fdd9 	bl	8013464 <move_window>
 80148b2:	4603      	mov	r3, r0
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d137      	bne.n	8014928 <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 80148b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148ba:	2200      	movs	r2, #0
 80148bc:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80148be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148c0:	3334      	adds	r3, #52	; 0x34
 80148c2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80148c6:	4618      	mov	r0, r3
 80148c8:	f7fe faea 	bl	8012ea0 <ld_word>
 80148cc:	4603      	mov	r3, r0
 80148ce:	461a      	mov	r2, r3
 80148d0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80148d4:	429a      	cmp	r2, r3
 80148d6:	d127      	bne.n	8014928 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80148d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148da:	3334      	adds	r3, #52	; 0x34
 80148dc:	4618      	mov	r0, r3
 80148de:	f7fe faf7 	bl	8012ed0 <ld_dword>
 80148e2:	4603      	mov	r3, r0
 80148e4:	4a1b      	ldr	r2, [pc, #108]	; (8014954 <find_volume+0x49c>)
 80148e6:	4293      	cmp	r3, r2
 80148e8:	d11e      	bne.n	8014928 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80148ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148ec:	3334      	adds	r3, #52	; 0x34
 80148ee:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80148f2:	4618      	mov	r0, r3
 80148f4:	f7fe faec 	bl	8012ed0 <ld_dword>
 80148f8:	4603      	mov	r3, r0
 80148fa:	4a17      	ldr	r2, [pc, #92]	; (8014958 <find_volume+0x4a0>)
 80148fc:	4293      	cmp	r3, r2
 80148fe:	d113      	bne.n	8014928 <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8014900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014902:	3334      	adds	r3, #52	; 0x34
 8014904:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8014908:	4618      	mov	r0, r3
 801490a:	f7fe fae1 	bl	8012ed0 <ld_dword>
 801490e:	4602      	mov	r2, r0
 8014910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014912:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8014914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014916:	3334      	adds	r3, #52	; 0x34
 8014918:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801491c:	4618      	mov	r0, r3
 801491e:	f7fe fad7 	bl	8012ed0 <ld_dword>
 8014922:	4602      	mov	r2, r0
 8014924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014926:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8014928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801492a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801492e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8014930:	4b0a      	ldr	r3, [pc, #40]	; (801495c <find_volume+0x4a4>)
 8014932:	881b      	ldrh	r3, [r3, #0]
 8014934:	3301      	adds	r3, #1
 8014936:	b29a      	uxth	r2, r3
 8014938:	4b08      	ldr	r3, [pc, #32]	; (801495c <find_volume+0x4a4>)
 801493a:	801a      	strh	r2, [r3, #0]
 801493c:	4b07      	ldr	r3, [pc, #28]	; (801495c <find_volume+0x4a4>)
 801493e:	881a      	ldrh	r2, [r3, #0]
 8014940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014942:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8014944:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014946:	f7fe fd25 	bl	8013394 <clear_lock>
#endif
	return FR_OK;
 801494a:	2300      	movs	r3, #0
}
 801494c:	4618      	mov	r0, r3
 801494e:	3758      	adds	r7, #88	; 0x58
 8014950:	46bd      	mov	sp, r7
 8014952:	bd80      	pop	{r7, pc}
 8014954:	41615252 	.word	0x41615252
 8014958:	61417272 	.word	0x61417272
 801495c:	20000838 	.word	0x20000838

08014960 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8014960:	b580      	push	{r7, lr}
 8014962:	b084      	sub	sp, #16
 8014964:	af00      	add	r7, sp, #0
 8014966:	6078      	str	r0, [r7, #4]
 8014968:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801496a:	2309      	movs	r3, #9
 801496c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	2b00      	cmp	r3, #0
 8014972:	d02e      	beq.n	80149d2 <validate+0x72>
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	681b      	ldr	r3, [r3, #0]
 8014978:	2b00      	cmp	r3, #0
 801497a:	d02a      	beq.n	80149d2 <validate+0x72>
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	681b      	ldr	r3, [r3, #0]
 8014980:	781b      	ldrb	r3, [r3, #0]
 8014982:	2b00      	cmp	r3, #0
 8014984:	d025      	beq.n	80149d2 <validate+0x72>
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	889a      	ldrh	r2, [r3, #4]
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	681b      	ldr	r3, [r3, #0]
 801498e:	88db      	ldrh	r3, [r3, #6]
 8014990:	429a      	cmp	r2, r3
 8014992:	d11e      	bne.n	80149d2 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	681b      	ldr	r3, [r3, #0]
 8014998:	4618      	mov	r0, r3
 801499a:	f7fe fb81 	bl	80130a0 <lock_fs>
 801499e:	4603      	mov	r3, r0
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d014      	beq.n	80149ce <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80149a4:	687b      	ldr	r3, [r7, #4]
 80149a6:	681b      	ldr	r3, [r3, #0]
 80149a8:	785b      	ldrb	r3, [r3, #1]
 80149aa:	4618      	mov	r0, r3
 80149ac:	f7fe f9da 	bl	8012d64 <disk_status>
 80149b0:	4603      	mov	r3, r0
 80149b2:	f003 0301 	and.w	r3, r3, #1
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d102      	bne.n	80149c0 <validate+0x60>
				res = FR_OK;
 80149ba:	2300      	movs	r3, #0
 80149bc:	73fb      	strb	r3, [r7, #15]
 80149be:	e008      	b.n	80149d2 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	681b      	ldr	r3, [r3, #0]
 80149c4:	2100      	movs	r1, #0
 80149c6:	4618      	mov	r0, r3
 80149c8:	f7fe fb80 	bl	80130cc <unlock_fs>
 80149cc:	e001      	b.n	80149d2 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 80149ce:	230f      	movs	r3, #15
 80149d0:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80149d2:	7bfb      	ldrb	r3, [r7, #15]
 80149d4:	2b00      	cmp	r3, #0
 80149d6:	d102      	bne.n	80149de <validate+0x7e>
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	681b      	ldr	r3, [r3, #0]
 80149dc:	e000      	b.n	80149e0 <validate+0x80>
 80149de:	2300      	movs	r3, #0
 80149e0:	683a      	ldr	r2, [r7, #0]
 80149e2:	6013      	str	r3, [r2, #0]
	return res;
 80149e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80149e6:	4618      	mov	r0, r3
 80149e8:	3710      	adds	r7, #16
 80149ea:	46bd      	mov	sp, r7
 80149ec:	bd80      	pop	{r7, pc}
	...

080149f0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80149f0:	b580      	push	{r7, lr}
 80149f2:	b088      	sub	sp, #32
 80149f4:	af00      	add	r7, sp, #0
 80149f6:	60f8      	str	r0, [r7, #12]
 80149f8:	60b9      	str	r1, [r7, #8]
 80149fa:	4613      	mov	r3, r2
 80149fc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80149fe:	68bb      	ldr	r3, [r7, #8]
 8014a00:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8014a02:	f107 0310 	add.w	r3, r7, #16
 8014a06:	4618      	mov	r0, r3
 8014a08:	f7ff fcbb 	bl	8014382 <get_ldnumber>
 8014a0c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8014a0e:	69fb      	ldr	r3, [r7, #28]
 8014a10:	2b00      	cmp	r3, #0
 8014a12:	da01      	bge.n	8014a18 <f_mount+0x28>
 8014a14:	230b      	movs	r3, #11
 8014a16:	e048      	b.n	8014aaa <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8014a18:	4a26      	ldr	r2, [pc, #152]	; (8014ab4 <f_mount+0xc4>)
 8014a1a:	69fb      	ldr	r3, [r7, #28]
 8014a1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014a20:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8014a22:	69bb      	ldr	r3, [r7, #24]
 8014a24:	2b00      	cmp	r3, #0
 8014a26:	d00f      	beq.n	8014a48 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8014a28:	69b8      	ldr	r0, [r7, #24]
 8014a2a:	f7fe fcb3 	bl	8013394 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8014a2e:	69bb      	ldr	r3, [r7, #24]
 8014a30:	68db      	ldr	r3, [r3, #12]
 8014a32:	4618      	mov	r0, r3
 8014a34:	f001 f812 	bl	8015a5c <ff_del_syncobj>
 8014a38:	4603      	mov	r3, r0
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	d101      	bne.n	8014a42 <f_mount+0x52>
 8014a3e:	2302      	movs	r3, #2
 8014a40:	e033      	b.n	8014aaa <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8014a42:	69bb      	ldr	r3, [r7, #24]
 8014a44:	2200      	movs	r2, #0
 8014a46:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8014a48:	68fb      	ldr	r3, [r7, #12]
 8014a4a:	2b00      	cmp	r3, #0
 8014a4c:	d00f      	beq.n	8014a6e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8014a4e:	68fb      	ldr	r3, [r7, #12]
 8014a50:	2200      	movs	r2, #0
 8014a52:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8014a54:	69fb      	ldr	r3, [r7, #28]
 8014a56:	b2da      	uxtb	r2, r3
 8014a58:	68fb      	ldr	r3, [r7, #12]
 8014a5a:	330c      	adds	r3, #12
 8014a5c:	4619      	mov	r1, r3
 8014a5e:	4610      	mov	r0, r2
 8014a60:	f000 ffe1 	bl	8015a26 <ff_cre_syncobj>
 8014a64:	4603      	mov	r3, r0
 8014a66:	2b00      	cmp	r3, #0
 8014a68:	d101      	bne.n	8014a6e <f_mount+0x7e>
 8014a6a:	2302      	movs	r3, #2
 8014a6c:	e01d      	b.n	8014aaa <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8014a6e:	68fa      	ldr	r2, [r7, #12]
 8014a70:	4910      	ldr	r1, [pc, #64]	; (8014ab4 <f_mount+0xc4>)
 8014a72:	69fb      	ldr	r3, [r7, #28]
 8014a74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8014a78:	68fb      	ldr	r3, [r7, #12]
 8014a7a:	2b00      	cmp	r3, #0
 8014a7c:	d002      	beq.n	8014a84 <f_mount+0x94>
 8014a7e:	79fb      	ldrb	r3, [r7, #7]
 8014a80:	2b01      	cmp	r3, #1
 8014a82:	d001      	beq.n	8014a88 <f_mount+0x98>
 8014a84:	2300      	movs	r3, #0
 8014a86:	e010      	b.n	8014aaa <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8014a88:	f107 010c 	add.w	r1, r7, #12
 8014a8c:	f107 0308 	add.w	r3, r7, #8
 8014a90:	2200      	movs	r2, #0
 8014a92:	4618      	mov	r0, r3
 8014a94:	f7ff fd10 	bl	80144b8 <find_volume>
 8014a98:	4603      	mov	r3, r0
 8014a9a:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8014a9c:	68fb      	ldr	r3, [r7, #12]
 8014a9e:	7dfa      	ldrb	r2, [r7, #23]
 8014aa0:	4611      	mov	r1, r2
 8014aa2:	4618      	mov	r0, r3
 8014aa4:	f7fe fb12 	bl	80130cc <unlock_fs>
 8014aa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8014aaa:	4618      	mov	r0, r3
 8014aac:	3720      	adds	r7, #32
 8014aae:	46bd      	mov	sp, r7
 8014ab0:	bd80      	pop	{r7, pc}
 8014ab2:	bf00      	nop
 8014ab4:	20000834 	.word	0x20000834

08014ab8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8014ab8:	b580      	push	{r7, lr}
 8014aba:	b098      	sub	sp, #96	; 0x60
 8014abc:	af00      	add	r7, sp, #0
 8014abe:	60f8      	str	r0, [r7, #12]
 8014ac0:	60b9      	str	r1, [r7, #8]
 8014ac2:	4613      	mov	r3, r2
 8014ac4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8014ac6:	68fb      	ldr	r3, [r7, #12]
 8014ac8:	2b00      	cmp	r3, #0
 8014aca:	d101      	bne.n	8014ad0 <f_open+0x18>
 8014acc:	2309      	movs	r3, #9
 8014ace:	e1b4      	b.n	8014e3a <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8014ad0:	79fb      	ldrb	r3, [r7, #7]
 8014ad2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014ad6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8014ad8:	79fa      	ldrb	r2, [r7, #7]
 8014ada:	f107 0110 	add.w	r1, r7, #16
 8014ade:	f107 0308 	add.w	r3, r7, #8
 8014ae2:	4618      	mov	r0, r3
 8014ae4:	f7ff fce8 	bl	80144b8 <find_volume>
 8014ae8:	4603      	mov	r3, r0
 8014aea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8014aee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	f040 8191 	bne.w	8014e1a <f_open+0x362>
		dj.obj.fs = fs;
 8014af8:	693b      	ldr	r3, [r7, #16]
 8014afa:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8014afc:	68ba      	ldr	r2, [r7, #8]
 8014afe:	f107 0314 	add.w	r3, r7, #20
 8014b02:	4611      	mov	r1, r2
 8014b04:	4618      	mov	r0, r3
 8014b06:	f7ff fbcb 	bl	80142a0 <follow_path>
 8014b0a:	4603      	mov	r3, r0
 8014b0c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8014b10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d11a      	bne.n	8014b4e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8014b18:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8014b1c:	b25b      	sxtb	r3, r3
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	da03      	bge.n	8014b2a <f_open+0x72>
				res = FR_INVALID_NAME;
 8014b22:	2306      	movs	r3, #6
 8014b24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014b28:	e011      	b.n	8014b4e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8014b2a:	79fb      	ldrb	r3, [r7, #7]
 8014b2c:	f023 0301 	bic.w	r3, r3, #1
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	bf14      	ite	ne
 8014b34:	2301      	movne	r3, #1
 8014b36:	2300      	moveq	r3, #0
 8014b38:	b2db      	uxtb	r3, r3
 8014b3a:	461a      	mov	r2, r3
 8014b3c:	f107 0314 	add.w	r3, r7, #20
 8014b40:	4611      	mov	r1, r2
 8014b42:	4618      	mov	r0, r3
 8014b44:	f7fe fade 	bl	8013104 <chk_lock>
 8014b48:	4603      	mov	r3, r0
 8014b4a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8014b4e:	79fb      	ldrb	r3, [r7, #7]
 8014b50:	f003 031c 	and.w	r3, r3, #28
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d07f      	beq.n	8014c58 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8014b58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	d017      	beq.n	8014b90 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8014b60:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014b64:	2b04      	cmp	r3, #4
 8014b66:	d10e      	bne.n	8014b86 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8014b68:	f7fe fb28 	bl	80131bc <enq_lock>
 8014b6c:	4603      	mov	r3, r0
 8014b6e:	2b00      	cmp	r3, #0
 8014b70:	d006      	beq.n	8014b80 <f_open+0xc8>
 8014b72:	f107 0314 	add.w	r3, r7, #20
 8014b76:	4618      	mov	r0, r3
 8014b78:	f7ff fa6c 	bl	8014054 <dir_register>
 8014b7c:	4603      	mov	r3, r0
 8014b7e:	e000      	b.n	8014b82 <f_open+0xca>
 8014b80:	2312      	movs	r3, #18
 8014b82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8014b86:	79fb      	ldrb	r3, [r7, #7]
 8014b88:	f043 0308 	orr.w	r3, r3, #8
 8014b8c:	71fb      	strb	r3, [r7, #7]
 8014b8e:	e010      	b.n	8014bb2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8014b90:	7ebb      	ldrb	r3, [r7, #26]
 8014b92:	f003 0311 	and.w	r3, r3, #17
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	d003      	beq.n	8014ba2 <f_open+0xea>
					res = FR_DENIED;
 8014b9a:	2307      	movs	r3, #7
 8014b9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014ba0:	e007      	b.n	8014bb2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8014ba2:	79fb      	ldrb	r3, [r7, #7]
 8014ba4:	f003 0304 	and.w	r3, r3, #4
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	d002      	beq.n	8014bb2 <f_open+0xfa>
 8014bac:	2308      	movs	r3, #8
 8014bae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8014bb2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014bb6:	2b00      	cmp	r3, #0
 8014bb8:	d168      	bne.n	8014c8c <f_open+0x1d4>
 8014bba:	79fb      	ldrb	r3, [r7, #7]
 8014bbc:	f003 0308 	and.w	r3, r3, #8
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	d063      	beq.n	8014c8c <f_open+0x1d4>
				dw = GET_FATTIME();
 8014bc4:	f7fb ff2e 	bl	8010a24 <get_fattime>
 8014bc8:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8014bca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014bcc:	330e      	adds	r3, #14
 8014bce:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014bd0:	4618      	mov	r0, r3
 8014bd2:	f7fe f9bb 	bl	8012f4c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8014bd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014bd8:	3316      	adds	r3, #22
 8014bda:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014bdc:	4618      	mov	r0, r3
 8014bde:	f7fe f9b5 	bl	8012f4c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8014be2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014be4:	330b      	adds	r3, #11
 8014be6:	2220      	movs	r2, #32
 8014be8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8014bea:	693b      	ldr	r3, [r7, #16]
 8014bec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014bee:	4611      	mov	r1, r2
 8014bf0:	4618      	mov	r0, r3
 8014bf2:	f7ff f93e 	bl	8013e72 <ld_clust>
 8014bf6:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8014bf8:	693b      	ldr	r3, [r7, #16]
 8014bfa:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8014bfc:	2200      	movs	r2, #0
 8014bfe:	4618      	mov	r0, r3
 8014c00:	f7ff f956 	bl	8013eb0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8014c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c06:	331c      	adds	r3, #28
 8014c08:	2100      	movs	r1, #0
 8014c0a:	4618      	mov	r0, r3
 8014c0c:	f7fe f99e 	bl	8012f4c <st_dword>
					fs->wflag = 1;
 8014c10:	693b      	ldr	r3, [r7, #16]
 8014c12:	2201      	movs	r2, #1
 8014c14:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8014c16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d037      	beq.n	8014c8c <f_open+0x1d4>
						dw = fs->winsect;
 8014c1c:	693b      	ldr	r3, [r7, #16]
 8014c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014c20:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8014c22:	f107 0314 	add.w	r3, r7, #20
 8014c26:	2200      	movs	r2, #0
 8014c28:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8014c2a:	4618      	mov	r0, r3
 8014c2c:	f7fe fe69 	bl	8013902 <remove_chain>
 8014c30:	4603      	mov	r3, r0
 8014c32:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8014c36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	d126      	bne.n	8014c8c <f_open+0x1d4>
							res = move_window(fs, dw);
 8014c3e:	693b      	ldr	r3, [r7, #16]
 8014c40:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014c42:	4618      	mov	r0, r3
 8014c44:	f7fe fc0e 	bl	8013464 <move_window>
 8014c48:	4603      	mov	r3, r0
 8014c4a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8014c4e:	693b      	ldr	r3, [r7, #16]
 8014c50:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8014c52:	3a01      	subs	r2, #1
 8014c54:	611a      	str	r2, [r3, #16]
 8014c56:	e019      	b.n	8014c8c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8014c58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014c5c:	2b00      	cmp	r3, #0
 8014c5e:	d115      	bne.n	8014c8c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8014c60:	7ebb      	ldrb	r3, [r7, #26]
 8014c62:	f003 0310 	and.w	r3, r3, #16
 8014c66:	2b00      	cmp	r3, #0
 8014c68:	d003      	beq.n	8014c72 <f_open+0x1ba>
					res = FR_NO_FILE;
 8014c6a:	2304      	movs	r3, #4
 8014c6c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014c70:	e00c      	b.n	8014c8c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8014c72:	79fb      	ldrb	r3, [r7, #7]
 8014c74:	f003 0302 	and.w	r3, r3, #2
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	d007      	beq.n	8014c8c <f_open+0x1d4>
 8014c7c:	7ebb      	ldrb	r3, [r7, #26]
 8014c7e:	f003 0301 	and.w	r3, r3, #1
 8014c82:	2b00      	cmp	r3, #0
 8014c84:	d002      	beq.n	8014c8c <f_open+0x1d4>
						res = FR_DENIED;
 8014c86:	2307      	movs	r3, #7
 8014c88:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8014c8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014c90:	2b00      	cmp	r3, #0
 8014c92:	d128      	bne.n	8014ce6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8014c94:	79fb      	ldrb	r3, [r7, #7]
 8014c96:	f003 0308 	and.w	r3, r3, #8
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d003      	beq.n	8014ca6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8014c9e:	79fb      	ldrb	r3, [r7, #7]
 8014ca0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014ca4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8014ca6:	693b      	ldr	r3, [r7, #16]
 8014ca8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014caa:	68fb      	ldr	r3, [r7, #12]
 8014cac:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8014cae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014cb0:	68fb      	ldr	r3, [r7, #12]
 8014cb2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8014cb4:	79fb      	ldrb	r3, [r7, #7]
 8014cb6:	f023 0301 	bic.w	r3, r3, #1
 8014cba:	2b00      	cmp	r3, #0
 8014cbc:	bf14      	ite	ne
 8014cbe:	2301      	movne	r3, #1
 8014cc0:	2300      	moveq	r3, #0
 8014cc2:	b2db      	uxtb	r3, r3
 8014cc4:	461a      	mov	r2, r3
 8014cc6:	f107 0314 	add.w	r3, r7, #20
 8014cca:	4611      	mov	r1, r2
 8014ccc:	4618      	mov	r0, r3
 8014cce:	f7fe fa97 	bl	8013200 <inc_lock>
 8014cd2:	4602      	mov	r2, r0
 8014cd4:	68fb      	ldr	r3, [r7, #12]
 8014cd6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8014cd8:	68fb      	ldr	r3, [r7, #12]
 8014cda:	691b      	ldr	r3, [r3, #16]
 8014cdc:	2b00      	cmp	r3, #0
 8014cde:	d102      	bne.n	8014ce6 <f_open+0x22e>
 8014ce0:	2302      	movs	r3, #2
 8014ce2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8014ce6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014cea:	2b00      	cmp	r3, #0
 8014cec:	f040 8095 	bne.w	8014e1a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8014cf0:	693b      	ldr	r3, [r7, #16]
 8014cf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014cf4:	4611      	mov	r1, r2
 8014cf6:	4618      	mov	r0, r3
 8014cf8:	f7ff f8bb 	bl	8013e72 <ld_clust>
 8014cfc:	4602      	mov	r2, r0
 8014cfe:	68fb      	ldr	r3, [r7, #12]
 8014d00:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8014d02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d04:	331c      	adds	r3, #28
 8014d06:	4618      	mov	r0, r3
 8014d08:	f7fe f8e2 	bl	8012ed0 <ld_dword>
 8014d0c:	4602      	mov	r2, r0
 8014d0e:	68fb      	ldr	r3, [r7, #12]
 8014d10:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8014d12:	68fb      	ldr	r3, [r7, #12]
 8014d14:	2200      	movs	r2, #0
 8014d16:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8014d18:	693a      	ldr	r2, [r7, #16]
 8014d1a:	68fb      	ldr	r3, [r7, #12]
 8014d1c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8014d1e:	693b      	ldr	r3, [r7, #16]
 8014d20:	88da      	ldrh	r2, [r3, #6]
 8014d22:	68fb      	ldr	r3, [r7, #12]
 8014d24:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8014d26:	68fb      	ldr	r3, [r7, #12]
 8014d28:	79fa      	ldrb	r2, [r7, #7]
 8014d2a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8014d2c:	68fb      	ldr	r3, [r7, #12]
 8014d2e:	2200      	movs	r2, #0
 8014d30:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8014d32:	68fb      	ldr	r3, [r7, #12]
 8014d34:	2200      	movs	r2, #0
 8014d36:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8014d38:	68fb      	ldr	r3, [r7, #12]
 8014d3a:	2200      	movs	r2, #0
 8014d3c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8014d3e:	68fb      	ldr	r3, [r7, #12]
 8014d40:	3330      	adds	r3, #48	; 0x30
 8014d42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014d46:	2100      	movs	r1, #0
 8014d48:	4618      	mov	r0, r3
 8014d4a:	f7fe f94c 	bl	8012fe6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8014d4e:	79fb      	ldrb	r3, [r7, #7]
 8014d50:	f003 0320 	and.w	r3, r3, #32
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d060      	beq.n	8014e1a <f_open+0x362>
 8014d58:	68fb      	ldr	r3, [r7, #12]
 8014d5a:	68db      	ldr	r3, [r3, #12]
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	d05c      	beq.n	8014e1a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8014d60:	68fb      	ldr	r3, [r7, #12]
 8014d62:	68da      	ldr	r2, [r3, #12]
 8014d64:	68fb      	ldr	r3, [r7, #12]
 8014d66:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8014d68:	693b      	ldr	r3, [r7, #16]
 8014d6a:	895b      	ldrh	r3, [r3, #10]
 8014d6c:	025b      	lsls	r3, r3, #9
 8014d6e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8014d70:	68fb      	ldr	r3, [r7, #12]
 8014d72:	689b      	ldr	r3, [r3, #8]
 8014d74:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014d76:	68fb      	ldr	r3, [r7, #12]
 8014d78:	68db      	ldr	r3, [r3, #12]
 8014d7a:	657b      	str	r3, [r7, #84]	; 0x54
 8014d7c:	e016      	b.n	8014dac <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8014d7e:	68fb      	ldr	r3, [r7, #12]
 8014d80:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8014d82:	4618      	mov	r0, r3
 8014d84:	f7fe fc29 	bl	80135da <get_fat>
 8014d88:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8014d8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8014d8c:	2b01      	cmp	r3, #1
 8014d8e:	d802      	bhi.n	8014d96 <f_open+0x2de>
 8014d90:	2302      	movs	r3, #2
 8014d92:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8014d96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8014d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d9c:	d102      	bne.n	8014da4 <f_open+0x2ec>
 8014d9e:	2301      	movs	r3, #1
 8014da0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014da4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8014da6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014da8:	1ad3      	subs	r3, r2, r3
 8014daa:	657b      	str	r3, [r7, #84]	; 0x54
 8014dac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014db0:	2b00      	cmp	r3, #0
 8014db2:	d103      	bne.n	8014dbc <f_open+0x304>
 8014db4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8014db6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014db8:	429a      	cmp	r2, r3
 8014dba:	d8e0      	bhi.n	8014d7e <f_open+0x2c6>
				}
				fp->clust = clst;
 8014dbc:	68fb      	ldr	r3, [r7, #12]
 8014dbe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8014dc0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8014dc2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	d127      	bne.n	8014e1a <f_open+0x362>
 8014dca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014dcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d022      	beq.n	8014e1a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8014dd4:	693b      	ldr	r3, [r7, #16]
 8014dd6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8014dd8:	4618      	mov	r0, r3
 8014dda:	f7fe fbdf 	bl	801359c <clust2sect>
 8014dde:	6478      	str	r0, [r7, #68]	; 0x44
 8014de0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014de2:	2b00      	cmp	r3, #0
 8014de4:	d103      	bne.n	8014dee <f_open+0x336>
						res = FR_INT_ERR;
 8014de6:	2302      	movs	r3, #2
 8014de8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014dec:	e015      	b.n	8014e1a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8014dee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014df0:	0a5a      	lsrs	r2, r3, #9
 8014df2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014df4:	441a      	add	r2, r3
 8014df6:	68fb      	ldr	r3, [r7, #12]
 8014df8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8014dfa:	693b      	ldr	r3, [r7, #16]
 8014dfc:	7858      	ldrb	r0, [r3, #1]
 8014dfe:	68fb      	ldr	r3, [r7, #12]
 8014e00:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014e04:	68fb      	ldr	r3, [r7, #12]
 8014e06:	6a1a      	ldr	r2, [r3, #32]
 8014e08:	2301      	movs	r3, #1
 8014e0a:	f7fd ffeb 	bl	8012de4 <disk_read>
 8014e0e:	4603      	mov	r3, r0
 8014e10:	2b00      	cmp	r3, #0
 8014e12:	d002      	beq.n	8014e1a <f_open+0x362>
 8014e14:	2301      	movs	r3, #1
 8014e16:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8014e1a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d002      	beq.n	8014e28 <f_open+0x370>
 8014e22:	68fb      	ldr	r3, [r7, #12]
 8014e24:	2200      	movs	r2, #0
 8014e26:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8014e28:	693b      	ldr	r3, [r7, #16]
 8014e2a:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8014e2e:	4611      	mov	r1, r2
 8014e30:	4618      	mov	r0, r3
 8014e32:	f7fe f94b 	bl	80130cc <unlock_fs>
 8014e36:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8014e3a:	4618      	mov	r0, r3
 8014e3c:	3760      	adds	r7, #96	; 0x60
 8014e3e:	46bd      	mov	sp, r7
 8014e40:	bd80      	pop	{r7, pc}

08014e42 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8014e42:	b580      	push	{r7, lr}
 8014e44:	b08c      	sub	sp, #48	; 0x30
 8014e46:	af00      	add	r7, sp, #0
 8014e48:	60f8      	str	r0, [r7, #12]
 8014e4a:	60b9      	str	r1, [r7, #8]
 8014e4c:	607a      	str	r2, [r7, #4]
 8014e4e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8014e50:	68bb      	ldr	r3, [r7, #8]
 8014e52:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8014e54:	683b      	ldr	r3, [r7, #0]
 8014e56:	2200      	movs	r2, #0
 8014e58:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8014e5a:	68fb      	ldr	r3, [r7, #12]
 8014e5c:	f107 0210 	add.w	r2, r7, #16
 8014e60:	4611      	mov	r1, r2
 8014e62:	4618      	mov	r0, r3
 8014e64:	f7ff fd7c 	bl	8014960 <validate>
 8014e68:	4603      	mov	r3, r0
 8014e6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8014e6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d107      	bne.n	8014e86 <f_write+0x44>
 8014e76:	68fb      	ldr	r3, [r7, #12]
 8014e78:	7d5b      	ldrb	r3, [r3, #21]
 8014e7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8014e7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d009      	beq.n	8014e9a <f_write+0x58>
 8014e86:	693b      	ldr	r3, [r7, #16]
 8014e88:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8014e8c:	4611      	mov	r1, r2
 8014e8e:	4618      	mov	r0, r3
 8014e90:	f7fe f91c 	bl	80130cc <unlock_fs>
 8014e94:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014e98:	e173      	b.n	8015182 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8014e9a:	68fb      	ldr	r3, [r7, #12]
 8014e9c:	7d1b      	ldrb	r3, [r3, #20]
 8014e9e:	f003 0302 	and.w	r3, r3, #2
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	d106      	bne.n	8014eb4 <f_write+0x72>
 8014ea6:	693b      	ldr	r3, [r7, #16]
 8014ea8:	2107      	movs	r1, #7
 8014eaa:	4618      	mov	r0, r3
 8014eac:	f7fe f90e 	bl	80130cc <unlock_fs>
 8014eb0:	2307      	movs	r3, #7
 8014eb2:	e166      	b.n	8015182 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8014eb4:	68fb      	ldr	r3, [r7, #12]
 8014eb6:	699a      	ldr	r2, [r3, #24]
 8014eb8:	687b      	ldr	r3, [r7, #4]
 8014eba:	441a      	add	r2, r3
 8014ebc:	68fb      	ldr	r3, [r7, #12]
 8014ebe:	699b      	ldr	r3, [r3, #24]
 8014ec0:	429a      	cmp	r2, r3
 8014ec2:	f080 814b 	bcs.w	801515c <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8014ec6:	68fb      	ldr	r3, [r7, #12]
 8014ec8:	699b      	ldr	r3, [r3, #24]
 8014eca:	43db      	mvns	r3, r3
 8014ecc:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8014ece:	e145      	b.n	801515c <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8014ed0:	68fb      	ldr	r3, [r7, #12]
 8014ed2:	699b      	ldr	r3, [r3, #24]
 8014ed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014ed8:	2b00      	cmp	r3, #0
 8014eda:	f040 8101 	bne.w	80150e0 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8014ede:	68fb      	ldr	r3, [r7, #12]
 8014ee0:	699b      	ldr	r3, [r3, #24]
 8014ee2:	0a5b      	lsrs	r3, r3, #9
 8014ee4:	693a      	ldr	r2, [r7, #16]
 8014ee6:	8952      	ldrh	r2, [r2, #10]
 8014ee8:	3a01      	subs	r2, #1
 8014eea:	4013      	ands	r3, r2
 8014eec:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8014eee:	69bb      	ldr	r3, [r7, #24]
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	d14d      	bne.n	8014f90 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8014ef4:	68fb      	ldr	r3, [r7, #12]
 8014ef6:	699b      	ldr	r3, [r3, #24]
 8014ef8:	2b00      	cmp	r3, #0
 8014efa:	d10c      	bne.n	8014f16 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8014efc:	68fb      	ldr	r3, [r7, #12]
 8014efe:	689b      	ldr	r3, [r3, #8]
 8014f00:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8014f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	d11a      	bne.n	8014f3e <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8014f08:	68fb      	ldr	r3, [r7, #12]
 8014f0a:	2100      	movs	r1, #0
 8014f0c:	4618      	mov	r0, r3
 8014f0e:	f7fe fd5d 	bl	80139cc <create_chain>
 8014f12:	62b8      	str	r0, [r7, #40]	; 0x28
 8014f14:	e013      	b.n	8014f3e <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8014f16:	68fb      	ldr	r3, [r7, #12]
 8014f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	d007      	beq.n	8014f2e <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8014f1e:	68fb      	ldr	r3, [r7, #12]
 8014f20:	699b      	ldr	r3, [r3, #24]
 8014f22:	4619      	mov	r1, r3
 8014f24:	68f8      	ldr	r0, [r7, #12]
 8014f26:	f7fe fde9 	bl	8013afc <clmt_clust>
 8014f2a:	62b8      	str	r0, [r7, #40]	; 0x28
 8014f2c:	e007      	b.n	8014f3e <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8014f2e:	68fa      	ldr	r2, [r7, #12]
 8014f30:	68fb      	ldr	r3, [r7, #12]
 8014f32:	69db      	ldr	r3, [r3, #28]
 8014f34:	4619      	mov	r1, r3
 8014f36:	4610      	mov	r0, r2
 8014f38:	f7fe fd48 	bl	80139cc <create_chain>
 8014f3c:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8014f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	f000 8110 	beq.w	8015166 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8014f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014f48:	2b01      	cmp	r3, #1
 8014f4a:	d109      	bne.n	8014f60 <f_write+0x11e>
 8014f4c:	68fb      	ldr	r3, [r7, #12]
 8014f4e:	2202      	movs	r2, #2
 8014f50:	755a      	strb	r2, [r3, #21]
 8014f52:	693b      	ldr	r3, [r7, #16]
 8014f54:	2102      	movs	r1, #2
 8014f56:	4618      	mov	r0, r3
 8014f58:	f7fe f8b8 	bl	80130cc <unlock_fs>
 8014f5c:	2302      	movs	r3, #2
 8014f5e:	e110      	b.n	8015182 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f66:	d109      	bne.n	8014f7c <f_write+0x13a>
 8014f68:	68fb      	ldr	r3, [r7, #12]
 8014f6a:	2201      	movs	r2, #1
 8014f6c:	755a      	strb	r2, [r3, #21]
 8014f6e:	693b      	ldr	r3, [r7, #16]
 8014f70:	2101      	movs	r1, #1
 8014f72:	4618      	mov	r0, r3
 8014f74:	f7fe f8aa 	bl	80130cc <unlock_fs>
 8014f78:	2301      	movs	r3, #1
 8014f7a:	e102      	b.n	8015182 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8014f7c:	68fb      	ldr	r3, [r7, #12]
 8014f7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014f80:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8014f82:	68fb      	ldr	r3, [r7, #12]
 8014f84:	689b      	ldr	r3, [r3, #8]
 8014f86:	2b00      	cmp	r3, #0
 8014f88:	d102      	bne.n	8014f90 <f_write+0x14e>
 8014f8a:	68fb      	ldr	r3, [r7, #12]
 8014f8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014f8e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8014f90:	68fb      	ldr	r3, [r7, #12]
 8014f92:	7d1b      	ldrb	r3, [r3, #20]
 8014f94:	b25b      	sxtb	r3, r3
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	da1d      	bge.n	8014fd6 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014f9a:	693b      	ldr	r3, [r7, #16]
 8014f9c:	7858      	ldrb	r0, [r3, #1]
 8014f9e:	68fb      	ldr	r3, [r7, #12]
 8014fa0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	6a1a      	ldr	r2, [r3, #32]
 8014fa8:	2301      	movs	r3, #1
 8014faa:	f7fd ff3b 	bl	8012e24 <disk_write>
 8014fae:	4603      	mov	r3, r0
 8014fb0:	2b00      	cmp	r3, #0
 8014fb2:	d009      	beq.n	8014fc8 <f_write+0x186>
 8014fb4:	68fb      	ldr	r3, [r7, #12]
 8014fb6:	2201      	movs	r2, #1
 8014fb8:	755a      	strb	r2, [r3, #21]
 8014fba:	693b      	ldr	r3, [r7, #16]
 8014fbc:	2101      	movs	r1, #1
 8014fbe:	4618      	mov	r0, r3
 8014fc0:	f7fe f884 	bl	80130cc <unlock_fs>
 8014fc4:	2301      	movs	r3, #1
 8014fc6:	e0dc      	b.n	8015182 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	7d1b      	ldrb	r3, [r3, #20]
 8014fcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014fd0:	b2da      	uxtb	r2, r3
 8014fd2:	68fb      	ldr	r3, [r7, #12]
 8014fd4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8014fd6:	693a      	ldr	r2, [r7, #16]
 8014fd8:	68fb      	ldr	r3, [r7, #12]
 8014fda:	69db      	ldr	r3, [r3, #28]
 8014fdc:	4619      	mov	r1, r3
 8014fde:	4610      	mov	r0, r2
 8014fe0:	f7fe fadc 	bl	801359c <clust2sect>
 8014fe4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8014fe6:	697b      	ldr	r3, [r7, #20]
 8014fe8:	2b00      	cmp	r3, #0
 8014fea:	d109      	bne.n	8015000 <f_write+0x1be>
 8014fec:	68fb      	ldr	r3, [r7, #12]
 8014fee:	2202      	movs	r2, #2
 8014ff0:	755a      	strb	r2, [r3, #21]
 8014ff2:	693b      	ldr	r3, [r7, #16]
 8014ff4:	2102      	movs	r1, #2
 8014ff6:	4618      	mov	r0, r3
 8014ff8:	f7fe f868 	bl	80130cc <unlock_fs>
 8014ffc:	2302      	movs	r3, #2
 8014ffe:	e0c0      	b.n	8015182 <f_write+0x340>
			sect += csect;
 8015000:	697a      	ldr	r2, [r7, #20]
 8015002:	69bb      	ldr	r3, [r7, #24]
 8015004:	4413      	add	r3, r2
 8015006:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	0a5b      	lsrs	r3, r3, #9
 801500c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801500e:	6a3b      	ldr	r3, [r7, #32]
 8015010:	2b00      	cmp	r3, #0
 8015012:	d041      	beq.n	8015098 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8015014:	69ba      	ldr	r2, [r7, #24]
 8015016:	6a3b      	ldr	r3, [r7, #32]
 8015018:	4413      	add	r3, r2
 801501a:	693a      	ldr	r2, [r7, #16]
 801501c:	8952      	ldrh	r2, [r2, #10]
 801501e:	4293      	cmp	r3, r2
 8015020:	d905      	bls.n	801502e <f_write+0x1ec>
					cc = fs->csize - csect;
 8015022:	693b      	ldr	r3, [r7, #16]
 8015024:	895b      	ldrh	r3, [r3, #10]
 8015026:	461a      	mov	r2, r3
 8015028:	69bb      	ldr	r3, [r7, #24]
 801502a:	1ad3      	subs	r3, r2, r3
 801502c:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801502e:	693b      	ldr	r3, [r7, #16]
 8015030:	7858      	ldrb	r0, [r3, #1]
 8015032:	6a3b      	ldr	r3, [r7, #32]
 8015034:	697a      	ldr	r2, [r7, #20]
 8015036:	69f9      	ldr	r1, [r7, #28]
 8015038:	f7fd fef4 	bl	8012e24 <disk_write>
 801503c:	4603      	mov	r3, r0
 801503e:	2b00      	cmp	r3, #0
 8015040:	d009      	beq.n	8015056 <f_write+0x214>
 8015042:	68fb      	ldr	r3, [r7, #12]
 8015044:	2201      	movs	r2, #1
 8015046:	755a      	strb	r2, [r3, #21]
 8015048:	693b      	ldr	r3, [r7, #16]
 801504a:	2101      	movs	r1, #1
 801504c:	4618      	mov	r0, r3
 801504e:	f7fe f83d 	bl	80130cc <unlock_fs>
 8015052:	2301      	movs	r3, #1
 8015054:	e095      	b.n	8015182 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8015056:	68fb      	ldr	r3, [r7, #12]
 8015058:	6a1a      	ldr	r2, [r3, #32]
 801505a:	697b      	ldr	r3, [r7, #20]
 801505c:	1ad3      	subs	r3, r2, r3
 801505e:	6a3a      	ldr	r2, [r7, #32]
 8015060:	429a      	cmp	r2, r3
 8015062:	d915      	bls.n	8015090 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8015064:	68fb      	ldr	r3, [r7, #12]
 8015066:	f103 0030 	add.w	r0, r3, #48	; 0x30
 801506a:	68fb      	ldr	r3, [r7, #12]
 801506c:	6a1a      	ldr	r2, [r3, #32]
 801506e:	697b      	ldr	r3, [r7, #20]
 8015070:	1ad3      	subs	r3, r2, r3
 8015072:	025b      	lsls	r3, r3, #9
 8015074:	69fa      	ldr	r2, [r7, #28]
 8015076:	4413      	add	r3, r2
 8015078:	f44f 7200 	mov.w	r2, #512	; 0x200
 801507c:	4619      	mov	r1, r3
 801507e:	f7fd ff91 	bl	8012fa4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8015082:	68fb      	ldr	r3, [r7, #12]
 8015084:	7d1b      	ldrb	r3, [r3, #20]
 8015086:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801508a:	b2da      	uxtb	r2, r3
 801508c:	68fb      	ldr	r3, [r7, #12]
 801508e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8015090:	6a3b      	ldr	r3, [r7, #32]
 8015092:	025b      	lsls	r3, r3, #9
 8015094:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8015096:	e044      	b.n	8015122 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8015098:	68fb      	ldr	r3, [r7, #12]
 801509a:	6a1b      	ldr	r3, [r3, #32]
 801509c:	697a      	ldr	r2, [r7, #20]
 801509e:	429a      	cmp	r2, r3
 80150a0:	d01b      	beq.n	80150da <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 80150a2:	68fb      	ldr	r3, [r7, #12]
 80150a4:	699a      	ldr	r2, [r3, #24]
 80150a6:	68fb      	ldr	r3, [r7, #12]
 80150a8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80150aa:	429a      	cmp	r2, r3
 80150ac:	d215      	bcs.n	80150da <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80150ae:	693b      	ldr	r3, [r7, #16]
 80150b0:	7858      	ldrb	r0, [r3, #1]
 80150b2:	68fb      	ldr	r3, [r7, #12]
 80150b4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80150b8:	2301      	movs	r3, #1
 80150ba:	697a      	ldr	r2, [r7, #20]
 80150bc:	f7fd fe92 	bl	8012de4 <disk_read>
 80150c0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d009      	beq.n	80150da <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 80150c6:	68fb      	ldr	r3, [r7, #12]
 80150c8:	2201      	movs	r2, #1
 80150ca:	755a      	strb	r2, [r3, #21]
 80150cc:	693b      	ldr	r3, [r7, #16]
 80150ce:	2101      	movs	r1, #1
 80150d0:	4618      	mov	r0, r3
 80150d2:	f7fd fffb 	bl	80130cc <unlock_fs>
 80150d6:	2301      	movs	r3, #1
 80150d8:	e053      	b.n	8015182 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 80150da:	68fb      	ldr	r3, [r7, #12]
 80150dc:	697a      	ldr	r2, [r7, #20]
 80150de:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80150e0:	68fb      	ldr	r3, [r7, #12]
 80150e2:	699b      	ldr	r3, [r3, #24]
 80150e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80150e8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80150ec:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80150ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80150f0:	687b      	ldr	r3, [r7, #4]
 80150f2:	429a      	cmp	r2, r3
 80150f4:	d901      	bls.n	80150fa <f_write+0x2b8>
 80150f6:	687b      	ldr	r3, [r7, #4]
 80150f8:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80150fa:	68fb      	ldr	r3, [r7, #12]
 80150fc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015100:	68fb      	ldr	r3, [r7, #12]
 8015102:	699b      	ldr	r3, [r3, #24]
 8015104:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015108:	4413      	add	r3, r2
 801510a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801510c:	69f9      	ldr	r1, [r7, #28]
 801510e:	4618      	mov	r0, r3
 8015110:	f7fd ff48 	bl	8012fa4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8015114:	68fb      	ldr	r3, [r7, #12]
 8015116:	7d1b      	ldrb	r3, [r3, #20]
 8015118:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801511c:	b2da      	uxtb	r2, r3
 801511e:	68fb      	ldr	r3, [r7, #12]
 8015120:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8015122:	69fa      	ldr	r2, [r7, #28]
 8015124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015126:	4413      	add	r3, r2
 8015128:	61fb      	str	r3, [r7, #28]
 801512a:	68fb      	ldr	r3, [r7, #12]
 801512c:	699a      	ldr	r2, [r3, #24]
 801512e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015130:	441a      	add	r2, r3
 8015132:	68fb      	ldr	r3, [r7, #12]
 8015134:	619a      	str	r2, [r3, #24]
 8015136:	68fb      	ldr	r3, [r7, #12]
 8015138:	68da      	ldr	r2, [r3, #12]
 801513a:	68fb      	ldr	r3, [r7, #12]
 801513c:	699b      	ldr	r3, [r3, #24]
 801513e:	429a      	cmp	r2, r3
 8015140:	bf38      	it	cc
 8015142:	461a      	movcc	r2, r3
 8015144:	68fb      	ldr	r3, [r7, #12]
 8015146:	60da      	str	r2, [r3, #12]
 8015148:	683b      	ldr	r3, [r7, #0]
 801514a:	681a      	ldr	r2, [r3, #0]
 801514c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801514e:	441a      	add	r2, r3
 8015150:	683b      	ldr	r3, [r7, #0]
 8015152:	601a      	str	r2, [r3, #0]
 8015154:	687a      	ldr	r2, [r7, #4]
 8015156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015158:	1ad3      	subs	r3, r2, r3
 801515a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	2b00      	cmp	r3, #0
 8015160:	f47f aeb6 	bne.w	8014ed0 <f_write+0x8e>
 8015164:	e000      	b.n	8015168 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8015166:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8015168:	68fb      	ldr	r3, [r7, #12]
 801516a:	7d1b      	ldrb	r3, [r3, #20]
 801516c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015170:	b2da      	uxtb	r2, r3
 8015172:	68fb      	ldr	r3, [r7, #12]
 8015174:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8015176:	693b      	ldr	r3, [r7, #16]
 8015178:	2100      	movs	r1, #0
 801517a:	4618      	mov	r0, r3
 801517c:	f7fd ffa6 	bl	80130cc <unlock_fs>
 8015180:	2300      	movs	r3, #0
}
 8015182:	4618      	mov	r0, r3
 8015184:	3730      	adds	r7, #48	; 0x30
 8015186:	46bd      	mov	sp, r7
 8015188:	bd80      	pop	{r7, pc}

0801518a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801518a:	b580      	push	{r7, lr}
 801518c:	b086      	sub	sp, #24
 801518e:	af00      	add	r7, sp, #0
 8015190:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	f107 0208 	add.w	r2, r7, #8
 8015198:	4611      	mov	r1, r2
 801519a:	4618      	mov	r0, r3
 801519c:	f7ff fbe0 	bl	8014960 <validate>
 80151a0:	4603      	mov	r3, r0
 80151a2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80151a4:	7dfb      	ldrb	r3, [r7, #23]
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	d16d      	bne.n	8015286 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80151aa:	687b      	ldr	r3, [r7, #4]
 80151ac:	7d1b      	ldrb	r3, [r3, #20]
 80151ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d067      	beq.n	8015286 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	7d1b      	ldrb	r3, [r3, #20]
 80151ba:	b25b      	sxtb	r3, r3
 80151bc:	2b00      	cmp	r3, #0
 80151be:	da1a      	bge.n	80151f6 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80151c0:	68bb      	ldr	r3, [r7, #8]
 80151c2:	7858      	ldrb	r0, [r3, #1]
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80151ca:	687b      	ldr	r3, [r7, #4]
 80151cc:	6a1a      	ldr	r2, [r3, #32]
 80151ce:	2301      	movs	r3, #1
 80151d0:	f7fd fe28 	bl	8012e24 <disk_write>
 80151d4:	4603      	mov	r3, r0
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d006      	beq.n	80151e8 <f_sync+0x5e>
 80151da:	68bb      	ldr	r3, [r7, #8]
 80151dc:	2101      	movs	r1, #1
 80151de:	4618      	mov	r0, r3
 80151e0:	f7fd ff74 	bl	80130cc <unlock_fs>
 80151e4:	2301      	movs	r3, #1
 80151e6:	e055      	b.n	8015294 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	7d1b      	ldrb	r3, [r3, #20]
 80151ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80151f0:	b2da      	uxtb	r2, r3
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80151f6:	f7fb fc15 	bl	8010a24 <get_fattime>
 80151fa:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80151fc:	68ba      	ldr	r2, [r7, #8]
 80151fe:	687b      	ldr	r3, [r7, #4]
 8015200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015202:	4619      	mov	r1, r3
 8015204:	4610      	mov	r0, r2
 8015206:	f7fe f92d 	bl	8013464 <move_window>
 801520a:	4603      	mov	r3, r0
 801520c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801520e:	7dfb      	ldrb	r3, [r7, #23]
 8015210:	2b00      	cmp	r3, #0
 8015212:	d138      	bne.n	8015286 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015218:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801521a:	68fb      	ldr	r3, [r7, #12]
 801521c:	330b      	adds	r3, #11
 801521e:	781a      	ldrb	r2, [r3, #0]
 8015220:	68fb      	ldr	r3, [r7, #12]
 8015222:	330b      	adds	r3, #11
 8015224:	f042 0220 	orr.w	r2, r2, #32
 8015228:	b2d2      	uxtb	r2, r2
 801522a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	6818      	ldr	r0, [r3, #0]
 8015230:	687b      	ldr	r3, [r7, #4]
 8015232:	689b      	ldr	r3, [r3, #8]
 8015234:	461a      	mov	r2, r3
 8015236:	68f9      	ldr	r1, [r7, #12]
 8015238:	f7fe fe3a 	bl	8013eb0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801523c:	68fb      	ldr	r3, [r7, #12]
 801523e:	f103 021c 	add.w	r2, r3, #28
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	68db      	ldr	r3, [r3, #12]
 8015246:	4619      	mov	r1, r3
 8015248:	4610      	mov	r0, r2
 801524a:	f7fd fe7f 	bl	8012f4c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801524e:	68fb      	ldr	r3, [r7, #12]
 8015250:	3316      	adds	r3, #22
 8015252:	6939      	ldr	r1, [r7, #16]
 8015254:	4618      	mov	r0, r3
 8015256:	f7fd fe79 	bl	8012f4c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801525a:	68fb      	ldr	r3, [r7, #12]
 801525c:	3312      	adds	r3, #18
 801525e:	2100      	movs	r1, #0
 8015260:	4618      	mov	r0, r3
 8015262:	f7fd fe58 	bl	8012f16 <st_word>
					fs->wflag = 1;
 8015266:	68bb      	ldr	r3, [r7, #8]
 8015268:	2201      	movs	r2, #1
 801526a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801526c:	68bb      	ldr	r3, [r7, #8]
 801526e:	4618      	mov	r0, r3
 8015270:	f7fe f926 	bl	80134c0 <sync_fs>
 8015274:	4603      	mov	r3, r0
 8015276:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	7d1b      	ldrb	r3, [r3, #20]
 801527c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8015280:	b2da      	uxtb	r2, r3
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8015286:	68bb      	ldr	r3, [r7, #8]
 8015288:	7dfa      	ldrb	r2, [r7, #23]
 801528a:	4611      	mov	r1, r2
 801528c:	4618      	mov	r0, r3
 801528e:	f7fd ff1d 	bl	80130cc <unlock_fs>
 8015292:	7dfb      	ldrb	r3, [r7, #23]
}
 8015294:	4618      	mov	r0, r3
 8015296:	3718      	adds	r7, #24
 8015298:	46bd      	mov	sp, r7
 801529a:	bd80      	pop	{r7, pc}

0801529c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801529c:	b580      	push	{r7, lr}
 801529e:	b084      	sub	sp, #16
 80152a0:	af00      	add	r7, sp, #0
 80152a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80152a4:	6878      	ldr	r0, [r7, #4]
 80152a6:	f7ff ff70 	bl	801518a <f_sync>
 80152aa:	4603      	mov	r3, r0
 80152ac:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80152ae:	7bfb      	ldrb	r3, [r7, #15]
 80152b0:	2b00      	cmp	r3, #0
 80152b2:	d11d      	bne.n	80152f0 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	f107 0208 	add.w	r2, r7, #8
 80152ba:	4611      	mov	r1, r2
 80152bc:	4618      	mov	r0, r3
 80152be:	f7ff fb4f 	bl	8014960 <validate>
 80152c2:	4603      	mov	r3, r0
 80152c4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80152c6:	7bfb      	ldrb	r3, [r7, #15]
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d111      	bne.n	80152f0 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	691b      	ldr	r3, [r3, #16]
 80152d0:	4618      	mov	r0, r3
 80152d2:	f7fe f823 	bl	801331c <dec_lock>
 80152d6:	4603      	mov	r3, r0
 80152d8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80152da:	7bfb      	ldrb	r3, [r7, #15]
 80152dc:	2b00      	cmp	r3, #0
 80152de:	d102      	bne.n	80152e6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	2200      	movs	r2, #0
 80152e4:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80152e6:	68bb      	ldr	r3, [r7, #8]
 80152e8:	2100      	movs	r1, #0
 80152ea:	4618      	mov	r0, r3
 80152ec:	f7fd feee 	bl	80130cc <unlock_fs>
#endif
		}
	}
	return res;
 80152f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80152f2:	4618      	mov	r0, r3
 80152f4:	3710      	adds	r7, #16
 80152f6:	46bd      	mov	sp, r7
 80152f8:	bd80      	pop	{r7, pc}

080152fa <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80152fa:	b580      	push	{r7, lr}
 80152fc:	b090      	sub	sp, #64	; 0x40
 80152fe:	af00      	add	r7, sp, #0
 8015300:	6078      	str	r0, [r7, #4]
 8015302:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	f107 0208 	add.w	r2, r7, #8
 801530a:	4611      	mov	r1, r2
 801530c:	4618      	mov	r0, r3
 801530e:	f7ff fb27 	bl	8014960 <validate>
 8015312:	4603      	mov	r3, r0
 8015314:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8015318:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801531c:	2b00      	cmp	r3, #0
 801531e:	d103      	bne.n	8015328 <f_lseek+0x2e>
 8015320:	687b      	ldr	r3, [r7, #4]
 8015322:	7d5b      	ldrb	r3, [r3, #21]
 8015324:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8015328:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801532c:	2b00      	cmp	r3, #0
 801532e:	d009      	beq.n	8015344 <f_lseek+0x4a>
 8015330:	68bb      	ldr	r3, [r7, #8]
 8015332:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8015336:	4611      	mov	r1, r2
 8015338:	4618      	mov	r0, r3
 801533a:	f7fd fec7 	bl	80130cc <unlock_fs>
 801533e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8015342:	e229      	b.n	8015798 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8015344:	687b      	ldr	r3, [r7, #4]
 8015346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015348:	2b00      	cmp	r3, #0
 801534a:	f000 80ea 	beq.w	8015522 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801534e:	683b      	ldr	r3, [r7, #0]
 8015350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015354:	d164      	bne.n	8015420 <f_lseek+0x126>
			tbl = fp->cltbl;
 8015356:	687b      	ldr	r3, [r7, #4]
 8015358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801535a:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801535c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801535e:	1d1a      	adds	r2, r3, #4
 8015360:	627a      	str	r2, [r7, #36]	; 0x24
 8015362:	681b      	ldr	r3, [r3, #0]
 8015364:	617b      	str	r3, [r7, #20]
 8015366:	2302      	movs	r3, #2
 8015368:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	689b      	ldr	r3, [r3, #8]
 801536e:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8015370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015372:	2b00      	cmp	r3, #0
 8015374:	d044      	beq.n	8015400 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8015376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015378:	613b      	str	r3, [r7, #16]
 801537a:	2300      	movs	r3, #0
 801537c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801537e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015380:	3302      	adds	r3, #2
 8015382:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8015384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015386:	60fb      	str	r3, [r7, #12]
 8015388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801538a:	3301      	adds	r3, #1
 801538c:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015392:	4618      	mov	r0, r3
 8015394:	f7fe f921 	bl	80135da <get_fat>
 8015398:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 801539a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801539c:	2b01      	cmp	r3, #1
 801539e:	d809      	bhi.n	80153b4 <f_lseek+0xba>
 80153a0:	687b      	ldr	r3, [r7, #4]
 80153a2:	2202      	movs	r2, #2
 80153a4:	755a      	strb	r2, [r3, #21]
 80153a6:	68bb      	ldr	r3, [r7, #8]
 80153a8:	2102      	movs	r1, #2
 80153aa:	4618      	mov	r0, r3
 80153ac:	f7fd fe8e 	bl	80130cc <unlock_fs>
 80153b0:	2302      	movs	r3, #2
 80153b2:	e1f1      	b.n	8015798 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80153b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80153ba:	d109      	bne.n	80153d0 <f_lseek+0xd6>
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	2201      	movs	r2, #1
 80153c0:	755a      	strb	r2, [r3, #21]
 80153c2:	68bb      	ldr	r3, [r7, #8]
 80153c4:	2101      	movs	r1, #1
 80153c6:	4618      	mov	r0, r3
 80153c8:	f7fd fe80 	bl	80130cc <unlock_fs>
 80153cc:	2301      	movs	r3, #1
 80153ce:	e1e3      	b.n	8015798 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 80153d0:	68fb      	ldr	r3, [r7, #12]
 80153d2:	3301      	adds	r3, #1
 80153d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80153d6:	429a      	cmp	r2, r3
 80153d8:	d0d4      	beq.n	8015384 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80153da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80153dc:	697b      	ldr	r3, [r7, #20]
 80153de:	429a      	cmp	r2, r3
 80153e0:	d809      	bhi.n	80153f6 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 80153e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80153e4:	1d1a      	adds	r2, r3, #4
 80153e6:	627a      	str	r2, [r7, #36]	; 0x24
 80153e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80153ea:	601a      	str	r2, [r3, #0]
 80153ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80153ee:	1d1a      	adds	r2, r3, #4
 80153f0:	627a      	str	r2, [r7, #36]	; 0x24
 80153f2:	693a      	ldr	r2, [r7, #16]
 80153f4:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80153f6:	68bb      	ldr	r3, [r7, #8]
 80153f8:	699b      	ldr	r3, [r3, #24]
 80153fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80153fc:	429a      	cmp	r2, r3
 80153fe:	d3ba      	bcc.n	8015376 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8015400:	687b      	ldr	r3, [r7, #4]
 8015402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015404:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015406:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8015408:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801540a:	697b      	ldr	r3, [r7, #20]
 801540c:	429a      	cmp	r2, r3
 801540e:	d803      	bhi.n	8015418 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 8015410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015412:	2200      	movs	r2, #0
 8015414:	601a      	str	r2, [r3, #0]
 8015416:	e1b6      	b.n	8015786 <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8015418:	2311      	movs	r3, #17
 801541a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 801541e:	e1b2      	b.n	8015786 <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8015420:	687b      	ldr	r3, [r7, #4]
 8015422:	68db      	ldr	r3, [r3, #12]
 8015424:	683a      	ldr	r2, [r7, #0]
 8015426:	429a      	cmp	r2, r3
 8015428:	d902      	bls.n	8015430 <f_lseek+0x136>
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	68db      	ldr	r3, [r3, #12]
 801542e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8015430:	687b      	ldr	r3, [r7, #4]
 8015432:	683a      	ldr	r2, [r7, #0]
 8015434:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8015436:	683b      	ldr	r3, [r7, #0]
 8015438:	2b00      	cmp	r3, #0
 801543a:	f000 81a4 	beq.w	8015786 <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 801543e:	683b      	ldr	r3, [r7, #0]
 8015440:	3b01      	subs	r3, #1
 8015442:	4619      	mov	r1, r3
 8015444:	6878      	ldr	r0, [r7, #4]
 8015446:	f7fe fb59 	bl	8013afc <clmt_clust>
 801544a:	4602      	mov	r2, r0
 801544c:	687b      	ldr	r3, [r7, #4]
 801544e:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8015450:	68ba      	ldr	r2, [r7, #8]
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	69db      	ldr	r3, [r3, #28]
 8015456:	4619      	mov	r1, r3
 8015458:	4610      	mov	r0, r2
 801545a:	f7fe f89f 	bl	801359c <clust2sect>
 801545e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8015460:	69bb      	ldr	r3, [r7, #24]
 8015462:	2b00      	cmp	r3, #0
 8015464:	d109      	bne.n	801547a <f_lseek+0x180>
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	2202      	movs	r2, #2
 801546a:	755a      	strb	r2, [r3, #21]
 801546c:	68bb      	ldr	r3, [r7, #8]
 801546e:	2102      	movs	r1, #2
 8015470:	4618      	mov	r0, r3
 8015472:	f7fd fe2b 	bl	80130cc <unlock_fs>
 8015476:	2302      	movs	r3, #2
 8015478:	e18e      	b.n	8015798 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801547a:	683b      	ldr	r3, [r7, #0]
 801547c:	3b01      	subs	r3, #1
 801547e:	0a5b      	lsrs	r3, r3, #9
 8015480:	68ba      	ldr	r2, [r7, #8]
 8015482:	8952      	ldrh	r2, [r2, #10]
 8015484:	3a01      	subs	r2, #1
 8015486:	4013      	ands	r3, r2
 8015488:	69ba      	ldr	r2, [r7, #24]
 801548a:	4413      	add	r3, r2
 801548c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	699b      	ldr	r3, [r3, #24]
 8015492:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015496:	2b00      	cmp	r3, #0
 8015498:	f000 8175 	beq.w	8015786 <f_lseek+0x48c>
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	6a1b      	ldr	r3, [r3, #32]
 80154a0:	69ba      	ldr	r2, [r7, #24]
 80154a2:	429a      	cmp	r2, r3
 80154a4:	f000 816f 	beq.w	8015786 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	7d1b      	ldrb	r3, [r3, #20]
 80154ac:	b25b      	sxtb	r3, r3
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	da1d      	bge.n	80154ee <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80154b2:	68bb      	ldr	r3, [r7, #8]
 80154b4:	7858      	ldrb	r0, [r3, #1]
 80154b6:	687b      	ldr	r3, [r7, #4]
 80154b8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	6a1a      	ldr	r2, [r3, #32]
 80154c0:	2301      	movs	r3, #1
 80154c2:	f7fd fcaf 	bl	8012e24 <disk_write>
 80154c6:	4603      	mov	r3, r0
 80154c8:	2b00      	cmp	r3, #0
 80154ca:	d009      	beq.n	80154e0 <f_lseek+0x1e6>
 80154cc:	687b      	ldr	r3, [r7, #4]
 80154ce:	2201      	movs	r2, #1
 80154d0:	755a      	strb	r2, [r3, #21]
 80154d2:	68bb      	ldr	r3, [r7, #8]
 80154d4:	2101      	movs	r1, #1
 80154d6:	4618      	mov	r0, r3
 80154d8:	f7fd fdf8 	bl	80130cc <unlock_fs>
 80154dc:	2301      	movs	r3, #1
 80154de:	e15b      	b.n	8015798 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	7d1b      	ldrb	r3, [r3, #20]
 80154e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80154e8:	b2da      	uxtb	r2, r3
 80154ea:	687b      	ldr	r3, [r7, #4]
 80154ec:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 80154ee:	68bb      	ldr	r3, [r7, #8]
 80154f0:	7858      	ldrb	r0, [r3, #1]
 80154f2:	687b      	ldr	r3, [r7, #4]
 80154f4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80154f8:	2301      	movs	r3, #1
 80154fa:	69ba      	ldr	r2, [r7, #24]
 80154fc:	f7fd fc72 	bl	8012de4 <disk_read>
 8015500:	4603      	mov	r3, r0
 8015502:	2b00      	cmp	r3, #0
 8015504:	d009      	beq.n	801551a <f_lseek+0x220>
 8015506:	687b      	ldr	r3, [r7, #4]
 8015508:	2201      	movs	r2, #1
 801550a:	755a      	strb	r2, [r3, #21]
 801550c:	68bb      	ldr	r3, [r7, #8]
 801550e:	2101      	movs	r1, #1
 8015510:	4618      	mov	r0, r3
 8015512:	f7fd fddb 	bl	80130cc <unlock_fs>
 8015516:	2301      	movs	r3, #1
 8015518:	e13e      	b.n	8015798 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 801551a:	687b      	ldr	r3, [r7, #4]
 801551c:	69ba      	ldr	r2, [r7, #24]
 801551e:	621a      	str	r2, [r3, #32]
 8015520:	e131      	b.n	8015786 <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	68db      	ldr	r3, [r3, #12]
 8015526:	683a      	ldr	r2, [r7, #0]
 8015528:	429a      	cmp	r2, r3
 801552a:	d908      	bls.n	801553e <f_lseek+0x244>
 801552c:	687b      	ldr	r3, [r7, #4]
 801552e:	7d1b      	ldrb	r3, [r3, #20]
 8015530:	f003 0302 	and.w	r3, r3, #2
 8015534:	2b00      	cmp	r3, #0
 8015536:	d102      	bne.n	801553e <f_lseek+0x244>
			ofs = fp->obj.objsize;
 8015538:	687b      	ldr	r3, [r7, #4]
 801553a:	68db      	ldr	r3, [r3, #12]
 801553c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 801553e:	687b      	ldr	r3, [r7, #4]
 8015540:	699b      	ldr	r3, [r3, #24]
 8015542:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8015544:	2300      	movs	r3, #0
 8015546:	637b      	str	r3, [r7, #52]	; 0x34
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801554c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 801554e:	683b      	ldr	r3, [r7, #0]
 8015550:	2b00      	cmp	r3, #0
 8015552:	f000 80c0 	beq.w	80156d6 <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8015556:	68bb      	ldr	r3, [r7, #8]
 8015558:	895b      	ldrh	r3, [r3, #10]
 801555a:	025b      	lsls	r3, r3, #9
 801555c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 801555e:	6a3b      	ldr	r3, [r7, #32]
 8015560:	2b00      	cmp	r3, #0
 8015562:	d01b      	beq.n	801559c <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8015564:	683b      	ldr	r3, [r7, #0]
 8015566:	1e5a      	subs	r2, r3, #1
 8015568:	69fb      	ldr	r3, [r7, #28]
 801556a:	fbb2 f2f3 	udiv	r2, r2, r3
 801556e:	6a3b      	ldr	r3, [r7, #32]
 8015570:	1e59      	subs	r1, r3, #1
 8015572:	69fb      	ldr	r3, [r7, #28]
 8015574:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8015578:	429a      	cmp	r2, r3
 801557a:	d30f      	bcc.n	801559c <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 801557c:	6a3b      	ldr	r3, [r7, #32]
 801557e:	1e5a      	subs	r2, r3, #1
 8015580:	69fb      	ldr	r3, [r7, #28]
 8015582:	425b      	negs	r3, r3
 8015584:	401a      	ands	r2, r3
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	699b      	ldr	r3, [r3, #24]
 801558e:	683a      	ldr	r2, [r7, #0]
 8015590:	1ad3      	subs	r3, r2, r3
 8015592:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8015594:	687b      	ldr	r3, [r7, #4]
 8015596:	69db      	ldr	r3, [r3, #28]
 8015598:	63bb      	str	r3, [r7, #56]	; 0x38
 801559a:	e02c      	b.n	80155f6 <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	689b      	ldr	r3, [r3, #8]
 80155a0:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80155a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	d123      	bne.n	80155f0 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 80155a8:	687b      	ldr	r3, [r7, #4]
 80155aa:	2100      	movs	r1, #0
 80155ac:	4618      	mov	r0, r3
 80155ae:	f7fe fa0d 	bl	80139cc <create_chain>
 80155b2:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80155b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80155b6:	2b01      	cmp	r3, #1
 80155b8:	d109      	bne.n	80155ce <f_lseek+0x2d4>
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	2202      	movs	r2, #2
 80155be:	755a      	strb	r2, [r3, #21]
 80155c0:	68bb      	ldr	r3, [r7, #8]
 80155c2:	2102      	movs	r1, #2
 80155c4:	4618      	mov	r0, r3
 80155c6:	f7fd fd81 	bl	80130cc <unlock_fs>
 80155ca:	2302      	movs	r3, #2
 80155cc:	e0e4      	b.n	8015798 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80155ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80155d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80155d4:	d109      	bne.n	80155ea <f_lseek+0x2f0>
 80155d6:	687b      	ldr	r3, [r7, #4]
 80155d8:	2201      	movs	r2, #1
 80155da:	755a      	strb	r2, [r3, #21]
 80155dc:	68bb      	ldr	r3, [r7, #8]
 80155de:	2101      	movs	r1, #1
 80155e0:	4618      	mov	r0, r3
 80155e2:	f7fd fd73 	bl	80130cc <unlock_fs>
 80155e6:	2301      	movs	r3, #1
 80155e8:	e0d6      	b.n	8015798 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 80155ea:	687b      	ldr	r3, [r7, #4]
 80155ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80155ee:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80155f0:	687b      	ldr	r3, [r7, #4]
 80155f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80155f4:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80155f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80155f8:	2b00      	cmp	r3, #0
 80155fa:	d06c      	beq.n	80156d6 <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 80155fc:	e044      	b.n	8015688 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 80155fe:	683a      	ldr	r2, [r7, #0]
 8015600:	69fb      	ldr	r3, [r7, #28]
 8015602:	1ad3      	subs	r3, r2, r3
 8015604:	603b      	str	r3, [r7, #0]
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	699a      	ldr	r2, [r3, #24]
 801560a:	69fb      	ldr	r3, [r7, #28]
 801560c:	441a      	add	r2, r3
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8015612:	687b      	ldr	r3, [r7, #4]
 8015614:	7d1b      	ldrb	r3, [r3, #20]
 8015616:	f003 0302 	and.w	r3, r3, #2
 801561a:	2b00      	cmp	r3, #0
 801561c:	d00b      	beq.n	8015636 <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 801561e:	687b      	ldr	r3, [r7, #4]
 8015620:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015622:	4618      	mov	r0, r3
 8015624:	f7fe f9d2 	bl	80139cc <create_chain>
 8015628:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801562a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801562c:	2b00      	cmp	r3, #0
 801562e:	d108      	bne.n	8015642 <f_lseek+0x348>
							ofs = 0; break;
 8015630:	2300      	movs	r3, #0
 8015632:	603b      	str	r3, [r7, #0]
 8015634:	e02c      	b.n	8015690 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8015636:	687b      	ldr	r3, [r7, #4]
 8015638:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801563a:	4618      	mov	r0, r3
 801563c:	f7fd ffcd 	bl	80135da <get_fat>
 8015640:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8015642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015648:	d109      	bne.n	801565e <f_lseek+0x364>
 801564a:	687b      	ldr	r3, [r7, #4]
 801564c:	2201      	movs	r2, #1
 801564e:	755a      	strb	r2, [r3, #21]
 8015650:	68bb      	ldr	r3, [r7, #8]
 8015652:	2101      	movs	r1, #1
 8015654:	4618      	mov	r0, r3
 8015656:	f7fd fd39 	bl	80130cc <unlock_fs>
 801565a:	2301      	movs	r3, #1
 801565c:	e09c      	b.n	8015798 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801565e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015660:	2b01      	cmp	r3, #1
 8015662:	d904      	bls.n	801566e <f_lseek+0x374>
 8015664:	68bb      	ldr	r3, [r7, #8]
 8015666:	699b      	ldr	r3, [r3, #24]
 8015668:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801566a:	429a      	cmp	r2, r3
 801566c:	d309      	bcc.n	8015682 <f_lseek+0x388>
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	2202      	movs	r2, #2
 8015672:	755a      	strb	r2, [r3, #21]
 8015674:	68bb      	ldr	r3, [r7, #8]
 8015676:	2102      	movs	r1, #2
 8015678:	4618      	mov	r0, r3
 801567a:	f7fd fd27 	bl	80130cc <unlock_fs>
 801567e:	2302      	movs	r3, #2
 8015680:	e08a      	b.n	8015798 <f_lseek+0x49e>
					fp->clust = clst;
 8015682:	687b      	ldr	r3, [r7, #4]
 8015684:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8015686:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8015688:	683a      	ldr	r2, [r7, #0]
 801568a:	69fb      	ldr	r3, [r7, #28]
 801568c:	429a      	cmp	r2, r3
 801568e:	d8b6      	bhi.n	80155fe <f_lseek+0x304>
				}
				fp->fptr += ofs;
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	699a      	ldr	r2, [r3, #24]
 8015694:	683b      	ldr	r3, [r7, #0]
 8015696:	441a      	add	r2, r3
 8015698:	687b      	ldr	r3, [r7, #4]
 801569a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801569c:	683b      	ldr	r3, [r7, #0]
 801569e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d017      	beq.n	80156d6 <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80156a6:	68bb      	ldr	r3, [r7, #8]
 80156a8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80156aa:	4618      	mov	r0, r3
 80156ac:	f7fd ff76 	bl	801359c <clust2sect>
 80156b0:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80156b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80156b4:	2b00      	cmp	r3, #0
 80156b6:	d109      	bne.n	80156cc <f_lseek+0x3d2>
 80156b8:	687b      	ldr	r3, [r7, #4]
 80156ba:	2202      	movs	r2, #2
 80156bc:	755a      	strb	r2, [r3, #21]
 80156be:	68bb      	ldr	r3, [r7, #8]
 80156c0:	2102      	movs	r1, #2
 80156c2:	4618      	mov	r0, r3
 80156c4:	f7fd fd02 	bl	80130cc <unlock_fs>
 80156c8:	2302      	movs	r3, #2
 80156ca:	e065      	b.n	8015798 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 80156cc:	683b      	ldr	r3, [r7, #0]
 80156ce:	0a5b      	lsrs	r3, r3, #9
 80156d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80156d2:	4413      	add	r3, r2
 80156d4:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80156d6:	687b      	ldr	r3, [r7, #4]
 80156d8:	699a      	ldr	r2, [r3, #24]
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	68db      	ldr	r3, [r3, #12]
 80156de:	429a      	cmp	r2, r3
 80156e0:	d90a      	bls.n	80156f8 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 80156e2:	687b      	ldr	r3, [r7, #4]
 80156e4:	699a      	ldr	r2, [r3, #24]
 80156e6:	687b      	ldr	r3, [r7, #4]
 80156e8:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80156ea:	687b      	ldr	r3, [r7, #4]
 80156ec:	7d1b      	ldrb	r3, [r3, #20]
 80156ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80156f2:	b2da      	uxtb	r2, r3
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	699b      	ldr	r3, [r3, #24]
 80156fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015700:	2b00      	cmp	r3, #0
 8015702:	d040      	beq.n	8015786 <f_lseek+0x48c>
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	6a1b      	ldr	r3, [r3, #32]
 8015708:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801570a:	429a      	cmp	r2, r3
 801570c:	d03b      	beq.n	8015786 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	7d1b      	ldrb	r3, [r3, #20]
 8015712:	b25b      	sxtb	r3, r3
 8015714:	2b00      	cmp	r3, #0
 8015716:	da1d      	bge.n	8015754 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8015718:	68bb      	ldr	r3, [r7, #8]
 801571a:	7858      	ldrb	r0, [r3, #1]
 801571c:	687b      	ldr	r3, [r7, #4]
 801571e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	6a1a      	ldr	r2, [r3, #32]
 8015726:	2301      	movs	r3, #1
 8015728:	f7fd fb7c 	bl	8012e24 <disk_write>
 801572c:	4603      	mov	r3, r0
 801572e:	2b00      	cmp	r3, #0
 8015730:	d009      	beq.n	8015746 <f_lseek+0x44c>
 8015732:	687b      	ldr	r3, [r7, #4]
 8015734:	2201      	movs	r2, #1
 8015736:	755a      	strb	r2, [r3, #21]
 8015738:	68bb      	ldr	r3, [r7, #8]
 801573a:	2101      	movs	r1, #1
 801573c:	4618      	mov	r0, r3
 801573e:	f7fd fcc5 	bl	80130cc <unlock_fs>
 8015742:	2301      	movs	r3, #1
 8015744:	e028      	b.n	8015798 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8015746:	687b      	ldr	r3, [r7, #4]
 8015748:	7d1b      	ldrb	r3, [r3, #20]
 801574a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801574e:	b2da      	uxtb	r2, r3
 8015750:	687b      	ldr	r3, [r7, #4]
 8015752:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8015754:	68bb      	ldr	r3, [r7, #8]
 8015756:	7858      	ldrb	r0, [r3, #1]
 8015758:	687b      	ldr	r3, [r7, #4]
 801575a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801575e:	2301      	movs	r3, #1
 8015760:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015762:	f7fd fb3f 	bl	8012de4 <disk_read>
 8015766:	4603      	mov	r3, r0
 8015768:	2b00      	cmp	r3, #0
 801576a:	d009      	beq.n	8015780 <f_lseek+0x486>
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	2201      	movs	r2, #1
 8015770:	755a      	strb	r2, [r3, #21]
 8015772:	68bb      	ldr	r3, [r7, #8]
 8015774:	2101      	movs	r1, #1
 8015776:	4618      	mov	r0, r3
 8015778:	f7fd fca8 	bl	80130cc <unlock_fs>
 801577c:	2301      	movs	r3, #1
 801577e:	e00b      	b.n	8015798 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015784:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8015786:	68bb      	ldr	r3, [r7, #8]
 8015788:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 801578c:	4611      	mov	r1, r2
 801578e:	4618      	mov	r0, r3
 8015790:	f7fd fc9c 	bl	80130cc <unlock_fs>
 8015794:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8015798:	4618      	mov	r0, r3
 801579a:	3740      	adds	r7, #64	; 0x40
 801579c:	46bd      	mov	sp, r7
 801579e:	bd80      	pop	{r7, pc}

080157a0 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80157a0:	b580      	push	{r7, lr}
 80157a2:	b086      	sub	sp, #24
 80157a4:	af00      	add	r7, sp, #0
 80157a6:	6078      	str	r0, [r7, #4]
 80157a8:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 80157aa:	687b      	ldr	r3, [r7, #4]
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d101      	bne.n	80157b4 <f_opendir+0x14>
 80157b0:	2309      	movs	r3, #9
 80157b2:	e06a      	b.n	801588a <f_opendir+0xea>

	/* Get logical drive */
	obj = &dp->obj;
 80157b4:	687b      	ldr	r3, [r7, #4]
 80157b6:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 80157b8:	f107 010c 	add.w	r1, r7, #12
 80157bc:	463b      	mov	r3, r7
 80157be:	2200      	movs	r2, #0
 80157c0:	4618      	mov	r0, r3
 80157c2:	f7fe fe79 	bl	80144b8 <find_volume>
 80157c6:	4603      	mov	r3, r0
 80157c8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80157ca:	7dfb      	ldrb	r3, [r7, #23]
 80157cc:	2b00      	cmp	r3, #0
 80157ce:	d14f      	bne.n	8015870 <f_opendir+0xd0>
		obj->fs = fs;
 80157d0:	68fa      	ldr	r2, [r7, #12]
 80157d2:	693b      	ldr	r3, [r7, #16]
 80157d4:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 80157d6:	683b      	ldr	r3, [r7, #0]
 80157d8:	4619      	mov	r1, r3
 80157da:	6878      	ldr	r0, [r7, #4]
 80157dc:	f7fe fd60 	bl	80142a0 <follow_path>
 80157e0:	4603      	mov	r3, r0
 80157e2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 80157e4:	7dfb      	ldrb	r3, [r7, #23]
 80157e6:	2b00      	cmp	r3, #0
 80157e8:	d13d      	bne.n	8015866 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 80157ea:	687b      	ldr	r3, [r7, #4]
 80157ec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80157f0:	b25b      	sxtb	r3, r3
 80157f2:	2b00      	cmp	r3, #0
 80157f4:	db12      	blt.n	801581c <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 80157f6:	693b      	ldr	r3, [r7, #16]
 80157f8:	799b      	ldrb	r3, [r3, #6]
 80157fa:	f003 0310 	and.w	r3, r3, #16
 80157fe:	2b00      	cmp	r3, #0
 8015800:	d00a      	beq.n	8015818 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8015802:	68fa      	ldr	r2, [r7, #12]
 8015804:	687b      	ldr	r3, [r7, #4]
 8015806:	6a1b      	ldr	r3, [r3, #32]
 8015808:	4619      	mov	r1, r3
 801580a:	4610      	mov	r0, r2
 801580c:	f7fe fb31 	bl	8013e72 <ld_clust>
 8015810:	4602      	mov	r2, r0
 8015812:	693b      	ldr	r3, [r7, #16]
 8015814:	609a      	str	r2, [r3, #8]
 8015816:	e001      	b.n	801581c <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8015818:	2305      	movs	r3, #5
 801581a:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 801581c:	7dfb      	ldrb	r3, [r7, #23]
 801581e:	2b00      	cmp	r3, #0
 8015820:	d121      	bne.n	8015866 <f_opendir+0xc6>
				obj->id = fs->id;
 8015822:	68fb      	ldr	r3, [r7, #12]
 8015824:	88da      	ldrh	r2, [r3, #6]
 8015826:	693b      	ldr	r3, [r7, #16]
 8015828:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 801582a:	2100      	movs	r1, #0
 801582c:	6878      	ldr	r0, [r7, #4]
 801582e:	f7fe f999 	bl	8013b64 <dir_sdi>
 8015832:	4603      	mov	r3, r0
 8015834:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8015836:	7dfb      	ldrb	r3, [r7, #23]
 8015838:	2b00      	cmp	r3, #0
 801583a:	d114      	bne.n	8015866 <f_opendir+0xc6>
					if (obj->sclust) {
 801583c:	693b      	ldr	r3, [r7, #16]
 801583e:	689b      	ldr	r3, [r3, #8]
 8015840:	2b00      	cmp	r3, #0
 8015842:	d00d      	beq.n	8015860 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8015844:	2100      	movs	r1, #0
 8015846:	6878      	ldr	r0, [r7, #4]
 8015848:	f7fd fcda 	bl	8013200 <inc_lock>
 801584c:	4602      	mov	r2, r0
 801584e:	693b      	ldr	r3, [r7, #16]
 8015850:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8015852:	693b      	ldr	r3, [r7, #16]
 8015854:	691b      	ldr	r3, [r3, #16]
 8015856:	2b00      	cmp	r3, #0
 8015858:	d105      	bne.n	8015866 <f_opendir+0xc6>
 801585a:	2312      	movs	r3, #18
 801585c:	75fb      	strb	r3, [r7, #23]
 801585e:	e002      	b.n	8015866 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8015860:	693b      	ldr	r3, [r7, #16]
 8015862:	2200      	movs	r2, #0
 8015864:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8015866:	7dfb      	ldrb	r3, [r7, #23]
 8015868:	2b04      	cmp	r3, #4
 801586a:	d101      	bne.n	8015870 <f_opendir+0xd0>
 801586c:	2305      	movs	r3, #5
 801586e:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8015870:	7dfb      	ldrb	r3, [r7, #23]
 8015872:	2b00      	cmp	r3, #0
 8015874:	d002      	beq.n	801587c <f_opendir+0xdc>
 8015876:	693b      	ldr	r3, [r7, #16]
 8015878:	2200      	movs	r2, #0
 801587a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801587c:	68fb      	ldr	r3, [r7, #12]
 801587e:	7dfa      	ldrb	r2, [r7, #23]
 8015880:	4611      	mov	r1, r2
 8015882:	4618      	mov	r0, r3
 8015884:	f7fd fc22 	bl	80130cc <unlock_fs>
 8015888:	7dfb      	ldrb	r3, [r7, #23]
}
 801588a:	4618      	mov	r0, r3
 801588c:	3718      	adds	r7, #24
 801588e:	46bd      	mov	sp, r7
 8015890:	bd80      	pop	{r7, pc}

08015892 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8015892:	b580      	push	{r7, lr}
 8015894:	b084      	sub	sp, #16
 8015896:	af00      	add	r7, sp, #0
 8015898:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	f107 0208 	add.w	r2, r7, #8
 80158a0:	4611      	mov	r1, r2
 80158a2:	4618      	mov	r0, r3
 80158a4:	f7ff f85c 	bl	8014960 <validate>
 80158a8:	4603      	mov	r3, r0
 80158aa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80158ac:	7bfb      	ldrb	r3, [r7, #15]
 80158ae:	2b00      	cmp	r3, #0
 80158b0:	d115      	bne.n	80158de <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	691b      	ldr	r3, [r3, #16]
 80158b6:	2b00      	cmp	r3, #0
 80158b8:	d006      	beq.n	80158c8 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 80158ba:	687b      	ldr	r3, [r7, #4]
 80158bc:	691b      	ldr	r3, [r3, #16]
 80158be:	4618      	mov	r0, r3
 80158c0:	f7fd fd2c 	bl	801331c <dec_lock>
 80158c4:	4603      	mov	r3, r0
 80158c6:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 80158c8:	7bfb      	ldrb	r3, [r7, #15]
 80158ca:	2b00      	cmp	r3, #0
 80158cc:	d102      	bne.n	80158d4 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 80158ce:	687b      	ldr	r3, [r7, #4]
 80158d0:	2200      	movs	r2, #0
 80158d2:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 80158d4:	68bb      	ldr	r3, [r7, #8]
 80158d6:	2100      	movs	r1, #0
 80158d8:	4618      	mov	r0, r3
 80158da:	f7fd fbf7 	bl	80130cc <unlock_fs>
#endif
	}
	return res;
 80158de:	7bfb      	ldrb	r3, [r7, #15]
}
 80158e0:	4618      	mov	r0, r3
 80158e2:	3710      	adds	r7, #16
 80158e4:	46bd      	mov	sp, r7
 80158e6:	bd80      	pop	{r7, pc}

080158e8 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80158e8:	b580      	push	{r7, lr}
 80158ea:	b084      	sub	sp, #16
 80158ec:	af00      	add	r7, sp, #0
 80158ee:	6078      	str	r0, [r7, #4]
 80158f0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	f107 0208 	add.w	r2, r7, #8
 80158f8:	4611      	mov	r1, r2
 80158fa:	4618      	mov	r0, r3
 80158fc:	f7ff f830 	bl	8014960 <validate>
 8015900:	4603      	mov	r3, r0
 8015902:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8015904:	7bfb      	ldrb	r3, [r7, #15]
 8015906:	2b00      	cmp	r3, #0
 8015908:	d126      	bne.n	8015958 <f_readdir+0x70>
		if (!fno) {
 801590a:	683b      	ldr	r3, [r7, #0]
 801590c:	2b00      	cmp	r3, #0
 801590e:	d106      	bne.n	801591e <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8015910:	2100      	movs	r1, #0
 8015912:	6878      	ldr	r0, [r7, #4]
 8015914:	f7fe f926 	bl	8013b64 <dir_sdi>
 8015918:	4603      	mov	r3, r0
 801591a:	73fb      	strb	r3, [r7, #15]
 801591c:	e01c      	b.n	8015958 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 801591e:	2100      	movs	r1, #0
 8015920:	6878      	ldr	r0, [r7, #4]
 8015922:	f7fe fae5 	bl	8013ef0 <dir_read>
 8015926:	4603      	mov	r3, r0
 8015928:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 801592a:	7bfb      	ldrb	r3, [r7, #15]
 801592c:	2b04      	cmp	r3, #4
 801592e:	d101      	bne.n	8015934 <f_readdir+0x4c>
 8015930:	2300      	movs	r3, #0
 8015932:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8015934:	7bfb      	ldrb	r3, [r7, #15]
 8015936:	2b00      	cmp	r3, #0
 8015938:	d10e      	bne.n	8015958 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 801593a:	6839      	ldr	r1, [r7, #0]
 801593c:	6878      	ldr	r0, [r7, #4]
 801593e:	f7fe fbbb 	bl	80140b8 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8015942:	2100      	movs	r1, #0
 8015944:	6878      	ldr	r0, [r7, #4]
 8015946:	f7fe f988 	bl	8013c5a <dir_next>
 801594a:	4603      	mov	r3, r0
 801594c:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 801594e:	7bfb      	ldrb	r3, [r7, #15]
 8015950:	2b04      	cmp	r3, #4
 8015952:	d101      	bne.n	8015958 <f_readdir+0x70>
 8015954:	2300      	movs	r3, #0
 8015956:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8015958:	68bb      	ldr	r3, [r7, #8]
 801595a:	7bfa      	ldrb	r2, [r7, #15]
 801595c:	4611      	mov	r1, r2
 801595e:	4618      	mov	r0, r3
 8015960:	f7fd fbb4 	bl	80130cc <unlock_fs>
 8015964:	7bfb      	ldrb	r3, [r7, #15]
}
 8015966:	4618      	mov	r0, r3
 8015968:	3710      	adds	r7, #16
 801596a:	46bd      	mov	sp, r7
 801596c:	bd80      	pop	{r7, pc}
	...

08015970 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8015970:	b480      	push	{r7}
 8015972:	b087      	sub	sp, #28
 8015974:	af00      	add	r7, sp, #0
 8015976:	60f8      	str	r0, [r7, #12]
 8015978:	60b9      	str	r1, [r7, #8]
 801597a:	4613      	mov	r3, r2
 801597c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801597e:	2301      	movs	r3, #1
 8015980:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8015982:	2300      	movs	r3, #0
 8015984:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8015986:	4b1f      	ldr	r3, [pc, #124]	; (8015a04 <FATFS_LinkDriverEx+0x94>)
 8015988:	7a5b      	ldrb	r3, [r3, #9]
 801598a:	b2db      	uxtb	r3, r3
 801598c:	2b00      	cmp	r3, #0
 801598e:	d131      	bne.n	80159f4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8015990:	4b1c      	ldr	r3, [pc, #112]	; (8015a04 <FATFS_LinkDriverEx+0x94>)
 8015992:	7a5b      	ldrb	r3, [r3, #9]
 8015994:	b2db      	uxtb	r3, r3
 8015996:	461a      	mov	r2, r3
 8015998:	4b1a      	ldr	r3, [pc, #104]	; (8015a04 <FATFS_LinkDriverEx+0x94>)
 801599a:	2100      	movs	r1, #0
 801599c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801599e:	4b19      	ldr	r3, [pc, #100]	; (8015a04 <FATFS_LinkDriverEx+0x94>)
 80159a0:	7a5b      	ldrb	r3, [r3, #9]
 80159a2:	b2db      	uxtb	r3, r3
 80159a4:	4a17      	ldr	r2, [pc, #92]	; (8015a04 <FATFS_LinkDriverEx+0x94>)
 80159a6:	009b      	lsls	r3, r3, #2
 80159a8:	4413      	add	r3, r2
 80159aa:	68fa      	ldr	r2, [r7, #12]
 80159ac:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80159ae:	4b15      	ldr	r3, [pc, #84]	; (8015a04 <FATFS_LinkDriverEx+0x94>)
 80159b0:	7a5b      	ldrb	r3, [r3, #9]
 80159b2:	b2db      	uxtb	r3, r3
 80159b4:	461a      	mov	r2, r3
 80159b6:	4b13      	ldr	r3, [pc, #76]	; (8015a04 <FATFS_LinkDriverEx+0x94>)
 80159b8:	4413      	add	r3, r2
 80159ba:	79fa      	ldrb	r2, [r7, #7]
 80159bc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80159be:	4b11      	ldr	r3, [pc, #68]	; (8015a04 <FATFS_LinkDriverEx+0x94>)
 80159c0:	7a5b      	ldrb	r3, [r3, #9]
 80159c2:	b2db      	uxtb	r3, r3
 80159c4:	1c5a      	adds	r2, r3, #1
 80159c6:	b2d1      	uxtb	r1, r2
 80159c8:	4a0e      	ldr	r2, [pc, #56]	; (8015a04 <FATFS_LinkDriverEx+0x94>)
 80159ca:	7251      	strb	r1, [r2, #9]
 80159cc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80159ce:	7dbb      	ldrb	r3, [r7, #22]
 80159d0:	3330      	adds	r3, #48	; 0x30
 80159d2:	b2da      	uxtb	r2, r3
 80159d4:	68bb      	ldr	r3, [r7, #8]
 80159d6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80159d8:	68bb      	ldr	r3, [r7, #8]
 80159da:	3301      	adds	r3, #1
 80159dc:	223a      	movs	r2, #58	; 0x3a
 80159de:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80159e0:	68bb      	ldr	r3, [r7, #8]
 80159e2:	3302      	adds	r3, #2
 80159e4:	222f      	movs	r2, #47	; 0x2f
 80159e6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80159e8:	68bb      	ldr	r3, [r7, #8]
 80159ea:	3303      	adds	r3, #3
 80159ec:	2200      	movs	r2, #0
 80159ee:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80159f0:	2300      	movs	r3, #0
 80159f2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80159f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80159f6:	4618      	mov	r0, r3
 80159f8:	371c      	adds	r7, #28
 80159fa:	46bd      	mov	sp, r7
 80159fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a00:	4770      	bx	lr
 8015a02:	bf00      	nop
 8015a04:	2000085c 	.word	0x2000085c

08015a08 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8015a08:	b580      	push	{r7, lr}
 8015a0a:	b082      	sub	sp, #8
 8015a0c:	af00      	add	r7, sp, #0
 8015a0e:	6078      	str	r0, [r7, #4]
 8015a10:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8015a12:	2200      	movs	r2, #0
 8015a14:	6839      	ldr	r1, [r7, #0]
 8015a16:	6878      	ldr	r0, [r7, #4]
 8015a18:	f7ff ffaa 	bl	8015970 <FATFS_LinkDriverEx>
 8015a1c:	4603      	mov	r3, r0
}
 8015a1e:	4618      	mov	r0, r3
 8015a20:	3708      	adds	r7, #8
 8015a22:	46bd      	mov	sp, r7
 8015a24:	bd80      	pop	{r7, pc}

08015a26 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8015a26:	b580      	push	{r7, lr}
 8015a28:	b084      	sub	sp, #16
 8015a2a:	af00      	add	r7, sp, #0
 8015a2c:	4603      	mov	r3, r0
 8015a2e:	6039      	str	r1, [r7, #0]
 8015a30:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8015a32:	2200      	movs	r2, #0
 8015a34:	2101      	movs	r1, #1
 8015a36:	2001      	movs	r0, #1
 8015a38:	f000 f988 	bl	8015d4c <osSemaphoreNew>
 8015a3c:	4602      	mov	r2, r0
 8015a3e:	683b      	ldr	r3, [r7, #0]
 8015a40:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8015a42:	683b      	ldr	r3, [r7, #0]
 8015a44:	681b      	ldr	r3, [r3, #0]
 8015a46:	2b00      	cmp	r3, #0
 8015a48:	bf14      	ite	ne
 8015a4a:	2301      	movne	r3, #1
 8015a4c:	2300      	moveq	r3, #0
 8015a4e:	b2db      	uxtb	r3, r3
 8015a50:	60fb      	str	r3, [r7, #12]

    return ret;
 8015a52:	68fb      	ldr	r3, [r7, #12]
}
 8015a54:	4618      	mov	r0, r3
 8015a56:	3710      	adds	r7, #16
 8015a58:	46bd      	mov	sp, r7
 8015a5a:	bd80      	pop	{r7, pc}

08015a5c <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8015a5c:	b580      	push	{r7, lr}
 8015a5e:	b082      	sub	sp, #8
 8015a60:	af00      	add	r7, sp, #0
 8015a62:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8015a64:	6878      	ldr	r0, [r7, #4]
 8015a66:	f000 fa91 	bl	8015f8c <osSemaphoreDelete>
#endif
    return 1;
 8015a6a:	2301      	movs	r3, #1
}
 8015a6c:	4618      	mov	r0, r3
 8015a6e:	3708      	adds	r7, #8
 8015a70:	46bd      	mov	sp, r7
 8015a72:	bd80      	pop	{r7, pc}

08015a74 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8015a74:	b580      	push	{r7, lr}
 8015a76:	b084      	sub	sp, #16
 8015a78:	af00      	add	r7, sp, #0
 8015a7a:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8015a7c:	2300      	movs	r3, #0
 8015a7e:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8015a80:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8015a84:	6878      	ldr	r0, [r7, #4]
 8015a86:	f000 f9eb 	bl	8015e60 <osSemaphoreAcquire>
 8015a8a:	4603      	mov	r3, r0
 8015a8c:	2b00      	cmp	r3, #0
 8015a8e:	d101      	bne.n	8015a94 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8015a90:	2301      	movs	r3, #1
 8015a92:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8015a94:	68fb      	ldr	r3, [r7, #12]
}
 8015a96:	4618      	mov	r0, r3
 8015a98:	3710      	adds	r7, #16
 8015a9a:	46bd      	mov	sp, r7
 8015a9c:	bd80      	pop	{r7, pc}

08015a9e <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8015a9e:	b580      	push	{r7, lr}
 8015aa0:	b082      	sub	sp, #8
 8015aa2:	af00      	add	r7, sp, #0
 8015aa4:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8015aa6:	6878      	ldr	r0, [r7, #4]
 8015aa8:	f000 fa2c 	bl	8015f04 <osSemaphoreRelease>
#endif
}
 8015aac:	bf00      	nop
 8015aae:	3708      	adds	r7, #8
 8015ab0:	46bd      	mov	sp, r7
 8015ab2:	bd80      	pop	{r7, pc}

08015ab4 <__NVIC_SetPriority>:
{
 8015ab4:	b480      	push	{r7}
 8015ab6:	b083      	sub	sp, #12
 8015ab8:	af00      	add	r7, sp, #0
 8015aba:	4603      	mov	r3, r0
 8015abc:	6039      	str	r1, [r7, #0]
 8015abe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8015ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015ac4:	2b00      	cmp	r3, #0
 8015ac6:	db0a      	blt.n	8015ade <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015ac8:	683b      	ldr	r3, [r7, #0]
 8015aca:	b2da      	uxtb	r2, r3
 8015acc:	490c      	ldr	r1, [pc, #48]	; (8015b00 <__NVIC_SetPriority+0x4c>)
 8015ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015ad2:	0112      	lsls	r2, r2, #4
 8015ad4:	b2d2      	uxtb	r2, r2
 8015ad6:	440b      	add	r3, r1
 8015ad8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8015adc:	e00a      	b.n	8015af4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015ade:	683b      	ldr	r3, [r7, #0]
 8015ae0:	b2da      	uxtb	r2, r3
 8015ae2:	4908      	ldr	r1, [pc, #32]	; (8015b04 <__NVIC_SetPriority+0x50>)
 8015ae4:	79fb      	ldrb	r3, [r7, #7]
 8015ae6:	f003 030f 	and.w	r3, r3, #15
 8015aea:	3b04      	subs	r3, #4
 8015aec:	0112      	lsls	r2, r2, #4
 8015aee:	b2d2      	uxtb	r2, r2
 8015af0:	440b      	add	r3, r1
 8015af2:	761a      	strb	r2, [r3, #24]
}
 8015af4:	bf00      	nop
 8015af6:	370c      	adds	r7, #12
 8015af8:	46bd      	mov	sp, r7
 8015afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015afe:	4770      	bx	lr
 8015b00:	e000e100 	.word	0xe000e100
 8015b04:	e000ed00 	.word	0xe000ed00

08015b08 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8015b08:	b580      	push	{r7, lr}
 8015b0a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8015b0c:	4b05      	ldr	r3, [pc, #20]	; (8015b24 <SysTick_Handler+0x1c>)
 8015b0e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8015b10:	f002 fa20 	bl	8017f54 <xTaskGetSchedulerState>
 8015b14:	4603      	mov	r3, r0
 8015b16:	2b01      	cmp	r3, #1
 8015b18:	d001      	beq.n	8015b1e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8015b1a:	f003 f905 	bl	8018d28 <xPortSysTickHandler>
  }
}
 8015b1e:	bf00      	nop
 8015b20:	bd80      	pop	{r7, pc}
 8015b22:	bf00      	nop
 8015b24:	e000e010 	.word	0xe000e010

08015b28 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8015b28:	b580      	push	{r7, lr}
 8015b2a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8015b2c:	2100      	movs	r1, #0
 8015b2e:	f06f 0004 	mvn.w	r0, #4
 8015b32:	f7ff ffbf 	bl	8015ab4 <__NVIC_SetPriority>
#endif
}
 8015b36:	bf00      	nop
 8015b38:	bd80      	pop	{r7, pc}
	...

08015b3c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8015b3c:	b480      	push	{r7}
 8015b3e:	b083      	sub	sp, #12
 8015b40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015b42:	f3ef 8305 	mrs	r3, IPSR
 8015b46:	603b      	str	r3, [r7, #0]
  return(result);
 8015b48:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015b4a:	2b00      	cmp	r3, #0
 8015b4c:	d003      	beq.n	8015b56 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8015b4e:	f06f 0305 	mvn.w	r3, #5
 8015b52:	607b      	str	r3, [r7, #4]
 8015b54:	e00c      	b.n	8015b70 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8015b56:	4b0a      	ldr	r3, [pc, #40]	; (8015b80 <osKernelInitialize+0x44>)
 8015b58:	681b      	ldr	r3, [r3, #0]
 8015b5a:	2b00      	cmp	r3, #0
 8015b5c:	d105      	bne.n	8015b6a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8015b5e:	4b08      	ldr	r3, [pc, #32]	; (8015b80 <osKernelInitialize+0x44>)
 8015b60:	2201      	movs	r2, #1
 8015b62:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8015b64:	2300      	movs	r3, #0
 8015b66:	607b      	str	r3, [r7, #4]
 8015b68:	e002      	b.n	8015b70 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8015b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8015b6e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8015b70:	687b      	ldr	r3, [r7, #4]
}
 8015b72:	4618      	mov	r0, r3
 8015b74:	370c      	adds	r7, #12
 8015b76:	46bd      	mov	sp, r7
 8015b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b7c:	4770      	bx	lr
 8015b7e:	bf00      	nop
 8015b80:	20000868 	.word	0x20000868

08015b84 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8015b84:	b580      	push	{r7, lr}
 8015b86:	b082      	sub	sp, #8
 8015b88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015b8a:	f3ef 8305 	mrs	r3, IPSR
 8015b8e:	603b      	str	r3, [r7, #0]
  return(result);
 8015b90:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015b92:	2b00      	cmp	r3, #0
 8015b94:	d003      	beq.n	8015b9e <osKernelStart+0x1a>
    stat = osErrorISR;
 8015b96:	f06f 0305 	mvn.w	r3, #5
 8015b9a:	607b      	str	r3, [r7, #4]
 8015b9c:	e010      	b.n	8015bc0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8015b9e:	4b0b      	ldr	r3, [pc, #44]	; (8015bcc <osKernelStart+0x48>)
 8015ba0:	681b      	ldr	r3, [r3, #0]
 8015ba2:	2b01      	cmp	r3, #1
 8015ba4:	d109      	bne.n	8015bba <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8015ba6:	f7ff ffbf 	bl	8015b28 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8015baa:	4b08      	ldr	r3, [pc, #32]	; (8015bcc <osKernelStart+0x48>)
 8015bac:	2202      	movs	r2, #2
 8015bae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8015bb0:	f001 fd64 	bl	801767c <vTaskStartScheduler>
      stat = osOK;
 8015bb4:	2300      	movs	r3, #0
 8015bb6:	607b      	str	r3, [r7, #4]
 8015bb8:	e002      	b.n	8015bc0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8015bba:	f04f 33ff 	mov.w	r3, #4294967295
 8015bbe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8015bc0:	687b      	ldr	r3, [r7, #4]
}
 8015bc2:	4618      	mov	r0, r3
 8015bc4:	3708      	adds	r7, #8
 8015bc6:	46bd      	mov	sp, r7
 8015bc8:	bd80      	pop	{r7, pc}
 8015bca:	bf00      	nop
 8015bcc:	20000868 	.word	0x20000868

08015bd0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8015bd0:	b580      	push	{r7, lr}
 8015bd2:	b08e      	sub	sp, #56	; 0x38
 8015bd4:	af04      	add	r7, sp, #16
 8015bd6:	60f8      	str	r0, [r7, #12]
 8015bd8:	60b9      	str	r1, [r7, #8]
 8015bda:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8015bdc:	2300      	movs	r3, #0
 8015bde:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015be0:	f3ef 8305 	mrs	r3, IPSR
 8015be4:	617b      	str	r3, [r7, #20]
  return(result);
 8015be6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8015be8:	2b00      	cmp	r3, #0
 8015bea:	d17e      	bne.n	8015cea <osThreadNew+0x11a>
 8015bec:	68fb      	ldr	r3, [r7, #12]
 8015bee:	2b00      	cmp	r3, #0
 8015bf0:	d07b      	beq.n	8015cea <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8015bf2:	2380      	movs	r3, #128	; 0x80
 8015bf4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8015bf6:	2318      	movs	r3, #24
 8015bf8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8015bfa:	2300      	movs	r3, #0
 8015bfc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8015bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8015c02:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8015c04:	687b      	ldr	r3, [r7, #4]
 8015c06:	2b00      	cmp	r3, #0
 8015c08:	d045      	beq.n	8015c96 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8015c0a:	687b      	ldr	r3, [r7, #4]
 8015c0c:	681b      	ldr	r3, [r3, #0]
 8015c0e:	2b00      	cmp	r3, #0
 8015c10:	d002      	beq.n	8015c18 <osThreadNew+0x48>
        name = attr->name;
 8015c12:	687b      	ldr	r3, [r7, #4]
 8015c14:	681b      	ldr	r3, [r3, #0]
 8015c16:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	699b      	ldr	r3, [r3, #24]
 8015c1c:	2b00      	cmp	r3, #0
 8015c1e:	d002      	beq.n	8015c26 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8015c20:	687b      	ldr	r3, [r7, #4]
 8015c22:	699b      	ldr	r3, [r3, #24]
 8015c24:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8015c26:	69fb      	ldr	r3, [r7, #28]
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	d008      	beq.n	8015c3e <osThreadNew+0x6e>
 8015c2c:	69fb      	ldr	r3, [r7, #28]
 8015c2e:	2b38      	cmp	r3, #56	; 0x38
 8015c30:	d805      	bhi.n	8015c3e <osThreadNew+0x6e>
 8015c32:	687b      	ldr	r3, [r7, #4]
 8015c34:	685b      	ldr	r3, [r3, #4]
 8015c36:	f003 0301 	and.w	r3, r3, #1
 8015c3a:	2b00      	cmp	r3, #0
 8015c3c:	d001      	beq.n	8015c42 <osThreadNew+0x72>
        return (NULL);
 8015c3e:	2300      	movs	r3, #0
 8015c40:	e054      	b.n	8015cec <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	695b      	ldr	r3, [r3, #20]
 8015c46:	2b00      	cmp	r3, #0
 8015c48:	d003      	beq.n	8015c52 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8015c4a:	687b      	ldr	r3, [r7, #4]
 8015c4c:	695b      	ldr	r3, [r3, #20]
 8015c4e:	089b      	lsrs	r3, r3, #2
 8015c50:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	689b      	ldr	r3, [r3, #8]
 8015c56:	2b00      	cmp	r3, #0
 8015c58:	d00e      	beq.n	8015c78 <osThreadNew+0xa8>
 8015c5a:	687b      	ldr	r3, [r7, #4]
 8015c5c:	68db      	ldr	r3, [r3, #12]
 8015c5e:	2bbb      	cmp	r3, #187	; 0xbb
 8015c60:	d90a      	bls.n	8015c78 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8015c62:	687b      	ldr	r3, [r7, #4]
 8015c64:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d006      	beq.n	8015c78 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8015c6a:	687b      	ldr	r3, [r7, #4]
 8015c6c:	695b      	ldr	r3, [r3, #20]
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	d002      	beq.n	8015c78 <osThreadNew+0xa8>
        mem = 1;
 8015c72:	2301      	movs	r3, #1
 8015c74:	61bb      	str	r3, [r7, #24]
 8015c76:	e010      	b.n	8015c9a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8015c78:	687b      	ldr	r3, [r7, #4]
 8015c7a:	689b      	ldr	r3, [r3, #8]
 8015c7c:	2b00      	cmp	r3, #0
 8015c7e:	d10c      	bne.n	8015c9a <osThreadNew+0xca>
 8015c80:	687b      	ldr	r3, [r7, #4]
 8015c82:	68db      	ldr	r3, [r3, #12]
 8015c84:	2b00      	cmp	r3, #0
 8015c86:	d108      	bne.n	8015c9a <osThreadNew+0xca>
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	691b      	ldr	r3, [r3, #16]
 8015c8c:	2b00      	cmp	r3, #0
 8015c8e:	d104      	bne.n	8015c9a <osThreadNew+0xca>
          mem = 0;
 8015c90:	2300      	movs	r3, #0
 8015c92:	61bb      	str	r3, [r7, #24]
 8015c94:	e001      	b.n	8015c9a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8015c96:	2300      	movs	r3, #0
 8015c98:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8015c9a:	69bb      	ldr	r3, [r7, #24]
 8015c9c:	2b01      	cmp	r3, #1
 8015c9e:	d110      	bne.n	8015cc2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8015ca0:	687b      	ldr	r3, [r7, #4]
 8015ca2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8015ca4:	687a      	ldr	r2, [r7, #4]
 8015ca6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8015ca8:	9202      	str	r2, [sp, #8]
 8015caa:	9301      	str	r3, [sp, #4]
 8015cac:	69fb      	ldr	r3, [r7, #28]
 8015cae:	9300      	str	r3, [sp, #0]
 8015cb0:	68bb      	ldr	r3, [r7, #8]
 8015cb2:	6a3a      	ldr	r2, [r7, #32]
 8015cb4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8015cb6:	68f8      	ldr	r0, [r7, #12]
 8015cb8:	f001 fa82 	bl	80171c0 <xTaskCreateStatic>
 8015cbc:	4603      	mov	r3, r0
 8015cbe:	613b      	str	r3, [r7, #16]
 8015cc0:	e013      	b.n	8015cea <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8015cc2:	69bb      	ldr	r3, [r7, #24]
 8015cc4:	2b00      	cmp	r3, #0
 8015cc6:	d110      	bne.n	8015cea <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8015cc8:	6a3b      	ldr	r3, [r7, #32]
 8015cca:	b29a      	uxth	r2, r3
 8015ccc:	f107 0310 	add.w	r3, r7, #16
 8015cd0:	9301      	str	r3, [sp, #4]
 8015cd2:	69fb      	ldr	r3, [r7, #28]
 8015cd4:	9300      	str	r3, [sp, #0]
 8015cd6:	68bb      	ldr	r3, [r7, #8]
 8015cd8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8015cda:	68f8      	ldr	r0, [r7, #12]
 8015cdc:	f001 facd 	bl	801727a <xTaskCreate>
 8015ce0:	4603      	mov	r3, r0
 8015ce2:	2b01      	cmp	r3, #1
 8015ce4:	d001      	beq.n	8015cea <osThreadNew+0x11a>
            hTask = NULL;
 8015ce6:	2300      	movs	r3, #0
 8015ce8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8015cea:	693b      	ldr	r3, [r7, #16]
}
 8015cec:	4618      	mov	r0, r3
 8015cee:	3728      	adds	r7, #40	; 0x28
 8015cf0:	46bd      	mov	sp, r7
 8015cf2:	bd80      	pop	{r7, pc}

08015cf4 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8015cf4:	b580      	push	{r7, lr}
 8015cf6:	b082      	sub	sp, #8
 8015cf8:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8015cfa:	f002 f91b 	bl	8017f34 <xTaskGetCurrentTaskHandle>
 8015cfe:	6078      	str	r0, [r7, #4]

  return (id);
 8015d00:	687b      	ldr	r3, [r7, #4]
}
 8015d02:	4618      	mov	r0, r3
 8015d04:	3708      	adds	r7, #8
 8015d06:	46bd      	mov	sp, r7
 8015d08:	bd80      	pop	{r7, pc}

08015d0a <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 8015d0a:	b580      	push	{r7, lr}
 8015d0c:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 8015d0e:	2000      	movs	r0, #0
 8015d10:	f001 fc0e 	bl	8017530 <vTaskDelete>
#endif
  for (;;);
 8015d14:	e7fe      	b.n	8015d14 <osThreadExit+0xa>

08015d16 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8015d16:	b580      	push	{r7, lr}
 8015d18:	b084      	sub	sp, #16
 8015d1a:	af00      	add	r7, sp, #0
 8015d1c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015d1e:	f3ef 8305 	mrs	r3, IPSR
 8015d22:	60bb      	str	r3, [r7, #8]
  return(result);
 8015d24:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015d26:	2b00      	cmp	r3, #0
 8015d28:	d003      	beq.n	8015d32 <osDelay+0x1c>
    stat = osErrorISR;
 8015d2a:	f06f 0305 	mvn.w	r3, #5
 8015d2e:	60fb      	str	r3, [r7, #12]
 8015d30:	e007      	b.n	8015d42 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8015d32:	2300      	movs	r3, #0
 8015d34:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d002      	beq.n	8015d42 <osDelay+0x2c>
      vTaskDelay(ticks);
 8015d3c:	6878      	ldr	r0, [r7, #4]
 8015d3e:	f001 fc69 	bl	8017614 <vTaskDelay>
    }
  }

  return (stat);
 8015d42:	68fb      	ldr	r3, [r7, #12]
}
 8015d44:	4618      	mov	r0, r3
 8015d46:	3710      	adds	r7, #16
 8015d48:	46bd      	mov	sp, r7
 8015d4a:	bd80      	pop	{r7, pc}

08015d4c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8015d4c:	b580      	push	{r7, lr}
 8015d4e:	b08a      	sub	sp, #40	; 0x28
 8015d50:	af02      	add	r7, sp, #8
 8015d52:	60f8      	str	r0, [r7, #12]
 8015d54:	60b9      	str	r1, [r7, #8]
 8015d56:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8015d58:	2300      	movs	r3, #0
 8015d5a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015d5c:	f3ef 8305 	mrs	r3, IPSR
 8015d60:	613b      	str	r3, [r7, #16]
  return(result);
 8015d62:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8015d64:	2b00      	cmp	r3, #0
 8015d66:	d175      	bne.n	8015e54 <osSemaphoreNew+0x108>
 8015d68:	68fb      	ldr	r3, [r7, #12]
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d072      	beq.n	8015e54 <osSemaphoreNew+0x108>
 8015d6e:	68ba      	ldr	r2, [r7, #8]
 8015d70:	68fb      	ldr	r3, [r7, #12]
 8015d72:	429a      	cmp	r2, r3
 8015d74:	d86e      	bhi.n	8015e54 <osSemaphoreNew+0x108>
    mem = -1;
 8015d76:	f04f 33ff 	mov.w	r3, #4294967295
 8015d7a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	d015      	beq.n	8015dae <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	689b      	ldr	r3, [r3, #8]
 8015d86:	2b00      	cmp	r3, #0
 8015d88:	d006      	beq.n	8015d98 <osSemaphoreNew+0x4c>
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	68db      	ldr	r3, [r3, #12]
 8015d8e:	2b4f      	cmp	r3, #79	; 0x4f
 8015d90:	d902      	bls.n	8015d98 <osSemaphoreNew+0x4c>
        mem = 1;
 8015d92:	2301      	movs	r3, #1
 8015d94:	61bb      	str	r3, [r7, #24]
 8015d96:	e00c      	b.n	8015db2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8015d98:	687b      	ldr	r3, [r7, #4]
 8015d9a:	689b      	ldr	r3, [r3, #8]
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d108      	bne.n	8015db2 <osSemaphoreNew+0x66>
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	68db      	ldr	r3, [r3, #12]
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d104      	bne.n	8015db2 <osSemaphoreNew+0x66>
          mem = 0;
 8015da8:	2300      	movs	r3, #0
 8015daa:	61bb      	str	r3, [r7, #24]
 8015dac:	e001      	b.n	8015db2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8015dae:	2300      	movs	r3, #0
 8015db0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8015db2:	69bb      	ldr	r3, [r7, #24]
 8015db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015db8:	d04c      	beq.n	8015e54 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8015dba:	68fb      	ldr	r3, [r7, #12]
 8015dbc:	2b01      	cmp	r3, #1
 8015dbe:	d128      	bne.n	8015e12 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8015dc0:	69bb      	ldr	r3, [r7, #24]
 8015dc2:	2b01      	cmp	r3, #1
 8015dc4:	d10a      	bne.n	8015ddc <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	689b      	ldr	r3, [r3, #8]
 8015dca:	2203      	movs	r2, #3
 8015dcc:	9200      	str	r2, [sp, #0]
 8015dce:	2200      	movs	r2, #0
 8015dd0:	2100      	movs	r1, #0
 8015dd2:	2001      	movs	r0, #1
 8015dd4:	f000 fa4e 	bl	8016274 <xQueueGenericCreateStatic>
 8015dd8:	61f8      	str	r0, [r7, #28]
 8015dda:	e005      	b.n	8015de8 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8015ddc:	2203      	movs	r2, #3
 8015dde:	2100      	movs	r1, #0
 8015de0:	2001      	movs	r0, #1
 8015de2:	f000 fabf 	bl	8016364 <xQueueGenericCreate>
 8015de6:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8015de8:	69fb      	ldr	r3, [r7, #28]
 8015dea:	2b00      	cmp	r3, #0
 8015dec:	d022      	beq.n	8015e34 <osSemaphoreNew+0xe8>
 8015dee:	68bb      	ldr	r3, [r7, #8]
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	d01f      	beq.n	8015e34 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8015df4:	2300      	movs	r3, #0
 8015df6:	2200      	movs	r2, #0
 8015df8:	2100      	movs	r1, #0
 8015dfa:	69f8      	ldr	r0, [r7, #28]
 8015dfc:	f000 fb7a 	bl	80164f4 <xQueueGenericSend>
 8015e00:	4603      	mov	r3, r0
 8015e02:	2b01      	cmp	r3, #1
 8015e04:	d016      	beq.n	8015e34 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8015e06:	69f8      	ldr	r0, [r7, #28]
 8015e08:	f001 f806 	bl	8016e18 <vQueueDelete>
            hSemaphore = NULL;
 8015e0c:	2300      	movs	r3, #0
 8015e0e:	61fb      	str	r3, [r7, #28]
 8015e10:	e010      	b.n	8015e34 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8015e12:	69bb      	ldr	r3, [r7, #24]
 8015e14:	2b01      	cmp	r3, #1
 8015e16:	d108      	bne.n	8015e2a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	689b      	ldr	r3, [r3, #8]
 8015e1c:	461a      	mov	r2, r3
 8015e1e:	68b9      	ldr	r1, [r7, #8]
 8015e20:	68f8      	ldr	r0, [r7, #12]
 8015e22:	f000 fafc 	bl	801641e <xQueueCreateCountingSemaphoreStatic>
 8015e26:	61f8      	str	r0, [r7, #28]
 8015e28:	e004      	b.n	8015e34 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8015e2a:	68b9      	ldr	r1, [r7, #8]
 8015e2c:	68f8      	ldr	r0, [r7, #12]
 8015e2e:	f000 fb2d 	bl	801648c <xQueueCreateCountingSemaphore>
 8015e32:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8015e34:	69fb      	ldr	r3, [r7, #28]
 8015e36:	2b00      	cmp	r3, #0
 8015e38:	d00c      	beq.n	8015e54 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	2b00      	cmp	r3, #0
 8015e3e:	d003      	beq.n	8015e48 <osSemaphoreNew+0xfc>
          name = attr->name;
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	681b      	ldr	r3, [r3, #0]
 8015e44:	617b      	str	r3, [r7, #20]
 8015e46:	e001      	b.n	8015e4c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8015e48:	2300      	movs	r3, #0
 8015e4a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8015e4c:	6979      	ldr	r1, [r7, #20]
 8015e4e:	69f8      	ldr	r0, [r7, #28]
 8015e50:	f001 f92e 	bl	80170b0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8015e54:	69fb      	ldr	r3, [r7, #28]
}
 8015e56:	4618      	mov	r0, r3
 8015e58:	3720      	adds	r7, #32
 8015e5a:	46bd      	mov	sp, r7
 8015e5c:	bd80      	pop	{r7, pc}
	...

08015e60 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8015e60:	b580      	push	{r7, lr}
 8015e62:	b086      	sub	sp, #24
 8015e64:	af00      	add	r7, sp, #0
 8015e66:	6078      	str	r0, [r7, #4]
 8015e68:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8015e6e:	2300      	movs	r3, #0
 8015e70:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8015e72:	693b      	ldr	r3, [r7, #16]
 8015e74:	2b00      	cmp	r3, #0
 8015e76:	d103      	bne.n	8015e80 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8015e78:	f06f 0303 	mvn.w	r3, #3
 8015e7c:	617b      	str	r3, [r7, #20]
 8015e7e:	e039      	b.n	8015ef4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015e80:	f3ef 8305 	mrs	r3, IPSR
 8015e84:	60fb      	str	r3, [r7, #12]
  return(result);
 8015e86:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	d022      	beq.n	8015ed2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8015e8c:	683b      	ldr	r3, [r7, #0]
 8015e8e:	2b00      	cmp	r3, #0
 8015e90:	d003      	beq.n	8015e9a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8015e92:	f06f 0303 	mvn.w	r3, #3
 8015e96:	617b      	str	r3, [r7, #20]
 8015e98:	e02c      	b.n	8015ef4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8015e9a:	2300      	movs	r3, #0
 8015e9c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8015e9e:	f107 0308 	add.w	r3, r7, #8
 8015ea2:	461a      	mov	r2, r3
 8015ea4:	2100      	movs	r1, #0
 8015ea6:	6938      	ldr	r0, [r7, #16]
 8015ea8:	f000 ff36 	bl	8016d18 <xQueueReceiveFromISR>
 8015eac:	4603      	mov	r3, r0
 8015eae:	2b01      	cmp	r3, #1
 8015eb0:	d003      	beq.n	8015eba <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8015eb2:	f06f 0302 	mvn.w	r3, #2
 8015eb6:	617b      	str	r3, [r7, #20]
 8015eb8:	e01c      	b.n	8015ef4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8015eba:	68bb      	ldr	r3, [r7, #8]
 8015ebc:	2b00      	cmp	r3, #0
 8015ebe:	d019      	beq.n	8015ef4 <osSemaphoreAcquire+0x94>
 8015ec0:	4b0f      	ldr	r3, [pc, #60]	; (8015f00 <osSemaphoreAcquire+0xa0>)
 8015ec2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015ec6:	601a      	str	r2, [r3, #0]
 8015ec8:	f3bf 8f4f 	dsb	sy
 8015ecc:	f3bf 8f6f 	isb	sy
 8015ed0:	e010      	b.n	8015ef4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8015ed2:	6839      	ldr	r1, [r7, #0]
 8015ed4:	6938      	ldr	r0, [r7, #16]
 8015ed6:	f000 fe13 	bl	8016b00 <xQueueSemaphoreTake>
 8015eda:	4603      	mov	r3, r0
 8015edc:	2b01      	cmp	r3, #1
 8015ede:	d009      	beq.n	8015ef4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8015ee0:	683b      	ldr	r3, [r7, #0]
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	d003      	beq.n	8015eee <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8015ee6:	f06f 0301 	mvn.w	r3, #1
 8015eea:	617b      	str	r3, [r7, #20]
 8015eec:	e002      	b.n	8015ef4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8015eee:	f06f 0302 	mvn.w	r3, #2
 8015ef2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8015ef4:	697b      	ldr	r3, [r7, #20]
}
 8015ef6:	4618      	mov	r0, r3
 8015ef8:	3718      	adds	r7, #24
 8015efa:	46bd      	mov	sp, r7
 8015efc:	bd80      	pop	{r7, pc}
 8015efe:	bf00      	nop
 8015f00:	e000ed04 	.word	0xe000ed04

08015f04 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8015f04:	b580      	push	{r7, lr}
 8015f06:	b086      	sub	sp, #24
 8015f08:	af00      	add	r7, sp, #0
 8015f0a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8015f10:	2300      	movs	r3, #0
 8015f12:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8015f14:	693b      	ldr	r3, [r7, #16]
 8015f16:	2b00      	cmp	r3, #0
 8015f18:	d103      	bne.n	8015f22 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8015f1a:	f06f 0303 	mvn.w	r3, #3
 8015f1e:	617b      	str	r3, [r7, #20]
 8015f20:	e02c      	b.n	8015f7c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015f22:	f3ef 8305 	mrs	r3, IPSR
 8015f26:	60fb      	str	r3, [r7, #12]
  return(result);
 8015f28:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8015f2a:	2b00      	cmp	r3, #0
 8015f2c:	d01a      	beq.n	8015f64 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8015f2e:	2300      	movs	r3, #0
 8015f30:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8015f32:	f107 0308 	add.w	r3, r7, #8
 8015f36:	4619      	mov	r1, r3
 8015f38:	6938      	ldr	r0, [r7, #16]
 8015f3a:	f000 fc74 	bl	8016826 <xQueueGiveFromISR>
 8015f3e:	4603      	mov	r3, r0
 8015f40:	2b01      	cmp	r3, #1
 8015f42:	d003      	beq.n	8015f4c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8015f44:	f06f 0302 	mvn.w	r3, #2
 8015f48:	617b      	str	r3, [r7, #20]
 8015f4a:	e017      	b.n	8015f7c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8015f4c:	68bb      	ldr	r3, [r7, #8]
 8015f4e:	2b00      	cmp	r3, #0
 8015f50:	d014      	beq.n	8015f7c <osSemaphoreRelease+0x78>
 8015f52:	4b0d      	ldr	r3, [pc, #52]	; (8015f88 <osSemaphoreRelease+0x84>)
 8015f54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015f58:	601a      	str	r2, [r3, #0]
 8015f5a:	f3bf 8f4f 	dsb	sy
 8015f5e:	f3bf 8f6f 	isb	sy
 8015f62:	e00b      	b.n	8015f7c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8015f64:	2300      	movs	r3, #0
 8015f66:	2200      	movs	r2, #0
 8015f68:	2100      	movs	r1, #0
 8015f6a:	6938      	ldr	r0, [r7, #16]
 8015f6c:	f000 fac2 	bl	80164f4 <xQueueGenericSend>
 8015f70:	4603      	mov	r3, r0
 8015f72:	2b01      	cmp	r3, #1
 8015f74:	d002      	beq.n	8015f7c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8015f76:	f06f 0302 	mvn.w	r3, #2
 8015f7a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8015f7c:	697b      	ldr	r3, [r7, #20]
}
 8015f7e:	4618      	mov	r0, r3
 8015f80:	3718      	adds	r7, #24
 8015f82:	46bd      	mov	sp, r7
 8015f84:	bd80      	pop	{r7, pc}
 8015f86:	bf00      	nop
 8015f88:	e000ed04 	.word	0xe000ed04

08015f8c <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8015f8c:	b580      	push	{r7, lr}
 8015f8e:	b086      	sub	sp, #24
 8015f90:	af00      	add	r7, sp, #0
 8015f92:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015f98:	f3ef 8305 	mrs	r3, IPSR
 8015f9c:	60fb      	str	r3, [r7, #12]
  return(result);
 8015f9e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8015fa0:	2b00      	cmp	r3, #0
 8015fa2:	d003      	beq.n	8015fac <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8015fa4:	f06f 0305 	mvn.w	r3, #5
 8015fa8:	617b      	str	r3, [r7, #20]
 8015faa:	e00e      	b.n	8015fca <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8015fac:	693b      	ldr	r3, [r7, #16]
 8015fae:	2b00      	cmp	r3, #0
 8015fb0:	d103      	bne.n	8015fba <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8015fb2:	f06f 0303 	mvn.w	r3, #3
 8015fb6:	617b      	str	r3, [r7, #20]
 8015fb8:	e007      	b.n	8015fca <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8015fba:	6938      	ldr	r0, [r7, #16]
 8015fbc:	f001 f8a2 	bl	8017104 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8015fc0:	2300      	movs	r3, #0
 8015fc2:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8015fc4:	6938      	ldr	r0, [r7, #16]
 8015fc6:	f000 ff27 	bl	8016e18 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8015fca:	697b      	ldr	r3, [r7, #20]
}
 8015fcc:	4618      	mov	r0, r3
 8015fce:	3718      	adds	r7, #24
 8015fd0:	46bd      	mov	sp, r7
 8015fd2:	bd80      	pop	{r7, pc}

08015fd4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8015fd4:	b480      	push	{r7}
 8015fd6:	b085      	sub	sp, #20
 8015fd8:	af00      	add	r7, sp, #0
 8015fda:	60f8      	str	r0, [r7, #12]
 8015fdc:	60b9      	str	r1, [r7, #8]
 8015fde:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8015fe0:	68fb      	ldr	r3, [r7, #12]
 8015fe2:	4a07      	ldr	r2, [pc, #28]	; (8016000 <vApplicationGetIdleTaskMemory+0x2c>)
 8015fe4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8015fe6:	68bb      	ldr	r3, [r7, #8]
 8015fe8:	4a06      	ldr	r2, [pc, #24]	; (8016004 <vApplicationGetIdleTaskMemory+0x30>)
 8015fea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	2280      	movs	r2, #128	; 0x80
 8015ff0:	601a      	str	r2, [r3, #0]
}
 8015ff2:	bf00      	nop
 8015ff4:	3714      	adds	r7, #20
 8015ff6:	46bd      	mov	sp, r7
 8015ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ffc:	4770      	bx	lr
 8015ffe:	bf00      	nop
 8016000:	2000086c 	.word	0x2000086c
 8016004:	20000928 	.word	0x20000928

08016008 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8016008:	b480      	push	{r7}
 801600a:	b085      	sub	sp, #20
 801600c:	af00      	add	r7, sp, #0
 801600e:	60f8      	str	r0, [r7, #12]
 8016010:	60b9      	str	r1, [r7, #8]
 8016012:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8016014:	68fb      	ldr	r3, [r7, #12]
 8016016:	4a07      	ldr	r2, [pc, #28]	; (8016034 <vApplicationGetTimerTaskMemory+0x2c>)
 8016018:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801601a:	68bb      	ldr	r3, [r7, #8]
 801601c:	4a06      	ldr	r2, [pc, #24]	; (8016038 <vApplicationGetTimerTaskMemory+0x30>)
 801601e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016026:	601a      	str	r2, [r3, #0]
}
 8016028:	bf00      	nop
 801602a:	3714      	adds	r7, #20
 801602c:	46bd      	mov	sp, r7
 801602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016032:	4770      	bx	lr
 8016034:	20000b28 	.word	0x20000b28
 8016038:	20000be4 	.word	0x20000be4

0801603c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801603c:	b480      	push	{r7}
 801603e:	b083      	sub	sp, #12
 8016040:	af00      	add	r7, sp, #0
 8016042:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016044:	687b      	ldr	r3, [r7, #4]
 8016046:	f103 0208 	add.w	r2, r3, #8
 801604a:	687b      	ldr	r3, [r7, #4]
 801604c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	f04f 32ff 	mov.w	r2, #4294967295
 8016054:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016056:	687b      	ldr	r3, [r7, #4]
 8016058:	f103 0208 	add.w	r2, r3, #8
 801605c:	687b      	ldr	r3, [r7, #4]
 801605e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	f103 0208 	add.w	r2, r3, #8
 8016066:	687b      	ldr	r3, [r7, #4]
 8016068:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	2200      	movs	r2, #0
 801606e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8016070:	bf00      	nop
 8016072:	370c      	adds	r7, #12
 8016074:	46bd      	mov	sp, r7
 8016076:	f85d 7b04 	ldr.w	r7, [sp], #4
 801607a:	4770      	bx	lr

0801607c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801607c:	b480      	push	{r7}
 801607e:	b083      	sub	sp, #12
 8016080:	af00      	add	r7, sp, #0
 8016082:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	2200      	movs	r2, #0
 8016088:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801608a:	bf00      	nop
 801608c:	370c      	adds	r7, #12
 801608e:	46bd      	mov	sp, r7
 8016090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016094:	4770      	bx	lr

08016096 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8016096:	b480      	push	{r7}
 8016098:	b085      	sub	sp, #20
 801609a:	af00      	add	r7, sp, #0
 801609c:	6078      	str	r0, [r7, #4]
 801609e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80160a0:	687b      	ldr	r3, [r7, #4]
 80160a2:	685b      	ldr	r3, [r3, #4]
 80160a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80160a6:	683b      	ldr	r3, [r7, #0]
 80160a8:	68fa      	ldr	r2, [r7, #12]
 80160aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80160ac:	68fb      	ldr	r3, [r7, #12]
 80160ae:	689a      	ldr	r2, [r3, #8]
 80160b0:	683b      	ldr	r3, [r7, #0]
 80160b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80160b4:	68fb      	ldr	r3, [r7, #12]
 80160b6:	689b      	ldr	r3, [r3, #8]
 80160b8:	683a      	ldr	r2, [r7, #0]
 80160ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80160bc:	68fb      	ldr	r3, [r7, #12]
 80160be:	683a      	ldr	r2, [r7, #0]
 80160c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80160c2:	683b      	ldr	r3, [r7, #0]
 80160c4:	687a      	ldr	r2, [r7, #4]
 80160c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	681b      	ldr	r3, [r3, #0]
 80160cc:	1c5a      	adds	r2, r3, #1
 80160ce:	687b      	ldr	r3, [r7, #4]
 80160d0:	601a      	str	r2, [r3, #0]
}
 80160d2:	bf00      	nop
 80160d4:	3714      	adds	r7, #20
 80160d6:	46bd      	mov	sp, r7
 80160d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160dc:	4770      	bx	lr

080160de <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80160de:	b480      	push	{r7}
 80160e0:	b085      	sub	sp, #20
 80160e2:	af00      	add	r7, sp, #0
 80160e4:	6078      	str	r0, [r7, #4]
 80160e6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80160e8:	683b      	ldr	r3, [r7, #0]
 80160ea:	681b      	ldr	r3, [r3, #0]
 80160ec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80160ee:	68bb      	ldr	r3, [r7, #8]
 80160f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80160f4:	d103      	bne.n	80160fe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	691b      	ldr	r3, [r3, #16]
 80160fa:	60fb      	str	r3, [r7, #12]
 80160fc:	e00c      	b.n	8016118 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	3308      	adds	r3, #8
 8016102:	60fb      	str	r3, [r7, #12]
 8016104:	e002      	b.n	801610c <vListInsert+0x2e>
 8016106:	68fb      	ldr	r3, [r7, #12]
 8016108:	685b      	ldr	r3, [r3, #4]
 801610a:	60fb      	str	r3, [r7, #12]
 801610c:	68fb      	ldr	r3, [r7, #12]
 801610e:	685b      	ldr	r3, [r3, #4]
 8016110:	681b      	ldr	r3, [r3, #0]
 8016112:	68ba      	ldr	r2, [r7, #8]
 8016114:	429a      	cmp	r2, r3
 8016116:	d2f6      	bcs.n	8016106 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8016118:	68fb      	ldr	r3, [r7, #12]
 801611a:	685a      	ldr	r2, [r3, #4]
 801611c:	683b      	ldr	r3, [r7, #0]
 801611e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8016120:	683b      	ldr	r3, [r7, #0]
 8016122:	685b      	ldr	r3, [r3, #4]
 8016124:	683a      	ldr	r2, [r7, #0]
 8016126:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8016128:	683b      	ldr	r3, [r7, #0]
 801612a:	68fa      	ldr	r2, [r7, #12]
 801612c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801612e:	68fb      	ldr	r3, [r7, #12]
 8016130:	683a      	ldr	r2, [r7, #0]
 8016132:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8016134:	683b      	ldr	r3, [r7, #0]
 8016136:	687a      	ldr	r2, [r7, #4]
 8016138:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	681b      	ldr	r3, [r3, #0]
 801613e:	1c5a      	adds	r2, r3, #1
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	601a      	str	r2, [r3, #0]
}
 8016144:	bf00      	nop
 8016146:	3714      	adds	r7, #20
 8016148:	46bd      	mov	sp, r7
 801614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801614e:	4770      	bx	lr

08016150 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8016150:	b480      	push	{r7}
 8016152:	b085      	sub	sp, #20
 8016154:	af00      	add	r7, sp, #0
 8016156:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	691b      	ldr	r3, [r3, #16]
 801615c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	685b      	ldr	r3, [r3, #4]
 8016162:	687a      	ldr	r2, [r7, #4]
 8016164:	6892      	ldr	r2, [r2, #8]
 8016166:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	689b      	ldr	r3, [r3, #8]
 801616c:	687a      	ldr	r2, [r7, #4]
 801616e:	6852      	ldr	r2, [r2, #4]
 8016170:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8016172:	68fb      	ldr	r3, [r7, #12]
 8016174:	685b      	ldr	r3, [r3, #4]
 8016176:	687a      	ldr	r2, [r7, #4]
 8016178:	429a      	cmp	r2, r3
 801617a:	d103      	bne.n	8016184 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801617c:	687b      	ldr	r3, [r7, #4]
 801617e:	689a      	ldr	r2, [r3, #8]
 8016180:	68fb      	ldr	r3, [r7, #12]
 8016182:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	2200      	movs	r2, #0
 8016188:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801618a:	68fb      	ldr	r3, [r7, #12]
 801618c:	681b      	ldr	r3, [r3, #0]
 801618e:	1e5a      	subs	r2, r3, #1
 8016190:	68fb      	ldr	r3, [r7, #12]
 8016192:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8016194:	68fb      	ldr	r3, [r7, #12]
 8016196:	681b      	ldr	r3, [r3, #0]
}
 8016198:	4618      	mov	r0, r3
 801619a:	3714      	adds	r7, #20
 801619c:	46bd      	mov	sp, r7
 801619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161a2:	4770      	bx	lr

080161a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80161a4:	b580      	push	{r7, lr}
 80161a6:	b084      	sub	sp, #16
 80161a8:	af00      	add	r7, sp, #0
 80161aa:	6078      	str	r0, [r7, #4]
 80161ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80161ae:	687b      	ldr	r3, [r7, #4]
 80161b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80161b2:	68fb      	ldr	r3, [r7, #12]
 80161b4:	2b00      	cmp	r3, #0
 80161b6:	d10a      	bne.n	80161ce <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80161b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80161bc:	f383 8811 	msr	BASEPRI, r3
 80161c0:	f3bf 8f6f 	isb	sy
 80161c4:	f3bf 8f4f 	dsb	sy
 80161c8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80161ca:	bf00      	nop
 80161cc:	e7fe      	b.n	80161cc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80161ce:	f002 fd19 	bl	8018c04 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80161d2:	68fb      	ldr	r3, [r7, #12]
 80161d4:	681a      	ldr	r2, [r3, #0]
 80161d6:	68fb      	ldr	r3, [r7, #12]
 80161d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80161da:	68f9      	ldr	r1, [r7, #12]
 80161dc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80161de:	fb01 f303 	mul.w	r3, r1, r3
 80161e2:	441a      	add	r2, r3
 80161e4:	68fb      	ldr	r3, [r7, #12]
 80161e6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80161e8:	68fb      	ldr	r3, [r7, #12]
 80161ea:	2200      	movs	r2, #0
 80161ec:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80161ee:	68fb      	ldr	r3, [r7, #12]
 80161f0:	681a      	ldr	r2, [r3, #0]
 80161f2:	68fb      	ldr	r3, [r7, #12]
 80161f4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80161f6:	68fb      	ldr	r3, [r7, #12]
 80161f8:	681a      	ldr	r2, [r3, #0]
 80161fa:	68fb      	ldr	r3, [r7, #12]
 80161fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80161fe:	3b01      	subs	r3, #1
 8016200:	68f9      	ldr	r1, [r7, #12]
 8016202:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8016204:	fb01 f303 	mul.w	r3, r1, r3
 8016208:	441a      	add	r2, r3
 801620a:	68fb      	ldr	r3, [r7, #12]
 801620c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801620e:	68fb      	ldr	r3, [r7, #12]
 8016210:	22ff      	movs	r2, #255	; 0xff
 8016212:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8016216:	68fb      	ldr	r3, [r7, #12]
 8016218:	22ff      	movs	r2, #255	; 0xff
 801621a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 801621e:	683b      	ldr	r3, [r7, #0]
 8016220:	2b00      	cmp	r3, #0
 8016222:	d114      	bne.n	801624e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016224:	68fb      	ldr	r3, [r7, #12]
 8016226:	691b      	ldr	r3, [r3, #16]
 8016228:	2b00      	cmp	r3, #0
 801622a:	d01a      	beq.n	8016262 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801622c:	68fb      	ldr	r3, [r7, #12]
 801622e:	3310      	adds	r3, #16
 8016230:	4618      	mov	r0, r3
 8016232:	f001 fcbd 	bl	8017bb0 <xTaskRemoveFromEventList>
 8016236:	4603      	mov	r3, r0
 8016238:	2b00      	cmp	r3, #0
 801623a:	d012      	beq.n	8016262 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801623c:	4b0c      	ldr	r3, [pc, #48]	; (8016270 <xQueueGenericReset+0xcc>)
 801623e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016242:	601a      	str	r2, [r3, #0]
 8016244:	f3bf 8f4f 	dsb	sy
 8016248:	f3bf 8f6f 	isb	sy
 801624c:	e009      	b.n	8016262 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801624e:	68fb      	ldr	r3, [r7, #12]
 8016250:	3310      	adds	r3, #16
 8016252:	4618      	mov	r0, r3
 8016254:	f7ff fef2 	bl	801603c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8016258:	68fb      	ldr	r3, [r7, #12]
 801625a:	3324      	adds	r3, #36	; 0x24
 801625c:	4618      	mov	r0, r3
 801625e:	f7ff feed 	bl	801603c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8016262:	f002 fcff 	bl	8018c64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8016266:	2301      	movs	r3, #1
}
 8016268:	4618      	mov	r0, r3
 801626a:	3710      	adds	r7, #16
 801626c:	46bd      	mov	sp, r7
 801626e:	bd80      	pop	{r7, pc}
 8016270:	e000ed04 	.word	0xe000ed04

08016274 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8016274:	b580      	push	{r7, lr}
 8016276:	b08e      	sub	sp, #56	; 0x38
 8016278:	af02      	add	r7, sp, #8
 801627a:	60f8      	str	r0, [r7, #12]
 801627c:	60b9      	str	r1, [r7, #8]
 801627e:	607a      	str	r2, [r7, #4]
 8016280:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8016282:	68fb      	ldr	r3, [r7, #12]
 8016284:	2b00      	cmp	r3, #0
 8016286:	d10a      	bne.n	801629e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8016288:	f04f 0350 	mov.w	r3, #80	; 0x50
 801628c:	f383 8811 	msr	BASEPRI, r3
 8016290:	f3bf 8f6f 	isb	sy
 8016294:	f3bf 8f4f 	dsb	sy
 8016298:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801629a:	bf00      	nop
 801629c:	e7fe      	b.n	801629c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801629e:	683b      	ldr	r3, [r7, #0]
 80162a0:	2b00      	cmp	r3, #0
 80162a2:	d10a      	bne.n	80162ba <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80162a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80162a8:	f383 8811 	msr	BASEPRI, r3
 80162ac:	f3bf 8f6f 	isb	sy
 80162b0:	f3bf 8f4f 	dsb	sy
 80162b4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80162b6:	bf00      	nop
 80162b8:	e7fe      	b.n	80162b8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	2b00      	cmp	r3, #0
 80162be:	d002      	beq.n	80162c6 <xQueueGenericCreateStatic+0x52>
 80162c0:	68bb      	ldr	r3, [r7, #8]
 80162c2:	2b00      	cmp	r3, #0
 80162c4:	d001      	beq.n	80162ca <xQueueGenericCreateStatic+0x56>
 80162c6:	2301      	movs	r3, #1
 80162c8:	e000      	b.n	80162cc <xQueueGenericCreateStatic+0x58>
 80162ca:	2300      	movs	r3, #0
 80162cc:	2b00      	cmp	r3, #0
 80162ce:	d10a      	bne.n	80162e6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80162d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80162d4:	f383 8811 	msr	BASEPRI, r3
 80162d8:	f3bf 8f6f 	isb	sy
 80162dc:	f3bf 8f4f 	dsb	sy
 80162e0:	623b      	str	r3, [r7, #32]
}
 80162e2:	bf00      	nop
 80162e4:	e7fe      	b.n	80162e4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80162e6:	687b      	ldr	r3, [r7, #4]
 80162e8:	2b00      	cmp	r3, #0
 80162ea:	d102      	bne.n	80162f2 <xQueueGenericCreateStatic+0x7e>
 80162ec:	68bb      	ldr	r3, [r7, #8]
 80162ee:	2b00      	cmp	r3, #0
 80162f0:	d101      	bne.n	80162f6 <xQueueGenericCreateStatic+0x82>
 80162f2:	2301      	movs	r3, #1
 80162f4:	e000      	b.n	80162f8 <xQueueGenericCreateStatic+0x84>
 80162f6:	2300      	movs	r3, #0
 80162f8:	2b00      	cmp	r3, #0
 80162fa:	d10a      	bne.n	8016312 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80162fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016300:	f383 8811 	msr	BASEPRI, r3
 8016304:	f3bf 8f6f 	isb	sy
 8016308:	f3bf 8f4f 	dsb	sy
 801630c:	61fb      	str	r3, [r7, #28]
}
 801630e:	bf00      	nop
 8016310:	e7fe      	b.n	8016310 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8016312:	2350      	movs	r3, #80	; 0x50
 8016314:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8016316:	697b      	ldr	r3, [r7, #20]
 8016318:	2b50      	cmp	r3, #80	; 0x50
 801631a:	d00a      	beq.n	8016332 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 801631c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016320:	f383 8811 	msr	BASEPRI, r3
 8016324:	f3bf 8f6f 	isb	sy
 8016328:	f3bf 8f4f 	dsb	sy
 801632c:	61bb      	str	r3, [r7, #24]
}
 801632e:	bf00      	nop
 8016330:	e7fe      	b.n	8016330 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8016332:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8016334:	683b      	ldr	r3, [r7, #0]
 8016336:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8016338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801633a:	2b00      	cmp	r3, #0
 801633c:	d00d      	beq.n	801635a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801633e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016340:	2201      	movs	r2, #1
 8016342:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8016346:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801634a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801634c:	9300      	str	r3, [sp, #0]
 801634e:	4613      	mov	r3, r2
 8016350:	687a      	ldr	r2, [r7, #4]
 8016352:	68b9      	ldr	r1, [r7, #8]
 8016354:	68f8      	ldr	r0, [r7, #12]
 8016356:	f000 f83f 	bl	80163d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801635a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 801635c:	4618      	mov	r0, r3
 801635e:	3730      	adds	r7, #48	; 0x30
 8016360:	46bd      	mov	sp, r7
 8016362:	bd80      	pop	{r7, pc}

08016364 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8016364:	b580      	push	{r7, lr}
 8016366:	b08a      	sub	sp, #40	; 0x28
 8016368:	af02      	add	r7, sp, #8
 801636a:	60f8      	str	r0, [r7, #12]
 801636c:	60b9      	str	r1, [r7, #8]
 801636e:	4613      	mov	r3, r2
 8016370:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8016372:	68fb      	ldr	r3, [r7, #12]
 8016374:	2b00      	cmp	r3, #0
 8016376:	d10a      	bne.n	801638e <xQueueGenericCreate+0x2a>
	__asm volatile
 8016378:	f04f 0350 	mov.w	r3, #80	; 0x50
 801637c:	f383 8811 	msr	BASEPRI, r3
 8016380:	f3bf 8f6f 	isb	sy
 8016384:	f3bf 8f4f 	dsb	sy
 8016388:	613b      	str	r3, [r7, #16]
}
 801638a:	bf00      	nop
 801638c:	e7fe      	b.n	801638c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801638e:	68fb      	ldr	r3, [r7, #12]
 8016390:	68ba      	ldr	r2, [r7, #8]
 8016392:	fb02 f303 	mul.w	r3, r2, r3
 8016396:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8016398:	69fb      	ldr	r3, [r7, #28]
 801639a:	3350      	adds	r3, #80	; 0x50
 801639c:	4618      	mov	r0, r3
 801639e:	f002 fd53 	bl	8018e48 <pvPortMalloc>
 80163a2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80163a4:	69bb      	ldr	r3, [r7, #24]
 80163a6:	2b00      	cmp	r3, #0
 80163a8:	d011      	beq.n	80163ce <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80163aa:	69bb      	ldr	r3, [r7, #24]
 80163ac:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80163ae:	697b      	ldr	r3, [r7, #20]
 80163b0:	3350      	adds	r3, #80	; 0x50
 80163b2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80163b4:	69bb      	ldr	r3, [r7, #24]
 80163b6:	2200      	movs	r2, #0
 80163b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80163bc:	79fa      	ldrb	r2, [r7, #7]
 80163be:	69bb      	ldr	r3, [r7, #24]
 80163c0:	9300      	str	r3, [sp, #0]
 80163c2:	4613      	mov	r3, r2
 80163c4:	697a      	ldr	r2, [r7, #20]
 80163c6:	68b9      	ldr	r1, [r7, #8]
 80163c8:	68f8      	ldr	r0, [r7, #12]
 80163ca:	f000 f805 	bl	80163d8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80163ce:	69bb      	ldr	r3, [r7, #24]
	}
 80163d0:	4618      	mov	r0, r3
 80163d2:	3720      	adds	r7, #32
 80163d4:	46bd      	mov	sp, r7
 80163d6:	bd80      	pop	{r7, pc}

080163d8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80163d8:	b580      	push	{r7, lr}
 80163da:	b084      	sub	sp, #16
 80163dc:	af00      	add	r7, sp, #0
 80163de:	60f8      	str	r0, [r7, #12]
 80163e0:	60b9      	str	r1, [r7, #8]
 80163e2:	607a      	str	r2, [r7, #4]
 80163e4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80163e6:	68bb      	ldr	r3, [r7, #8]
 80163e8:	2b00      	cmp	r3, #0
 80163ea:	d103      	bne.n	80163f4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80163ec:	69bb      	ldr	r3, [r7, #24]
 80163ee:	69ba      	ldr	r2, [r7, #24]
 80163f0:	601a      	str	r2, [r3, #0]
 80163f2:	e002      	b.n	80163fa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80163f4:	69bb      	ldr	r3, [r7, #24]
 80163f6:	687a      	ldr	r2, [r7, #4]
 80163f8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80163fa:	69bb      	ldr	r3, [r7, #24]
 80163fc:	68fa      	ldr	r2, [r7, #12]
 80163fe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8016400:	69bb      	ldr	r3, [r7, #24]
 8016402:	68ba      	ldr	r2, [r7, #8]
 8016404:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8016406:	2101      	movs	r1, #1
 8016408:	69b8      	ldr	r0, [r7, #24]
 801640a:	f7ff fecb 	bl	80161a4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801640e:	69bb      	ldr	r3, [r7, #24]
 8016410:	78fa      	ldrb	r2, [r7, #3]
 8016412:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8016416:	bf00      	nop
 8016418:	3710      	adds	r7, #16
 801641a:	46bd      	mov	sp, r7
 801641c:	bd80      	pop	{r7, pc}

0801641e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 801641e:	b580      	push	{r7, lr}
 8016420:	b08a      	sub	sp, #40	; 0x28
 8016422:	af02      	add	r7, sp, #8
 8016424:	60f8      	str	r0, [r7, #12]
 8016426:	60b9      	str	r1, [r7, #8]
 8016428:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 801642a:	68fb      	ldr	r3, [r7, #12]
 801642c:	2b00      	cmp	r3, #0
 801642e:	d10a      	bne.n	8016446 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8016430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016434:	f383 8811 	msr	BASEPRI, r3
 8016438:	f3bf 8f6f 	isb	sy
 801643c:	f3bf 8f4f 	dsb	sy
 8016440:	61bb      	str	r3, [r7, #24]
}
 8016442:	bf00      	nop
 8016444:	e7fe      	b.n	8016444 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8016446:	68ba      	ldr	r2, [r7, #8]
 8016448:	68fb      	ldr	r3, [r7, #12]
 801644a:	429a      	cmp	r2, r3
 801644c:	d90a      	bls.n	8016464 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 801644e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016452:	f383 8811 	msr	BASEPRI, r3
 8016456:	f3bf 8f6f 	isb	sy
 801645a:	f3bf 8f4f 	dsb	sy
 801645e:	617b      	str	r3, [r7, #20]
}
 8016460:	bf00      	nop
 8016462:	e7fe      	b.n	8016462 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8016464:	2302      	movs	r3, #2
 8016466:	9300      	str	r3, [sp, #0]
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	2200      	movs	r2, #0
 801646c:	2100      	movs	r1, #0
 801646e:	68f8      	ldr	r0, [r7, #12]
 8016470:	f7ff ff00 	bl	8016274 <xQueueGenericCreateStatic>
 8016474:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8016476:	69fb      	ldr	r3, [r7, #28]
 8016478:	2b00      	cmp	r3, #0
 801647a:	d002      	beq.n	8016482 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801647c:	69fb      	ldr	r3, [r7, #28]
 801647e:	68ba      	ldr	r2, [r7, #8]
 8016480:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8016482:	69fb      	ldr	r3, [r7, #28]
	}
 8016484:	4618      	mov	r0, r3
 8016486:	3720      	adds	r7, #32
 8016488:	46bd      	mov	sp, r7
 801648a:	bd80      	pop	{r7, pc}

0801648c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 801648c:	b580      	push	{r7, lr}
 801648e:	b086      	sub	sp, #24
 8016490:	af00      	add	r7, sp, #0
 8016492:	6078      	str	r0, [r7, #4]
 8016494:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	2b00      	cmp	r3, #0
 801649a:	d10a      	bne.n	80164b2 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 801649c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164a0:	f383 8811 	msr	BASEPRI, r3
 80164a4:	f3bf 8f6f 	isb	sy
 80164a8:	f3bf 8f4f 	dsb	sy
 80164ac:	613b      	str	r3, [r7, #16]
}
 80164ae:	bf00      	nop
 80164b0:	e7fe      	b.n	80164b0 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80164b2:	683a      	ldr	r2, [r7, #0]
 80164b4:	687b      	ldr	r3, [r7, #4]
 80164b6:	429a      	cmp	r2, r3
 80164b8:	d90a      	bls.n	80164d0 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80164ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164be:	f383 8811 	msr	BASEPRI, r3
 80164c2:	f3bf 8f6f 	isb	sy
 80164c6:	f3bf 8f4f 	dsb	sy
 80164ca:	60fb      	str	r3, [r7, #12]
}
 80164cc:	bf00      	nop
 80164ce:	e7fe      	b.n	80164ce <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80164d0:	2202      	movs	r2, #2
 80164d2:	2100      	movs	r1, #0
 80164d4:	6878      	ldr	r0, [r7, #4]
 80164d6:	f7ff ff45 	bl	8016364 <xQueueGenericCreate>
 80164da:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80164dc:	697b      	ldr	r3, [r7, #20]
 80164de:	2b00      	cmp	r3, #0
 80164e0:	d002      	beq.n	80164e8 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80164e2:	697b      	ldr	r3, [r7, #20]
 80164e4:	683a      	ldr	r2, [r7, #0]
 80164e6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80164e8:	697b      	ldr	r3, [r7, #20]
	}
 80164ea:	4618      	mov	r0, r3
 80164ec:	3718      	adds	r7, #24
 80164ee:	46bd      	mov	sp, r7
 80164f0:	bd80      	pop	{r7, pc}
	...

080164f4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80164f4:	b580      	push	{r7, lr}
 80164f6:	b08e      	sub	sp, #56	; 0x38
 80164f8:	af00      	add	r7, sp, #0
 80164fa:	60f8      	str	r0, [r7, #12]
 80164fc:	60b9      	str	r1, [r7, #8]
 80164fe:	607a      	str	r2, [r7, #4]
 8016500:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8016502:	2300      	movs	r3, #0
 8016504:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016506:	68fb      	ldr	r3, [r7, #12]
 8016508:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801650a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801650c:	2b00      	cmp	r3, #0
 801650e:	d10a      	bne.n	8016526 <xQueueGenericSend+0x32>
	__asm volatile
 8016510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016514:	f383 8811 	msr	BASEPRI, r3
 8016518:	f3bf 8f6f 	isb	sy
 801651c:	f3bf 8f4f 	dsb	sy
 8016520:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8016522:	bf00      	nop
 8016524:	e7fe      	b.n	8016524 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016526:	68bb      	ldr	r3, [r7, #8]
 8016528:	2b00      	cmp	r3, #0
 801652a:	d103      	bne.n	8016534 <xQueueGenericSend+0x40>
 801652c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801652e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016530:	2b00      	cmp	r3, #0
 8016532:	d101      	bne.n	8016538 <xQueueGenericSend+0x44>
 8016534:	2301      	movs	r3, #1
 8016536:	e000      	b.n	801653a <xQueueGenericSend+0x46>
 8016538:	2300      	movs	r3, #0
 801653a:	2b00      	cmp	r3, #0
 801653c:	d10a      	bne.n	8016554 <xQueueGenericSend+0x60>
	__asm volatile
 801653e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016542:	f383 8811 	msr	BASEPRI, r3
 8016546:	f3bf 8f6f 	isb	sy
 801654a:	f3bf 8f4f 	dsb	sy
 801654e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8016550:	bf00      	nop
 8016552:	e7fe      	b.n	8016552 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016554:	683b      	ldr	r3, [r7, #0]
 8016556:	2b02      	cmp	r3, #2
 8016558:	d103      	bne.n	8016562 <xQueueGenericSend+0x6e>
 801655a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801655c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801655e:	2b01      	cmp	r3, #1
 8016560:	d101      	bne.n	8016566 <xQueueGenericSend+0x72>
 8016562:	2301      	movs	r3, #1
 8016564:	e000      	b.n	8016568 <xQueueGenericSend+0x74>
 8016566:	2300      	movs	r3, #0
 8016568:	2b00      	cmp	r3, #0
 801656a:	d10a      	bne.n	8016582 <xQueueGenericSend+0x8e>
	__asm volatile
 801656c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016570:	f383 8811 	msr	BASEPRI, r3
 8016574:	f3bf 8f6f 	isb	sy
 8016578:	f3bf 8f4f 	dsb	sy
 801657c:	623b      	str	r3, [r7, #32]
}
 801657e:	bf00      	nop
 8016580:	e7fe      	b.n	8016580 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016582:	f001 fce7 	bl	8017f54 <xTaskGetSchedulerState>
 8016586:	4603      	mov	r3, r0
 8016588:	2b00      	cmp	r3, #0
 801658a:	d102      	bne.n	8016592 <xQueueGenericSend+0x9e>
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	2b00      	cmp	r3, #0
 8016590:	d101      	bne.n	8016596 <xQueueGenericSend+0xa2>
 8016592:	2301      	movs	r3, #1
 8016594:	e000      	b.n	8016598 <xQueueGenericSend+0xa4>
 8016596:	2300      	movs	r3, #0
 8016598:	2b00      	cmp	r3, #0
 801659a:	d10a      	bne.n	80165b2 <xQueueGenericSend+0xbe>
	__asm volatile
 801659c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80165a0:	f383 8811 	msr	BASEPRI, r3
 80165a4:	f3bf 8f6f 	isb	sy
 80165a8:	f3bf 8f4f 	dsb	sy
 80165ac:	61fb      	str	r3, [r7, #28]
}
 80165ae:	bf00      	nop
 80165b0:	e7fe      	b.n	80165b0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80165b2:	f002 fb27 	bl	8018c04 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80165b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80165b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80165ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80165bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80165be:	429a      	cmp	r2, r3
 80165c0:	d302      	bcc.n	80165c8 <xQueueGenericSend+0xd4>
 80165c2:	683b      	ldr	r3, [r7, #0]
 80165c4:	2b02      	cmp	r3, #2
 80165c6:	d129      	bne.n	801661c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80165c8:	683a      	ldr	r2, [r7, #0]
 80165ca:	68b9      	ldr	r1, [r7, #8]
 80165cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80165ce:	f000 fc5e 	bl	8016e8e <prvCopyDataToQueue>
 80165d2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80165d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80165d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80165d8:	2b00      	cmp	r3, #0
 80165da:	d010      	beq.n	80165fe <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80165dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80165de:	3324      	adds	r3, #36	; 0x24
 80165e0:	4618      	mov	r0, r3
 80165e2:	f001 fae5 	bl	8017bb0 <xTaskRemoveFromEventList>
 80165e6:	4603      	mov	r3, r0
 80165e8:	2b00      	cmp	r3, #0
 80165ea:	d013      	beq.n	8016614 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80165ec:	4b3f      	ldr	r3, [pc, #252]	; (80166ec <xQueueGenericSend+0x1f8>)
 80165ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80165f2:	601a      	str	r2, [r3, #0]
 80165f4:	f3bf 8f4f 	dsb	sy
 80165f8:	f3bf 8f6f 	isb	sy
 80165fc:	e00a      	b.n	8016614 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80165fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016600:	2b00      	cmp	r3, #0
 8016602:	d007      	beq.n	8016614 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8016604:	4b39      	ldr	r3, [pc, #228]	; (80166ec <xQueueGenericSend+0x1f8>)
 8016606:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801660a:	601a      	str	r2, [r3, #0]
 801660c:	f3bf 8f4f 	dsb	sy
 8016610:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8016614:	f002 fb26 	bl	8018c64 <vPortExitCritical>
				return pdPASS;
 8016618:	2301      	movs	r3, #1
 801661a:	e063      	b.n	80166e4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	2b00      	cmp	r3, #0
 8016620:	d103      	bne.n	801662a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016622:	f002 fb1f 	bl	8018c64 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8016626:	2300      	movs	r3, #0
 8016628:	e05c      	b.n	80166e4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801662a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801662c:	2b00      	cmp	r3, #0
 801662e:	d106      	bne.n	801663e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016630:	f107 0314 	add.w	r3, r7, #20
 8016634:	4618      	mov	r0, r3
 8016636:	f001 fb1f 	bl	8017c78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801663a:	2301      	movs	r3, #1
 801663c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801663e:	f002 fb11 	bl	8018c64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016642:	f001 f88b 	bl	801775c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016646:	f002 fadd 	bl	8018c04 <vPortEnterCritical>
 801664a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801664c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016650:	b25b      	sxtb	r3, r3
 8016652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016656:	d103      	bne.n	8016660 <xQueueGenericSend+0x16c>
 8016658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801665a:	2200      	movs	r2, #0
 801665c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016662:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016666:	b25b      	sxtb	r3, r3
 8016668:	f1b3 3fff 	cmp.w	r3, #4294967295
 801666c:	d103      	bne.n	8016676 <xQueueGenericSend+0x182>
 801666e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016670:	2200      	movs	r2, #0
 8016672:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8016676:	f002 faf5 	bl	8018c64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801667a:	1d3a      	adds	r2, r7, #4
 801667c:	f107 0314 	add.w	r3, r7, #20
 8016680:	4611      	mov	r1, r2
 8016682:	4618      	mov	r0, r3
 8016684:	f001 fb0e 	bl	8017ca4 <xTaskCheckForTimeOut>
 8016688:	4603      	mov	r3, r0
 801668a:	2b00      	cmp	r3, #0
 801668c:	d124      	bne.n	80166d8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801668e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016690:	f000 fcf5 	bl	801707e <prvIsQueueFull>
 8016694:	4603      	mov	r3, r0
 8016696:	2b00      	cmp	r3, #0
 8016698:	d018      	beq.n	80166cc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801669a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801669c:	3310      	adds	r3, #16
 801669e:	687a      	ldr	r2, [r7, #4]
 80166a0:	4611      	mov	r1, r2
 80166a2:	4618      	mov	r0, r3
 80166a4:	f001 fa34 	bl	8017b10 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80166a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80166aa:	f000 fc80 	bl	8016fae <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80166ae:	f001 f863 	bl	8017778 <xTaskResumeAll>
 80166b2:	4603      	mov	r3, r0
 80166b4:	2b00      	cmp	r3, #0
 80166b6:	f47f af7c 	bne.w	80165b2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80166ba:	4b0c      	ldr	r3, [pc, #48]	; (80166ec <xQueueGenericSend+0x1f8>)
 80166bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80166c0:	601a      	str	r2, [r3, #0]
 80166c2:	f3bf 8f4f 	dsb	sy
 80166c6:	f3bf 8f6f 	isb	sy
 80166ca:	e772      	b.n	80165b2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80166cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80166ce:	f000 fc6e 	bl	8016fae <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80166d2:	f001 f851 	bl	8017778 <xTaskResumeAll>
 80166d6:	e76c      	b.n	80165b2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80166d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80166da:	f000 fc68 	bl	8016fae <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80166de:	f001 f84b 	bl	8017778 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80166e2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80166e4:	4618      	mov	r0, r3
 80166e6:	3738      	adds	r7, #56	; 0x38
 80166e8:	46bd      	mov	sp, r7
 80166ea:	bd80      	pop	{r7, pc}
 80166ec:	e000ed04 	.word	0xe000ed04

080166f0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80166f0:	b580      	push	{r7, lr}
 80166f2:	b090      	sub	sp, #64	; 0x40
 80166f4:	af00      	add	r7, sp, #0
 80166f6:	60f8      	str	r0, [r7, #12]
 80166f8:	60b9      	str	r1, [r7, #8]
 80166fa:	607a      	str	r2, [r7, #4]
 80166fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80166fe:	68fb      	ldr	r3, [r7, #12]
 8016700:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8016702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016704:	2b00      	cmp	r3, #0
 8016706:	d10a      	bne.n	801671e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8016708:	f04f 0350 	mov.w	r3, #80	; 0x50
 801670c:	f383 8811 	msr	BASEPRI, r3
 8016710:	f3bf 8f6f 	isb	sy
 8016714:	f3bf 8f4f 	dsb	sy
 8016718:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801671a:	bf00      	nop
 801671c:	e7fe      	b.n	801671c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801671e:	68bb      	ldr	r3, [r7, #8]
 8016720:	2b00      	cmp	r3, #0
 8016722:	d103      	bne.n	801672c <xQueueGenericSendFromISR+0x3c>
 8016724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016728:	2b00      	cmp	r3, #0
 801672a:	d101      	bne.n	8016730 <xQueueGenericSendFromISR+0x40>
 801672c:	2301      	movs	r3, #1
 801672e:	e000      	b.n	8016732 <xQueueGenericSendFromISR+0x42>
 8016730:	2300      	movs	r3, #0
 8016732:	2b00      	cmp	r3, #0
 8016734:	d10a      	bne.n	801674c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8016736:	f04f 0350 	mov.w	r3, #80	; 0x50
 801673a:	f383 8811 	msr	BASEPRI, r3
 801673e:	f3bf 8f6f 	isb	sy
 8016742:	f3bf 8f4f 	dsb	sy
 8016746:	627b      	str	r3, [r7, #36]	; 0x24
}
 8016748:	bf00      	nop
 801674a:	e7fe      	b.n	801674a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801674c:	683b      	ldr	r3, [r7, #0]
 801674e:	2b02      	cmp	r3, #2
 8016750:	d103      	bne.n	801675a <xQueueGenericSendFromISR+0x6a>
 8016752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016756:	2b01      	cmp	r3, #1
 8016758:	d101      	bne.n	801675e <xQueueGenericSendFromISR+0x6e>
 801675a:	2301      	movs	r3, #1
 801675c:	e000      	b.n	8016760 <xQueueGenericSendFromISR+0x70>
 801675e:	2300      	movs	r3, #0
 8016760:	2b00      	cmp	r3, #0
 8016762:	d10a      	bne.n	801677a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8016764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016768:	f383 8811 	msr	BASEPRI, r3
 801676c:	f3bf 8f6f 	isb	sy
 8016770:	f3bf 8f4f 	dsb	sy
 8016774:	623b      	str	r3, [r7, #32]
}
 8016776:	bf00      	nop
 8016778:	e7fe      	b.n	8016778 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801677a:	f002 fb25 	bl	8018dc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801677e:	f3ef 8211 	mrs	r2, BASEPRI
 8016782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016786:	f383 8811 	msr	BASEPRI, r3
 801678a:	f3bf 8f6f 	isb	sy
 801678e:	f3bf 8f4f 	dsb	sy
 8016792:	61fa      	str	r2, [r7, #28]
 8016794:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8016796:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016798:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801679a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801679c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801679e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80167a2:	429a      	cmp	r2, r3
 80167a4:	d302      	bcc.n	80167ac <xQueueGenericSendFromISR+0xbc>
 80167a6:	683b      	ldr	r3, [r7, #0]
 80167a8:	2b02      	cmp	r3, #2
 80167aa:	d12f      	bne.n	801680c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80167ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80167b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80167b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80167ba:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80167bc:	683a      	ldr	r2, [r7, #0]
 80167be:	68b9      	ldr	r1, [r7, #8]
 80167c0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80167c2:	f000 fb64 	bl	8016e8e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80167c6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80167ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80167ce:	d112      	bne.n	80167f6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80167d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80167d4:	2b00      	cmp	r3, #0
 80167d6:	d016      	beq.n	8016806 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80167d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167da:	3324      	adds	r3, #36	; 0x24
 80167dc:	4618      	mov	r0, r3
 80167de:	f001 f9e7 	bl	8017bb0 <xTaskRemoveFromEventList>
 80167e2:	4603      	mov	r3, r0
 80167e4:	2b00      	cmp	r3, #0
 80167e6:	d00e      	beq.n	8016806 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80167e8:	687b      	ldr	r3, [r7, #4]
 80167ea:	2b00      	cmp	r3, #0
 80167ec:	d00b      	beq.n	8016806 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80167ee:	687b      	ldr	r3, [r7, #4]
 80167f0:	2201      	movs	r2, #1
 80167f2:	601a      	str	r2, [r3, #0]
 80167f4:	e007      	b.n	8016806 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80167f6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80167fa:	3301      	adds	r3, #1
 80167fc:	b2db      	uxtb	r3, r3
 80167fe:	b25a      	sxtb	r2, r3
 8016800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016802:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8016806:	2301      	movs	r3, #1
 8016808:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 801680a:	e001      	b.n	8016810 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801680c:	2300      	movs	r3, #0
 801680e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8016810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016812:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016814:	697b      	ldr	r3, [r7, #20]
 8016816:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801681a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801681c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 801681e:	4618      	mov	r0, r3
 8016820:	3740      	adds	r7, #64	; 0x40
 8016822:	46bd      	mov	sp, r7
 8016824:	bd80      	pop	{r7, pc}

08016826 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8016826:	b580      	push	{r7, lr}
 8016828:	b08e      	sub	sp, #56	; 0x38
 801682a:	af00      	add	r7, sp, #0
 801682c:	6078      	str	r0, [r7, #4]
 801682e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016830:	687b      	ldr	r3, [r7, #4]
 8016832:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8016834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016836:	2b00      	cmp	r3, #0
 8016838:	d10a      	bne.n	8016850 <xQueueGiveFromISR+0x2a>
	__asm volatile
 801683a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801683e:	f383 8811 	msr	BASEPRI, r3
 8016842:	f3bf 8f6f 	isb	sy
 8016846:	f3bf 8f4f 	dsb	sy
 801684a:	623b      	str	r3, [r7, #32]
}
 801684c:	bf00      	nop
 801684e:	e7fe      	b.n	801684e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8016850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016854:	2b00      	cmp	r3, #0
 8016856:	d00a      	beq.n	801686e <xQueueGiveFromISR+0x48>
	__asm volatile
 8016858:	f04f 0350 	mov.w	r3, #80	; 0x50
 801685c:	f383 8811 	msr	BASEPRI, r3
 8016860:	f3bf 8f6f 	isb	sy
 8016864:	f3bf 8f4f 	dsb	sy
 8016868:	61fb      	str	r3, [r7, #28]
}
 801686a:	bf00      	nop
 801686c:	e7fe      	b.n	801686c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 801686e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016870:	681b      	ldr	r3, [r3, #0]
 8016872:	2b00      	cmp	r3, #0
 8016874:	d103      	bne.n	801687e <xQueueGiveFromISR+0x58>
 8016876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016878:	689b      	ldr	r3, [r3, #8]
 801687a:	2b00      	cmp	r3, #0
 801687c:	d101      	bne.n	8016882 <xQueueGiveFromISR+0x5c>
 801687e:	2301      	movs	r3, #1
 8016880:	e000      	b.n	8016884 <xQueueGiveFromISR+0x5e>
 8016882:	2300      	movs	r3, #0
 8016884:	2b00      	cmp	r3, #0
 8016886:	d10a      	bne.n	801689e <xQueueGiveFromISR+0x78>
	__asm volatile
 8016888:	f04f 0350 	mov.w	r3, #80	; 0x50
 801688c:	f383 8811 	msr	BASEPRI, r3
 8016890:	f3bf 8f6f 	isb	sy
 8016894:	f3bf 8f4f 	dsb	sy
 8016898:	61bb      	str	r3, [r7, #24]
}
 801689a:	bf00      	nop
 801689c:	e7fe      	b.n	801689c <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801689e:	f002 fa93 	bl	8018dc8 <vPortValidateInterruptPriority>
	__asm volatile
 80168a2:	f3ef 8211 	mrs	r2, BASEPRI
 80168a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80168aa:	f383 8811 	msr	BASEPRI, r3
 80168ae:	f3bf 8f6f 	isb	sy
 80168b2:	f3bf 8f4f 	dsb	sy
 80168b6:	617a      	str	r2, [r7, #20]
 80168b8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80168ba:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80168bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80168be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80168c2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80168c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80168c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80168ca:	429a      	cmp	r2, r3
 80168cc:	d22b      	bcs.n	8016926 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80168ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80168d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80168d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80168da:	1c5a      	adds	r2, r3, #1
 80168dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168de:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80168e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80168e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80168e8:	d112      	bne.n	8016910 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80168ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80168ee:	2b00      	cmp	r3, #0
 80168f0:	d016      	beq.n	8016920 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80168f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168f4:	3324      	adds	r3, #36	; 0x24
 80168f6:	4618      	mov	r0, r3
 80168f8:	f001 f95a 	bl	8017bb0 <xTaskRemoveFromEventList>
 80168fc:	4603      	mov	r3, r0
 80168fe:	2b00      	cmp	r3, #0
 8016900:	d00e      	beq.n	8016920 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016902:	683b      	ldr	r3, [r7, #0]
 8016904:	2b00      	cmp	r3, #0
 8016906:	d00b      	beq.n	8016920 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016908:	683b      	ldr	r3, [r7, #0]
 801690a:	2201      	movs	r2, #1
 801690c:	601a      	str	r2, [r3, #0]
 801690e:	e007      	b.n	8016920 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016910:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016914:	3301      	adds	r3, #1
 8016916:	b2db      	uxtb	r3, r3
 8016918:	b25a      	sxtb	r2, r3
 801691a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801691c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8016920:	2301      	movs	r3, #1
 8016922:	637b      	str	r3, [r7, #52]	; 0x34
 8016924:	e001      	b.n	801692a <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016926:	2300      	movs	r3, #0
 8016928:	637b      	str	r3, [r7, #52]	; 0x34
 801692a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801692c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 801692e:	68fb      	ldr	r3, [r7, #12]
 8016930:	f383 8811 	msr	BASEPRI, r3
}
 8016934:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016936:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8016938:	4618      	mov	r0, r3
 801693a:	3738      	adds	r7, #56	; 0x38
 801693c:	46bd      	mov	sp, r7
 801693e:	bd80      	pop	{r7, pc}

08016940 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8016940:	b580      	push	{r7, lr}
 8016942:	b08c      	sub	sp, #48	; 0x30
 8016944:	af00      	add	r7, sp, #0
 8016946:	60f8      	str	r0, [r7, #12]
 8016948:	60b9      	str	r1, [r7, #8]
 801694a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801694c:	2300      	movs	r3, #0
 801694e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016950:	68fb      	ldr	r3, [r7, #12]
 8016952:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016956:	2b00      	cmp	r3, #0
 8016958:	d10a      	bne.n	8016970 <xQueueReceive+0x30>
	__asm volatile
 801695a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801695e:	f383 8811 	msr	BASEPRI, r3
 8016962:	f3bf 8f6f 	isb	sy
 8016966:	f3bf 8f4f 	dsb	sy
 801696a:	623b      	str	r3, [r7, #32]
}
 801696c:	bf00      	nop
 801696e:	e7fe      	b.n	801696e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016970:	68bb      	ldr	r3, [r7, #8]
 8016972:	2b00      	cmp	r3, #0
 8016974:	d103      	bne.n	801697e <xQueueReceive+0x3e>
 8016976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801697a:	2b00      	cmp	r3, #0
 801697c:	d101      	bne.n	8016982 <xQueueReceive+0x42>
 801697e:	2301      	movs	r3, #1
 8016980:	e000      	b.n	8016984 <xQueueReceive+0x44>
 8016982:	2300      	movs	r3, #0
 8016984:	2b00      	cmp	r3, #0
 8016986:	d10a      	bne.n	801699e <xQueueReceive+0x5e>
	__asm volatile
 8016988:	f04f 0350 	mov.w	r3, #80	; 0x50
 801698c:	f383 8811 	msr	BASEPRI, r3
 8016990:	f3bf 8f6f 	isb	sy
 8016994:	f3bf 8f4f 	dsb	sy
 8016998:	61fb      	str	r3, [r7, #28]
}
 801699a:	bf00      	nop
 801699c:	e7fe      	b.n	801699c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801699e:	f001 fad9 	bl	8017f54 <xTaskGetSchedulerState>
 80169a2:	4603      	mov	r3, r0
 80169a4:	2b00      	cmp	r3, #0
 80169a6:	d102      	bne.n	80169ae <xQueueReceive+0x6e>
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	2b00      	cmp	r3, #0
 80169ac:	d101      	bne.n	80169b2 <xQueueReceive+0x72>
 80169ae:	2301      	movs	r3, #1
 80169b0:	e000      	b.n	80169b4 <xQueueReceive+0x74>
 80169b2:	2300      	movs	r3, #0
 80169b4:	2b00      	cmp	r3, #0
 80169b6:	d10a      	bne.n	80169ce <xQueueReceive+0x8e>
	__asm volatile
 80169b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80169bc:	f383 8811 	msr	BASEPRI, r3
 80169c0:	f3bf 8f6f 	isb	sy
 80169c4:	f3bf 8f4f 	dsb	sy
 80169c8:	61bb      	str	r3, [r7, #24]
}
 80169ca:	bf00      	nop
 80169cc:	e7fe      	b.n	80169cc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80169ce:	f002 f919 	bl	8018c04 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80169d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80169d6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80169d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80169da:	2b00      	cmp	r3, #0
 80169dc:	d01f      	beq.n	8016a1e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80169de:	68b9      	ldr	r1, [r7, #8]
 80169e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80169e2:	f000 fabe 	bl	8016f62 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80169e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80169e8:	1e5a      	subs	r2, r3, #1
 80169ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169ec:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80169ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169f0:	691b      	ldr	r3, [r3, #16]
 80169f2:	2b00      	cmp	r3, #0
 80169f4:	d00f      	beq.n	8016a16 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80169f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80169f8:	3310      	adds	r3, #16
 80169fa:	4618      	mov	r0, r3
 80169fc:	f001 f8d8 	bl	8017bb0 <xTaskRemoveFromEventList>
 8016a00:	4603      	mov	r3, r0
 8016a02:	2b00      	cmp	r3, #0
 8016a04:	d007      	beq.n	8016a16 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8016a06:	4b3d      	ldr	r3, [pc, #244]	; (8016afc <xQueueReceive+0x1bc>)
 8016a08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016a0c:	601a      	str	r2, [r3, #0]
 8016a0e:	f3bf 8f4f 	dsb	sy
 8016a12:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016a16:	f002 f925 	bl	8018c64 <vPortExitCritical>
				return pdPASS;
 8016a1a:	2301      	movs	r3, #1
 8016a1c:	e069      	b.n	8016af2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016a1e:	687b      	ldr	r3, [r7, #4]
 8016a20:	2b00      	cmp	r3, #0
 8016a22:	d103      	bne.n	8016a2c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016a24:	f002 f91e 	bl	8018c64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8016a28:	2300      	movs	r3, #0
 8016a2a:	e062      	b.n	8016af2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d106      	bne.n	8016a40 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016a32:	f107 0310 	add.w	r3, r7, #16
 8016a36:	4618      	mov	r0, r3
 8016a38:	f001 f91e 	bl	8017c78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016a3c:	2301      	movs	r3, #1
 8016a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016a40:	f002 f910 	bl	8018c64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016a44:	f000 fe8a 	bl	801775c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016a48:	f002 f8dc 	bl	8018c04 <vPortEnterCritical>
 8016a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016a4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016a52:	b25b      	sxtb	r3, r3
 8016a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a58:	d103      	bne.n	8016a62 <xQueueReceive+0x122>
 8016a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016a5c:	2200      	movs	r2, #0
 8016a5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016a64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016a68:	b25b      	sxtb	r3, r3
 8016a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a6e:	d103      	bne.n	8016a78 <xQueueReceive+0x138>
 8016a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016a72:	2200      	movs	r2, #0
 8016a74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8016a78:	f002 f8f4 	bl	8018c64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016a7c:	1d3a      	adds	r2, r7, #4
 8016a7e:	f107 0310 	add.w	r3, r7, #16
 8016a82:	4611      	mov	r1, r2
 8016a84:	4618      	mov	r0, r3
 8016a86:	f001 f90d 	bl	8017ca4 <xTaskCheckForTimeOut>
 8016a8a:	4603      	mov	r3, r0
 8016a8c:	2b00      	cmp	r3, #0
 8016a8e:	d123      	bne.n	8016ad8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016a90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016a92:	f000 fade 	bl	8017052 <prvIsQueueEmpty>
 8016a96:	4603      	mov	r3, r0
 8016a98:	2b00      	cmp	r3, #0
 8016a9a:	d017      	beq.n	8016acc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8016a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016a9e:	3324      	adds	r3, #36	; 0x24
 8016aa0:	687a      	ldr	r2, [r7, #4]
 8016aa2:	4611      	mov	r1, r2
 8016aa4:	4618      	mov	r0, r3
 8016aa6:	f001 f833 	bl	8017b10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016aaa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016aac:	f000 fa7f 	bl	8016fae <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016ab0:	f000 fe62 	bl	8017778 <xTaskResumeAll>
 8016ab4:	4603      	mov	r3, r0
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	d189      	bne.n	80169ce <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8016aba:	4b10      	ldr	r3, [pc, #64]	; (8016afc <xQueueReceive+0x1bc>)
 8016abc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016ac0:	601a      	str	r2, [r3, #0]
 8016ac2:	f3bf 8f4f 	dsb	sy
 8016ac6:	f3bf 8f6f 	isb	sy
 8016aca:	e780      	b.n	80169ce <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8016acc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016ace:	f000 fa6e 	bl	8016fae <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016ad2:	f000 fe51 	bl	8017778 <xTaskResumeAll>
 8016ad6:	e77a      	b.n	80169ce <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8016ad8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016ada:	f000 fa68 	bl	8016fae <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016ade:	f000 fe4b 	bl	8017778 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016ae2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016ae4:	f000 fab5 	bl	8017052 <prvIsQueueEmpty>
 8016ae8:	4603      	mov	r3, r0
 8016aea:	2b00      	cmp	r3, #0
 8016aec:	f43f af6f 	beq.w	80169ce <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8016af0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016af2:	4618      	mov	r0, r3
 8016af4:	3730      	adds	r7, #48	; 0x30
 8016af6:	46bd      	mov	sp, r7
 8016af8:	bd80      	pop	{r7, pc}
 8016afa:	bf00      	nop
 8016afc:	e000ed04 	.word	0xe000ed04

08016b00 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8016b00:	b580      	push	{r7, lr}
 8016b02:	b08e      	sub	sp, #56	; 0x38
 8016b04:	af00      	add	r7, sp, #0
 8016b06:	6078      	str	r0, [r7, #4]
 8016b08:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8016b0a:	2300      	movs	r3, #0
 8016b0c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016b0e:	687b      	ldr	r3, [r7, #4]
 8016b10:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8016b12:	2300      	movs	r3, #0
 8016b14:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	d10a      	bne.n	8016b32 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8016b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b20:	f383 8811 	msr	BASEPRI, r3
 8016b24:	f3bf 8f6f 	isb	sy
 8016b28:	f3bf 8f4f 	dsb	sy
 8016b2c:	623b      	str	r3, [r7, #32]
}
 8016b2e:	bf00      	nop
 8016b30:	e7fe      	b.n	8016b30 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8016b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016b36:	2b00      	cmp	r3, #0
 8016b38:	d00a      	beq.n	8016b50 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8016b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b3e:	f383 8811 	msr	BASEPRI, r3
 8016b42:	f3bf 8f6f 	isb	sy
 8016b46:	f3bf 8f4f 	dsb	sy
 8016b4a:	61fb      	str	r3, [r7, #28]
}
 8016b4c:	bf00      	nop
 8016b4e:	e7fe      	b.n	8016b4e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016b50:	f001 fa00 	bl	8017f54 <xTaskGetSchedulerState>
 8016b54:	4603      	mov	r3, r0
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	d102      	bne.n	8016b60 <xQueueSemaphoreTake+0x60>
 8016b5a:	683b      	ldr	r3, [r7, #0]
 8016b5c:	2b00      	cmp	r3, #0
 8016b5e:	d101      	bne.n	8016b64 <xQueueSemaphoreTake+0x64>
 8016b60:	2301      	movs	r3, #1
 8016b62:	e000      	b.n	8016b66 <xQueueSemaphoreTake+0x66>
 8016b64:	2300      	movs	r3, #0
 8016b66:	2b00      	cmp	r3, #0
 8016b68:	d10a      	bne.n	8016b80 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8016b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b6e:	f383 8811 	msr	BASEPRI, r3
 8016b72:	f3bf 8f6f 	isb	sy
 8016b76:	f3bf 8f4f 	dsb	sy
 8016b7a:	61bb      	str	r3, [r7, #24]
}
 8016b7c:	bf00      	nop
 8016b7e:	e7fe      	b.n	8016b7e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016b80:	f002 f840 	bl	8018c04 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8016b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016b88:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8016b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016b8c:	2b00      	cmp	r3, #0
 8016b8e:	d024      	beq.n	8016bda <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8016b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016b92:	1e5a      	subs	r2, r3, #1
 8016b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b96:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b9a:	681b      	ldr	r3, [r3, #0]
 8016b9c:	2b00      	cmp	r3, #0
 8016b9e:	d104      	bne.n	8016baa <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8016ba0:	f001 fb4e 	bl	8018240 <pvTaskIncrementMutexHeldCount>
 8016ba4:	4602      	mov	r2, r0
 8016ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016ba8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016bac:	691b      	ldr	r3, [r3, #16]
 8016bae:	2b00      	cmp	r3, #0
 8016bb0:	d00f      	beq.n	8016bd2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016bb4:	3310      	adds	r3, #16
 8016bb6:	4618      	mov	r0, r3
 8016bb8:	f000 fffa 	bl	8017bb0 <xTaskRemoveFromEventList>
 8016bbc:	4603      	mov	r3, r0
 8016bbe:	2b00      	cmp	r3, #0
 8016bc0:	d007      	beq.n	8016bd2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8016bc2:	4b54      	ldr	r3, [pc, #336]	; (8016d14 <xQueueSemaphoreTake+0x214>)
 8016bc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016bc8:	601a      	str	r2, [r3, #0]
 8016bca:	f3bf 8f4f 	dsb	sy
 8016bce:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016bd2:	f002 f847 	bl	8018c64 <vPortExitCritical>
				return pdPASS;
 8016bd6:	2301      	movs	r3, #1
 8016bd8:	e097      	b.n	8016d0a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016bda:	683b      	ldr	r3, [r7, #0]
 8016bdc:	2b00      	cmp	r3, #0
 8016bde:	d111      	bne.n	8016c04 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8016be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016be2:	2b00      	cmp	r3, #0
 8016be4:	d00a      	beq.n	8016bfc <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8016be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016bea:	f383 8811 	msr	BASEPRI, r3
 8016bee:	f3bf 8f6f 	isb	sy
 8016bf2:	f3bf 8f4f 	dsb	sy
 8016bf6:	617b      	str	r3, [r7, #20]
}
 8016bf8:	bf00      	nop
 8016bfa:	e7fe      	b.n	8016bfa <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8016bfc:	f002 f832 	bl	8018c64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8016c00:	2300      	movs	r3, #0
 8016c02:	e082      	b.n	8016d0a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016c06:	2b00      	cmp	r3, #0
 8016c08:	d106      	bne.n	8016c18 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016c0a:	f107 030c 	add.w	r3, r7, #12
 8016c0e:	4618      	mov	r0, r3
 8016c10:	f001 f832 	bl	8017c78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016c14:	2301      	movs	r3, #1
 8016c16:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016c18:	f002 f824 	bl	8018c64 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016c1c:	f000 fd9e 	bl	801775c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016c20:	f001 fff0 	bl	8018c04 <vPortEnterCritical>
 8016c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016c2a:	b25b      	sxtb	r3, r3
 8016c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016c30:	d103      	bne.n	8016c3a <xQueueSemaphoreTake+0x13a>
 8016c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c34:	2200      	movs	r2, #0
 8016c36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016c40:	b25b      	sxtb	r3, r3
 8016c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016c46:	d103      	bne.n	8016c50 <xQueueSemaphoreTake+0x150>
 8016c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c4a:	2200      	movs	r2, #0
 8016c4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8016c50:	f002 f808 	bl	8018c64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016c54:	463a      	mov	r2, r7
 8016c56:	f107 030c 	add.w	r3, r7, #12
 8016c5a:	4611      	mov	r1, r2
 8016c5c:	4618      	mov	r0, r3
 8016c5e:	f001 f821 	bl	8017ca4 <xTaskCheckForTimeOut>
 8016c62:	4603      	mov	r3, r0
 8016c64:	2b00      	cmp	r3, #0
 8016c66:	d132      	bne.n	8016cce <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016c68:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016c6a:	f000 f9f2 	bl	8017052 <prvIsQueueEmpty>
 8016c6e:	4603      	mov	r3, r0
 8016c70:	2b00      	cmp	r3, #0
 8016c72:	d026      	beq.n	8016cc2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016c74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c76:	681b      	ldr	r3, [r3, #0]
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	d109      	bne.n	8016c90 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8016c7c:	f001 ffc2 	bl	8018c04 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8016c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c82:	689b      	ldr	r3, [r3, #8]
 8016c84:	4618      	mov	r0, r3
 8016c86:	f001 f983 	bl	8017f90 <xTaskPriorityInherit>
 8016c8a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8016c8c:	f001 ffea 	bl	8018c64 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8016c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c92:	3324      	adds	r3, #36	; 0x24
 8016c94:	683a      	ldr	r2, [r7, #0]
 8016c96:	4611      	mov	r1, r2
 8016c98:	4618      	mov	r0, r3
 8016c9a:	f000 ff39 	bl	8017b10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016c9e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016ca0:	f000 f985 	bl	8016fae <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016ca4:	f000 fd68 	bl	8017778 <xTaskResumeAll>
 8016ca8:	4603      	mov	r3, r0
 8016caa:	2b00      	cmp	r3, #0
 8016cac:	f47f af68 	bne.w	8016b80 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8016cb0:	4b18      	ldr	r3, [pc, #96]	; (8016d14 <xQueueSemaphoreTake+0x214>)
 8016cb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016cb6:	601a      	str	r2, [r3, #0]
 8016cb8:	f3bf 8f4f 	dsb	sy
 8016cbc:	f3bf 8f6f 	isb	sy
 8016cc0:	e75e      	b.n	8016b80 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8016cc2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016cc4:	f000 f973 	bl	8016fae <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016cc8:	f000 fd56 	bl	8017778 <xTaskResumeAll>
 8016ccc:	e758      	b.n	8016b80 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8016cce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016cd0:	f000 f96d 	bl	8016fae <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016cd4:	f000 fd50 	bl	8017778 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016cd8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016cda:	f000 f9ba 	bl	8017052 <prvIsQueueEmpty>
 8016cde:	4603      	mov	r3, r0
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	f43f af4d 	beq.w	8016b80 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8016ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ce8:	2b00      	cmp	r3, #0
 8016cea:	d00d      	beq.n	8016d08 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8016cec:	f001 ff8a 	bl	8018c04 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8016cf0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016cf2:	f000 f8b4 	bl	8016e5e <prvGetDisinheritPriorityAfterTimeout>
 8016cf6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8016cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016cfa:	689b      	ldr	r3, [r3, #8]
 8016cfc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016cfe:	4618      	mov	r0, r3
 8016d00:	f001 fa1c 	bl	801813c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8016d04:	f001 ffae 	bl	8018c64 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8016d08:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016d0a:	4618      	mov	r0, r3
 8016d0c:	3738      	adds	r7, #56	; 0x38
 8016d0e:	46bd      	mov	sp, r7
 8016d10:	bd80      	pop	{r7, pc}
 8016d12:	bf00      	nop
 8016d14:	e000ed04 	.word	0xe000ed04

08016d18 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8016d18:	b580      	push	{r7, lr}
 8016d1a:	b08e      	sub	sp, #56	; 0x38
 8016d1c:	af00      	add	r7, sp, #0
 8016d1e:	60f8      	str	r0, [r7, #12]
 8016d20:	60b9      	str	r1, [r7, #8]
 8016d22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016d24:	68fb      	ldr	r3, [r7, #12]
 8016d26:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8016d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d2a:	2b00      	cmp	r3, #0
 8016d2c:	d10a      	bne.n	8016d44 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8016d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016d32:	f383 8811 	msr	BASEPRI, r3
 8016d36:	f3bf 8f6f 	isb	sy
 8016d3a:	f3bf 8f4f 	dsb	sy
 8016d3e:	623b      	str	r3, [r7, #32]
}
 8016d40:	bf00      	nop
 8016d42:	e7fe      	b.n	8016d42 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016d44:	68bb      	ldr	r3, [r7, #8]
 8016d46:	2b00      	cmp	r3, #0
 8016d48:	d103      	bne.n	8016d52 <xQueueReceiveFromISR+0x3a>
 8016d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016d4e:	2b00      	cmp	r3, #0
 8016d50:	d101      	bne.n	8016d56 <xQueueReceiveFromISR+0x3e>
 8016d52:	2301      	movs	r3, #1
 8016d54:	e000      	b.n	8016d58 <xQueueReceiveFromISR+0x40>
 8016d56:	2300      	movs	r3, #0
 8016d58:	2b00      	cmp	r3, #0
 8016d5a:	d10a      	bne.n	8016d72 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8016d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016d60:	f383 8811 	msr	BASEPRI, r3
 8016d64:	f3bf 8f6f 	isb	sy
 8016d68:	f3bf 8f4f 	dsb	sy
 8016d6c:	61fb      	str	r3, [r7, #28]
}
 8016d6e:	bf00      	nop
 8016d70:	e7fe      	b.n	8016d70 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016d72:	f002 f829 	bl	8018dc8 <vPortValidateInterruptPriority>
	__asm volatile
 8016d76:	f3ef 8211 	mrs	r2, BASEPRI
 8016d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016d7e:	f383 8811 	msr	BASEPRI, r3
 8016d82:	f3bf 8f6f 	isb	sy
 8016d86:	f3bf 8f4f 	dsb	sy
 8016d8a:	61ba      	str	r2, [r7, #24]
 8016d8c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8016d8e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016d90:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016d96:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d9a:	2b00      	cmp	r3, #0
 8016d9c:	d02f      	beq.n	8016dfe <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8016d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016da0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016da4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016da8:	68b9      	ldr	r1, [r7, #8]
 8016daa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016dac:	f000 f8d9 	bl	8016f62 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016db2:	1e5a      	subs	r2, r3, #1
 8016db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016db6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8016db8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8016dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016dc0:	d112      	bne.n	8016de8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016dc4:	691b      	ldr	r3, [r3, #16]
 8016dc6:	2b00      	cmp	r3, #0
 8016dc8:	d016      	beq.n	8016df8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016dcc:	3310      	adds	r3, #16
 8016dce:	4618      	mov	r0, r3
 8016dd0:	f000 feee 	bl	8017bb0 <xTaskRemoveFromEventList>
 8016dd4:	4603      	mov	r3, r0
 8016dd6:	2b00      	cmp	r3, #0
 8016dd8:	d00e      	beq.n	8016df8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8016dda:	687b      	ldr	r3, [r7, #4]
 8016ddc:	2b00      	cmp	r3, #0
 8016dde:	d00b      	beq.n	8016df8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	2201      	movs	r2, #1
 8016de4:	601a      	str	r2, [r3, #0]
 8016de6:	e007      	b.n	8016df8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8016de8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016dec:	3301      	adds	r3, #1
 8016dee:	b2db      	uxtb	r3, r3
 8016df0:	b25a      	sxtb	r2, r3
 8016df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016df4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8016df8:	2301      	movs	r3, #1
 8016dfa:	637b      	str	r3, [r7, #52]	; 0x34
 8016dfc:	e001      	b.n	8016e02 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8016dfe:	2300      	movs	r3, #0
 8016e00:	637b      	str	r3, [r7, #52]	; 0x34
 8016e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e04:	613b      	str	r3, [r7, #16]
	__asm volatile
 8016e06:	693b      	ldr	r3, [r7, #16]
 8016e08:	f383 8811 	msr	BASEPRI, r3
}
 8016e0c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8016e10:	4618      	mov	r0, r3
 8016e12:	3738      	adds	r7, #56	; 0x38
 8016e14:	46bd      	mov	sp, r7
 8016e16:	bd80      	pop	{r7, pc}

08016e18 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8016e18:	b580      	push	{r7, lr}
 8016e1a:	b084      	sub	sp, #16
 8016e1c:	af00      	add	r7, sp, #0
 8016e1e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8016e24:	68fb      	ldr	r3, [r7, #12]
 8016e26:	2b00      	cmp	r3, #0
 8016e28:	d10a      	bne.n	8016e40 <vQueueDelete+0x28>
	__asm volatile
 8016e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e2e:	f383 8811 	msr	BASEPRI, r3
 8016e32:	f3bf 8f6f 	isb	sy
 8016e36:	f3bf 8f4f 	dsb	sy
 8016e3a:	60bb      	str	r3, [r7, #8]
}
 8016e3c:	bf00      	nop
 8016e3e:	e7fe      	b.n	8016e3e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8016e40:	68f8      	ldr	r0, [r7, #12]
 8016e42:	f000 f95f 	bl	8017104 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8016e46:	68fb      	ldr	r3, [r7, #12]
 8016e48:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8016e4c:	2b00      	cmp	r3, #0
 8016e4e:	d102      	bne.n	8016e56 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8016e50:	68f8      	ldr	r0, [r7, #12]
 8016e52:	f002 f8c5 	bl	8018fe0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8016e56:	bf00      	nop
 8016e58:	3710      	adds	r7, #16
 8016e5a:	46bd      	mov	sp, r7
 8016e5c:	bd80      	pop	{r7, pc}

08016e5e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8016e5e:	b480      	push	{r7}
 8016e60:	b085      	sub	sp, #20
 8016e62:	af00      	add	r7, sp, #0
 8016e64:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8016e66:	687b      	ldr	r3, [r7, #4]
 8016e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016e6a:	2b00      	cmp	r3, #0
 8016e6c:	d006      	beq.n	8016e7c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8016e6e:	687b      	ldr	r3, [r7, #4]
 8016e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016e72:	681b      	ldr	r3, [r3, #0]
 8016e74:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8016e78:	60fb      	str	r3, [r7, #12]
 8016e7a:	e001      	b.n	8016e80 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8016e7c:	2300      	movs	r3, #0
 8016e7e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8016e80:	68fb      	ldr	r3, [r7, #12]
	}
 8016e82:	4618      	mov	r0, r3
 8016e84:	3714      	adds	r7, #20
 8016e86:	46bd      	mov	sp, r7
 8016e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e8c:	4770      	bx	lr

08016e8e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8016e8e:	b580      	push	{r7, lr}
 8016e90:	b086      	sub	sp, #24
 8016e92:	af00      	add	r7, sp, #0
 8016e94:	60f8      	str	r0, [r7, #12]
 8016e96:	60b9      	str	r1, [r7, #8]
 8016e98:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8016e9a:	2300      	movs	r3, #0
 8016e9c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016e9e:	68fb      	ldr	r3, [r7, #12]
 8016ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016ea2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8016ea4:	68fb      	ldr	r3, [r7, #12]
 8016ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016ea8:	2b00      	cmp	r3, #0
 8016eaa:	d10d      	bne.n	8016ec8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016eac:	68fb      	ldr	r3, [r7, #12]
 8016eae:	681b      	ldr	r3, [r3, #0]
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d14d      	bne.n	8016f50 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8016eb4:	68fb      	ldr	r3, [r7, #12]
 8016eb6:	689b      	ldr	r3, [r3, #8]
 8016eb8:	4618      	mov	r0, r3
 8016eba:	f001 f8d1 	bl	8018060 <xTaskPriorityDisinherit>
 8016ebe:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8016ec0:	68fb      	ldr	r3, [r7, #12]
 8016ec2:	2200      	movs	r2, #0
 8016ec4:	609a      	str	r2, [r3, #8]
 8016ec6:	e043      	b.n	8016f50 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8016ec8:	687b      	ldr	r3, [r7, #4]
 8016eca:	2b00      	cmp	r3, #0
 8016ecc:	d119      	bne.n	8016f02 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016ece:	68fb      	ldr	r3, [r7, #12]
 8016ed0:	6858      	ldr	r0, [r3, #4]
 8016ed2:	68fb      	ldr	r3, [r7, #12]
 8016ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016ed6:	461a      	mov	r2, r3
 8016ed8:	68b9      	ldr	r1, [r7, #8]
 8016eda:	f004 f8dd 	bl	801b098 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016ede:	68fb      	ldr	r3, [r7, #12]
 8016ee0:	685a      	ldr	r2, [r3, #4]
 8016ee2:	68fb      	ldr	r3, [r7, #12]
 8016ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016ee6:	441a      	add	r2, r3
 8016ee8:	68fb      	ldr	r3, [r7, #12]
 8016eea:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016eec:	68fb      	ldr	r3, [r7, #12]
 8016eee:	685a      	ldr	r2, [r3, #4]
 8016ef0:	68fb      	ldr	r3, [r7, #12]
 8016ef2:	689b      	ldr	r3, [r3, #8]
 8016ef4:	429a      	cmp	r2, r3
 8016ef6:	d32b      	bcc.n	8016f50 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8016ef8:	68fb      	ldr	r3, [r7, #12]
 8016efa:	681a      	ldr	r2, [r3, #0]
 8016efc:	68fb      	ldr	r3, [r7, #12]
 8016efe:	605a      	str	r2, [r3, #4]
 8016f00:	e026      	b.n	8016f50 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8016f02:	68fb      	ldr	r3, [r7, #12]
 8016f04:	68d8      	ldr	r0, [r3, #12]
 8016f06:	68fb      	ldr	r3, [r7, #12]
 8016f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f0a:	461a      	mov	r2, r3
 8016f0c:	68b9      	ldr	r1, [r7, #8]
 8016f0e:	f004 f8c3 	bl	801b098 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8016f12:	68fb      	ldr	r3, [r7, #12]
 8016f14:	68da      	ldr	r2, [r3, #12]
 8016f16:	68fb      	ldr	r3, [r7, #12]
 8016f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f1a:	425b      	negs	r3, r3
 8016f1c:	441a      	add	r2, r3
 8016f1e:	68fb      	ldr	r3, [r7, #12]
 8016f20:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016f22:	68fb      	ldr	r3, [r7, #12]
 8016f24:	68da      	ldr	r2, [r3, #12]
 8016f26:	68fb      	ldr	r3, [r7, #12]
 8016f28:	681b      	ldr	r3, [r3, #0]
 8016f2a:	429a      	cmp	r2, r3
 8016f2c:	d207      	bcs.n	8016f3e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8016f2e:	68fb      	ldr	r3, [r7, #12]
 8016f30:	689a      	ldr	r2, [r3, #8]
 8016f32:	68fb      	ldr	r3, [r7, #12]
 8016f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f36:	425b      	negs	r3, r3
 8016f38:	441a      	add	r2, r3
 8016f3a:	68fb      	ldr	r3, [r7, #12]
 8016f3c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8016f3e:	687b      	ldr	r3, [r7, #4]
 8016f40:	2b02      	cmp	r3, #2
 8016f42:	d105      	bne.n	8016f50 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016f44:	693b      	ldr	r3, [r7, #16]
 8016f46:	2b00      	cmp	r3, #0
 8016f48:	d002      	beq.n	8016f50 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8016f4a:	693b      	ldr	r3, [r7, #16]
 8016f4c:	3b01      	subs	r3, #1
 8016f4e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016f50:	693b      	ldr	r3, [r7, #16]
 8016f52:	1c5a      	adds	r2, r3, #1
 8016f54:	68fb      	ldr	r3, [r7, #12]
 8016f56:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8016f58:	697b      	ldr	r3, [r7, #20]
}
 8016f5a:	4618      	mov	r0, r3
 8016f5c:	3718      	adds	r7, #24
 8016f5e:	46bd      	mov	sp, r7
 8016f60:	bd80      	pop	{r7, pc}

08016f62 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8016f62:	b580      	push	{r7, lr}
 8016f64:	b082      	sub	sp, #8
 8016f66:	af00      	add	r7, sp, #0
 8016f68:	6078      	str	r0, [r7, #4]
 8016f6a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f70:	2b00      	cmp	r3, #0
 8016f72:	d018      	beq.n	8016fa6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016f74:	687b      	ldr	r3, [r7, #4]
 8016f76:	68da      	ldr	r2, [r3, #12]
 8016f78:	687b      	ldr	r3, [r7, #4]
 8016f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f7c:	441a      	add	r2, r3
 8016f7e:	687b      	ldr	r3, [r7, #4]
 8016f80:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8016f82:	687b      	ldr	r3, [r7, #4]
 8016f84:	68da      	ldr	r2, [r3, #12]
 8016f86:	687b      	ldr	r3, [r7, #4]
 8016f88:	689b      	ldr	r3, [r3, #8]
 8016f8a:	429a      	cmp	r2, r3
 8016f8c:	d303      	bcc.n	8016f96 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8016f8e:	687b      	ldr	r3, [r7, #4]
 8016f90:	681a      	ldr	r2, [r3, #0]
 8016f92:	687b      	ldr	r3, [r7, #4]
 8016f94:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016f96:	687b      	ldr	r3, [r7, #4]
 8016f98:	68d9      	ldr	r1, [r3, #12]
 8016f9a:	687b      	ldr	r3, [r7, #4]
 8016f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016f9e:	461a      	mov	r2, r3
 8016fa0:	6838      	ldr	r0, [r7, #0]
 8016fa2:	f004 f879 	bl	801b098 <memcpy>
	}
}
 8016fa6:	bf00      	nop
 8016fa8:	3708      	adds	r7, #8
 8016faa:	46bd      	mov	sp, r7
 8016fac:	bd80      	pop	{r7, pc}

08016fae <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8016fae:	b580      	push	{r7, lr}
 8016fb0:	b084      	sub	sp, #16
 8016fb2:	af00      	add	r7, sp, #0
 8016fb4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8016fb6:	f001 fe25 	bl	8018c04 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016fc0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016fc2:	e011      	b.n	8016fe8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016fc4:	687b      	ldr	r3, [r7, #4]
 8016fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016fc8:	2b00      	cmp	r3, #0
 8016fca:	d012      	beq.n	8016ff2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016fcc:	687b      	ldr	r3, [r7, #4]
 8016fce:	3324      	adds	r3, #36	; 0x24
 8016fd0:	4618      	mov	r0, r3
 8016fd2:	f000 fded 	bl	8017bb0 <xTaskRemoveFromEventList>
 8016fd6:	4603      	mov	r3, r0
 8016fd8:	2b00      	cmp	r3, #0
 8016fda:	d001      	beq.n	8016fe0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8016fdc:	f000 fec4 	bl	8017d68 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8016fe0:	7bfb      	ldrb	r3, [r7, #15]
 8016fe2:	3b01      	subs	r3, #1
 8016fe4:	b2db      	uxtb	r3, r3
 8016fe6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016fe8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016fec:	2b00      	cmp	r3, #0
 8016fee:	dce9      	bgt.n	8016fc4 <prvUnlockQueue+0x16>
 8016ff0:	e000      	b.n	8016ff4 <prvUnlockQueue+0x46>
					break;
 8016ff2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8016ff4:	687b      	ldr	r3, [r7, #4]
 8016ff6:	22ff      	movs	r2, #255	; 0xff
 8016ff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8016ffc:	f001 fe32 	bl	8018c64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8017000:	f001 fe00 	bl	8018c04 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8017004:	687b      	ldr	r3, [r7, #4]
 8017006:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801700a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801700c:	e011      	b.n	8017032 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801700e:	687b      	ldr	r3, [r7, #4]
 8017010:	691b      	ldr	r3, [r3, #16]
 8017012:	2b00      	cmp	r3, #0
 8017014:	d012      	beq.n	801703c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017016:	687b      	ldr	r3, [r7, #4]
 8017018:	3310      	adds	r3, #16
 801701a:	4618      	mov	r0, r3
 801701c:	f000 fdc8 	bl	8017bb0 <xTaskRemoveFromEventList>
 8017020:	4603      	mov	r3, r0
 8017022:	2b00      	cmp	r3, #0
 8017024:	d001      	beq.n	801702a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8017026:	f000 fe9f 	bl	8017d68 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801702a:	7bbb      	ldrb	r3, [r7, #14]
 801702c:	3b01      	subs	r3, #1
 801702e:	b2db      	uxtb	r3, r3
 8017030:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8017032:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017036:	2b00      	cmp	r3, #0
 8017038:	dce9      	bgt.n	801700e <prvUnlockQueue+0x60>
 801703a:	e000      	b.n	801703e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801703c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801703e:	687b      	ldr	r3, [r7, #4]
 8017040:	22ff      	movs	r2, #255	; 0xff
 8017042:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8017046:	f001 fe0d 	bl	8018c64 <vPortExitCritical>
}
 801704a:	bf00      	nop
 801704c:	3710      	adds	r7, #16
 801704e:	46bd      	mov	sp, r7
 8017050:	bd80      	pop	{r7, pc}

08017052 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8017052:	b580      	push	{r7, lr}
 8017054:	b084      	sub	sp, #16
 8017056:	af00      	add	r7, sp, #0
 8017058:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801705a:	f001 fdd3 	bl	8018c04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801705e:	687b      	ldr	r3, [r7, #4]
 8017060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017062:	2b00      	cmp	r3, #0
 8017064:	d102      	bne.n	801706c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8017066:	2301      	movs	r3, #1
 8017068:	60fb      	str	r3, [r7, #12]
 801706a:	e001      	b.n	8017070 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801706c:	2300      	movs	r3, #0
 801706e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8017070:	f001 fdf8 	bl	8018c64 <vPortExitCritical>

	return xReturn;
 8017074:	68fb      	ldr	r3, [r7, #12]
}
 8017076:	4618      	mov	r0, r3
 8017078:	3710      	adds	r7, #16
 801707a:	46bd      	mov	sp, r7
 801707c:	bd80      	pop	{r7, pc}

0801707e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801707e:	b580      	push	{r7, lr}
 8017080:	b084      	sub	sp, #16
 8017082:	af00      	add	r7, sp, #0
 8017084:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8017086:	f001 fdbd 	bl	8018c04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801708a:	687b      	ldr	r3, [r7, #4]
 801708c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801708e:	687b      	ldr	r3, [r7, #4]
 8017090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017092:	429a      	cmp	r2, r3
 8017094:	d102      	bne.n	801709c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8017096:	2301      	movs	r3, #1
 8017098:	60fb      	str	r3, [r7, #12]
 801709a:	e001      	b.n	80170a0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801709c:	2300      	movs	r3, #0
 801709e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80170a0:	f001 fde0 	bl	8018c64 <vPortExitCritical>

	return xReturn;
 80170a4:	68fb      	ldr	r3, [r7, #12]
}
 80170a6:	4618      	mov	r0, r3
 80170a8:	3710      	adds	r7, #16
 80170aa:	46bd      	mov	sp, r7
 80170ac:	bd80      	pop	{r7, pc}
	...

080170b0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80170b0:	b480      	push	{r7}
 80170b2:	b085      	sub	sp, #20
 80170b4:	af00      	add	r7, sp, #0
 80170b6:	6078      	str	r0, [r7, #4]
 80170b8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80170ba:	2300      	movs	r3, #0
 80170bc:	60fb      	str	r3, [r7, #12]
 80170be:	e014      	b.n	80170ea <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80170c0:	4a0f      	ldr	r2, [pc, #60]	; (8017100 <vQueueAddToRegistry+0x50>)
 80170c2:	68fb      	ldr	r3, [r7, #12]
 80170c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80170c8:	2b00      	cmp	r3, #0
 80170ca:	d10b      	bne.n	80170e4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80170cc:	490c      	ldr	r1, [pc, #48]	; (8017100 <vQueueAddToRegistry+0x50>)
 80170ce:	68fb      	ldr	r3, [r7, #12]
 80170d0:	683a      	ldr	r2, [r7, #0]
 80170d2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80170d6:	4a0a      	ldr	r2, [pc, #40]	; (8017100 <vQueueAddToRegistry+0x50>)
 80170d8:	68fb      	ldr	r3, [r7, #12]
 80170da:	00db      	lsls	r3, r3, #3
 80170dc:	4413      	add	r3, r2
 80170de:	687a      	ldr	r2, [r7, #4]
 80170e0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80170e2:	e006      	b.n	80170f2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80170e4:	68fb      	ldr	r3, [r7, #12]
 80170e6:	3301      	adds	r3, #1
 80170e8:	60fb      	str	r3, [r7, #12]
 80170ea:	68fb      	ldr	r3, [r7, #12]
 80170ec:	2b07      	cmp	r3, #7
 80170ee:	d9e7      	bls.n	80170c0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80170f0:	bf00      	nop
 80170f2:	bf00      	nop
 80170f4:	3714      	adds	r7, #20
 80170f6:	46bd      	mov	sp, r7
 80170f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170fc:	4770      	bx	lr
 80170fe:	bf00      	nop
 8017100:	200076b0 	.word	0x200076b0

08017104 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8017104:	b480      	push	{r7}
 8017106:	b085      	sub	sp, #20
 8017108:	af00      	add	r7, sp, #0
 801710a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801710c:	2300      	movs	r3, #0
 801710e:	60fb      	str	r3, [r7, #12]
 8017110:	e016      	b.n	8017140 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8017112:	4a10      	ldr	r2, [pc, #64]	; (8017154 <vQueueUnregisterQueue+0x50>)
 8017114:	68fb      	ldr	r3, [r7, #12]
 8017116:	00db      	lsls	r3, r3, #3
 8017118:	4413      	add	r3, r2
 801711a:	685b      	ldr	r3, [r3, #4]
 801711c:	687a      	ldr	r2, [r7, #4]
 801711e:	429a      	cmp	r2, r3
 8017120:	d10b      	bne.n	801713a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8017122:	4a0c      	ldr	r2, [pc, #48]	; (8017154 <vQueueUnregisterQueue+0x50>)
 8017124:	68fb      	ldr	r3, [r7, #12]
 8017126:	2100      	movs	r1, #0
 8017128:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 801712c:	4a09      	ldr	r2, [pc, #36]	; (8017154 <vQueueUnregisterQueue+0x50>)
 801712e:	68fb      	ldr	r3, [r7, #12]
 8017130:	00db      	lsls	r3, r3, #3
 8017132:	4413      	add	r3, r2
 8017134:	2200      	movs	r2, #0
 8017136:	605a      	str	r2, [r3, #4]
				break;
 8017138:	e006      	b.n	8017148 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801713a:	68fb      	ldr	r3, [r7, #12]
 801713c:	3301      	adds	r3, #1
 801713e:	60fb      	str	r3, [r7, #12]
 8017140:	68fb      	ldr	r3, [r7, #12]
 8017142:	2b07      	cmp	r3, #7
 8017144:	d9e5      	bls.n	8017112 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8017146:	bf00      	nop
 8017148:	bf00      	nop
 801714a:	3714      	adds	r7, #20
 801714c:	46bd      	mov	sp, r7
 801714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017152:	4770      	bx	lr
 8017154:	200076b0 	.word	0x200076b0

08017158 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8017158:	b580      	push	{r7, lr}
 801715a:	b086      	sub	sp, #24
 801715c:	af00      	add	r7, sp, #0
 801715e:	60f8      	str	r0, [r7, #12]
 8017160:	60b9      	str	r1, [r7, #8]
 8017162:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8017164:	68fb      	ldr	r3, [r7, #12]
 8017166:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8017168:	f001 fd4c 	bl	8018c04 <vPortEnterCritical>
 801716c:	697b      	ldr	r3, [r7, #20]
 801716e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8017172:	b25b      	sxtb	r3, r3
 8017174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017178:	d103      	bne.n	8017182 <vQueueWaitForMessageRestricted+0x2a>
 801717a:	697b      	ldr	r3, [r7, #20]
 801717c:	2200      	movs	r2, #0
 801717e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8017182:	697b      	ldr	r3, [r7, #20]
 8017184:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8017188:	b25b      	sxtb	r3, r3
 801718a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801718e:	d103      	bne.n	8017198 <vQueueWaitForMessageRestricted+0x40>
 8017190:	697b      	ldr	r3, [r7, #20]
 8017192:	2200      	movs	r2, #0
 8017194:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8017198:	f001 fd64 	bl	8018c64 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801719c:	697b      	ldr	r3, [r7, #20]
 801719e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80171a0:	2b00      	cmp	r3, #0
 80171a2:	d106      	bne.n	80171b2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80171a4:	697b      	ldr	r3, [r7, #20]
 80171a6:	3324      	adds	r3, #36	; 0x24
 80171a8:	687a      	ldr	r2, [r7, #4]
 80171aa:	68b9      	ldr	r1, [r7, #8]
 80171ac:	4618      	mov	r0, r3
 80171ae:	f000 fcd3 	bl	8017b58 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80171b2:	6978      	ldr	r0, [r7, #20]
 80171b4:	f7ff fefb 	bl	8016fae <prvUnlockQueue>
	}
 80171b8:	bf00      	nop
 80171ba:	3718      	adds	r7, #24
 80171bc:	46bd      	mov	sp, r7
 80171be:	bd80      	pop	{r7, pc}

080171c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80171c0:	b580      	push	{r7, lr}
 80171c2:	b08e      	sub	sp, #56	; 0x38
 80171c4:	af04      	add	r7, sp, #16
 80171c6:	60f8      	str	r0, [r7, #12]
 80171c8:	60b9      	str	r1, [r7, #8]
 80171ca:	607a      	str	r2, [r7, #4]
 80171cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80171ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	d10a      	bne.n	80171ea <xTaskCreateStatic+0x2a>
	__asm volatile
 80171d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80171d8:	f383 8811 	msr	BASEPRI, r3
 80171dc:	f3bf 8f6f 	isb	sy
 80171e0:	f3bf 8f4f 	dsb	sy
 80171e4:	623b      	str	r3, [r7, #32]
}
 80171e6:	bf00      	nop
 80171e8:	e7fe      	b.n	80171e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80171ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80171ec:	2b00      	cmp	r3, #0
 80171ee:	d10a      	bne.n	8017206 <xTaskCreateStatic+0x46>
	__asm volatile
 80171f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80171f4:	f383 8811 	msr	BASEPRI, r3
 80171f8:	f3bf 8f6f 	isb	sy
 80171fc:	f3bf 8f4f 	dsb	sy
 8017200:	61fb      	str	r3, [r7, #28]
}
 8017202:	bf00      	nop
 8017204:	e7fe      	b.n	8017204 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8017206:	23bc      	movs	r3, #188	; 0xbc
 8017208:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801720a:	693b      	ldr	r3, [r7, #16]
 801720c:	2bbc      	cmp	r3, #188	; 0xbc
 801720e:	d00a      	beq.n	8017226 <xTaskCreateStatic+0x66>
	__asm volatile
 8017210:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017214:	f383 8811 	msr	BASEPRI, r3
 8017218:	f3bf 8f6f 	isb	sy
 801721c:	f3bf 8f4f 	dsb	sy
 8017220:	61bb      	str	r3, [r7, #24]
}
 8017222:	bf00      	nop
 8017224:	e7fe      	b.n	8017224 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8017226:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8017228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801722a:	2b00      	cmp	r3, #0
 801722c:	d01e      	beq.n	801726c <xTaskCreateStatic+0xac>
 801722e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017230:	2b00      	cmp	r3, #0
 8017232:	d01b      	beq.n	801726c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8017234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017236:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8017238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801723a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801723c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801723e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017240:	2202      	movs	r2, #2
 8017242:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8017246:	2300      	movs	r3, #0
 8017248:	9303      	str	r3, [sp, #12]
 801724a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801724c:	9302      	str	r3, [sp, #8]
 801724e:	f107 0314 	add.w	r3, r7, #20
 8017252:	9301      	str	r3, [sp, #4]
 8017254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017256:	9300      	str	r3, [sp, #0]
 8017258:	683b      	ldr	r3, [r7, #0]
 801725a:	687a      	ldr	r2, [r7, #4]
 801725c:	68b9      	ldr	r1, [r7, #8]
 801725e:	68f8      	ldr	r0, [r7, #12]
 8017260:	f000 f850 	bl	8017304 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8017264:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017266:	f000 f8f3 	bl	8017450 <prvAddNewTaskToReadyList>
 801726a:	e001      	b.n	8017270 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 801726c:	2300      	movs	r3, #0
 801726e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8017270:	697b      	ldr	r3, [r7, #20]
	}
 8017272:	4618      	mov	r0, r3
 8017274:	3728      	adds	r7, #40	; 0x28
 8017276:	46bd      	mov	sp, r7
 8017278:	bd80      	pop	{r7, pc}

0801727a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801727a:	b580      	push	{r7, lr}
 801727c:	b08c      	sub	sp, #48	; 0x30
 801727e:	af04      	add	r7, sp, #16
 8017280:	60f8      	str	r0, [r7, #12]
 8017282:	60b9      	str	r1, [r7, #8]
 8017284:	603b      	str	r3, [r7, #0]
 8017286:	4613      	mov	r3, r2
 8017288:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801728a:	88fb      	ldrh	r3, [r7, #6]
 801728c:	009b      	lsls	r3, r3, #2
 801728e:	4618      	mov	r0, r3
 8017290:	f001 fdda 	bl	8018e48 <pvPortMalloc>
 8017294:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8017296:	697b      	ldr	r3, [r7, #20]
 8017298:	2b00      	cmp	r3, #0
 801729a:	d00e      	beq.n	80172ba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801729c:	20bc      	movs	r0, #188	; 0xbc
 801729e:	f001 fdd3 	bl	8018e48 <pvPortMalloc>
 80172a2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80172a4:	69fb      	ldr	r3, [r7, #28]
 80172a6:	2b00      	cmp	r3, #0
 80172a8:	d003      	beq.n	80172b2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80172aa:	69fb      	ldr	r3, [r7, #28]
 80172ac:	697a      	ldr	r2, [r7, #20]
 80172ae:	631a      	str	r2, [r3, #48]	; 0x30
 80172b0:	e005      	b.n	80172be <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80172b2:	6978      	ldr	r0, [r7, #20]
 80172b4:	f001 fe94 	bl	8018fe0 <vPortFree>
 80172b8:	e001      	b.n	80172be <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80172ba:	2300      	movs	r3, #0
 80172bc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80172be:	69fb      	ldr	r3, [r7, #28]
 80172c0:	2b00      	cmp	r3, #0
 80172c2:	d017      	beq.n	80172f4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80172c4:	69fb      	ldr	r3, [r7, #28]
 80172c6:	2200      	movs	r2, #0
 80172c8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80172cc:	88fa      	ldrh	r2, [r7, #6]
 80172ce:	2300      	movs	r3, #0
 80172d0:	9303      	str	r3, [sp, #12]
 80172d2:	69fb      	ldr	r3, [r7, #28]
 80172d4:	9302      	str	r3, [sp, #8]
 80172d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80172d8:	9301      	str	r3, [sp, #4]
 80172da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80172dc:	9300      	str	r3, [sp, #0]
 80172de:	683b      	ldr	r3, [r7, #0]
 80172e0:	68b9      	ldr	r1, [r7, #8]
 80172e2:	68f8      	ldr	r0, [r7, #12]
 80172e4:	f000 f80e 	bl	8017304 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80172e8:	69f8      	ldr	r0, [r7, #28]
 80172ea:	f000 f8b1 	bl	8017450 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80172ee:	2301      	movs	r3, #1
 80172f0:	61bb      	str	r3, [r7, #24]
 80172f2:	e002      	b.n	80172fa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80172f4:	f04f 33ff 	mov.w	r3, #4294967295
 80172f8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80172fa:	69bb      	ldr	r3, [r7, #24]
	}
 80172fc:	4618      	mov	r0, r3
 80172fe:	3720      	adds	r7, #32
 8017300:	46bd      	mov	sp, r7
 8017302:	bd80      	pop	{r7, pc}

08017304 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8017304:	b580      	push	{r7, lr}
 8017306:	b088      	sub	sp, #32
 8017308:	af00      	add	r7, sp, #0
 801730a:	60f8      	str	r0, [r7, #12]
 801730c:	60b9      	str	r1, [r7, #8]
 801730e:	607a      	str	r2, [r7, #4]
 8017310:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8017312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017314:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8017316:	687b      	ldr	r3, [r7, #4]
 8017318:	009b      	lsls	r3, r3, #2
 801731a:	461a      	mov	r2, r3
 801731c:	21a5      	movs	r1, #165	; 0xa5
 801731e:	f003 fee3 	bl	801b0e8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8017322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017324:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8017326:	687b      	ldr	r3, [r7, #4]
 8017328:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 801732c:	3b01      	subs	r3, #1
 801732e:	009b      	lsls	r3, r3, #2
 8017330:	4413      	add	r3, r2
 8017332:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8017334:	69bb      	ldr	r3, [r7, #24]
 8017336:	f023 0307 	bic.w	r3, r3, #7
 801733a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801733c:	69bb      	ldr	r3, [r7, #24]
 801733e:	f003 0307 	and.w	r3, r3, #7
 8017342:	2b00      	cmp	r3, #0
 8017344:	d00a      	beq.n	801735c <prvInitialiseNewTask+0x58>
	__asm volatile
 8017346:	f04f 0350 	mov.w	r3, #80	; 0x50
 801734a:	f383 8811 	msr	BASEPRI, r3
 801734e:	f3bf 8f6f 	isb	sy
 8017352:	f3bf 8f4f 	dsb	sy
 8017356:	617b      	str	r3, [r7, #20]
}
 8017358:	bf00      	nop
 801735a:	e7fe      	b.n	801735a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801735c:	68bb      	ldr	r3, [r7, #8]
 801735e:	2b00      	cmp	r3, #0
 8017360:	d01f      	beq.n	80173a2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8017362:	2300      	movs	r3, #0
 8017364:	61fb      	str	r3, [r7, #28]
 8017366:	e012      	b.n	801738e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8017368:	68ba      	ldr	r2, [r7, #8]
 801736a:	69fb      	ldr	r3, [r7, #28]
 801736c:	4413      	add	r3, r2
 801736e:	7819      	ldrb	r1, [r3, #0]
 8017370:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017372:	69fb      	ldr	r3, [r7, #28]
 8017374:	4413      	add	r3, r2
 8017376:	3334      	adds	r3, #52	; 0x34
 8017378:	460a      	mov	r2, r1
 801737a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801737c:	68ba      	ldr	r2, [r7, #8]
 801737e:	69fb      	ldr	r3, [r7, #28]
 8017380:	4413      	add	r3, r2
 8017382:	781b      	ldrb	r3, [r3, #0]
 8017384:	2b00      	cmp	r3, #0
 8017386:	d006      	beq.n	8017396 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8017388:	69fb      	ldr	r3, [r7, #28]
 801738a:	3301      	adds	r3, #1
 801738c:	61fb      	str	r3, [r7, #28]
 801738e:	69fb      	ldr	r3, [r7, #28]
 8017390:	2b0f      	cmp	r3, #15
 8017392:	d9e9      	bls.n	8017368 <prvInitialiseNewTask+0x64>
 8017394:	e000      	b.n	8017398 <prvInitialiseNewTask+0x94>
			{
				break;
 8017396:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8017398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801739a:	2200      	movs	r2, #0
 801739c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80173a0:	e003      	b.n	80173aa <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80173a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173a4:	2200      	movs	r2, #0
 80173a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80173aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173ac:	2b37      	cmp	r3, #55	; 0x37
 80173ae:	d901      	bls.n	80173b4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80173b0:	2337      	movs	r3, #55	; 0x37
 80173b2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80173b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80173b8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80173ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80173be:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80173c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173c2:	2200      	movs	r2, #0
 80173c4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80173c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173c8:	3304      	adds	r3, #4
 80173ca:	4618      	mov	r0, r3
 80173cc:	f7fe fe56 	bl	801607c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80173d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173d2:	3318      	adds	r3, #24
 80173d4:	4618      	mov	r0, r3
 80173d6:	f7fe fe51 	bl	801607c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80173da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80173de:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80173e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80173e2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80173e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173e8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80173ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80173ee:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80173f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173f2:	2200      	movs	r2, #0
 80173f4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80173f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173fa:	2200      	movs	r2, #0
 80173fc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8017400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017402:	3354      	adds	r3, #84	; 0x54
 8017404:	2260      	movs	r2, #96	; 0x60
 8017406:	2100      	movs	r1, #0
 8017408:	4618      	mov	r0, r3
 801740a:	f003 fe6d 	bl	801b0e8 <memset>
 801740e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017410:	4a0c      	ldr	r2, [pc, #48]	; (8017444 <prvInitialiseNewTask+0x140>)
 8017412:	659a      	str	r2, [r3, #88]	; 0x58
 8017414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017416:	4a0c      	ldr	r2, [pc, #48]	; (8017448 <prvInitialiseNewTask+0x144>)
 8017418:	65da      	str	r2, [r3, #92]	; 0x5c
 801741a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801741c:	4a0b      	ldr	r2, [pc, #44]	; (801744c <prvInitialiseNewTask+0x148>)
 801741e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8017420:	683a      	ldr	r2, [r7, #0]
 8017422:	68f9      	ldr	r1, [r7, #12]
 8017424:	69b8      	ldr	r0, [r7, #24]
 8017426:	f001 fac1 	bl	80189ac <pxPortInitialiseStack>
 801742a:	4602      	mov	r2, r0
 801742c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801742e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8017430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017432:	2b00      	cmp	r3, #0
 8017434:	d002      	beq.n	801743c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8017436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017438:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801743a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801743c:	bf00      	nop
 801743e:	3720      	adds	r7, #32
 8017440:	46bd      	mov	sp, r7
 8017442:	bd80      	pop	{r7, pc}
 8017444:	08022cb4 	.word	0x08022cb4
 8017448:	08022cd4 	.word	0x08022cd4
 801744c:	08022c94 	.word	0x08022c94

08017450 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8017450:	b580      	push	{r7, lr}
 8017452:	b082      	sub	sp, #8
 8017454:	af00      	add	r7, sp, #0
 8017456:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8017458:	f001 fbd4 	bl	8018c04 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801745c:	4b2d      	ldr	r3, [pc, #180]	; (8017514 <prvAddNewTaskToReadyList+0xc4>)
 801745e:	681b      	ldr	r3, [r3, #0]
 8017460:	3301      	adds	r3, #1
 8017462:	4a2c      	ldr	r2, [pc, #176]	; (8017514 <prvAddNewTaskToReadyList+0xc4>)
 8017464:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8017466:	4b2c      	ldr	r3, [pc, #176]	; (8017518 <prvAddNewTaskToReadyList+0xc8>)
 8017468:	681b      	ldr	r3, [r3, #0]
 801746a:	2b00      	cmp	r3, #0
 801746c:	d109      	bne.n	8017482 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801746e:	4a2a      	ldr	r2, [pc, #168]	; (8017518 <prvAddNewTaskToReadyList+0xc8>)
 8017470:	687b      	ldr	r3, [r7, #4]
 8017472:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8017474:	4b27      	ldr	r3, [pc, #156]	; (8017514 <prvAddNewTaskToReadyList+0xc4>)
 8017476:	681b      	ldr	r3, [r3, #0]
 8017478:	2b01      	cmp	r3, #1
 801747a:	d110      	bne.n	801749e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801747c:	f000 fc98 	bl	8017db0 <prvInitialiseTaskLists>
 8017480:	e00d      	b.n	801749e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8017482:	4b26      	ldr	r3, [pc, #152]	; (801751c <prvAddNewTaskToReadyList+0xcc>)
 8017484:	681b      	ldr	r3, [r3, #0]
 8017486:	2b00      	cmp	r3, #0
 8017488:	d109      	bne.n	801749e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801748a:	4b23      	ldr	r3, [pc, #140]	; (8017518 <prvAddNewTaskToReadyList+0xc8>)
 801748c:	681b      	ldr	r3, [r3, #0]
 801748e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017490:	687b      	ldr	r3, [r7, #4]
 8017492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017494:	429a      	cmp	r2, r3
 8017496:	d802      	bhi.n	801749e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8017498:	4a1f      	ldr	r2, [pc, #124]	; (8017518 <prvAddNewTaskToReadyList+0xc8>)
 801749a:	687b      	ldr	r3, [r7, #4]
 801749c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801749e:	4b20      	ldr	r3, [pc, #128]	; (8017520 <prvAddNewTaskToReadyList+0xd0>)
 80174a0:	681b      	ldr	r3, [r3, #0]
 80174a2:	3301      	adds	r3, #1
 80174a4:	4a1e      	ldr	r2, [pc, #120]	; (8017520 <prvAddNewTaskToReadyList+0xd0>)
 80174a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80174a8:	4b1d      	ldr	r3, [pc, #116]	; (8017520 <prvAddNewTaskToReadyList+0xd0>)
 80174aa:	681a      	ldr	r2, [r3, #0]
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80174b0:	687b      	ldr	r3, [r7, #4]
 80174b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80174b4:	4b1b      	ldr	r3, [pc, #108]	; (8017524 <prvAddNewTaskToReadyList+0xd4>)
 80174b6:	681b      	ldr	r3, [r3, #0]
 80174b8:	429a      	cmp	r2, r3
 80174ba:	d903      	bls.n	80174c4 <prvAddNewTaskToReadyList+0x74>
 80174bc:	687b      	ldr	r3, [r7, #4]
 80174be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80174c0:	4a18      	ldr	r2, [pc, #96]	; (8017524 <prvAddNewTaskToReadyList+0xd4>)
 80174c2:	6013      	str	r3, [r2, #0]
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80174c8:	4613      	mov	r3, r2
 80174ca:	009b      	lsls	r3, r3, #2
 80174cc:	4413      	add	r3, r2
 80174ce:	009b      	lsls	r3, r3, #2
 80174d0:	4a15      	ldr	r2, [pc, #84]	; (8017528 <prvAddNewTaskToReadyList+0xd8>)
 80174d2:	441a      	add	r2, r3
 80174d4:	687b      	ldr	r3, [r7, #4]
 80174d6:	3304      	adds	r3, #4
 80174d8:	4619      	mov	r1, r3
 80174da:	4610      	mov	r0, r2
 80174dc:	f7fe fddb 	bl	8016096 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80174e0:	f001 fbc0 	bl	8018c64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80174e4:	4b0d      	ldr	r3, [pc, #52]	; (801751c <prvAddNewTaskToReadyList+0xcc>)
 80174e6:	681b      	ldr	r3, [r3, #0]
 80174e8:	2b00      	cmp	r3, #0
 80174ea:	d00e      	beq.n	801750a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80174ec:	4b0a      	ldr	r3, [pc, #40]	; (8017518 <prvAddNewTaskToReadyList+0xc8>)
 80174ee:	681b      	ldr	r3, [r3, #0]
 80174f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80174f2:	687b      	ldr	r3, [r7, #4]
 80174f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80174f6:	429a      	cmp	r2, r3
 80174f8:	d207      	bcs.n	801750a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80174fa:	4b0c      	ldr	r3, [pc, #48]	; (801752c <prvAddNewTaskToReadyList+0xdc>)
 80174fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017500:	601a      	str	r2, [r3, #0]
 8017502:	f3bf 8f4f 	dsb	sy
 8017506:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801750a:	bf00      	nop
 801750c:	3708      	adds	r7, #8
 801750e:	46bd      	mov	sp, r7
 8017510:	bd80      	pop	{r7, pc}
 8017512:	bf00      	nop
 8017514:	200014b8 	.word	0x200014b8
 8017518:	20000fe4 	.word	0x20000fe4
 801751c:	200014c4 	.word	0x200014c4
 8017520:	200014d4 	.word	0x200014d4
 8017524:	200014c0 	.word	0x200014c0
 8017528:	20000fe8 	.word	0x20000fe8
 801752c:	e000ed04 	.word	0xe000ed04

08017530 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8017530:	b580      	push	{r7, lr}
 8017532:	b084      	sub	sp, #16
 8017534:	af00      	add	r7, sp, #0
 8017536:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8017538:	f001 fb64 	bl	8018c04 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 801753c:	687b      	ldr	r3, [r7, #4]
 801753e:	2b00      	cmp	r3, #0
 8017540:	d102      	bne.n	8017548 <vTaskDelete+0x18>
 8017542:	4b2c      	ldr	r3, [pc, #176]	; (80175f4 <vTaskDelete+0xc4>)
 8017544:	681b      	ldr	r3, [r3, #0]
 8017546:	e000      	b.n	801754a <vTaskDelete+0x1a>
 8017548:	687b      	ldr	r3, [r7, #4]
 801754a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801754c:	68fb      	ldr	r3, [r7, #12]
 801754e:	3304      	adds	r3, #4
 8017550:	4618      	mov	r0, r3
 8017552:	f7fe fdfd 	bl	8016150 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8017556:	68fb      	ldr	r3, [r7, #12]
 8017558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801755a:	2b00      	cmp	r3, #0
 801755c:	d004      	beq.n	8017568 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801755e:	68fb      	ldr	r3, [r7, #12]
 8017560:	3318      	adds	r3, #24
 8017562:	4618      	mov	r0, r3
 8017564:	f7fe fdf4 	bl	8016150 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8017568:	4b23      	ldr	r3, [pc, #140]	; (80175f8 <vTaskDelete+0xc8>)
 801756a:	681b      	ldr	r3, [r3, #0]
 801756c:	3301      	adds	r3, #1
 801756e:	4a22      	ldr	r2, [pc, #136]	; (80175f8 <vTaskDelete+0xc8>)
 8017570:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8017572:	4b20      	ldr	r3, [pc, #128]	; (80175f4 <vTaskDelete+0xc4>)
 8017574:	681b      	ldr	r3, [r3, #0]
 8017576:	68fa      	ldr	r2, [r7, #12]
 8017578:	429a      	cmp	r2, r3
 801757a:	d10b      	bne.n	8017594 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 801757c:	68fb      	ldr	r3, [r7, #12]
 801757e:	3304      	adds	r3, #4
 8017580:	4619      	mov	r1, r3
 8017582:	481e      	ldr	r0, [pc, #120]	; (80175fc <vTaskDelete+0xcc>)
 8017584:	f7fe fd87 	bl	8016096 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8017588:	4b1d      	ldr	r3, [pc, #116]	; (8017600 <vTaskDelete+0xd0>)
 801758a:	681b      	ldr	r3, [r3, #0]
 801758c:	3301      	adds	r3, #1
 801758e:	4a1c      	ldr	r2, [pc, #112]	; (8017600 <vTaskDelete+0xd0>)
 8017590:	6013      	str	r3, [r2, #0]
 8017592:	e009      	b.n	80175a8 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8017594:	4b1b      	ldr	r3, [pc, #108]	; (8017604 <vTaskDelete+0xd4>)
 8017596:	681b      	ldr	r3, [r3, #0]
 8017598:	3b01      	subs	r3, #1
 801759a:	4a1a      	ldr	r2, [pc, #104]	; (8017604 <vTaskDelete+0xd4>)
 801759c:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 801759e:	68f8      	ldr	r0, [r7, #12]
 80175a0:	f000 fc74 	bl	8017e8c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80175a4:	f000 fca6 	bl	8017ef4 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80175a8:	f001 fb5c 	bl	8018c64 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80175ac:	4b16      	ldr	r3, [pc, #88]	; (8017608 <vTaskDelete+0xd8>)
 80175ae:	681b      	ldr	r3, [r3, #0]
 80175b0:	2b00      	cmp	r3, #0
 80175b2:	d01b      	beq.n	80175ec <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 80175b4:	4b0f      	ldr	r3, [pc, #60]	; (80175f4 <vTaskDelete+0xc4>)
 80175b6:	681b      	ldr	r3, [r3, #0]
 80175b8:	68fa      	ldr	r2, [r7, #12]
 80175ba:	429a      	cmp	r2, r3
 80175bc:	d116      	bne.n	80175ec <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80175be:	4b13      	ldr	r3, [pc, #76]	; (801760c <vTaskDelete+0xdc>)
 80175c0:	681b      	ldr	r3, [r3, #0]
 80175c2:	2b00      	cmp	r3, #0
 80175c4:	d00a      	beq.n	80175dc <vTaskDelete+0xac>
	__asm volatile
 80175c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80175ca:	f383 8811 	msr	BASEPRI, r3
 80175ce:	f3bf 8f6f 	isb	sy
 80175d2:	f3bf 8f4f 	dsb	sy
 80175d6:	60bb      	str	r3, [r7, #8]
}
 80175d8:	bf00      	nop
 80175da:	e7fe      	b.n	80175da <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80175dc:	4b0c      	ldr	r3, [pc, #48]	; (8017610 <vTaskDelete+0xe0>)
 80175de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80175e2:	601a      	str	r2, [r3, #0]
 80175e4:	f3bf 8f4f 	dsb	sy
 80175e8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80175ec:	bf00      	nop
 80175ee:	3710      	adds	r7, #16
 80175f0:	46bd      	mov	sp, r7
 80175f2:	bd80      	pop	{r7, pc}
 80175f4:	20000fe4 	.word	0x20000fe4
 80175f8:	200014d4 	.word	0x200014d4
 80175fc:	2000148c 	.word	0x2000148c
 8017600:	200014a0 	.word	0x200014a0
 8017604:	200014b8 	.word	0x200014b8
 8017608:	200014c4 	.word	0x200014c4
 801760c:	200014e0 	.word	0x200014e0
 8017610:	e000ed04 	.word	0xe000ed04

08017614 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8017614:	b580      	push	{r7, lr}
 8017616:	b084      	sub	sp, #16
 8017618:	af00      	add	r7, sp, #0
 801761a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801761c:	2300      	movs	r3, #0
 801761e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	2b00      	cmp	r3, #0
 8017624:	d017      	beq.n	8017656 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8017626:	4b13      	ldr	r3, [pc, #76]	; (8017674 <vTaskDelay+0x60>)
 8017628:	681b      	ldr	r3, [r3, #0]
 801762a:	2b00      	cmp	r3, #0
 801762c:	d00a      	beq.n	8017644 <vTaskDelay+0x30>
	__asm volatile
 801762e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017632:	f383 8811 	msr	BASEPRI, r3
 8017636:	f3bf 8f6f 	isb	sy
 801763a:	f3bf 8f4f 	dsb	sy
 801763e:	60bb      	str	r3, [r7, #8]
}
 8017640:	bf00      	nop
 8017642:	e7fe      	b.n	8017642 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8017644:	f000 f88a 	bl	801775c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8017648:	2100      	movs	r1, #0
 801764a:	6878      	ldr	r0, [r7, #4]
 801764c:	f000 fe0c 	bl	8018268 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8017650:	f000 f892 	bl	8017778 <xTaskResumeAll>
 8017654:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8017656:	68fb      	ldr	r3, [r7, #12]
 8017658:	2b00      	cmp	r3, #0
 801765a:	d107      	bne.n	801766c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 801765c:	4b06      	ldr	r3, [pc, #24]	; (8017678 <vTaskDelay+0x64>)
 801765e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017662:	601a      	str	r2, [r3, #0]
 8017664:	f3bf 8f4f 	dsb	sy
 8017668:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801766c:	bf00      	nop
 801766e:	3710      	adds	r7, #16
 8017670:	46bd      	mov	sp, r7
 8017672:	bd80      	pop	{r7, pc}
 8017674:	200014e0 	.word	0x200014e0
 8017678:	e000ed04 	.word	0xe000ed04

0801767c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801767c:	b580      	push	{r7, lr}
 801767e:	b08a      	sub	sp, #40	; 0x28
 8017680:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8017682:	2300      	movs	r3, #0
 8017684:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8017686:	2300      	movs	r3, #0
 8017688:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801768a:	463a      	mov	r2, r7
 801768c:	1d39      	adds	r1, r7, #4
 801768e:	f107 0308 	add.w	r3, r7, #8
 8017692:	4618      	mov	r0, r3
 8017694:	f7fe fc9e 	bl	8015fd4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8017698:	6839      	ldr	r1, [r7, #0]
 801769a:	687b      	ldr	r3, [r7, #4]
 801769c:	68ba      	ldr	r2, [r7, #8]
 801769e:	9202      	str	r2, [sp, #8]
 80176a0:	9301      	str	r3, [sp, #4]
 80176a2:	2300      	movs	r3, #0
 80176a4:	9300      	str	r3, [sp, #0]
 80176a6:	2300      	movs	r3, #0
 80176a8:	460a      	mov	r2, r1
 80176aa:	4924      	ldr	r1, [pc, #144]	; (801773c <vTaskStartScheduler+0xc0>)
 80176ac:	4824      	ldr	r0, [pc, #144]	; (8017740 <vTaskStartScheduler+0xc4>)
 80176ae:	f7ff fd87 	bl	80171c0 <xTaskCreateStatic>
 80176b2:	4603      	mov	r3, r0
 80176b4:	4a23      	ldr	r2, [pc, #140]	; (8017744 <vTaskStartScheduler+0xc8>)
 80176b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80176b8:	4b22      	ldr	r3, [pc, #136]	; (8017744 <vTaskStartScheduler+0xc8>)
 80176ba:	681b      	ldr	r3, [r3, #0]
 80176bc:	2b00      	cmp	r3, #0
 80176be:	d002      	beq.n	80176c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80176c0:	2301      	movs	r3, #1
 80176c2:	617b      	str	r3, [r7, #20]
 80176c4:	e001      	b.n	80176ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80176c6:	2300      	movs	r3, #0
 80176c8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80176ca:	697b      	ldr	r3, [r7, #20]
 80176cc:	2b01      	cmp	r3, #1
 80176ce:	d102      	bne.n	80176d6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80176d0:	f000 fe1e 	bl	8018310 <xTimerCreateTimerTask>
 80176d4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80176d6:	697b      	ldr	r3, [r7, #20]
 80176d8:	2b01      	cmp	r3, #1
 80176da:	d11b      	bne.n	8017714 <vTaskStartScheduler+0x98>
	__asm volatile
 80176dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80176e0:	f383 8811 	msr	BASEPRI, r3
 80176e4:	f3bf 8f6f 	isb	sy
 80176e8:	f3bf 8f4f 	dsb	sy
 80176ec:	613b      	str	r3, [r7, #16]
}
 80176ee:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80176f0:	4b15      	ldr	r3, [pc, #84]	; (8017748 <vTaskStartScheduler+0xcc>)
 80176f2:	681b      	ldr	r3, [r3, #0]
 80176f4:	3354      	adds	r3, #84	; 0x54
 80176f6:	4a15      	ldr	r2, [pc, #84]	; (801774c <vTaskStartScheduler+0xd0>)
 80176f8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80176fa:	4b15      	ldr	r3, [pc, #84]	; (8017750 <vTaskStartScheduler+0xd4>)
 80176fc:	f04f 32ff 	mov.w	r2, #4294967295
 8017700:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8017702:	4b14      	ldr	r3, [pc, #80]	; (8017754 <vTaskStartScheduler+0xd8>)
 8017704:	2201      	movs	r2, #1
 8017706:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8017708:	4b13      	ldr	r3, [pc, #76]	; (8017758 <vTaskStartScheduler+0xdc>)
 801770a:	2200      	movs	r2, #0
 801770c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801770e:	f001 f9d7 	bl	8018ac0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8017712:	e00e      	b.n	8017732 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8017714:	697b      	ldr	r3, [r7, #20]
 8017716:	f1b3 3fff 	cmp.w	r3, #4294967295
 801771a:	d10a      	bne.n	8017732 <vTaskStartScheduler+0xb6>
	__asm volatile
 801771c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017720:	f383 8811 	msr	BASEPRI, r3
 8017724:	f3bf 8f6f 	isb	sy
 8017728:	f3bf 8f4f 	dsb	sy
 801772c:	60fb      	str	r3, [r7, #12]
}
 801772e:	bf00      	nop
 8017730:	e7fe      	b.n	8017730 <vTaskStartScheduler+0xb4>
}
 8017732:	bf00      	nop
 8017734:	3718      	adds	r7, #24
 8017736:	46bd      	mov	sp, r7
 8017738:	bd80      	pop	{r7, pc}
 801773a:	bf00      	nop
 801773c:	08022914 	.word	0x08022914
 8017740:	08017d81 	.word	0x08017d81
 8017744:	200014dc 	.word	0x200014dc
 8017748:	20000fe4 	.word	0x20000fe4
 801774c:	200001fc 	.word	0x200001fc
 8017750:	200014d8 	.word	0x200014d8
 8017754:	200014c4 	.word	0x200014c4
 8017758:	200014bc 	.word	0x200014bc

0801775c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801775c:	b480      	push	{r7}
 801775e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8017760:	4b04      	ldr	r3, [pc, #16]	; (8017774 <vTaskSuspendAll+0x18>)
 8017762:	681b      	ldr	r3, [r3, #0]
 8017764:	3301      	adds	r3, #1
 8017766:	4a03      	ldr	r2, [pc, #12]	; (8017774 <vTaskSuspendAll+0x18>)
 8017768:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801776a:	bf00      	nop
 801776c:	46bd      	mov	sp, r7
 801776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017772:	4770      	bx	lr
 8017774:	200014e0 	.word	0x200014e0

08017778 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8017778:	b580      	push	{r7, lr}
 801777a:	b084      	sub	sp, #16
 801777c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801777e:	2300      	movs	r3, #0
 8017780:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8017782:	2300      	movs	r3, #0
 8017784:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8017786:	4b42      	ldr	r3, [pc, #264]	; (8017890 <xTaskResumeAll+0x118>)
 8017788:	681b      	ldr	r3, [r3, #0]
 801778a:	2b00      	cmp	r3, #0
 801778c:	d10a      	bne.n	80177a4 <xTaskResumeAll+0x2c>
	__asm volatile
 801778e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017792:	f383 8811 	msr	BASEPRI, r3
 8017796:	f3bf 8f6f 	isb	sy
 801779a:	f3bf 8f4f 	dsb	sy
 801779e:	603b      	str	r3, [r7, #0]
}
 80177a0:	bf00      	nop
 80177a2:	e7fe      	b.n	80177a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80177a4:	f001 fa2e 	bl	8018c04 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80177a8:	4b39      	ldr	r3, [pc, #228]	; (8017890 <xTaskResumeAll+0x118>)
 80177aa:	681b      	ldr	r3, [r3, #0]
 80177ac:	3b01      	subs	r3, #1
 80177ae:	4a38      	ldr	r2, [pc, #224]	; (8017890 <xTaskResumeAll+0x118>)
 80177b0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80177b2:	4b37      	ldr	r3, [pc, #220]	; (8017890 <xTaskResumeAll+0x118>)
 80177b4:	681b      	ldr	r3, [r3, #0]
 80177b6:	2b00      	cmp	r3, #0
 80177b8:	d162      	bne.n	8017880 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80177ba:	4b36      	ldr	r3, [pc, #216]	; (8017894 <xTaskResumeAll+0x11c>)
 80177bc:	681b      	ldr	r3, [r3, #0]
 80177be:	2b00      	cmp	r3, #0
 80177c0:	d05e      	beq.n	8017880 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80177c2:	e02f      	b.n	8017824 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80177c4:	4b34      	ldr	r3, [pc, #208]	; (8017898 <xTaskResumeAll+0x120>)
 80177c6:	68db      	ldr	r3, [r3, #12]
 80177c8:	68db      	ldr	r3, [r3, #12]
 80177ca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80177cc:	68fb      	ldr	r3, [r7, #12]
 80177ce:	3318      	adds	r3, #24
 80177d0:	4618      	mov	r0, r3
 80177d2:	f7fe fcbd 	bl	8016150 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80177d6:	68fb      	ldr	r3, [r7, #12]
 80177d8:	3304      	adds	r3, #4
 80177da:	4618      	mov	r0, r3
 80177dc:	f7fe fcb8 	bl	8016150 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80177e0:	68fb      	ldr	r3, [r7, #12]
 80177e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80177e4:	4b2d      	ldr	r3, [pc, #180]	; (801789c <xTaskResumeAll+0x124>)
 80177e6:	681b      	ldr	r3, [r3, #0]
 80177e8:	429a      	cmp	r2, r3
 80177ea:	d903      	bls.n	80177f4 <xTaskResumeAll+0x7c>
 80177ec:	68fb      	ldr	r3, [r7, #12]
 80177ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80177f0:	4a2a      	ldr	r2, [pc, #168]	; (801789c <xTaskResumeAll+0x124>)
 80177f2:	6013      	str	r3, [r2, #0]
 80177f4:	68fb      	ldr	r3, [r7, #12]
 80177f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80177f8:	4613      	mov	r3, r2
 80177fa:	009b      	lsls	r3, r3, #2
 80177fc:	4413      	add	r3, r2
 80177fe:	009b      	lsls	r3, r3, #2
 8017800:	4a27      	ldr	r2, [pc, #156]	; (80178a0 <xTaskResumeAll+0x128>)
 8017802:	441a      	add	r2, r3
 8017804:	68fb      	ldr	r3, [r7, #12]
 8017806:	3304      	adds	r3, #4
 8017808:	4619      	mov	r1, r3
 801780a:	4610      	mov	r0, r2
 801780c:	f7fe fc43 	bl	8016096 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017810:	68fb      	ldr	r3, [r7, #12]
 8017812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017814:	4b23      	ldr	r3, [pc, #140]	; (80178a4 <xTaskResumeAll+0x12c>)
 8017816:	681b      	ldr	r3, [r3, #0]
 8017818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801781a:	429a      	cmp	r2, r3
 801781c:	d302      	bcc.n	8017824 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801781e:	4b22      	ldr	r3, [pc, #136]	; (80178a8 <xTaskResumeAll+0x130>)
 8017820:	2201      	movs	r2, #1
 8017822:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017824:	4b1c      	ldr	r3, [pc, #112]	; (8017898 <xTaskResumeAll+0x120>)
 8017826:	681b      	ldr	r3, [r3, #0]
 8017828:	2b00      	cmp	r3, #0
 801782a:	d1cb      	bne.n	80177c4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801782c:	68fb      	ldr	r3, [r7, #12]
 801782e:	2b00      	cmp	r3, #0
 8017830:	d001      	beq.n	8017836 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8017832:	f000 fb5f 	bl	8017ef4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8017836:	4b1d      	ldr	r3, [pc, #116]	; (80178ac <xTaskResumeAll+0x134>)
 8017838:	681b      	ldr	r3, [r3, #0]
 801783a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801783c:	687b      	ldr	r3, [r7, #4]
 801783e:	2b00      	cmp	r3, #0
 8017840:	d010      	beq.n	8017864 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8017842:	f000 f847 	bl	80178d4 <xTaskIncrementTick>
 8017846:	4603      	mov	r3, r0
 8017848:	2b00      	cmp	r3, #0
 801784a:	d002      	beq.n	8017852 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 801784c:	4b16      	ldr	r3, [pc, #88]	; (80178a8 <xTaskResumeAll+0x130>)
 801784e:	2201      	movs	r2, #1
 8017850:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8017852:	687b      	ldr	r3, [r7, #4]
 8017854:	3b01      	subs	r3, #1
 8017856:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8017858:	687b      	ldr	r3, [r7, #4]
 801785a:	2b00      	cmp	r3, #0
 801785c:	d1f1      	bne.n	8017842 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 801785e:	4b13      	ldr	r3, [pc, #76]	; (80178ac <xTaskResumeAll+0x134>)
 8017860:	2200      	movs	r2, #0
 8017862:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8017864:	4b10      	ldr	r3, [pc, #64]	; (80178a8 <xTaskResumeAll+0x130>)
 8017866:	681b      	ldr	r3, [r3, #0]
 8017868:	2b00      	cmp	r3, #0
 801786a:	d009      	beq.n	8017880 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801786c:	2301      	movs	r3, #1
 801786e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8017870:	4b0f      	ldr	r3, [pc, #60]	; (80178b0 <xTaskResumeAll+0x138>)
 8017872:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017876:	601a      	str	r2, [r3, #0]
 8017878:	f3bf 8f4f 	dsb	sy
 801787c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8017880:	f001 f9f0 	bl	8018c64 <vPortExitCritical>

	return xAlreadyYielded;
 8017884:	68bb      	ldr	r3, [r7, #8]
}
 8017886:	4618      	mov	r0, r3
 8017888:	3710      	adds	r7, #16
 801788a:	46bd      	mov	sp, r7
 801788c:	bd80      	pop	{r7, pc}
 801788e:	bf00      	nop
 8017890:	200014e0 	.word	0x200014e0
 8017894:	200014b8 	.word	0x200014b8
 8017898:	20001478 	.word	0x20001478
 801789c:	200014c0 	.word	0x200014c0
 80178a0:	20000fe8 	.word	0x20000fe8
 80178a4:	20000fe4 	.word	0x20000fe4
 80178a8:	200014cc 	.word	0x200014cc
 80178ac:	200014c8 	.word	0x200014c8
 80178b0:	e000ed04 	.word	0xe000ed04

080178b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80178b4:	b480      	push	{r7}
 80178b6:	b083      	sub	sp, #12
 80178b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80178ba:	4b05      	ldr	r3, [pc, #20]	; (80178d0 <xTaskGetTickCount+0x1c>)
 80178bc:	681b      	ldr	r3, [r3, #0]
 80178be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80178c0:	687b      	ldr	r3, [r7, #4]
}
 80178c2:	4618      	mov	r0, r3
 80178c4:	370c      	adds	r7, #12
 80178c6:	46bd      	mov	sp, r7
 80178c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178cc:	4770      	bx	lr
 80178ce:	bf00      	nop
 80178d0:	200014bc 	.word	0x200014bc

080178d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80178d4:	b580      	push	{r7, lr}
 80178d6:	b086      	sub	sp, #24
 80178d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80178da:	2300      	movs	r3, #0
 80178dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80178de:	4b4f      	ldr	r3, [pc, #316]	; (8017a1c <xTaskIncrementTick+0x148>)
 80178e0:	681b      	ldr	r3, [r3, #0]
 80178e2:	2b00      	cmp	r3, #0
 80178e4:	f040 808f 	bne.w	8017a06 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80178e8:	4b4d      	ldr	r3, [pc, #308]	; (8017a20 <xTaskIncrementTick+0x14c>)
 80178ea:	681b      	ldr	r3, [r3, #0]
 80178ec:	3301      	adds	r3, #1
 80178ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80178f0:	4a4b      	ldr	r2, [pc, #300]	; (8017a20 <xTaskIncrementTick+0x14c>)
 80178f2:	693b      	ldr	r3, [r7, #16]
 80178f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80178f6:	693b      	ldr	r3, [r7, #16]
 80178f8:	2b00      	cmp	r3, #0
 80178fa:	d120      	bne.n	801793e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80178fc:	4b49      	ldr	r3, [pc, #292]	; (8017a24 <xTaskIncrementTick+0x150>)
 80178fe:	681b      	ldr	r3, [r3, #0]
 8017900:	681b      	ldr	r3, [r3, #0]
 8017902:	2b00      	cmp	r3, #0
 8017904:	d00a      	beq.n	801791c <xTaskIncrementTick+0x48>
	__asm volatile
 8017906:	f04f 0350 	mov.w	r3, #80	; 0x50
 801790a:	f383 8811 	msr	BASEPRI, r3
 801790e:	f3bf 8f6f 	isb	sy
 8017912:	f3bf 8f4f 	dsb	sy
 8017916:	603b      	str	r3, [r7, #0]
}
 8017918:	bf00      	nop
 801791a:	e7fe      	b.n	801791a <xTaskIncrementTick+0x46>
 801791c:	4b41      	ldr	r3, [pc, #260]	; (8017a24 <xTaskIncrementTick+0x150>)
 801791e:	681b      	ldr	r3, [r3, #0]
 8017920:	60fb      	str	r3, [r7, #12]
 8017922:	4b41      	ldr	r3, [pc, #260]	; (8017a28 <xTaskIncrementTick+0x154>)
 8017924:	681b      	ldr	r3, [r3, #0]
 8017926:	4a3f      	ldr	r2, [pc, #252]	; (8017a24 <xTaskIncrementTick+0x150>)
 8017928:	6013      	str	r3, [r2, #0]
 801792a:	4a3f      	ldr	r2, [pc, #252]	; (8017a28 <xTaskIncrementTick+0x154>)
 801792c:	68fb      	ldr	r3, [r7, #12]
 801792e:	6013      	str	r3, [r2, #0]
 8017930:	4b3e      	ldr	r3, [pc, #248]	; (8017a2c <xTaskIncrementTick+0x158>)
 8017932:	681b      	ldr	r3, [r3, #0]
 8017934:	3301      	adds	r3, #1
 8017936:	4a3d      	ldr	r2, [pc, #244]	; (8017a2c <xTaskIncrementTick+0x158>)
 8017938:	6013      	str	r3, [r2, #0]
 801793a:	f000 fadb 	bl	8017ef4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801793e:	4b3c      	ldr	r3, [pc, #240]	; (8017a30 <xTaskIncrementTick+0x15c>)
 8017940:	681b      	ldr	r3, [r3, #0]
 8017942:	693a      	ldr	r2, [r7, #16]
 8017944:	429a      	cmp	r2, r3
 8017946:	d349      	bcc.n	80179dc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017948:	4b36      	ldr	r3, [pc, #216]	; (8017a24 <xTaskIncrementTick+0x150>)
 801794a:	681b      	ldr	r3, [r3, #0]
 801794c:	681b      	ldr	r3, [r3, #0]
 801794e:	2b00      	cmp	r3, #0
 8017950:	d104      	bne.n	801795c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017952:	4b37      	ldr	r3, [pc, #220]	; (8017a30 <xTaskIncrementTick+0x15c>)
 8017954:	f04f 32ff 	mov.w	r2, #4294967295
 8017958:	601a      	str	r2, [r3, #0]
					break;
 801795a:	e03f      	b.n	80179dc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801795c:	4b31      	ldr	r3, [pc, #196]	; (8017a24 <xTaskIncrementTick+0x150>)
 801795e:	681b      	ldr	r3, [r3, #0]
 8017960:	68db      	ldr	r3, [r3, #12]
 8017962:	68db      	ldr	r3, [r3, #12]
 8017964:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8017966:	68bb      	ldr	r3, [r7, #8]
 8017968:	685b      	ldr	r3, [r3, #4]
 801796a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801796c:	693a      	ldr	r2, [r7, #16]
 801796e:	687b      	ldr	r3, [r7, #4]
 8017970:	429a      	cmp	r2, r3
 8017972:	d203      	bcs.n	801797c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8017974:	4a2e      	ldr	r2, [pc, #184]	; (8017a30 <xTaskIncrementTick+0x15c>)
 8017976:	687b      	ldr	r3, [r7, #4]
 8017978:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801797a:	e02f      	b.n	80179dc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801797c:	68bb      	ldr	r3, [r7, #8]
 801797e:	3304      	adds	r3, #4
 8017980:	4618      	mov	r0, r3
 8017982:	f7fe fbe5 	bl	8016150 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8017986:	68bb      	ldr	r3, [r7, #8]
 8017988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801798a:	2b00      	cmp	r3, #0
 801798c:	d004      	beq.n	8017998 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801798e:	68bb      	ldr	r3, [r7, #8]
 8017990:	3318      	adds	r3, #24
 8017992:	4618      	mov	r0, r3
 8017994:	f7fe fbdc 	bl	8016150 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8017998:	68bb      	ldr	r3, [r7, #8]
 801799a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801799c:	4b25      	ldr	r3, [pc, #148]	; (8017a34 <xTaskIncrementTick+0x160>)
 801799e:	681b      	ldr	r3, [r3, #0]
 80179a0:	429a      	cmp	r2, r3
 80179a2:	d903      	bls.n	80179ac <xTaskIncrementTick+0xd8>
 80179a4:	68bb      	ldr	r3, [r7, #8]
 80179a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80179a8:	4a22      	ldr	r2, [pc, #136]	; (8017a34 <xTaskIncrementTick+0x160>)
 80179aa:	6013      	str	r3, [r2, #0]
 80179ac:	68bb      	ldr	r3, [r7, #8]
 80179ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80179b0:	4613      	mov	r3, r2
 80179b2:	009b      	lsls	r3, r3, #2
 80179b4:	4413      	add	r3, r2
 80179b6:	009b      	lsls	r3, r3, #2
 80179b8:	4a1f      	ldr	r2, [pc, #124]	; (8017a38 <xTaskIncrementTick+0x164>)
 80179ba:	441a      	add	r2, r3
 80179bc:	68bb      	ldr	r3, [r7, #8]
 80179be:	3304      	adds	r3, #4
 80179c0:	4619      	mov	r1, r3
 80179c2:	4610      	mov	r0, r2
 80179c4:	f7fe fb67 	bl	8016096 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80179c8:	68bb      	ldr	r3, [r7, #8]
 80179ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80179cc:	4b1b      	ldr	r3, [pc, #108]	; (8017a3c <xTaskIncrementTick+0x168>)
 80179ce:	681b      	ldr	r3, [r3, #0]
 80179d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80179d2:	429a      	cmp	r2, r3
 80179d4:	d3b8      	bcc.n	8017948 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80179d6:	2301      	movs	r3, #1
 80179d8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80179da:	e7b5      	b.n	8017948 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80179dc:	4b17      	ldr	r3, [pc, #92]	; (8017a3c <xTaskIncrementTick+0x168>)
 80179de:	681b      	ldr	r3, [r3, #0]
 80179e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80179e2:	4915      	ldr	r1, [pc, #84]	; (8017a38 <xTaskIncrementTick+0x164>)
 80179e4:	4613      	mov	r3, r2
 80179e6:	009b      	lsls	r3, r3, #2
 80179e8:	4413      	add	r3, r2
 80179ea:	009b      	lsls	r3, r3, #2
 80179ec:	440b      	add	r3, r1
 80179ee:	681b      	ldr	r3, [r3, #0]
 80179f0:	2b01      	cmp	r3, #1
 80179f2:	d901      	bls.n	80179f8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80179f4:	2301      	movs	r3, #1
 80179f6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80179f8:	4b11      	ldr	r3, [pc, #68]	; (8017a40 <xTaskIncrementTick+0x16c>)
 80179fa:	681b      	ldr	r3, [r3, #0]
 80179fc:	2b00      	cmp	r3, #0
 80179fe:	d007      	beq.n	8017a10 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8017a00:	2301      	movs	r3, #1
 8017a02:	617b      	str	r3, [r7, #20]
 8017a04:	e004      	b.n	8017a10 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8017a06:	4b0f      	ldr	r3, [pc, #60]	; (8017a44 <xTaskIncrementTick+0x170>)
 8017a08:	681b      	ldr	r3, [r3, #0]
 8017a0a:	3301      	adds	r3, #1
 8017a0c:	4a0d      	ldr	r2, [pc, #52]	; (8017a44 <xTaskIncrementTick+0x170>)
 8017a0e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8017a10:	697b      	ldr	r3, [r7, #20]
}
 8017a12:	4618      	mov	r0, r3
 8017a14:	3718      	adds	r7, #24
 8017a16:	46bd      	mov	sp, r7
 8017a18:	bd80      	pop	{r7, pc}
 8017a1a:	bf00      	nop
 8017a1c:	200014e0 	.word	0x200014e0
 8017a20:	200014bc 	.word	0x200014bc
 8017a24:	20001470 	.word	0x20001470
 8017a28:	20001474 	.word	0x20001474
 8017a2c:	200014d0 	.word	0x200014d0
 8017a30:	200014d8 	.word	0x200014d8
 8017a34:	200014c0 	.word	0x200014c0
 8017a38:	20000fe8 	.word	0x20000fe8
 8017a3c:	20000fe4 	.word	0x20000fe4
 8017a40:	200014cc 	.word	0x200014cc
 8017a44:	200014c8 	.word	0x200014c8

08017a48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8017a48:	b480      	push	{r7}
 8017a4a:	b085      	sub	sp, #20
 8017a4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8017a4e:	4b2a      	ldr	r3, [pc, #168]	; (8017af8 <vTaskSwitchContext+0xb0>)
 8017a50:	681b      	ldr	r3, [r3, #0]
 8017a52:	2b00      	cmp	r3, #0
 8017a54:	d003      	beq.n	8017a5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8017a56:	4b29      	ldr	r3, [pc, #164]	; (8017afc <vTaskSwitchContext+0xb4>)
 8017a58:	2201      	movs	r2, #1
 8017a5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8017a5c:	e046      	b.n	8017aec <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8017a5e:	4b27      	ldr	r3, [pc, #156]	; (8017afc <vTaskSwitchContext+0xb4>)
 8017a60:	2200      	movs	r2, #0
 8017a62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017a64:	4b26      	ldr	r3, [pc, #152]	; (8017b00 <vTaskSwitchContext+0xb8>)
 8017a66:	681b      	ldr	r3, [r3, #0]
 8017a68:	60fb      	str	r3, [r7, #12]
 8017a6a:	e010      	b.n	8017a8e <vTaskSwitchContext+0x46>
 8017a6c:	68fb      	ldr	r3, [r7, #12]
 8017a6e:	2b00      	cmp	r3, #0
 8017a70:	d10a      	bne.n	8017a88 <vTaskSwitchContext+0x40>
	__asm volatile
 8017a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017a76:	f383 8811 	msr	BASEPRI, r3
 8017a7a:	f3bf 8f6f 	isb	sy
 8017a7e:	f3bf 8f4f 	dsb	sy
 8017a82:	607b      	str	r3, [r7, #4]
}
 8017a84:	bf00      	nop
 8017a86:	e7fe      	b.n	8017a86 <vTaskSwitchContext+0x3e>
 8017a88:	68fb      	ldr	r3, [r7, #12]
 8017a8a:	3b01      	subs	r3, #1
 8017a8c:	60fb      	str	r3, [r7, #12]
 8017a8e:	491d      	ldr	r1, [pc, #116]	; (8017b04 <vTaskSwitchContext+0xbc>)
 8017a90:	68fa      	ldr	r2, [r7, #12]
 8017a92:	4613      	mov	r3, r2
 8017a94:	009b      	lsls	r3, r3, #2
 8017a96:	4413      	add	r3, r2
 8017a98:	009b      	lsls	r3, r3, #2
 8017a9a:	440b      	add	r3, r1
 8017a9c:	681b      	ldr	r3, [r3, #0]
 8017a9e:	2b00      	cmp	r3, #0
 8017aa0:	d0e4      	beq.n	8017a6c <vTaskSwitchContext+0x24>
 8017aa2:	68fa      	ldr	r2, [r7, #12]
 8017aa4:	4613      	mov	r3, r2
 8017aa6:	009b      	lsls	r3, r3, #2
 8017aa8:	4413      	add	r3, r2
 8017aaa:	009b      	lsls	r3, r3, #2
 8017aac:	4a15      	ldr	r2, [pc, #84]	; (8017b04 <vTaskSwitchContext+0xbc>)
 8017aae:	4413      	add	r3, r2
 8017ab0:	60bb      	str	r3, [r7, #8]
 8017ab2:	68bb      	ldr	r3, [r7, #8]
 8017ab4:	685b      	ldr	r3, [r3, #4]
 8017ab6:	685a      	ldr	r2, [r3, #4]
 8017ab8:	68bb      	ldr	r3, [r7, #8]
 8017aba:	605a      	str	r2, [r3, #4]
 8017abc:	68bb      	ldr	r3, [r7, #8]
 8017abe:	685a      	ldr	r2, [r3, #4]
 8017ac0:	68bb      	ldr	r3, [r7, #8]
 8017ac2:	3308      	adds	r3, #8
 8017ac4:	429a      	cmp	r2, r3
 8017ac6:	d104      	bne.n	8017ad2 <vTaskSwitchContext+0x8a>
 8017ac8:	68bb      	ldr	r3, [r7, #8]
 8017aca:	685b      	ldr	r3, [r3, #4]
 8017acc:	685a      	ldr	r2, [r3, #4]
 8017ace:	68bb      	ldr	r3, [r7, #8]
 8017ad0:	605a      	str	r2, [r3, #4]
 8017ad2:	68bb      	ldr	r3, [r7, #8]
 8017ad4:	685b      	ldr	r3, [r3, #4]
 8017ad6:	68db      	ldr	r3, [r3, #12]
 8017ad8:	4a0b      	ldr	r2, [pc, #44]	; (8017b08 <vTaskSwitchContext+0xc0>)
 8017ada:	6013      	str	r3, [r2, #0]
 8017adc:	4a08      	ldr	r2, [pc, #32]	; (8017b00 <vTaskSwitchContext+0xb8>)
 8017ade:	68fb      	ldr	r3, [r7, #12]
 8017ae0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8017ae2:	4b09      	ldr	r3, [pc, #36]	; (8017b08 <vTaskSwitchContext+0xc0>)
 8017ae4:	681b      	ldr	r3, [r3, #0]
 8017ae6:	3354      	adds	r3, #84	; 0x54
 8017ae8:	4a08      	ldr	r2, [pc, #32]	; (8017b0c <vTaskSwitchContext+0xc4>)
 8017aea:	6013      	str	r3, [r2, #0]
}
 8017aec:	bf00      	nop
 8017aee:	3714      	adds	r7, #20
 8017af0:	46bd      	mov	sp, r7
 8017af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017af6:	4770      	bx	lr
 8017af8:	200014e0 	.word	0x200014e0
 8017afc:	200014cc 	.word	0x200014cc
 8017b00:	200014c0 	.word	0x200014c0
 8017b04:	20000fe8 	.word	0x20000fe8
 8017b08:	20000fe4 	.word	0x20000fe4
 8017b0c:	200001fc 	.word	0x200001fc

08017b10 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8017b10:	b580      	push	{r7, lr}
 8017b12:	b084      	sub	sp, #16
 8017b14:	af00      	add	r7, sp, #0
 8017b16:	6078      	str	r0, [r7, #4]
 8017b18:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8017b1a:	687b      	ldr	r3, [r7, #4]
 8017b1c:	2b00      	cmp	r3, #0
 8017b1e:	d10a      	bne.n	8017b36 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8017b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b24:	f383 8811 	msr	BASEPRI, r3
 8017b28:	f3bf 8f6f 	isb	sy
 8017b2c:	f3bf 8f4f 	dsb	sy
 8017b30:	60fb      	str	r3, [r7, #12]
}
 8017b32:	bf00      	nop
 8017b34:	e7fe      	b.n	8017b34 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8017b36:	4b07      	ldr	r3, [pc, #28]	; (8017b54 <vTaskPlaceOnEventList+0x44>)
 8017b38:	681b      	ldr	r3, [r3, #0]
 8017b3a:	3318      	adds	r3, #24
 8017b3c:	4619      	mov	r1, r3
 8017b3e:	6878      	ldr	r0, [r7, #4]
 8017b40:	f7fe facd 	bl	80160de <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8017b44:	2101      	movs	r1, #1
 8017b46:	6838      	ldr	r0, [r7, #0]
 8017b48:	f000 fb8e 	bl	8018268 <prvAddCurrentTaskToDelayedList>
}
 8017b4c:	bf00      	nop
 8017b4e:	3710      	adds	r7, #16
 8017b50:	46bd      	mov	sp, r7
 8017b52:	bd80      	pop	{r7, pc}
 8017b54:	20000fe4 	.word	0x20000fe4

08017b58 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8017b58:	b580      	push	{r7, lr}
 8017b5a:	b086      	sub	sp, #24
 8017b5c:	af00      	add	r7, sp, #0
 8017b5e:	60f8      	str	r0, [r7, #12]
 8017b60:	60b9      	str	r1, [r7, #8]
 8017b62:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8017b64:	68fb      	ldr	r3, [r7, #12]
 8017b66:	2b00      	cmp	r3, #0
 8017b68:	d10a      	bne.n	8017b80 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8017b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b6e:	f383 8811 	msr	BASEPRI, r3
 8017b72:	f3bf 8f6f 	isb	sy
 8017b76:	f3bf 8f4f 	dsb	sy
 8017b7a:	617b      	str	r3, [r7, #20]
}
 8017b7c:	bf00      	nop
 8017b7e:	e7fe      	b.n	8017b7e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8017b80:	4b0a      	ldr	r3, [pc, #40]	; (8017bac <vTaskPlaceOnEventListRestricted+0x54>)
 8017b82:	681b      	ldr	r3, [r3, #0]
 8017b84:	3318      	adds	r3, #24
 8017b86:	4619      	mov	r1, r3
 8017b88:	68f8      	ldr	r0, [r7, #12]
 8017b8a:	f7fe fa84 	bl	8016096 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8017b8e:	687b      	ldr	r3, [r7, #4]
 8017b90:	2b00      	cmp	r3, #0
 8017b92:	d002      	beq.n	8017b9a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8017b94:	f04f 33ff 	mov.w	r3, #4294967295
 8017b98:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8017b9a:	6879      	ldr	r1, [r7, #4]
 8017b9c:	68b8      	ldr	r0, [r7, #8]
 8017b9e:	f000 fb63 	bl	8018268 <prvAddCurrentTaskToDelayedList>
	}
 8017ba2:	bf00      	nop
 8017ba4:	3718      	adds	r7, #24
 8017ba6:	46bd      	mov	sp, r7
 8017ba8:	bd80      	pop	{r7, pc}
 8017baa:	bf00      	nop
 8017bac:	20000fe4 	.word	0x20000fe4

08017bb0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8017bb0:	b580      	push	{r7, lr}
 8017bb2:	b086      	sub	sp, #24
 8017bb4:	af00      	add	r7, sp, #0
 8017bb6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017bb8:	687b      	ldr	r3, [r7, #4]
 8017bba:	68db      	ldr	r3, [r3, #12]
 8017bbc:	68db      	ldr	r3, [r3, #12]
 8017bbe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8017bc0:	693b      	ldr	r3, [r7, #16]
 8017bc2:	2b00      	cmp	r3, #0
 8017bc4:	d10a      	bne.n	8017bdc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8017bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017bca:	f383 8811 	msr	BASEPRI, r3
 8017bce:	f3bf 8f6f 	isb	sy
 8017bd2:	f3bf 8f4f 	dsb	sy
 8017bd6:	60fb      	str	r3, [r7, #12]
}
 8017bd8:	bf00      	nop
 8017bda:	e7fe      	b.n	8017bda <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8017bdc:	693b      	ldr	r3, [r7, #16]
 8017bde:	3318      	adds	r3, #24
 8017be0:	4618      	mov	r0, r3
 8017be2:	f7fe fab5 	bl	8016150 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017be6:	4b1e      	ldr	r3, [pc, #120]	; (8017c60 <xTaskRemoveFromEventList+0xb0>)
 8017be8:	681b      	ldr	r3, [r3, #0]
 8017bea:	2b00      	cmp	r3, #0
 8017bec:	d11d      	bne.n	8017c2a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8017bee:	693b      	ldr	r3, [r7, #16]
 8017bf0:	3304      	adds	r3, #4
 8017bf2:	4618      	mov	r0, r3
 8017bf4:	f7fe faac 	bl	8016150 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8017bf8:	693b      	ldr	r3, [r7, #16]
 8017bfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017bfc:	4b19      	ldr	r3, [pc, #100]	; (8017c64 <xTaskRemoveFromEventList+0xb4>)
 8017bfe:	681b      	ldr	r3, [r3, #0]
 8017c00:	429a      	cmp	r2, r3
 8017c02:	d903      	bls.n	8017c0c <xTaskRemoveFromEventList+0x5c>
 8017c04:	693b      	ldr	r3, [r7, #16]
 8017c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017c08:	4a16      	ldr	r2, [pc, #88]	; (8017c64 <xTaskRemoveFromEventList+0xb4>)
 8017c0a:	6013      	str	r3, [r2, #0]
 8017c0c:	693b      	ldr	r3, [r7, #16]
 8017c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017c10:	4613      	mov	r3, r2
 8017c12:	009b      	lsls	r3, r3, #2
 8017c14:	4413      	add	r3, r2
 8017c16:	009b      	lsls	r3, r3, #2
 8017c18:	4a13      	ldr	r2, [pc, #76]	; (8017c68 <xTaskRemoveFromEventList+0xb8>)
 8017c1a:	441a      	add	r2, r3
 8017c1c:	693b      	ldr	r3, [r7, #16]
 8017c1e:	3304      	adds	r3, #4
 8017c20:	4619      	mov	r1, r3
 8017c22:	4610      	mov	r0, r2
 8017c24:	f7fe fa37 	bl	8016096 <vListInsertEnd>
 8017c28:	e005      	b.n	8017c36 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8017c2a:	693b      	ldr	r3, [r7, #16]
 8017c2c:	3318      	adds	r3, #24
 8017c2e:	4619      	mov	r1, r3
 8017c30:	480e      	ldr	r0, [pc, #56]	; (8017c6c <xTaskRemoveFromEventList+0xbc>)
 8017c32:	f7fe fa30 	bl	8016096 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8017c36:	693b      	ldr	r3, [r7, #16]
 8017c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017c3a:	4b0d      	ldr	r3, [pc, #52]	; (8017c70 <xTaskRemoveFromEventList+0xc0>)
 8017c3c:	681b      	ldr	r3, [r3, #0]
 8017c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017c40:	429a      	cmp	r2, r3
 8017c42:	d905      	bls.n	8017c50 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8017c44:	2301      	movs	r3, #1
 8017c46:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8017c48:	4b0a      	ldr	r3, [pc, #40]	; (8017c74 <xTaskRemoveFromEventList+0xc4>)
 8017c4a:	2201      	movs	r2, #1
 8017c4c:	601a      	str	r2, [r3, #0]
 8017c4e:	e001      	b.n	8017c54 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8017c50:	2300      	movs	r3, #0
 8017c52:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8017c54:	697b      	ldr	r3, [r7, #20]
}
 8017c56:	4618      	mov	r0, r3
 8017c58:	3718      	adds	r7, #24
 8017c5a:	46bd      	mov	sp, r7
 8017c5c:	bd80      	pop	{r7, pc}
 8017c5e:	bf00      	nop
 8017c60:	200014e0 	.word	0x200014e0
 8017c64:	200014c0 	.word	0x200014c0
 8017c68:	20000fe8 	.word	0x20000fe8
 8017c6c:	20001478 	.word	0x20001478
 8017c70:	20000fe4 	.word	0x20000fe4
 8017c74:	200014cc 	.word	0x200014cc

08017c78 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8017c78:	b480      	push	{r7}
 8017c7a:	b083      	sub	sp, #12
 8017c7c:	af00      	add	r7, sp, #0
 8017c7e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8017c80:	4b06      	ldr	r3, [pc, #24]	; (8017c9c <vTaskInternalSetTimeOutState+0x24>)
 8017c82:	681a      	ldr	r2, [r3, #0]
 8017c84:	687b      	ldr	r3, [r7, #4]
 8017c86:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8017c88:	4b05      	ldr	r3, [pc, #20]	; (8017ca0 <vTaskInternalSetTimeOutState+0x28>)
 8017c8a:	681a      	ldr	r2, [r3, #0]
 8017c8c:	687b      	ldr	r3, [r7, #4]
 8017c8e:	605a      	str	r2, [r3, #4]
}
 8017c90:	bf00      	nop
 8017c92:	370c      	adds	r7, #12
 8017c94:	46bd      	mov	sp, r7
 8017c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c9a:	4770      	bx	lr
 8017c9c:	200014d0 	.word	0x200014d0
 8017ca0:	200014bc 	.word	0x200014bc

08017ca4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8017ca4:	b580      	push	{r7, lr}
 8017ca6:	b088      	sub	sp, #32
 8017ca8:	af00      	add	r7, sp, #0
 8017caa:	6078      	str	r0, [r7, #4]
 8017cac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8017cae:	687b      	ldr	r3, [r7, #4]
 8017cb0:	2b00      	cmp	r3, #0
 8017cb2:	d10a      	bne.n	8017cca <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8017cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017cb8:	f383 8811 	msr	BASEPRI, r3
 8017cbc:	f3bf 8f6f 	isb	sy
 8017cc0:	f3bf 8f4f 	dsb	sy
 8017cc4:	613b      	str	r3, [r7, #16]
}
 8017cc6:	bf00      	nop
 8017cc8:	e7fe      	b.n	8017cc8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8017cca:	683b      	ldr	r3, [r7, #0]
 8017ccc:	2b00      	cmp	r3, #0
 8017cce:	d10a      	bne.n	8017ce6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8017cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017cd4:	f383 8811 	msr	BASEPRI, r3
 8017cd8:	f3bf 8f6f 	isb	sy
 8017cdc:	f3bf 8f4f 	dsb	sy
 8017ce0:	60fb      	str	r3, [r7, #12]
}
 8017ce2:	bf00      	nop
 8017ce4:	e7fe      	b.n	8017ce4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8017ce6:	f000 ff8d 	bl	8018c04 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8017cea:	4b1d      	ldr	r3, [pc, #116]	; (8017d60 <xTaskCheckForTimeOut+0xbc>)
 8017cec:	681b      	ldr	r3, [r3, #0]
 8017cee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8017cf0:	687b      	ldr	r3, [r7, #4]
 8017cf2:	685b      	ldr	r3, [r3, #4]
 8017cf4:	69ba      	ldr	r2, [r7, #24]
 8017cf6:	1ad3      	subs	r3, r2, r3
 8017cf8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8017cfa:	683b      	ldr	r3, [r7, #0]
 8017cfc:	681b      	ldr	r3, [r3, #0]
 8017cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017d02:	d102      	bne.n	8017d0a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8017d04:	2300      	movs	r3, #0
 8017d06:	61fb      	str	r3, [r7, #28]
 8017d08:	e023      	b.n	8017d52 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8017d0a:	687b      	ldr	r3, [r7, #4]
 8017d0c:	681a      	ldr	r2, [r3, #0]
 8017d0e:	4b15      	ldr	r3, [pc, #84]	; (8017d64 <xTaskCheckForTimeOut+0xc0>)
 8017d10:	681b      	ldr	r3, [r3, #0]
 8017d12:	429a      	cmp	r2, r3
 8017d14:	d007      	beq.n	8017d26 <xTaskCheckForTimeOut+0x82>
 8017d16:	687b      	ldr	r3, [r7, #4]
 8017d18:	685b      	ldr	r3, [r3, #4]
 8017d1a:	69ba      	ldr	r2, [r7, #24]
 8017d1c:	429a      	cmp	r2, r3
 8017d1e:	d302      	bcc.n	8017d26 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8017d20:	2301      	movs	r3, #1
 8017d22:	61fb      	str	r3, [r7, #28]
 8017d24:	e015      	b.n	8017d52 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8017d26:	683b      	ldr	r3, [r7, #0]
 8017d28:	681b      	ldr	r3, [r3, #0]
 8017d2a:	697a      	ldr	r2, [r7, #20]
 8017d2c:	429a      	cmp	r2, r3
 8017d2e:	d20b      	bcs.n	8017d48 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8017d30:	683b      	ldr	r3, [r7, #0]
 8017d32:	681a      	ldr	r2, [r3, #0]
 8017d34:	697b      	ldr	r3, [r7, #20]
 8017d36:	1ad2      	subs	r2, r2, r3
 8017d38:	683b      	ldr	r3, [r7, #0]
 8017d3a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8017d3c:	6878      	ldr	r0, [r7, #4]
 8017d3e:	f7ff ff9b 	bl	8017c78 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8017d42:	2300      	movs	r3, #0
 8017d44:	61fb      	str	r3, [r7, #28]
 8017d46:	e004      	b.n	8017d52 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8017d48:	683b      	ldr	r3, [r7, #0]
 8017d4a:	2200      	movs	r2, #0
 8017d4c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8017d4e:	2301      	movs	r3, #1
 8017d50:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8017d52:	f000 ff87 	bl	8018c64 <vPortExitCritical>

	return xReturn;
 8017d56:	69fb      	ldr	r3, [r7, #28]
}
 8017d58:	4618      	mov	r0, r3
 8017d5a:	3720      	adds	r7, #32
 8017d5c:	46bd      	mov	sp, r7
 8017d5e:	bd80      	pop	{r7, pc}
 8017d60:	200014bc 	.word	0x200014bc
 8017d64:	200014d0 	.word	0x200014d0

08017d68 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8017d68:	b480      	push	{r7}
 8017d6a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8017d6c:	4b03      	ldr	r3, [pc, #12]	; (8017d7c <vTaskMissedYield+0x14>)
 8017d6e:	2201      	movs	r2, #1
 8017d70:	601a      	str	r2, [r3, #0]
}
 8017d72:	bf00      	nop
 8017d74:	46bd      	mov	sp, r7
 8017d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d7a:	4770      	bx	lr
 8017d7c:	200014cc 	.word	0x200014cc

08017d80 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8017d80:	b580      	push	{r7, lr}
 8017d82:	b082      	sub	sp, #8
 8017d84:	af00      	add	r7, sp, #0
 8017d86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8017d88:	f000 f852 	bl	8017e30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8017d8c:	4b06      	ldr	r3, [pc, #24]	; (8017da8 <prvIdleTask+0x28>)
 8017d8e:	681b      	ldr	r3, [r3, #0]
 8017d90:	2b01      	cmp	r3, #1
 8017d92:	d9f9      	bls.n	8017d88 <prvIdleTask+0x8>
			{
				taskYIELD();
 8017d94:	4b05      	ldr	r3, [pc, #20]	; (8017dac <prvIdleTask+0x2c>)
 8017d96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017d9a:	601a      	str	r2, [r3, #0]
 8017d9c:	f3bf 8f4f 	dsb	sy
 8017da0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8017da4:	e7f0      	b.n	8017d88 <prvIdleTask+0x8>
 8017da6:	bf00      	nop
 8017da8:	20000fe8 	.word	0x20000fe8
 8017dac:	e000ed04 	.word	0xe000ed04

08017db0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8017db0:	b580      	push	{r7, lr}
 8017db2:	b082      	sub	sp, #8
 8017db4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8017db6:	2300      	movs	r3, #0
 8017db8:	607b      	str	r3, [r7, #4]
 8017dba:	e00c      	b.n	8017dd6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8017dbc:	687a      	ldr	r2, [r7, #4]
 8017dbe:	4613      	mov	r3, r2
 8017dc0:	009b      	lsls	r3, r3, #2
 8017dc2:	4413      	add	r3, r2
 8017dc4:	009b      	lsls	r3, r3, #2
 8017dc6:	4a12      	ldr	r2, [pc, #72]	; (8017e10 <prvInitialiseTaskLists+0x60>)
 8017dc8:	4413      	add	r3, r2
 8017dca:	4618      	mov	r0, r3
 8017dcc:	f7fe f936 	bl	801603c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8017dd0:	687b      	ldr	r3, [r7, #4]
 8017dd2:	3301      	adds	r3, #1
 8017dd4:	607b      	str	r3, [r7, #4]
 8017dd6:	687b      	ldr	r3, [r7, #4]
 8017dd8:	2b37      	cmp	r3, #55	; 0x37
 8017dda:	d9ef      	bls.n	8017dbc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8017ddc:	480d      	ldr	r0, [pc, #52]	; (8017e14 <prvInitialiseTaskLists+0x64>)
 8017dde:	f7fe f92d 	bl	801603c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8017de2:	480d      	ldr	r0, [pc, #52]	; (8017e18 <prvInitialiseTaskLists+0x68>)
 8017de4:	f7fe f92a 	bl	801603c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8017de8:	480c      	ldr	r0, [pc, #48]	; (8017e1c <prvInitialiseTaskLists+0x6c>)
 8017dea:	f7fe f927 	bl	801603c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8017dee:	480c      	ldr	r0, [pc, #48]	; (8017e20 <prvInitialiseTaskLists+0x70>)
 8017df0:	f7fe f924 	bl	801603c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8017df4:	480b      	ldr	r0, [pc, #44]	; (8017e24 <prvInitialiseTaskLists+0x74>)
 8017df6:	f7fe f921 	bl	801603c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8017dfa:	4b0b      	ldr	r3, [pc, #44]	; (8017e28 <prvInitialiseTaskLists+0x78>)
 8017dfc:	4a05      	ldr	r2, [pc, #20]	; (8017e14 <prvInitialiseTaskLists+0x64>)
 8017dfe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8017e00:	4b0a      	ldr	r3, [pc, #40]	; (8017e2c <prvInitialiseTaskLists+0x7c>)
 8017e02:	4a05      	ldr	r2, [pc, #20]	; (8017e18 <prvInitialiseTaskLists+0x68>)
 8017e04:	601a      	str	r2, [r3, #0]
}
 8017e06:	bf00      	nop
 8017e08:	3708      	adds	r7, #8
 8017e0a:	46bd      	mov	sp, r7
 8017e0c:	bd80      	pop	{r7, pc}
 8017e0e:	bf00      	nop
 8017e10:	20000fe8 	.word	0x20000fe8
 8017e14:	20001448 	.word	0x20001448
 8017e18:	2000145c 	.word	0x2000145c
 8017e1c:	20001478 	.word	0x20001478
 8017e20:	2000148c 	.word	0x2000148c
 8017e24:	200014a4 	.word	0x200014a4
 8017e28:	20001470 	.word	0x20001470
 8017e2c:	20001474 	.word	0x20001474

08017e30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8017e30:	b580      	push	{r7, lr}
 8017e32:	b082      	sub	sp, #8
 8017e34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8017e36:	e019      	b.n	8017e6c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8017e38:	f000 fee4 	bl	8018c04 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017e3c:	4b10      	ldr	r3, [pc, #64]	; (8017e80 <prvCheckTasksWaitingTermination+0x50>)
 8017e3e:	68db      	ldr	r3, [r3, #12]
 8017e40:	68db      	ldr	r3, [r3, #12]
 8017e42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017e44:	687b      	ldr	r3, [r7, #4]
 8017e46:	3304      	adds	r3, #4
 8017e48:	4618      	mov	r0, r3
 8017e4a:	f7fe f981 	bl	8016150 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8017e4e:	4b0d      	ldr	r3, [pc, #52]	; (8017e84 <prvCheckTasksWaitingTermination+0x54>)
 8017e50:	681b      	ldr	r3, [r3, #0]
 8017e52:	3b01      	subs	r3, #1
 8017e54:	4a0b      	ldr	r2, [pc, #44]	; (8017e84 <prvCheckTasksWaitingTermination+0x54>)
 8017e56:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8017e58:	4b0b      	ldr	r3, [pc, #44]	; (8017e88 <prvCheckTasksWaitingTermination+0x58>)
 8017e5a:	681b      	ldr	r3, [r3, #0]
 8017e5c:	3b01      	subs	r3, #1
 8017e5e:	4a0a      	ldr	r2, [pc, #40]	; (8017e88 <prvCheckTasksWaitingTermination+0x58>)
 8017e60:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8017e62:	f000 feff 	bl	8018c64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8017e66:	6878      	ldr	r0, [r7, #4]
 8017e68:	f000 f810 	bl	8017e8c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8017e6c:	4b06      	ldr	r3, [pc, #24]	; (8017e88 <prvCheckTasksWaitingTermination+0x58>)
 8017e6e:	681b      	ldr	r3, [r3, #0]
 8017e70:	2b00      	cmp	r3, #0
 8017e72:	d1e1      	bne.n	8017e38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8017e74:	bf00      	nop
 8017e76:	bf00      	nop
 8017e78:	3708      	adds	r7, #8
 8017e7a:	46bd      	mov	sp, r7
 8017e7c:	bd80      	pop	{r7, pc}
 8017e7e:	bf00      	nop
 8017e80:	2000148c 	.word	0x2000148c
 8017e84:	200014b8 	.word	0x200014b8
 8017e88:	200014a0 	.word	0x200014a0

08017e8c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8017e8c:	b580      	push	{r7, lr}
 8017e8e:	b084      	sub	sp, #16
 8017e90:	af00      	add	r7, sp, #0
 8017e92:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8017e94:	687b      	ldr	r3, [r7, #4]
 8017e96:	3354      	adds	r3, #84	; 0x54
 8017e98:	4618      	mov	r0, r3
 8017e9a:	f004 fb6b 	bl	801c574 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8017e9e:	687b      	ldr	r3, [r7, #4]
 8017ea0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8017ea4:	2b00      	cmp	r3, #0
 8017ea6:	d108      	bne.n	8017eba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8017ea8:	687b      	ldr	r3, [r7, #4]
 8017eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017eac:	4618      	mov	r0, r3
 8017eae:	f001 f897 	bl	8018fe0 <vPortFree>
				vPortFree( pxTCB );
 8017eb2:	6878      	ldr	r0, [r7, #4]
 8017eb4:	f001 f894 	bl	8018fe0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8017eb8:	e018      	b.n	8017eec <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8017ec0:	2b01      	cmp	r3, #1
 8017ec2:	d103      	bne.n	8017ecc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8017ec4:	6878      	ldr	r0, [r7, #4]
 8017ec6:	f001 f88b 	bl	8018fe0 <vPortFree>
	}
 8017eca:	e00f      	b.n	8017eec <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8017ecc:	687b      	ldr	r3, [r7, #4]
 8017ece:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8017ed2:	2b02      	cmp	r3, #2
 8017ed4:	d00a      	beq.n	8017eec <prvDeleteTCB+0x60>
	__asm volatile
 8017ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017eda:	f383 8811 	msr	BASEPRI, r3
 8017ede:	f3bf 8f6f 	isb	sy
 8017ee2:	f3bf 8f4f 	dsb	sy
 8017ee6:	60fb      	str	r3, [r7, #12]
}
 8017ee8:	bf00      	nop
 8017eea:	e7fe      	b.n	8017eea <prvDeleteTCB+0x5e>
	}
 8017eec:	bf00      	nop
 8017eee:	3710      	adds	r7, #16
 8017ef0:	46bd      	mov	sp, r7
 8017ef2:	bd80      	pop	{r7, pc}

08017ef4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8017ef4:	b480      	push	{r7}
 8017ef6:	b083      	sub	sp, #12
 8017ef8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017efa:	4b0c      	ldr	r3, [pc, #48]	; (8017f2c <prvResetNextTaskUnblockTime+0x38>)
 8017efc:	681b      	ldr	r3, [r3, #0]
 8017efe:	681b      	ldr	r3, [r3, #0]
 8017f00:	2b00      	cmp	r3, #0
 8017f02:	d104      	bne.n	8017f0e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8017f04:	4b0a      	ldr	r3, [pc, #40]	; (8017f30 <prvResetNextTaskUnblockTime+0x3c>)
 8017f06:	f04f 32ff 	mov.w	r2, #4294967295
 8017f0a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8017f0c:	e008      	b.n	8017f20 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017f0e:	4b07      	ldr	r3, [pc, #28]	; (8017f2c <prvResetNextTaskUnblockTime+0x38>)
 8017f10:	681b      	ldr	r3, [r3, #0]
 8017f12:	68db      	ldr	r3, [r3, #12]
 8017f14:	68db      	ldr	r3, [r3, #12]
 8017f16:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8017f18:	687b      	ldr	r3, [r7, #4]
 8017f1a:	685b      	ldr	r3, [r3, #4]
 8017f1c:	4a04      	ldr	r2, [pc, #16]	; (8017f30 <prvResetNextTaskUnblockTime+0x3c>)
 8017f1e:	6013      	str	r3, [r2, #0]
}
 8017f20:	bf00      	nop
 8017f22:	370c      	adds	r7, #12
 8017f24:	46bd      	mov	sp, r7
 8017f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f2a:	4770      	bx	lr
 8017f2c:	20001470 	.word	0x20001470
 8017f30:	200014d8 	.word	0x200014d8

08017f34 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8017f34:	b480      	push	{r7}
 8017f36:	b083      	sub	sp, #12
 8017f38:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8017f3a:	4b05      	ldr	r3, [pc, #20]	; (8017f50 <xTaskGetCurrentTaskHandle+0x1c>)
 8017f3c:	681b      	ldr	r3, [r3, #0]
 8017f3e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8017f40:	687b      	ldr	r3, [r7, #4]
	}
 8017f42:	4618      	mov	r0, r3
 8017f44:	370c      	adds	r7, #12
 8017f46:	46bd      	mov	sp, r7
 8017f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f4c:	4770      	bx	lr
 8017f4e:	bf00      	nop
 8017f50:	20000fe4 	.word	0x20000fe4

08017f54 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8017f54:	b480      	push	{r7}
 8017f56:	b083      	sub	sp, #12
 8017f58:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8017f5a:	4b0b      	ldr	r3, [pc, #44]	; (8017f88 <xTaskGetSchedulerState+0x34>)
 8017f5c:	681b      	ldr	r3, [r3, #0]
 8017f5e:	2b00      	cmp	r3, #0
 8017f60:	d102      	bne.n	8017f68 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8017f62:	2301      	movs	r3, #1
 8017f64:	607b      	str	r3, [r7, #4]
 8017f66:	e008      	b.n	8017f7a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017f68:	4b08      	ldr	r3, [pc, #32]	; (8017f8c <xTaskGetSchedulerState+0x38>)
 8017f6a:	681b      	ldr	r3, [r3, #0]
 8017f6c:	2b00      	cmp	r3, #0
 8017f6e:	d102      	bne.n	8017f76 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8017f70:	2302      	movs	r3, #2
 8017f72:	607b      	str	r3, [r7, #4]
 8017f74:	e001      	b.n	8017f7a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8017f76:	2300      	movs	r3, #0
 8017f78:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8017f7a:	687b      	ldr	r3, [r7, #4]
	}
 8017f7c:	4618      	mov	r0, r3
 8017f7e:	370c      	adds	r7, #12
 8017f80:	46bd      	mov	sp, r7
 8017f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f86:	4770      	bx	lr
 8017f88:	200014c4 	.word	0x200014c4
 8017f8c:	200014e0 	.word	0x200014e0

08017f90 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8017f90:	b580      	push	{r7, lr}
 8017f92:	b084      	sub	sp, #16
 8017f94:	af00      	add	r7, sp, #0
 8017f96:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8017f98:	687b      	ldr	r3, [r7, #4]
 8017f9a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8017f9c:	2300      	movs	r3, #0
 8017f9e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8017fa0:	687b      	ldr	r3, [r7, #4]
 8017fa2:	2b00      	cmp	r3, #0
 8017fa4:	d051      	beq.n	801804a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8017fa6:	68bb      	ldr	r3, [r7, #8]
 8017fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017faa:	4b2a      	ldr	r3, [pc, #168]	; (8018054 <xTaskPriorityInherit+0xc4>)
 8017fac:	681b      	ldr	r3, [r3, #0]
 8017fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017fb0:	429a      	cmp	r2, r3
 8017fb2:	d241      	bcs.n	8018038 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8017fb4:	68bb      	ldr	r3, [r7, #8]
 8017fb6:	699b      	ldr	r3, [r3, #24]
 8017fb8:	2b00      	cmp	r3, #0
 8017fba:	db06      	blt.n	8017fca <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017fbc:	4b25      	ldr	r3, [pc, #148]	; (8018054 <xTaskPriorityInherit+0xc4>)
 8017fbe:	681b      	ldr	r3, [r3, #0]
 8017fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017fc2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8017fc6:	68bb      	ldr	r3, [r7, #8]
 8017fc8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8017fca:	68bb      	ldr	r3, [r7, #8]
 8017fcc:	6959      	ldr	r1, [r3, #20]
 8017fce:	68bb      	ldr	r3, [r7, #8]
 8017fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017fd2:	4613      	mov	r3, r2
 8017fd4:	009b      	lsls	r3, r3, #2
 8017fd6:	4413      	add	r3, r2
 8017fd8:	009b      	lsls	r3, r3, #2
 8017fda:	4a1f      	ldr	r2, [pc, #124]	; (8018058 <xTaskPriorityInherit+0xc8>)
 8017fdc:	4413      	add	r3, r2
 8017fde:	4299      	cmp	r1, r3
 8017fe0:	d122      	bne.n	8018028 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017fe2:	68bb      	ldr	r3, [r7, #8]
 8017fe4:	3304      	adds	r3, #4
 8017fe6:	4618      	mov	r0, r3
 8017fe8:	f7fe f8b2 	bl	8016150 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8017fec:	4b19      	ldr	r3, [pc, #100]	; (8018054 <xTaskPriorityInherit+0xc4>)
 8017fee:	681b      	ldr	r3, [r3, #0]
 8017ff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017ff2:	68bb      	ldr	r3, [r7, #8]
 8017ff4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8017ff6:	68bb      	ldr	r3, [r7, #8]
 8017ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017ffa:	4b18      	ldr	r3, [pc, #96]	; (801805c <xTaskPriorityInherit+0xcc>)
 8017ffc:	681b      	ldr	r3, [r3, #0]
 8017ffe:	429a      	cmp	r2, r3
 8018000:	d903      	bls.n	801800a <xTaskPriorityInherit+0x7a>
 8018002:	68bb      	ldr	r3, [r7, #8]
 8018004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018006:	4a15      	ldr	r2, [pc, #84]	; (801805c <xTaskPriorityInherit+0xcc>)
 8018008:	6013      	str	r3, [r2, #0]
 801800a:	68bb      	ldr	r3, [r7, #8]
 801800c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801800e:	4613      	mov	r3, r2
 8018010:	009b      	lsls	r3, r3, #2
 8018012:	4413      	add	r3, r2
 8018014:	009b      	lsls	r3, r3, #2
 8018016:	4a10      	ldr	r2, [pc, #64]	; (8018058 <xTaskPriorityInherit+0xc8>)
 8018018:	441a      	add	r2, r3
 801801a:	68bb      	ldr	r3, [r7, #8]
 801801c:	3304      	adds	r3, #4
 801801e:	4619      	mov	r1, r3
 8018020:	4610      	mov	r0, r2
 8018022:	f7fe f838 	bl	8016096 <vListInsertEnd>
 8018026:	e004      	b.n	8018032 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8018028:	4b0a      	ldr	r3, [pc, #40]	; (8018054 <xTaskPriorityInherit+0xc4>)
 801802a:	681b      	ldr	r3, [r3, #0]
 801802c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801802e:	68bb      	ldr	r3, [r7, #8]
 8018030:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8018032:	2301      	movs	r3, #1
 8018034:	60fb      	str	r3, [r7, #12]
 8018036:	e008      	b.n	801804a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8018038:	68bb      	ldr	r3, [r7, #8]
 801803a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801803c:	4b05      	ldr	r3, [pc, #20]	; (8018054 <xTaskPriorityInherit+0xc4>)
 801803e:	681b      	ldr	r3, [r3, #0]
 8018040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018042:	429a      	cmp	r2, r3
 8018044:	d201      	bcs.n	801804a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8018046:	2301      	movs	r3, #1
 8018048:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801804a:	68fb      	ldr	r3, [r7, #12]
	}
 801804c:	4618      	mov	r0, r3
 801804e:	3710      	adds	r7, #16
 8018050:	46bd      	mov	sp, r7
 8018052:	bd80      	pop	{r7, pc}
 8018054:	20000fe4 	.word	0x20000fe4
 8018058:	20000fe8 	.word	0x20000fe8
 801805c:	200014c0 	.word	0x200014c0

08018060 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8018060:	b580      	push	{r7, lr}
 8018062:	b086      	sub	sp, #24
 8018064:	af00      	add	r7, sp, #0
 8018066:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8018068:	687b      	ldr	r3, [r7, #4]
 801806a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801806c:	2300      	movs	r3, #0
 801806e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8018070:	687b      	ldr	r3, [r7, #4]
 8018072:	2b00      	cmp	r3, #0
 8018074:	d056      	beq.n	8018124 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8018076:	4b2e      	ldr	r3, [pc, #184]	; (8018130 <xTaskPriorityDisinherit+0xd0>)
 8018078:	681b      	ldr	r3, [r3, #0]
 801807a:	693a      	ldr	r2, [r7, #16]
 801807c:	429a      	cmp	r2, r3
 801807e:	d00a      	beq.n	8018096 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8018080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018084:	f383 8811 	msr	BASEPRI, r3
 8018088:	f3bf 8f6f 	isb	sy
 801808c:	f3bf 8f4f 	dsb	sy
 8018090:	60fb      	str	r3, [r7, #12]
}
 8018092:	bf00      	nop
 8018094:	e7fe      	b.n	8018094 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8018096:	693b      	ldr	r3, [r7, #16]
 8018098:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801809a:	2b00      	cmp	r3, #0
 801809c:	d10a      	bne.n	80180b4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801809e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80180a2:	f383 8811 	msr	BASEPRI, r3
 80180a6:	f3bf 8f6f 	isb	sy
 80180aa:	f3bf 8f4f 	dsb	sy
 80180ae:	60bb      	str	r3, [r7, #8]
}
 80180b0:	bf00      	nop
 80180b2:	e7fe      	b.n	80180b2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80180b4:	693b      	ldr	r3, [r7, #16]
 80180b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80180b8:	1e5a      	subs	r2, r3, #1
 80180ba:	693b      	ldr	r3, [r7, #16]
 80180bc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80180be:	693b      	ldr	r3, [r7, #16]
 80180c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80180c2:	693b      	ldr	r3, [r7, #16]
 80180c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80180c6:	429a      	cmp	r2, r3
 80180c8:	d02c      	beq.n	8018124 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80180ca:	693b      	ldr	r3, [r7, #16]
 80180cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80180ce:	2b00      	cmp	r3, #0
 80180d0:	d128      	bne.n	8018124 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80180d2:	693b      	ldr	r3, [r7, #16]
 80180d4:	3304      	adds	r3, #4
 80180d6:	4618      	mov	r0, r3
 80180d8:	f7fe f83a 	bl	8016150 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80180dc:	693b      	ldr	r3, [r7, #16]
 80180de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80180e0:	693b      	ldr	r3, [r7, #16]
 80180e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80180e4:	693b      	ldr	r3, [r7, #16]
 80180e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80180e8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80180ec:	693b      	ldr	r3, [r7, #16]
 80180ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80180f0:	693b      	ldr	r3, [r7, #16]
 80180f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80180f4:	4b0f      	ldr	r3, [pc, #60]	; (8018134 <xTaskPriorityDisinherit+0xd4>)
 80180f6:	681b      	ldr	r3, [r3, #0]
 80180f8:	429a      	cmp	r2, r3
 80180fa:	d903      	bls.n	8018104 <xTaskPriorityDisinherit+0xa4>
 80180fc:	693b      	ldr	r3, [r7, #16]
 80180fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018100:	4a0c      	ldr	r2, [pc, #48]	; (8018134 <xTaskPriorityDisinherit+0xd4>)
 8018102:	6013      	str	r3, [r2, #0]
 8018104:	693b      	ldr	r3, [r7, #16]
 8018106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018108:	4613      	mov	r3, r2
 801810a:	009b      	lsls	r3, r3, #2
 801810c:	4413      	add	r3, r2
 801810e:	009b      	lsls	r3, r3, #2
 8018110:	4a09      	ldr	r2, [pc, #36]	; (8018138 <xTaskPriorityDisinherit+0xd8>)
 8018112:	441a      	add	r2, r3
 8018114:	693b      	ldr	r3, [r7, #16]
 8018116:	3304      	adds	r3, #4
 8018118:	4619      	mov	r1, r3
 801811a:	4610      	mov	r0, r2
 801811c:	f7fd ffbb 	bl	8016096 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8018120:	2301      	movs	r3, #1
 8018122:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8018124:	697b      	ldr	r3, [r7, #20]
	}
 8018126:	4618      	mov	r0, r3
 8018128:	3718      	adds	r7, #24
 801812a:	46bd      	mov	sp, r7
 801812c:	bd80      	pop	{r7, pc}
 801812e:	bf00      	nop
 8018130:	20000fe4 	.word	0x20000fe4
 8018134:	200014c0 	.word	0x200014c0
 8018138:	20000fe8 	.word	0x20000fe8

0801813c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801813c:	b580      	push	{r7, lr}
 801813e:	b088      	sub	sp, #32
 8018140:	af00      	add	r7, sp, #0
 8018142:	6078      	str	r0, [r7, #4]
 8018144:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8018146:	687b      	ldr	r3, [r7, #4]
 8018148:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801814a:	2301      	movs	r3, #1
 801814c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801814e:	687b      	ldr	r3, [r7, #4]
 8018150:	2b00      	cmp	r3, #0
 8018152:	d06a      	beq.n	801822a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8018154:	69bb      	ldr	r3, [r7, #24]
 8018156:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018158:	2b00      	cmp	r3, #0
 801815a:	d10a      	bne.n	8018172 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 801815c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018160:	f383 8811 	msr	BASEPRI, r3
 8018164:	f3bf 8f6f 	isb	sy
 8018168:	f3bf 8f4f 	dsb	sy
 801816c:	60fb      	str	r3, [r7, #12]
}
 801816e:	bf00      	nop
 8018170:	e7fe      	b.n	8018170 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8018172:	69bb      	ldr	r3, [r7, #24]
 8018174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8018176:	683a      	ldr	r2, [r7, #0]
 8018178:	429a      	cmp	r2, r3
 801817a:	d902      	bls.n	8018182 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801817c:	683b      	ldr	r3, [r7, #0]
 801817e:	61fb      	str	r3, [r7, #28]
 8018180:	e002      	b.n	8018188 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8018182:	69bb      	ldr	r3, [r7, #24]
 8018184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8018186:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8018188:	69bb      	ldr	r3, [r7, #24]
 801818a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801818c:	69fa      	ldr	r2, [r7, #28]
 801818e:	429a      	cmp	r2, r3
 8018190:	d04b      	beq.n	801822a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8018192:	69bb      	ldr	r3, [r7, #24]
 8018194:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018196:	697a      	ldr	r2, [r7, #20]
 8018198:	429a      	cmp	r2, r3
 801819a:	d146      	bne.n	801822a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801819c:	4b25      	ldr	r3, [pc, #148]	; (8018234 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 801819e:	681b      	ldr	r3, [r3, #0]
 80181a0:	69ba      	ldr	r2, [r7, #24]
 80181a2:	429a      	cmp	r2, r3
 80181a4:	d10a      	bne.n	80181bc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80181a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80181aa:	f383 8811 	msr	BASEPRI, r3
 80181ae:	f3bf 8f6f 	isb	sy
 80181b2:	f3bf 8f4f 	dsb	sy
 80181b6:	60bb      	str	r3, [r7, #8]
}
 80181b8:	bf00      	nop
 80181ba:	e7fe      	b.n	80181ba <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80181bc:	69bb      	ldr	r3, [r7, #24]
 80181be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80181c0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80181c2:	69bb      	ldr	r3, [r7, #24]
 80181c4:	69fa      	ldr	r2, [r7, #28]
 80181c6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80181c8:	69bb      	ldr	r3, [r7, #24]
 80181ca:	699b      	ldr	r3, [r3, #24]
 80181cc:	2b00      	cmp	r3, #0
 80181ce:	db04      	blt.n	80181da <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80181d0:	69fb      	ldr	r3, [r7, #28]
 80181d2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80181d6:	69bb      	ldr	r3, [r7, #24]
 80181d8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80181da:	69bb      	ldr	r3, [r7, #24]
 80181dc:	6959      	ldr	r1, [r3, #20]
 80181de:	693a      	ldr	r2, [r7, #16]
 80181e0:	4613      	mov	r3, r2
 80181e2:	009b      	lsls	r3, r3, #2
 80181e4:	4413      	add	r3, r2
 80181e6:	009b      	lsls	r3, r3, #2
 80181e8:	4a13      	ldr	r2, [pc, #76]	; (8018238 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80181ea:	4413      	add	r3, r2
 80181ec:	4299      	cmp	r1, r3
 80181ee:	d11c      	bne.n	801822a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80181f0:	69bb      	ldr	r3, [r7, #24]
 80181f2:	3304      	adds	r3, #4
 80181f4:	4618      	mov	r0, r3
 80181f6:	f7fd ffab 	bl	8016150 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80181fa:	69bb      	ldr	r3, [r7, #24]
 80181fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80181fe:	4b0f      	ldr	r3, [pc, #60]	; (801823c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8018200:	681b      	ldr	r3, [r3, #0]
 8018202:	429a      	cmp	r2, r3
 8018204:	d903      	bls.n	801820e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8018206:	69bb      	ldr	r3, [r7, #24]
 8018208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801820a:	4a0c      	ldr	r2, [pc, #48]	; (801823c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801820c:	6013      	str	r3, [r2, #0]
 801820e:	69bb      	ldr	r3, [r7, #24]
 8018210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018212:	4613      	mov	r3, r2
 8018214:	009b      	lsls	r3, r3, #2
 8018216:	4413      	add	r3, r2
 8018218:	009b      	lsls	r3, r3, #2
 801821a:	4a07      	ldr	r2, [pc, #28]	; (8018238 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801821c:	441a      	add	r2, r3
 801821e:	69bb      	ldr	r3, [r7, #24]
 8018220:	3304      	adds	r3, #4
 8018222:	4619      	mov	r1, r3
 8018224:	4610      	mov	r0, r2
 8018226:	f7fd ff36 	bl	8016096 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801822a:	bf00      	nop
 801822c:	3720      	adds	r7, #32
 801822e:	46bd      	mov	sp, r7
 8018230:	bd80      	pop	{r7, pc}
 8018232:	bf00      	nop
 8018234:	20000fe4 	.word	0x20000fe4
 8018238:	20000fe8 	.word	0x20000fe8
 801823c:	200014c0 	.word	0x200014c0

08018240 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8018240:	b480      	push	{r7}
 8018242:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8018244:	4b07      	ldr	r3, [pc, #28]	; (8018264 <pvTaskIncrementMutexHeldCount+0x24>)
 8018246:	681b      	ldr	r3, [r3, #0]
 8018248:	2b00      	cmp	r3, #0
 801824a:	d004      	beq.n	8018256 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801824c:	4b05      	ldr	r3, [pc, #20]	; (8018264 <pvTaskIncrementMutexHeldCount+0x24>)
 801824e:	681b      	ldr	r3, [r3, #0]
 8018250:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018252:	3201      	adds	r2, #1
 8018254:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8018256:	4b03      	ldr	r3, [pc, #12]	; (8018264 <pvTaskIncrementMutexHeldCount+0x24>)
 8018258:	681b      	ldr	r3, [r3, #0]
	}
 801825a:	4618      	mov	r0, r3
 801825c:	46bd      	mov	sp, r7
 801825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018262:	4770      	bx	lr
 8018264:	20000fe4 	.word	0x20000fe4

08018268 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8018268:	b580      	push	{r7, lr}
 801826a:	b084      	sub	sp, #16
 801826c:	af00      	add	r7, sp, #0
 801826e:	6078      	str	r0, [r7, #4]
 8018270:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8018272:	4b21      	ldr	r3, [pc, #132]	; (80182f8 <prvAddCurrentTaskToDelayedList+0x90>)
 8018274:	681b      	ldr	r3, [r3, #0]
 8018276:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018278:	4b20      	ldr	r3, [pc, #128]	; (80182fc <prvAddCurrentTaskToDelayedList+0x94>)
 801827a:	681b      	ldr	r3, [r3, #0]
 801827c:	3304      	adds	r3, #4
 801827e:	4618      	mov	r0, r3
 8018280:	f7fd ff66 	bl	8016150 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8018284:	687b      	ldr	r3, [r7, #4]
 8018286:	f1b3 3fff 	cmp.w	r3, #4294967295
 801828a:	d10a      	bne.n	80182a2 <prvAddCurrentTaskToDelayedList+0x3a>
 801828c:	683b      	ldr	r3, [r7, #0]
 801828e:	2b00      	cmp	r3, #0
 8018290:	d007      	beq.n	80182a2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8018292:	4b1a      	ldr	r3, [pc, #104]	; (80182fc <prvAddCurrentTaskToDelayedList+0x94>)
 8018294:	681b      	ldr	r3, [r3, #0]
 8018296:	3304      	adds	r3, #4
 8018298:	4619      	mov	r1, r3
 801829a:	4819      	ldr	r0, [pc, #100]	; (8018300 <prvAddCurrentTaskToDelayedList+0x98>)
 801829c:	f7fd fefb 	bl	8016096 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80182a0:	e026      	b.n	80182f0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80182a2:	68fa      	ldr	r2, [r7, #12]
 80182a4:	687b      	ldr	r3, [r7, #4]
 80182a6:	4413      	add	r3, r2
 80182a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80182aa:	4b14      	ldr	r3, [pc, #80]	; (80182fc <prvAddCurrentTaskToDelayedList+0x94>)
 80182ac:	681b      	ldr	r3, [r3, #0]
 80182ae:	68ba      	ldr	r2, [r7, #8]
 80182b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80182b2:	68ba      	ldr	r2, [r7, #8]
 80182b4:	68fb      	ldr	r3, [r7, #12]
 80182b6:	429a      	cmp	r2, r3
 80182b8:	d209      	bcs.n	80182ce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80182ba:	4b12      	ldr	r3, [pc, #72]	; (8018304 <prvAddCurrentTaskToDelayedList+0x9c>)
 80182bc:	681a      	ldr	r2, [r3, #0]
 80182be:	4b0f      	ldr	r3, [pc, #60]	; (80182fc <prvAddCurrentTaskToDelayedList+0x94>)
 80182c0:	681b      	ldr	r3, [r3, #0]
 80182c2:	3304      	adds	r3, #4
 80182c4:	4619      	mov	r1, r3
 80182c6:	4610      	mov	r0, r2
 80182c8:	f7fd ff09 	bl	80160de <vListInsert>
}
 80182cc:	e010      	b.n	80182f0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80182ce:	4b0e      	ldr	r3, [pc, #56]	; (8018308 <prvAddCurrentTaskToDelayedList+0xa0>)
 80182d0:	681a      	ldr	r2, [r3, #0]
 80182d2:	4b0a      	ldr	r3, [pc, #40]	; (80182fc <prvAddCurrentTaskToDelayedList+0x94>)
 80182d4:	681b      	ldr	r3, [r3, #0]
 80182d6:	3304      	adds	r3, #4
 80182d8:	4619      	mov	r1, r3
 80182da:	4610      	mov	r0, r2
 80182dc:	f7fd feff 	bl	80160de <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80182e0:	4b0a      	ldr	r3, [pc, #40]	; (801830c <prvAddCurrentTaskToDelayedList+0xa4>)
 80182e2:	681b      	ldr	r3, [r3, #0]
 80182e4:	68ba      	ldr	r2, [r7, #8]
 80182e6:	429a      	cmp	r2, r3
 80182e8:	d202      	bcs.n	80182f0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80182ea:	4a08      	ldr	r2, [pc, #32]	; (801830c <prvAddCurrentTaskToDelayedList+0xa4>)
 80182ec:	68bb      	ldr	r3, [r7, #8]
 80182ee:	6013      	str	r3, [r2, #0]
}
 80182f0:	bf00      	nop
 80182f2:	3710      	adds	r7, #16
 80182f4:	46bd      	mov	sp, r7
 80182f6:	bd80      	pop	{r7, pc}
 80182f8:	200014bc 	.word	0x200014bc
 80182fc:	20000fe4 	.word	0x20000fe4
 8018300:	200014a4 	.word	0x200014a4
 8018304:	20001474 	.word	0x20001474
 8018308:	20001470 	.word	0x20001470
 801830c:	200014d8 	.word	0x200014d8

08018310 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8018310:	b580      	push	{r7, lr}
 8018312:	b08a      	sub	sp, #40	; 0x28
 8018314:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8018316:	2300      	movs	r3, #0
 8018318:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801831a:	f000 fb07 	bl	801892c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801831e:	4b1c      	ldr	r3, [pc, #112]	; (8018390 <xTimerCreateTimerTask+0x80>)
 8018320:	681b      	ldr	r3, [r3, #0]
 8018322:	2b00      	cmp	r3, #0
 8018324:	d021      	beq.n	801836a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8018326:	2300      	movs	r3, #0
 8018328:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801832a:	2300      	movs	r3, #0
 801832c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801832e:	1d3a      	adds	r2, r7, #4
 8018330:	f107 0108 	add.w	r1, r7, #8
 8018334:	f107 030c 	add.w	r3, r7, #12
 8018338:	4618      	mov	r0, r3
 801833a:	f7fd fe65 	bl	8016008 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801833e:	6879      	ldr	r1, [r7, #4]
 8018340:	68bb      	ldr	r3, [r7, #8]
 8018342:	68fa      	ldr	r2, [r7, #12]
 8018344:	9202      	str	r2, [sp, #8]
 8018346:	9301      	str	r3, [sp, #4]
 8018348:	2302      	movs	r3, #2
 801834a:	9300      	str	r3, [sp, #0]
 801834c:	2300      	movs	r3, #0
 801834e:	460a      	mov	r2, r1
 8018350:	4910      	ldr	r1, [pc, #64]	; (8018394 <xTimerCreateTimerTask+0x84>)
 8018352:	4811      	ldr	r0, [pc, #68]	; (8018398 <xTimerCreateTimerTask+0x88>)
 8018354:	f7fe ff34 	bl	80171c0 <xTaskCreateStatic>
 8018358:	4603      	mov	r3, r0
 801835a:	4a10      	ldr	r2, [pc, #64]	; (801839c <xTimerCreateTimerTask+0x8c>)
 801835c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801835e:	4b0f      	ldr	r3, [pc, #60]	; (801839c <xTimerCreateTimerTask+0x8c>)
 8018360:	681b      	ldr	r3, [r3, #0]
 8018362:	2b00      	cmp	r3, #0
 8018364:	d001      	beq.n	801836a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8018366:	2301      	movs	r3, #1
 8018368:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801836a:	697b      	ldr	r3, [r7, #20]
 801836c:	2b00      	cmp	r3, #0
 801836e:	d10a      	bne.n	8018386 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8018370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018374:	f383 8811 	msr	BASEPRI, r3
 8018378:	f3bf 8f6f 	isb	sy
 801837c:	f3bf 8f4f 	dsb	sy
 8018380:	613b      	str	r3, [r7, #16]
}
 8018382:	bf00      	nop
 8018384:	e7fe      	b.n	8018384 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8018386:	697b      	ldr	r3, [r7, #20]
}
 8018388:	4618      	mov	r0, r3
 801838a:	3718      	adds	r7, #24
 801838c:	46bd      	mov	sp, r7
 801838e:	bd80      	pop	{r7, pc}
 8018390:	20001514 	.word	0x20001514
 8018394:	0802291c 	.word	0x0802291c
 8018398:	080184d5 	.word	0x080184d5
 801839c:	20001518 	.word	0x20001518

080183a0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80183a0:	b580      	push	{r7, lr}
 80183a2:	b08a      	sub	sp, #40	; 0x28
 80183a4:	af00      	add	r7, sp, #0
 80183a6:	60f8      	str	r0, [r7, #12]
 80183a8:	60b9      	str	r1, [r7, #8]
 80183aa:	607a      	str	r2, [r7, #4]
 80183ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80183ae:	2300      	movs	r3, #0
 80183b0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80183b2:	68fb      	ldr	r3, [r7, #12]
 80183b4:	2b00      	cmp	r3, #0
 80183b6:	d10a      	bne.n	80183ce <xTimerGenericCommand+0x2e>
	__asm volatile
 80183b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80183bc:	f383 8811 	msr	BASEPRI, r3
 80183c0:	f3bf 8f6f 	isb	sy
 80183c4:	f3bf 8f4f 	dsb	sy
 80183c8:	623b      	str	r3, [r7, #32]
}
 80183ca:	bf00      	nop
 80183cc:	e7fe      	b.n	80183cc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80183ce:	4b1a      	ldr	r3, [pc, #104]	; (8018438 <xTimerGenericCommand+0x98>)
 80183d0:	681b      	ldr	r3, [r3, #0]
 80183d2:	2b00      	cmp	r3, #0
 80183d4:	d02a      	beq.n	801842c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80183d6:	68bb      	ldr	r3, [r7, #8]
 80183d8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80183da:	687b      	ldr	r3, [r7, #4]
 80183dc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80183de:	68fb      	ldr	r3, [r7, #12]
 80183e0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80183e2:	68bb      	ldr	r3, [r7, #8]
 80183e4:	2b05      	cmp	r3, #5
 80183e6:	dc18      	bgt.n	801841a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80183e8:	f7ff fdb4 	bl	8017f54 <xTaskGetSchedulerState>
 80183ec:	4603      	mov	r3, r0
 80183ee:	2b02      	cmp	r3, #2
 80183f0:	d109      	bne.n	8018406 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80183f2:	4b11      	ldr	r3, [pc, #68]	; (8018438 <xTimerGenericCommand+0x98>)
 80183f4:	6818      	ldr	r0, [r3, #0]
 80183f6:	f107 0110 	add.w	r1, r7, #16
 80183fa:	2300      	movs	r3, #0
 80183fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80183fe:	f7fe f879 	bl	80164f4 <xQueueGenericSend>
 8018402:	6278      	str	r0, [r7, #36]	; 0x24
 8018404:	e012      	b.n	801842c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8018406:	4b0c      	ldr	r3, [pc, #48]	; (8018438 <xTimerGenericCommand+0x98>)
 8018408:	6818      	ldr	r0, [r3, #0]
 801840a:	f107 0110 	add.w	r1, r7, #16
 801840e:	2300      	movs	r3, #0
 8018410:	2200      	movs	r2, #0
 8018412:	f7fe f86f 	bl	80164f4 <xQueueGenericSend>
 8018416:	6278      	str	r0, [r7, #36]	; 0x24
 8018418:	e008      	b.n	801842c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801841a:	4b07      	ldr	r3, [pc, #28]	; (8018438 <xTimerGenericCommand+0x98>)
 801841c:	6818      	ldr	r0, [r3, #0]
 801841e:	f107 0110 	add.w	r1, r7, #16
 8018422:	2300      	movs	r3, #0
 8018424:	683a      	ldr	r2, [r7, #0]
 8018426:	f7fe f963 	bl	80166f0 <xQueueGenericSendFromISR>
 801842a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801842c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801842e:	4618      	mov	r0, r3
 8018430:	3728      	adds	r7, #40	; 0x28
 8018432:	46bd      	mov	sp, r7
 8018434:	bd80      	pop	{r7, pc}
 8018436:	bf00      	nop
 8018438:	20001514 	.word	0x20001514

0801843c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801843c:	b580      	push	{r7, lr}
 801843e:	b088      	sub	sp, #32
 8018440:	af02      	add	r7, sp, #8
 8018442:	6078      	str	r0, [r7, #4]
 8018444:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018446:	4b22      	ldr	r3, [pc, #136]	; (80184d0 <prvProcessExpiredTimer+0x94>)
 8018448:	681b      	ldr	r3, [r3, #0]
 801844a:	68db      	ldr	r3, [r3, #12]
 801844c:	68db      	ldr	r3, [r3, #12]
 801844e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018450:	697b      	ldr	r3, [r7, #20]
 8018452:	3304      	adds	r3, #4
 8018454:	4618      	mov	r0, r3
 8018456:	f7fd fe7b 	bl	8016150 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801845a:	697b      	ldr	r3, [r7, #20]
 801845c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018460:	f003 0304 	and.w	r3, r3, #4
 8018464:	2b00      	cmp	r3, #0
 8018466:	d022      	beq.n	80184ae <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8018468:	697b      	ldr	r3, [r7, #20]
 801846a:	699a      	ldr	r2, [r3, #24]
 801846c:	687b      	ldr	r3, [r7, #4]
 801846e:	18d1      	adds	r1, r2, r3
 8018470:	687b      	ldr	r3, [r7, #4]
 8018472:	683a      	ldr	r2, [r7, #0]
 8018474:	6978      	ldr	r0, [r7, #20]
 8018476:	f000 f8d1 	bl	801861c <prvInsertTimerInActiveList>
 801847a:	4603      	mov	r3, r0
 801847c:	2b00      	cmp	r3, #0
 801847e:	d01f      	beq.n	80184c0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018480:	2300      	movs	r3, #0
 8018482:	9300      	str	r3, [sp, #0]
 8018484:	2300      	movs	r3, #0
 8018486:	687a      	ldr	r2, [r7, #4]
 8018488:	2100      	movs	r1, #0
 801848a:	6978      	ldr	r0, [r7, #20]
 801848c:	f7ff ff88 	bl	80183a0 <xTimerGenericCommand>
 8018490:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8018492:	693b      	ldr	r3, [r7, #16]
 8018494:	2b00      	cmp	r3, #0
 8018496:	d113      	bne.n	80184c0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8018498:	f04f 0350 	mov.w	r3, #80	; 0x50
 801849c:	f383 8811 	msr	BASEPRI, r3
 80184a0:	f3bf 8f6f 	isb	sy
 80184a4:	f3bf 8f4f 	dsb	sy
 80184a8:	60fb      	str	r3, [r7, #12]
}
 80184aa:	bf00      	nop
 80184ac:	e7fe      	b.n	80184ac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80184ae:	697b      	ldr	r3, [r7, #20]
 80184b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80184b4:	f023 0301 	bic.w	r3, r3, #1
 80184b8:	b2da      	uxtb	r2, r3
 80184ba:	697b      	ldr	r3, [r7, #20]
 80184bc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80184c0:	697b      	ldr	r3, [r7, #20]
 80184c2:	6a1b      	ldr	r3, [r3, #32]
 80184c4:	6978      	ldr	r0, [r7, #20]
 80184c6:	4798      	blx	r3
}
 80184c8:	bf00      	nop
 80184ca:	3718      	adds	r7, #24
 80184cc:	46bd      	mov	sp, r7
 80184ce:	bd80      	pop	{r7, pc}
 80184d0:	2000150c 	.word	0x2000150c

080184d4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80184d4:	b580      	push	{r7, lr}
 80184d6:	b084      	sub	sp, #16
 80184d8:	af00      	add	r7, sp, #0
 80184da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80184dc:	f107 0308 	add.w	r3, r7, #8
 80184e0:	4618      	mov	r0, r3
 80184e2:	f000 f857 	bl	8018594 <prvGetNextExpireTime>
 80184e6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80184e8:	68bb      	ldr	r3, [r7, #8]
 80184ea:	4619      	mov	r1, r3
 80184ec:	68f8      	ldr	r0, [r7, #12]
 80184ee:	f000 f803 	bl	80184f8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80184f2:	f000 f8d5 	bl	80186a0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80184f6:	e7f1      	b.n	80184dc <prvTimerTask+0x8>

080184f8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80184f8:	b580      	push	{r7, lr}
 80184fa:	b084      	sub	sp, #16
 80184fc:	af00      	add	r7, sp, #0
 80184fe:	6078      	str	r0, [r7, #4]
 8018500:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8018502:	f7ff f92b 	bl	801775c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018506:	f107 0308 	add.w	r3, r7, #8
 801850a:	4618      	mov	r0, r3
 801850c:	f000 f866 	bl	80185dc <prvSampleTimeNow>
 8018510:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8018512:	68bb      	ldr	r3, [r7, #8]
 8018514:	2b00      	cmp	r3, #0
 8018516:	d130      	bne.n	801857a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8018518:	683b      	ldr	r3, [r7, #0]
 801851a:	2b00      	cmp	r3, #0
 801851c:	d10a      	bne.n	8018534 <prvProcessTimerOrBlockTask+0x3c>
 801851e:	687a      	ldr	r2, [r7, #4]
 8018520:	68fb      	ldr	r3, [r7, #12]
 8018522:	429a      	cmp	r2, r3
 8018524:	d806      	bhi.n	8018534 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8018526:	f7ff f927 	bl	8017778 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801852a:	68f9      	ldr	r1, [r7, #12]
 801852c:	6878      	ldr	r0, [r7, #4]
 801852e:	f7ff ff85 	bl	801843c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8018532:	e024      	b.n	801857e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8018534:	683b      	ldr	r3, [r7, #0]
 8018536:	2b00      	cmp	r3, #0
 8018538:	d008      	beq.n	801854c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801853a:	4b13      	ldr	r3, [pc, #76]	; (8018588 <prvProcessTimerOrBlockTask+0x90>)
 801853c:	681b      	ldr	r3, [r3, #0]
 801853e:	681b      	ldr	r3, [r3, #0]
 8018540:	2b00      	cmp	r3, #0
 8018542:	d101      	bne.n	8018548 <prvProcessTimerOrBlockTask+0x50>
 8018544:	2301      	movs	r3, #1
 8018546:	e000      	b.n	801854a <prvProcessTimerOrBlockTask+0x52>
 8018548:	2300      	movs	r3, #0
 801854a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801854c:	4b0f      	ldr	r3, [pc, #60]	; (801858c <prvProcessTimerOrBlockTask+0x94>)
 801854e:	6818      	ldr	r0, [r3, #0]
 8018550:	687a      	ldr	r2, [r7, #4]
 8018552:	68fb      	ldr	r3, [r7, #12]
 8018554:	1ad3      	subs	r3, r2, r3
 8018556:	683a      	ldr	r2, [r7, #0]
 8018558:	4619      	mov	r1, r3
 801855a:	f7fe fdfd 	bl	8017158 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801855e:	f7ff f90b 	bl	8017778 <xTaskResumeAll>
 8018562:	4603      	mov	r3, r0
 8018564:	2b00      	cmp	r3, #0
 8018566:	d10a      	bne.n	801857e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8018568:	4b09      	ldr	r3, [pc, #36]	; (8018590 <prvProcessTimerOrBlockTask+0x98>)
 801856a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801856e:	601a      	str	r2, [r3, #0]
 8018570:	f3bf 8f4f 	dsb	sy
 8018574:	f3bf 8f6f 	isb	sy
}
 8018578:	e001      	b.n	801857e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801857a:	f7ff f8fd 	bl	8017778 <xTaskResumeAll>
}
 801857e:	bf00      	nop
 8018580:	3710      	adds	r7, #16
 8018582:	46bd      	mov	sp, r7
 8018584:	bd80      	pop	{r7, pc}
 8018586:	bf00      	nop
 8018588:	20001510 	.word	0x20001510
 801858c:	20001514 	.word	0x20001514
 8018590:	e000ed04 	.word	0xe000ed04

08018594 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8018594:	b480      	push	{r7}
 8018596:	b085      	sub	sp, #20
 8018598:	af00      	add	r7, sp, #0
 801859a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801859c:	4b0e      	ldr	r3, [pc, #56]	; (80185d8 <prvGetNextExpireTime+0x44>)
 801859e:	681b      	ldr	r3, [r3, #0]
 80185a0:	681b      	ldr	r3, [r3, #0]
 80185a2:	2b00      	cmp	r3, #0
 80185a4:	d101      	bne.n	80185aa <prvGetNextExpireTime+0x16>
 80185a6:	2201      	movs	r2, #1
 80185a8:	e000      	b.n	80185ac <prvGetNextExpireTime+0x18>
 80185aa:	2200      	movs	r2, #0
 80185ac:	687b      	ldr	r3, [r7, #4]
 80185ae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80185b0:	687b      	ldr	r3, [r7, #4]
 80185b2:	681b      	ldr	r3, [r3, #0]
 80185b4:	2b00      	cmp	r3, #0
 80185b6:	d105      	bne.n	80185c4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80185b8:	4b07      	ldr	r3, [pc, #28]	; (80185d8 <prvGetNextExpireTime+0x44>)
 80185ba:	681b      	ldr	r3, [r3, #0]
 80185bc:	68db      	ldr	r3, [r3, #12]
 80185be:	681b      	ldr	r3, [r3, #0]
 80185c0:	60fb      	str	r3, [r7, #12]
 80185c2:	e001      	b.n	80185c8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80185c4:	2300      	movs	r3, #0
 80185c6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80185c8:	68fb      	ldr	r3, [r7, #12]
}
 80185ca:	4618      	mov	r0, r3
 80185cc:	3714      	adds	r7, #20
 80185ce:	46bd      	mov	sp, r7
 80185d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185d4:	4770      	bx	lr
 80185d6:	bf00      	nop
 80185d8:	2000150c 	.word	0x2000150c

080185dc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80185dc:	b580      	push	{r7, lr}
 80185de:	b084      	sub	sp, #16
 80185e0:	af00      	add	r7, sp, #0
 80185e2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80185e4:	f7ff f966 	bl	80178b4 <xTaskGetTickCount>
 80185e8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80185ea:	4b0b      	ldr	r3, [pc, #44]	; (8018618 <prvSampleTimeNow+0x3c>)
 80185ec:	681b      	ldr	r3, [r3, #0]
 80185ee:	68fa      	ldr	r2, [r7, #12]
 80185f0:	429a      	cmp	r2, r3
 80185f2:	d205      	bcs.n	8018600 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80185f4:	f000 f936 	bl	8018864 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80185f8:	687b      	ldr	r3, [r7, #4]
 80185fa:	2201      	movs	r2, #1
 80185fc:	601a      	str	r2, [r3, #0]
 80185fe:	e002      	b.n	8018606 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8018600:	687b      	ldr	r3, [r7, #4]
 8018602:	2200      	movs	r2, #0
 8018604:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8018606:	4a04      	ldr	r2, [pc, #16]	; (8018618 <prvSampleTimeNow+0x3c>)
 8018608:	68fb      	ldr	r3, [r7, #12]
 801860a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801860c:	68fb      	ldr	r3, [r7, #12]
}
 801860e:	4618      	mov	r0, r3
 8018610:	3710      	adds	r7, #16
 8018612:	46bd      	mov	sp, r7
 8018614:	bd80      	pop	{r7, pc}
 8018616:	bf00      	nop
 8018618:	2000151c 	.word	0x2000151c

0801861c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801861c:	b580      	push	{r7, lr}
 801861e:	b086      	sub	sp, #24
 8018620:	af00      	add	r7, sp, #0
 8018622:	60f8      	str	r0, [r7, #12]
 8018624:	60b9      	str	r1, [r7, #8]
 8018626:	607a      	str	r2, [r7, #4]
 8018628:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801862a:	2300      	movs	r3, #0
 801862c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801862e:	68fb      	ldr	r3, [r7, #12]
 8018630:	68ba      	ldr	r2, [r7, #8]
 8018632:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018634:	68fb      	ldr	r3, [r7, #12]
 8018636:	68fa      	ldr	r2, [r7, #12]
 8018638:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801863a:	68ba      	ldr	r2, [r7, #8]
 801863c:	687b      	ldr	r3, [r7, #4]
 801863e:	429a      	cmp	r2, r3
 8018640:	d812      	bhi.n	8018668 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018642:	687a      	ldr	r2, [r7, #4]
 8018644:	683b      	ldr	r3, [r7, #0]
 8018646:	1ad2      	subs	r2, r2, r3
 8018648:	68fb      	ldr	r3, [r7, #12]
 801864a:	699b      	ldr	r3, [r3, #24]
 801864c:	429a      	cmp	r2, r3
 801864e:	d302      	bcc.n	8018656 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8018650:	2301      	movs	r3, #1
 8018652:	617b      	str	r3, [r7, #20]
 8018654:	e01b      	b.n	801868e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8018656:	4b10      	ldr	r3, [pc, #64]	; (8018698 <prvInsertTimerInActiveList+0x7c>)
 8018658:	681a      	ldr	r2, [r3, #0]
 801865a:	68fb      	ldr	r3, [r7, #12]
 801865c:	3304      	adds	r3, #4
 801865e:	4619      	mov	r1, r3
 8018660:	4610      	mov	r0, r2
 8018662:	f7fd fd3c 	bl	80160de <vListInsert>
 8018666:	e012      	b.n	801868e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8018668:	687a      	ldr	r2, [r7, #4]
 801866a:	683b      	ldr	r3, [r7, #0]
 801866c:	429a      	cmp	r2, r3
 801866e:	d206      	bcs.n	801867e <prvInsertTimerInActiveList+0x62>
 8018670:	68ba      	ldr	r2, [r7, #8]
 8018672:	683b      	ldr	r3, [r7, #0]
 8018674:	429a      	cmp	r2, r3
 8018676:	d302      	bcc.n	801867e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8018678:	2301      	movs	r3, #1
 801867a:	617b      	str	r3, [r7, #20]
 801867c:	e007      	b.n	801868e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801867e:	4b07      	ldr	r3, [pc, #28]	; (801869c <prvInsertTimerInActiveList+0x80>)
 8018680:	681a      	ldr	r2, [r3, #0]
 8018682:	68fb      	ldr	r3, [r7, #12]
 8018684:	3304      	adds	r3, #4
 8018686:	4619      	mov	r1, r3
 8018688:	4610      	mov	r0, r2
 801868a:	f7fd fd28 	bl	80160de <vListInsert>
		}
	}

	return xProcessTimerNow;
 801868e:	697b      	ldr	r3, [r7, #20]
}
 8018690:	4618      	mov	r0, r3
 8018692:	3718      	adds	r7, #24
 8018694:	46bd      	mov	sp, r7
 8018696:	bd80      	pop	{r7, pc}
 8018698:	20001510 	.word	0x20001510
 801869c:	2000150c 	.word	0x2000150c

080186a0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80186a0:	b580      	push	{r7, lr}
 80186a2:	b08e      	sub	sp, #56	; 0x38
 80186a4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80186a6:	e0ca      	b.n	801883e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80186a8:	687b      	ldr	r3, [r7, #4]
 80186aa:	2b00      	cmp	r3, #0
 80186ac:	da18      	bge.n	80186e0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80186ae:	1d3b      	adds	r3, r7, #4
 80186b0:	3304      	adds	r3, #4
 80186b2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80186b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186b6:	2b00      	cmp	r3, #0
 80186b8:	d10a      	bne.n	80186d0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80186ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80186be:	f383 8811 	msr	BASEPRI, r3
 80186c2:	f3bf 8f6f 	isb	sy
 80186c6:	f3bf 8f4f 	dsb	sy
 80186ca:	61fb      	str	r3, [r7, #28]
}
 80186cc:	bf00      	nop
 80186ce:	e7fe      	b.n	80186ce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80186d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186d2:	681b      	ldr	r3, [r3, #0]
 80186d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80186d6:	6850      	ldr	r0, [r2, #4]
 80186d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80186da:	6892      	ldr	r2, [r2, #8]
 80186dc:	4611      	mov	r1, r2
 80186de:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80186e0:	687b      	ldr	r3, [r7, #4]
 80186e2:	2b00      	cmp	r3, #0
 80186e4:	f2c0 80aa 	blt.w	801883c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80186e8:	68fb      	ldr	r3, [r7, #12]
 80186ea:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80186ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186ee:	695b      	ldr	r3, [r3, #20]
 80186f0:	2b00      	cmp	r3, #0
 80186f2:	d004      	beq.n	80186fe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80186f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186f6:	3304      	adds	r3, #4
 80186f8:	4618      	mov	r0, r3
 80186fa:	f7fd fd29 	bl	8016150 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80186fe:	463b      	mov	r3, r7
 8018700:	4618      	mov	r0, r3
 8018702:	f7ff ff6b 	bl	80185dc <prvSampleTimeNow>
 8018706:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8018708:	687b      	ldr	r3, [r7, #4]
 801870a:	2b09      	cmp	r3, #9
 801870c:	f200 8097 	bhi.w	801883e <prvProcessReceivedCommands+0x19e>
 8018710:	a201      	add	r2, pc, #4	; (adr r2, 8018718 <prvProcessReceivedCommands+0x78>)
 8018712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018716:	bf00      	nop
 8018718:	08018741 	.word	0x08018741
 801871c:	08018741 	.word	0x08018741
 8018720:	08018741 	.word	0x08018741
 8018724:	080187b5 	.word	0x080187b5
 8018728:	080187c9 	.word	0x080187c9
 801872c:	08018813 	.word	0x08018813
 8018730:	08018741 	.word	0x08018741
 8018734:	08018741 	.word	0x08018741
 8018738:	080187b5 	.word	0x080187b5
 801873c:	080187c9 	.word	0x080187c9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018742:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018746:	f043 0301 	orr.w	r3, r3, #1
 801874a:	b2da      	uxtb	r2, r3
 801874c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801874e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8018752:	68ba      	ldr	r2, [r7, #8]
 8018754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018756:	699b      	ldr	r3, [r3, #24]
 8018758:	18d1      	adds	r1, r2, r3
 801875a:	68bb      	ldr	r3, [r7, #8]
 801875c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801875e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018760:	f7ff ff5c 	bl	801861c <prvInsertTimerInActiveList>
 8018764:	4603      	mov	r3, r0
 8018766:	2b00      	cmp	r3, #0
 8018768:	d069      	beq.n	801883e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801876a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801876c:	6a1b      	ldr	r3, [r3, #32]
 801876e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018770:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018774:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018778:	f003 0304 	and.w	r3, r3, #4
 801877c:	2b00      	cmp	r3, #0
 801877e:	d05e      	beq.n	801883e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8018780:	68ba      	ldr	r2, [r7, #8]
 8018782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018784:	699b      	ldr	r3, [r3, #24]
 8018786:	441a      	add	r2, r3
 8018788:	2300      	movs	r3, #0
 801878a:	9300      	str	r3, [sp, #0]
 801878c:	2300      	movs	r3, #0
 801878e:	2100      	movs	r1, #0
 8018790:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018792:	f7ff fe05 	bl	80183a0 <xTimerGenericCommand>
 8018796:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8018798:	6a3b      	ldr	r3, [r7, #32]
 801879a:	2b00      	cmp	r3, #0
 801879c:	d14f      	bne.n	801883e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 801879e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80187a2:	f383 8811 	msr	BASEPRI, r3
 80187a6:	f3bf 8f6f 	isb	sy
 80187aa:	f3bf 8f4f 	dsb	sy
 80187ae:	61bb      	str	r3, [r7, #24]
}
 80187b0:	bf00      	nop
 80187b2:	e7fe      	b.n	80187b2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80187b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80187ba:	f023 0301 	bic.w	r3, r3, #1
 80187be:	b2da      	uxtb	r2, r3
 80187c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80187c6:	e03a      	b.n	801883e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80187c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80187ce:	f043 0301 	orr.w	r3, r3, #1
 80187d2:	b2da      	uxtb	r2, r3
 80187d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80187da:	68ba      	ldr	r2, [r7, #8]
 80187dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187de:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80187e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187e2:	699b      	ldr	r3, [r3, #24]
 80187e4:	2b00      	cmp	r3, #0
 80187e6:	d10a      	bne.n	80187fe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80187e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80187ec:	f383 8811 	msr	BASEPRI, r3
 80187f0:	f3bf 8f6f 	isb	sy
 80187f4:	f3bf 8f4f 	dsb	sy
 80187f8:	617b      	str	r3, [r7, #20]
}
 80187fa:	bf00      	nop
 80187fc:	e7fe      	b.n	80187fc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80187fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018800:	699a      	ldr	r2, [r3, #24]
 8018802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018804:	18d1      	adds	r1, r2, r3
 8018806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018808:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801880a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801880c:	f7ff ff06 	bl	801861c <prvInsertTimerInActiveList>
					break;
 8018810:	e015      	b.n	801883e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8018812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018814:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018818:	f003 0302 	and.w	r3, r3, #2
 801881c:	2b00      	cmp	r3, #0
 801881e:	d103      	bne.n	8018828 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8018820:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018822:	f000 fbdd 	bl	8018fe0 <vPortFree>
 8018826:	e00a      	b.n	801883e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801882a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801882e:	f023 0301 	bic.w	r3, r3, #1
 8018832:	b2da      	uxtb	r2, r3
 8018834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018836:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801883a:	e000      	b.n	801883e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 801883c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801883e:	4b08      	ldr	r3, [pc, #32]	; (8018860 <prvProcessReceivedCommands+0x1c0>)
 8018840:	681b      	ldr	r3, [r3, #0]
 8018842:	1d39      	adds	r1, r7, #4
 8018844:	2200      	movs	r2, #0
 8018846:	4618      	mov	r0, r3
 8018848:	f7fe f87a 	bl	8016940 <xQueueReceive>
 801884c:	4603      	mov	r3, r0
 801884e:	2b00      	cmp	r3, #0
 8018850:	f47f af2a 	bne.w	80186a8 <prvProcessReceivedCommands+0x8>
	}
}
 8018854:	bf00      	nop
 8018856:	bf00      	nop
 8018858:	3730      	adds	r7, #48	; 0x30
 801885a:	46bd      	mov	sp, r7
 801885c:	bd80      	pop	{r7, pc}
 801885e:	bf00      	nop
 8018860:	20001514 	.word	0x20001514

08018864 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8018864:	b580      	push	{r7, lr}
 8018866:	b088      	sub	sp, #32
 8018868:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801886a:	e048      	b.n	80188fe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801886c:	4b2d      	ldr	r3, [pc, #180]	; (8018924 <prvSwitchTimerLists+0xc0>)
 801886e:	681b      	ldr	r3, [r3, #0]
 8018870:	68db      	ldr	r3, [r3, #12]
 8018872:	681b      	ldr	r3, [r3, #0]
 8018874:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018876:	4b2b      	ldr	r3, [pc, #172]	; (8018924 <prvSwitchTimerLists+0xc0>)
 8018878:	681b      	ldr	r3, [r3, #0]
 801887a:	68db      	ldr	r3, [r3, #12]
 801887c:	68db      	ldr	r3, [r3, #12]
 801887e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018880:	68fb      	ldr	r3, [r7, #12]
 8018882:	3304      	adds	r3, #4
 8018884:	4618      	mov	r0, r3
 8018886:	f7fd fc63 	bl	8016150 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801888a:	68fb      	ldr	r3, [r7, #12]
 801888c:	6a1b      	ldr	r3, [r3, #32]
 801888e:	68f8      	ldr	r0, [r7, #12]
 8018890:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018892:	68fb      	ldr	r3, [r7, #12]
 8018894:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018898:	f003 0304 	and.w	r3, r3, #4
 801889c:	2b00      	cmp	r3, #0
 801889e:	d02e      	beq.n	80188fe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80188a0:	68fb      	ldr	r3, [r7, #12]
 80188a2:	699b      	ldr	r3, [r3, #24]
 80188a4:	693a      	ldr	r2, [r7, #16]
 80188a6:	4413      	add	r3, r2
 80188a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80188aa:	68ba      	ldr	r2, [r7, #8]
 80188ac:	693b      	ldr	r3, [r7, #16]
 80188ae:	429a      	cmp	r2, r3
 80188b0:	d90e      	bls.n	80188d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80188b2:	68fb      	ldr	r3, [r7, #12]
 80188b4:	68ba      	ldr	r2, [r7, #8]
 80188b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80188b8:	68fb      	ldr	r3, [r7, #12]
 80188ba:	68fa      	ldr	r2, [r7, #12]
 80188bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80188be:	4b19      	ldr	r3, [pc, #100]	; (8018924 <prvSwitchTimerLists+0xc0>)
 80188c0:	681a      	ldr	r2, [r3, #0]
 80188c2:	68fb      	ldr	r3, [r7, #12]
 80188c4:	3304      	adds	r3, #4
 80188c6:	4619      	mov	r1, r3
 80188c8:	4610      	mov	r0, r2
 80188ca:	f7fd fc08 	bl	80160de <vListInsert>
 80188ce:	e016      	b.n	80188fe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80188d0:	2300      	movs	r3, #0
 80188d2:	9300      	str	r3, [sp, #0]
 80188d4:	2300      	movs	r3, #0
 80188d6:	693a      	ldr	r2, [r7, #16]
 80188d8:	2100      	movs	r1, #0
 80188da:	68f8      	ldr	r0, [r7, #12]
 80188dc:	f7ff fd60 	bl	80183a0 <xTimerGenericCommand>
 80188e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80188e2:	687b      	ldr	r3, [r7, #4]
 80188e4:	2b00      	cmp	r3, #0
 80188e6:	d10a      	bne.n	80188fe <prvSwitchTimerLists+0x9a>
	__asm volatile
 80188e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80188ec:	f383 8811 	msr	BASEPRI, r3
 80188f0:	f3bf 8f6f 	isb	sy
 80188f4:	f3bf 8f4f 	dsb	sy
 80188f8:	603b      	str	r3, [r7, #0]
}
 80188fa:	bf00      	nop
 80188fc:	e7fe      	b.n	80188fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80188fe:	4b09      	ldr	r3, [pc, #36]	; (8018924 <prvSwitchTimerLists+0xc0>)
 8018900:	681b      	ldr	r3, [r3, #0]
 8018902:	681b      	ldr	r3, [r3, #0]
 8018904:	2b00      	cmp	r3, #0
 8018906:	d1b1      	bne.n	801886c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8018908:	4b06      	ldr	r3, [pc, #24]	; (8018924 <prvSwitchTimerLists+0xc0>)
 801890a:	681b      	ldr	r3, [r3, #0]
 801890c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801890e:	4b06      	ldr	r3, [pc, #24]	; (8018928 <prvSwitchTimerLists+0xc4>)
 8018910:	681b      	ldr	r3, [r3, #0]
 8018912:	4a04      	ldr	r2, [pc, #16]	; (8018924 <prvSwitchTimerLists+0xc0>)
 8018914:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8018916:	4a04      	ldr	r2, [pc, #16]	; (8018928 <prvSwitchTimerLists+0xc4>)
 8018918:	697b      	ldr	r3, [r7, #20]
 801891a:	6013      	str	r3, [r2, #0]
}
 801891c:	bf00      	nop
 801891e:	3718      	adds	r7, #24
 8018920:	46bd      	mov	sp, r7
 8018922:	bd80      	pop	{r7, pc}
 8018924:	2000150c 	.word	0x2000150c
 8018928:	20001510 	.word	0x20001510

0801892c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801892c:	b580      	push	{r7, lr}
 801892e:	b082      	sub	sp, #8
 8018930:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8018932:	f000 f967 	bl	8018c04 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8018936:	4b15      	ldr	r3, [pc, #84]	; (801898c <prvCheckForValidListAndQueue+0x60>)
 8018938:	681b      	ldr	r3, [r3, #0]
 801893a:	2b00      	cmp	r3, #0
 801893c:	d120      	bne.n	8018980 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801893e:	4814      	ldr	r0, [pc, #80]	; (8018990 <prvCheckForValidListAndQueue+0x64>)
 8018940:	f7fd fb7c 	bl	801603c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8018944:	4813      	ldr	r0, [pc, #76]	; (8018994 <prvCheckForValidListAndQueue+0x68>)
 8018946:	f7fd fb79 	bl	801603c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801894a:	4b13      	ldr	r3, [pc, #76]	; (8018998 <prvCheckForValidListAndQueue+0x6c>)
 801894c:	4a10      	ldr	r2, [pc, #64]	; (8018990 <prvCheckForValidListAndQueue+0x64>)
 801894e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8018950:	4b12      	ldr	r3, [pc, #72]	; (801899c <prvCheckForValidListAndQueue+0x70>)
 8018952:	4a10      	ldr	r2, [pc, #64]	; (8018994 <prvCheckForValidListAndQueue+0x68>)
 8018954:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8018956:	2300      	movs	r3, #0
 8018958:	9300      	str	r3, [sp, #0]
 801895a:	4b11      	ldr	r3, [pc, #68]	; (80189a0 <prvCheckForValidListAndQueue+0x74>)
 801895c:	4a11      	ldr	r2, [pc, #68]	; (80189a4 <prvCheckForValidListAndQueue+0x78>)
 801895e:	2110      	movs	r1, #16
 8018960:	200a      	movs	r0, #10
 8018962:	f7fd fc87 	bl	8016274 <xQueueGenericCreateStatic>
 8018966:	4603      	mov	r3, r0
 8018968:	4a08      	ldr	r2, [pc, #32]	; (801898c <prvCheckForValidListAndQueue+0x60>)
 801896a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 801896c:	4b07      	ldr	r3, [pc, #28]	; (801898c <prvCheckForValidListAndQueue+0x60>)
 801896e:	681b      	ldr	r3, [r3, #0]
 8018970:	2b00      	cmp	r3, #0
 8018972:	d005      	beq.n	8018980 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8018974:	4b05      	ldr	r3, [pc, #20]	; (801898c <prvCheckForValidListAndQueue+0x60>)
 8018976:	681b      	ldr	r3, [r3, #0]
 8018978:	490b      	ldr	r1, [pc, #44]	; (80189a8 <prvCheckForValidListAndQueue+0x7c>)
 801897a:	4618      	mov	r0, r3
 801897c:	f7fe fb98 	bl	80170b0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8018980:	f000 f970 	bl	8018c64 <vPortExitCritical>
}
 8018984:	bf00      	nop
 8018986:	46bd      	mov	sp, r7
 8018988:	bd80      	pop	{r7, pc}
 801898a:	bf00      	nop
 801898c:	20001514 	.word	0x20001514
 8018990:	200014e4 	.word	0x200014e4
 8018994:	200014f8 	.word	0x200014f8
 8018998:	2000150c 	.word	0x2000150c
 801899c:	20001510 	.word	0x20001510
 80189a0:	200015c0 	.word	0x200015c0
 80189a4:	20001520 	.word	0x20001520
 80189a8:	08022924 	.word	0x08022924

080189ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80189ac:	b480      	push	{r7}
 80189ae:	b085      	sub	sp, #20
 80189b0:	af00      	add	r7, sp, #0
 80189b2:	60f8      	str	r0, [r7, #12]
 80189b4:	60b9      	str	r1, [r7, #8]
 80189b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80189b8:	68fb      	ldr	r3, [r7, #12]
 80189ba:	3b04      	subs	r3, #4
 80189bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80189be:	68fb      	ldr	r3, [r7, #12]
 80189c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80189c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80189c6:	68fb      	ldr	r3, [r7, #12]
 80189c8:	3b04      	subs	r3, #4
 80189ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80189cc:	68bb      	ldr	r3, [r7, #8]
 80189ce:	f023 0201 	bic.w	r2, r3, #1
 80189d2:	68fb      	ldr	r3, [r7, #12]
 80189d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80189d6:	68fb      	ldr	r3, [r7, #12]
 80189d8:	3b04      	subs	r3, #4
 80189da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80189dc:	4a0c      	ldr	r2, [pc, #48]	; (8018a10 <pxPortInitialiseStack+0x64>)
 80189de:	68fb      	ldr	r3, [r7, #12]
 80189e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80189e2:	68fb      	ldr	r3, [r7, #12]
 80189e4:	3b14      	subs	r3, #20
 80189e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80189e8:	687a      	ldr	r2, [r7, #4]
 80189ea:	68fb      	ldr	r3, [r7, #12]
 80189ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80189ee:	68fb      	ldr	r3, [r7, #12]
 80189f0:	3b04      	subs	r3, #4
 80189f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80189f4:	68fb      	ldr	r3, [r7, #12]
 80189f6:	f06f 0202 	mvn.w	r2, #2
 80189fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80189fc:	68fb      	ldr	r3, [r7, #12]
 80189fe:	3b20      	subs	r3, #32
 8018a00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8018a02:	68fb      	ldr	r3, [r7, #12]
}
 8018a04:	4618      	mov	r0, r3
 8018a06:	3714      	adds	r7, #20
 8018a08:	46bd      	mov	sp, r7
 8018a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a0e:	4770      	bx	lr
 8018a10:	08018a15 	.word	0x08018a15

08018a14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8018a14:	b480      	push	{r7}
 8018a16:	b085      	sub	sp, #20
 8018a18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8018a1a:	2300      	movs	r3, #0
 8018a1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8018a1e:	4b12      	ldr	r3, [pc, #72]	; (8018a68 <prvTaskExitError+0x54>)
 8018a20:	681b      	ldr	r3, [r3, #0]
 8018a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018a26:	d00a      	beq.n	8018a3e <prvTaskExitError+0x2a>
	__asm volatile
 8018a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018a2c:	f383 8811 	msr	BASEPRI, r3
 8018a30:	f3bf 8f6f 	isb	sy
 8018a34:	f3bf 8f4f 	dsb	sy
 8018a38:	60fb      	str	r3, [r7, #12]
}
 8018a3a:	bf00      	nop
 8018a3c:	e7fe      	b.n	8018a3c <prvTaskExitError+0x28>
	__asm volatile
 8018a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018a42:	f383 8811 	msr	BASEPRI, r3
 8018a46:	f3bf 8f6f 	isb	sy
 8018a4a:	f3bf 8f4f 	dsb	sy
 8018a4e:	60bb      	str	r3, [r7, #8]
}
 8018a50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8018a52:	bf00      	nop
 8018a54:	687b      	ldr	r3, [r7, #4]
 8018a56:	2b00      	cmp	r3, #0
 8018a58:	d0fc      	beq.n	8018a54 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8018a5a:	bf00      	nop
 8018a5c:	bf00      	nop
 8018a5e:	3714      	adds	r7, #20
 8018a60:	46bd      	mov	sp, r7
 8018a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a66:	4770      	bx	lr
 8018a68:	2000018c 	.word	0x2000018c
 8018a6c:	00000000 	.word	0x00000000

08018a70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8018a70:	4b07      	ldr	r3, [pc, #28]	; (8018a90 <pxCurrentTCBConst2>)
 8018a72:	6819      	ldr	r1, [r3, #0]
 8018a74:	6808      	ldr	r0, [r1, #0]
 8018a76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a7a:	f380 8809 	msr	PSP, r0
 8018a7e:	f3bf 8f6f 	isb	sy
 8018a82:	f04f 0000 	mov.w	r0, #0
 8018a86:	f380 8811 	msr	BASEPRI, r0
 8018a8a:	4770      	bx	lr
 8018a8c:	f3af 8000 	nop.w

08018a90 <pxCurrentTCBConst2>:
 8018a90:	20000fe4 	.word	0x20000fe4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8018a94:	bf00      	nop
 8018a96:	bf00      	nop

08018a98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8018a98:	4808      	ldr	r0, [pc, #32]	; (8018abc <prvPortStartFirstTask+0x24>)
 8018a9a:	6800      	ldr	r0, [r0, #0]
 8018a9c:	6800      	ldr	r0, [r0, #0]
 8018a9e:	f380 8808 	msr	MSP, r0
 8018aa2:	f04f 0000 	mov.w	r0, #0
 8018aa6:	f380 8814 	msr	CONTROL, r0
 8018aaa:	b662      	cpsie	i
 8018aac:	b661      	cpsie	f
 8018aae:	f3bf 8f4f 	dsb	sy
 8018ab2:	f3bf 8f6f 	isb	sy
 8018ab6:	df00      	svc	0
 8018ab8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8018aba:	bf00      	nop
 8018abc:	e000ed08 	.word	0xe000ed08

08018ac0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8018ac0:	b580      	push	{r7, lr}
 8018ac2:	b086      	sub	sp, #24
 8018ac4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8018ac6:	4b46      	ldr	r3, [pc, #280]	; (8018be0 <xPortStartScheduler+0x120>)
 8018ac8:	681b      	ldr	r3, [r3, #0]
 8018aca:	4a46      	ldr	r2, [pc, #280]	; (8018be4 <xPortStartScheduler+0x124>)
 8018acc:	4293      	cmp	r3, r2
 8018ace:	d10a      	bne.n	8018ae6 <xPortStartScheduler+0x26>
	__asm volatile
 8018ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018ad4:	f383 8811 	msr	BASEPRI, r3
 8018ad8:	f3bf 8f6f 	isb	sy
 8018adc:	f3bf 8f4f 	dsb	sy
 8018ae0:	613b      	str	r3, [r7, #16]
}
 8018ae2:	bf00      	nop
 8018ae4:	e7fe      	b.n	8018ae4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8018ae6:	4b3e      	ldr	r3, [pc, #248]	; (8018be0 <xPortStartScheduler+0x120>)
 8018ae8:	681b      	ldr	r3, [r3, #0]
 8018aea:	4a3f      	ldr	r2, [pc, #252]	; (8018be8 <xPortStartScheduler+0x128>)
 8018aec:	4293      	cmp	r3, r2
 8018aee:	d10a      	bne.n	8018b06 <xPortStartScheduler+0x46>
	__asm volatile
 8018af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018af4:	f383 8811 	msr	BASEPRI, r3
 8018af8:	f3bf 8f6f 	isb	sy
 8018afc:	f3bf 8f4f 	dsb	sy
 8018b00:	60fb      	str	r3, [r7, #12]
}
 8018b02:	bf00      	nop
 8018b04:	e7fe      	b.n	8018b04 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8018b06:	4b39      	ldr	r3, [pc, #228]	; (8018bec <xPortStartScheduler+0x12c>)
 8018b08:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8018b0a:	697b      	ldr	r3, [r7, #20]
 8018b0c:	781b      	ldrb	r3, [r3, #0]
 8018b0e:	b2db      	uxtb	r3, r3
 8018b10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8018b12:	697b      	ldr	r3, [r7, #20]
 8018b14:	22ff      	movs	r2, #255	; 0xff
 8018b16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8018b18:	697b      	ldr	r3, [r7, #20]
 8018b1a:	781b      	ldrb	r3, [r3, #0]
 8018b1c:	b2db      	uxtb	r3, r3
 8018b1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8018b20:	78fb      	ldrb	r3, [r7, #3]
 8018b22:	b2db      	uxtb	r3, r3
 8018b24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8018b28:	b2da      	uxtb	r2, r3
 8018b2a:	4b31      	ldr	r3, [pc, #196]	; (8018bf0 <xPortStartScheduler+0x130>)
 8018b2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8018b2e:	4b31      	ldr	r3, [pc, #196]	; (8018bf4 <xPortStartScheduler+0x134>)
 8018b30:	2207      	movs	r2, #7
 8018b32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018b34:	e009      	b.n	8018b4a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8018b36:	4b2f      	ldr	r3, [pc, #188]	; (8018bf4 <xPortStartScheduler+0x134>)
 8018b38:	681b      	ldr	r3, [r3, #0]
 8018b3a:	3b01      	subs	r3, #1
 8018b3c:	4a2d      	ldr	r2, [pc, #180]	; (8018bf4 <xPortStartScheduler+0x134>)
 8018b3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8018b40:	78fb      	ldrb	r3, [r7, #3]
 8018b42:	b2db      	uxtb	r3, r3
 8018b44:	005b      	lsls	r3, r3, #1
 8018b46:	b2db      	uxtb	r3, r3
 8018b48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018b4a:	78fb      	ldrb	r3, [r7, #3]
 8018b4c:	b2db      	uxtb	r3, r3
 8018b4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8018b52:	2b80      	cmp	r3, #128	; 0x80
 8018b54:	d0ef      	beq.n	8018b36 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8018b56:	4b27      	ldr	r3, [pc, #156]	; (8018bf4 <xPortStartScheduler+0x134>)
 8018b58:	681b      	ldr	r3, [r3, #0]
 8018b5a:	f1c3 0307 	rsb	r3, r3, #7
 8018b5e:	2b04      	cmp	r3, #4
 8018b60:	d00a      	beq.n	8018b78 <xPortStartScheduler+0xb8>
	__asm volatile
 8018b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018b66:	f383 8811 	msr	BASEPRI, r3
 8018b6a:	f3bf 8f6f 	isb	sy
 8018b6e:	f3bf 8f4f 	dsb	sy
 8018b72:	60bb      	str	r3, [r7, #8]
}
 8018b74:	bf00      	nop
 8018b76:	e7fe      	b.n	8018b76 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8018b78:	4b1e      	ldr	r3, [pc, #120]	; (8018bf4 <xPortStartScheduler+0x134>)
 8018b7a:	681b      	ldr	r3, [r3, #0]
 8018b7c:	021b      	lsls	r3, r3, #8
 8018b7e:	4a1d      	ldr	r2, [pc, #116]	; (8018bf4 <xPortStartScheduler+0x134>)
 8018b80:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8018b82:	4b1c      	ldr	r3, [pc, #112]	; (8018bf4 <xPortStartScheduler+0x134>)
 8018b84:	681b      	ldr	r3, [r3, #0]
 8018b86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8018b8a:	4a1a      	ldr	r2, [pc, #104]	; (8018bf4 <xPortStartScheduler+0x134>)
 8018b8c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8018b8e:	687b      	ldr	r3, [r7, #4]
 8018b90:	b2da      	uxtb	r2, r3
 8018b92:	697b      	ldr	r3, [r7, #20]
 8018b94:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8018b96:	4b18      	ldr	r3, [pc, #96]	; (8018bf8 <xPortStartScheduler+0x138>)
 8018b98:	681b      	ldr	r3, [r3, #0]
 8018b9a:	4a17      	ldr	r2, [pc, #92]	; (8018bf8 <xPortStartScheduler+0x138>)
 8018b9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8018ba0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8018ba2:	4b15      	ldr	r3, [pc, #84]	; (8018bf8 <xPortStartScheduler+0x138>)
 8018ba4:	681b      	ldr	r3, [r3, #0]
 8018ba6:	4a14      	ldr	r2, [pc, #80]	; (8018bf8 <xPortStartScheduler+0x138>)
 8018ba8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8018bac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8018bae:	f000 f8dd 	bl	8018d6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8018bb2:	4b12      	ldr	r3, [pc, #72]	; (8018bfc <xPortStartScheduler+0x13c>)
 8018bb4:	2200      	movs	r2, #0
 8018bb6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8018bb8:	f000 f8fc 	bl	8018db4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8018bbc:	4b10      	ldr	r3, [pc, #64]	; (8018c00 <xPortStartScheduler+0x140>)
 8018bbe:	681b      	ldr	r3, [r3, #0]
 8018bc0:	4a0f      	ldr	r2, [pc, #60]	; (8018c00 <xPortStartScheduler+0x140>)
 8018bc2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8018bc6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8018bc8:	f7ff ff66 	bl	8018a98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8018bcc:	f7fe ff3c 	bl	8017a48 <vTaskSwitchContext>
	prvTaskExitError();
 8018bd0:	f7ff ff20 	bl	8018a14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8018bd4:	2300      	movs	r3, #0
}
 8018bd6:	4618      	mov	r0, r3
 8018bd8:	3718      	adds	r7, #24
 8018bda:	46bd      	mov	sp, r7
 8018bdc:	bd80      	pop	{r7, pc}
 8018bde:	bf00      	nop
 8018be0:	e000ed00 	.word	0xe000ed00
 8018be4:	410fc271 	.word	0x410fc271
 8018be8:	410fc270 	.word	0x410fc270
 8018bec:	e000e400 	.word	0xe000e400
 8018bf0:	20001610 	.word	0x20001610
 8018bf4:	20001614 	.word	0x20001614
 8018bf8:	e000ed20 	.word	0xe000ed20
 8018bfc:	2000018c 	.word	0x2000018c
 8018c00:	e000ef34 	.word	0xe000ef34

08018c04 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8018c04:	b480      	push	{r7}
 8018c06:	b083      	sub	sp, #12
 8018c08:	af00      	add	r7, sp, #0
	__asm volatile
 8018c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018c0e:	f383 8811 	msr	BASEPRI, r3
 8018c12:	f3bf 8f6f 	isb	sy
 8018c16:	f3bf 8f4f 	dsb	sy
 8018c1a:	607b      	str	r3, [r7, #4]
}
 8018c1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8018c1e:	4b0f      	ldr	r3, [pc, #60]	; (8018c5c <vPortEnterCritical+0x58>)
 8018c20:	681b      	ldr	r3, [r3, #0]
 8018c22:	3301      	adds	r3, #1
 8018c24:	4a0d      	ldr	r2, [pc, #52]	; (8018c5c <vPortEnterCritical+0x58>)
 8018c26:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8018c28:	4b0c      	ldr	r3, [pc, #48]	; (8018c5c <vPortEnterCritical+0x58>)
 8018c2a:	681b      	ldr	r3, [r3, #0]
 8018c2c:	2b01      	cmp	r3, #1
 8018c2e:	d10f      	bne.n	8018c50 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8018c30:	4b0b      	ldr	r3, [pc, #44]	; (8018c60 <vPortEnterCritical+0x5c>)
 8018c32:	681b      	ldr	r3, [r3, #0]
 8018c34:	b2db      	uxtb	r3, r3
 8018c36:	2b00      	cmp	r3, #0
 8018c38:	d00a      	beq.n	8018c50 <vPortEnterCritical+0x4c>
	__asm volatile
 8018c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018c3e:	f383 8811 	msr	BASEPRI, r3
 8018c42:	f3bf 8f6f 	isb	sy
 8018c46:	f3bf 8f4f 	dsb	sy
 8018c4a:	603b      	str	r3, [r7, #0]
}
 8018c4c:	bf00      	nop
 8018c4e:	e7fe      	b.n	8018c4e <vPortEnterCritical+0x4a>
	}
}
 8018c50:	bf00      	nop
 8018c52:	370c      	adds	r7, #12
 8018c54:	46bd      	mov	sp, r7
 8018c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c5a:	4770      	bx	lr
 8018c5c:	2000018c 	.word	0x2000018c
 8018c60:	e000ed04 	.word	0xe000ed04

08018c64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8018c64:	b480      	push	{r7}
 8018c66:	b083      	sub	sp, #12
 8018c68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8018c6a:	4b12      	ldr	r3, [pc, #72]	; (8018cb4 <vPortExitCritical+0x50>)
 8018c6c:	681b      	ldr	r3, [r3, #0]
 8018c6e:	2b00      	cmp	r3, #0
 8018c70:	d10a      	bne.n	8018c88 <vPortExitCritical+0x24>
	__asm volatile
 8018c72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018c76:	f383 8811 	msr	BASEPRI, r3
 8018c7a:	f3bf 8f6f 	isb	sy
 8018c7e:	f3bf 8f4f 	dsb	sy
 8018c82:	607b      	str	r3, [r7, #4]
}
 8018c84:	bf00      	nop
 8018c86:	e7fe      	b.n	8018c86 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8018c88:	4b0a      	ldr	r3, [pc, #40]	; (8018cb4 <vPortExitCritical+0x50>)
 8018c8a:	681b      	ldr	r3, [r3, #0]
 8018c8c:	3b01      	subs	r3, #1
 8018c8e:	4a09      	ldr	r2, [pc, #36]	; (8018cb4 <vPortExitCritical+0x50>)
 8018c90:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8018c92:	4b08      	ldr	r3, [pc, #32]	; (8018cb4 <vPortExitCritical+0x50>)
 8018c94:	681b      	ldr	r3, [r3, #0]
 8018c96:	2b00      	cmp	r3, #0
 8018c98:	d105      	bne.n	8018ca6 <vPortExitCritical+0x42>
 8018c9a:	2300      	movs	r3, #0
 8018c9c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8018c9e:	683b      	ldr	r3, [r7, #0]
 8018ca0:	f383 8811 	msr	BASEPRI, r3
}
 8018ca4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8018ca6:	bf00      	nop
 8018ca8:	370c      	adds	r7, #12
 8018caa:	46bd      	mov	sp, r7
 8018cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cb0:	4770      	bx	lr
 8018cb2:	bf00      	nop
 8018cb4:	2000018c 	.word	0x2000018c
	...

08018cc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8018cc0:	f3ef 8009 	mrs	r0, PSP
 8018cc4:	f3bf 8f6f 	isb	sy
 8018cc8:	4b15      	ldr	r3, [pc, #84]	; (8018d20 <pxCurrentTCBConst>)
 8018cca:	681a      	ldr	r2, [r3, #0]
 8018ccc:	f01e 0f10 	tst.w	lr, #16
 8018cd0:	bf08      	it	eq
 8018cd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8018cd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018cda:	6010      	str	r0, [r2, #0]
 8018cdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8018ce0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8018ce4:	f380 8811 	msr	BASEPRI, r0
 8018ce8:	f3bf 8f4f 	dsb	sy
 8018cec:	f3bf 8f6f 	isb	sy
 8018cf0:	f7fe feaa 	bl	8017a48 <vTaskSwitchContext>
 8018cf4:	f04f 0000 	mov.w	r0, #0
 8018cf8:	f380 8811 	msr	BASEPRI, r0
 8018cfc:	bc09      	pop	{r0, r3}
 8018cfe:	6819      	ldr	r1, [r3, #0]
 8018d00:	6808      	ldr	r0, [r1, #0]
 8018d02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018d06:	f01e 0f10 	tst.w	lr, #16
 8018d0a:	bf08      	it	eq
 8018d0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8018d10:	f380 8809 	msr	PSP, r0
 8018d14:	f3bf 8f6f 	isb	sy
 8018d18:	4770      	bx	lr
 8018d1a:	bf00      	nop
 8018d1c:	f3af 8000 	nop.w

08018d20 <pxCurrentTCBConst>:
 8018d20:	20000fe4 	.word	0x20000fe4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8018d24:	bf00      	nop
 8018d26:	bf00      	nop

08018d28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8018d28:	b580      	push	{r7, lr}
 8018d2a:	b082      	sub	sp, #8
 8018d2c:	af00      	add	r7, sp, #0
	__asm volatile
 8018d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018d32:	f383 8811 	msr	BASEPRI, r3
 8018d36:	f3bf 8f6f 	isb	sy
 8018d3a:	f3bf 8f4f 	dsb	sy
 8018d3e:	607b      	str	r3, [r7, #4]
}
 8018d40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8018d42:	f7fe fdc7 	bl	80178d4 <xTaskIncrementTick>
 8018d46:	4603      	mov	r3, r0
 8018d48:	2b00      	cmp	r3, #0
 8018d4a:	d003      	beq.n	8018d54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8018d4c:	4b06      	ldr	r3, [pc, #24]	; (8018d68 <xPortSysTickHandler+0x40>)
 8018d4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018d52:	601a      	str	r2, [r3, #0]
 8018d54:	2300      	movs	r3, #0
 8018d56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8018d58:	683b      	ldr	r3, [r7, #0]
 8018d5a:	f383 8811 	msr	BASEPRI, r3
}
 8018d5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8018d60:	bf00      	nop
 8018d62:	3708      	adds	r7, #8
 8018d64:	46bd      	mov	sp, r7
 8018d66:	bd80      	pop	{r7, pc}
 8018d68:	e000ed04 	.word	0xe000ed04

08018d6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8018d6c:	b480      	push	{r7}
 8018d6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8018d70:	4b0b      	ldr	r3, [pc, #44]	; (8018da0 <vPortSetupTimerInterrupt+0x34>)
 8018d72:	2200      	movs	r2, #0
 8018d74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8018d76:	4b0b      	ldr	r3, [pc, #44]	; (8018da4 <vPortSetupTimerInterrupt+0x38>)
 8018d78:	2200      	movs	r2, #0
 8018d7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8018d7c:	4b0a      	ldr	r3, [pc, #40]	; (8018da8 <vPortSetupTimerInterrupt+0x3c>)
 8018d7e:	681b      	ldr	r3, [r3, #0]
 8018d80:	4a0a      	ldr	r2, [pc, #40]	; (8018dac <vPortSetupTimerInterrupt+0x40>)
 8018d82:	fba2 2303 	umull	r2, r3, r2, r3
 8018d86:	099b      	lsrs	r3, r3, #6
 8018d88:	4a09      	ldr	r2, [pc, #36]	; (8018db0 <vPortSetupTimerInterrupt+0x44>)
 8018d8a:	3b01      	subs	r3, #1
 8018d8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8018d8e:	4b04      	ldr	r3, [pc, #16]	; (8018da0 <vPortSetupTimerInterrupt+0x34>)
 8018d90:	2207      	movs	r2, #7
 8018d92:	601a      	str	r2, [r3, #0]
}
 8018d94:	bf00      	nop
 8018d96:	46bd      	mov	sp, r7
 8018d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d9c:	4770      	bx	lr
 8018d9e:	bf00      	nop
 8018da0:	e000e010 	.word	0xe000e010
 8018da4:	e000e018 	.word	0xe000e018
 8018da8:	20000004 	.word	0x20000004
 8018dac:	10624dd3 	.word	0x10624dd3
 8018db0:	e000e014 	.word	0xe000e014

08018db4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8018db4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8018dc4 <vPortEnableVFP+0x10>
 8018db8:	6801      	ldr	r1, [r0, #0]
 8018dba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8018dbe:	6001      	str	r1, [r0, #0]
 8018dc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8018dc2:	bf00      	nop
 8018dc4:	e000ed88 	.word	0xe000ed88

08018dc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8018dc8:	b480      	push	{r7}
 8018dca:	b085      	sub	sp, #20
 8018dcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8018dce:	f3ef 8305 	mrs	r3, IPSR
 8018dd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8018dd4:	68fb      	ldr	r3, [r7, #12]
 8018dd6:	2b0f      	cmp	r3, #15
 8018dd8:	d914      	bls.n	8018e04 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8018dda:	4a17      	ldr	r2, [pc, #92]	; (8018e38 <vPortValidateInterruptPriority+0x70>)
 8018ddc:	68fb      	ldr	r3, [r7, #12]
 8018dde:	4413      	add	r3, r2
 8018de0:	781b      	ldrb	r3, [r3, #0]
 8018de2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8018de4:	4b15      	ldr	r3, [pc, #84]	; (8018e3c <vPortValidateInterruptPriority+0x74>)
 8018de6:	781b      	ldrb	r3, [r3, #0]
 8018de8:	7afa      	ldrb	r2, [r7, #11]
 8018dea:	429a      	cmp	r2, r3
 8018dec:	d20a      	bcs.n	8018e04 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8018dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018df2:	f383 8811 	msr	BASEPRI, r3
 8018df6:	f3bf 8f6f 	isb	sy
 8018dfa:	f3bf 8f4f 	dsb	sy
 8018dfe:	607b      	str	r3, [r7, #4]
}
 8018e00:	bf00      	nop
 8018e02:	e7fe      	b.n	8018e02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8018e04:	4b0e      	ldr	r3, [pc, #56]	; (8018e40 <vPortValidateInterruptPriority+0x78>)
 8018e06:	681b      	ldr	r3, [r3, #0]
 8018e08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8018e0c:	4b0d      	ldr	r3, [pc, #52]	; (8018e44 <vPortValidateInterruptPriority+0x7c>)
 8018e0e:	681b      	ldr	r3, [r3, #0]
 8018e10:	429a      	cmp	r2, r3
 8018e12:	d90a      	bls.n	8018e2a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8018e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018e18:	f383 8811 	msr	BASEPRI, r3
 8018e1c:	f3bf 8f6f 	isb	sy
 8018e20:	f3bf 8f4f 	dsb	sy
 8018e24:	603b      	str	r3, [r7, #0]
}
 8018e26:	bf00      	nop
 8018e28:	e7fe      	b.n	8018e28 <vPortValidateInterruptPriority+0x60>
	}
 8018e2a:	bf00      	nop
 8018e2c:	3714      	adds	r7, #20
 8018e2e:	46bd      	mov	sp, r7
 8018e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e34:	4770      	bx	lr
 8018e36:	bf00      	nop
 8018e38:	e000e3f0 	.word	0xe000e3f0
 8018e3c:	20001610 	.word	0x20001610
 8018e40:	e000ed0c 	.word	0xe000ed0c
 8018e44:	20001614 	.word	0x20001614

08018e48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8018e48:	b580      	push	{r7, lr}
 8018e4a:	b08a      	sub	sp, #40	; 0x28
 8018e4c:	af00      	add	r7, sp, #0
 8018e4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8018e50:	2300      	movs	r3, #0
 8018e52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8018e54:	f7fe fc82 	bl	801775c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8018e58:	4b5b      	ldr	r3, [pc, #364]	; (8018fc8 <pvPortMalloc+0x180>)
 8018e5a:	681b      	ldr	r3, [r3, #0]
 8018e5c:	2b00      	cmp	r3, #0
 8018e5e:	d101      	bne.n	8018e64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8018e60:	f000 f920 	bl	80190a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8018e64:	4b59      	ldr	r3, [pc, #356]	; (8018fcc <pvPortMalloc+0x184>)
 8018e66:	681a      	ldr	r2, [r3, #0]
 8018e68:	687b      	ldr	r3, [r7, #4]
 8018e6a:	4013      	ands	r3, r2
 8018e6c:	2b00      	cmp	r3, #0
 8018e6e:	f040 8093 	bne.w	8018f98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8018e72:	687b      	ldr	r3, [r7, #4]
 8018e74:	2b00      	cmp	r3, #0
 8018e76:	d01d      	beq.n	8018eb4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8018e78:	2208      	movs	r2, #8
 8018e7a:	687b      	ldr	r3, [r7, #4]
 8018e7c:	4413      	add	r3, r2
 8018e7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8018e80:	687b      	ldr	r3, [r7, #4]
 8018e82:	f003 0307 	and.w	r3, r3, #7
 8018e86:	2b00      	cmp	r3, #0
 8018e88:	d014      	beq.n	8018eb4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8018e8a:	687b      	ldr	r3, [r7, #4]
 8018e8c:	f023 0307 	bic.w	r3, r3, #7
 8018e90:	3308      	adds	r3, #8
 8018e92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8018e94:	687b      	ldr	r3, [r7, #4]
 8018e96:	f003 0307 	and.w	r3, r3, #7
 8018e9a:	2b00      	cmp	r3, #0
 8018e9c:	d00a      	beq.n	8018eb4 <pvPortMalloc+0x6c>
	__asm volatile
 8018e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018ea2:	f383 8811 	msr	BASEPRI, r3
 8018ea6:	f3bf 8f6f 	isb	sy
 8018eaa:	f3bf 8f4f 	dsb	sy
 8018eae:	617b      	str	r3, [r7, #20]
}
 8018eb0:	bf00      	nop
 8018eb2:	e7fe      	b.n	8018eb2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8018eb4:	687b      	ldr	r3, [r7, #4]
 8018eb6:	2b00      	cmp	r3, #0
 8018eb8:	d06e      	beq.n	8018f98 <pvPortMalloc+0x150>
 8018eba:	4b45      	ldr	r3, [pc, #276]	; (8018fd0 <pvPortMalloc+0x188>)
 8018ebc:	681b      	ldr	r3, [r3, #0]
 8018ebe:	687a      	ldr	r2, [r7, #4]
 8018ec0:	429a      	cmp	r2, r3
 8018ec2:	d869      	bhi.n	8018f98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8018ec4:	4b43      	ldr	r3, [pc, #268]	; (8018fd4 <pvPortMalloc+0x18c>)
 8018ec6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8018ec8:	4b42      	ldr	r3, [pc, #264]	; (8018fd4 <pvPortMalloc+0x18c>)
 8018eca:	681b      	ldr	r3, [r3, #0]
 8018ecc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8018ece:	e004      	b.n	8018eda <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8018ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ed2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8018ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ed6:	681b      	ldr	r3, [r3, #0]
 8018ed8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8018eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018edc:	685b      	ldr	r3, [r3, #4]
 8018ede:	687a      	ldr	r2, [r7, #4]
 8018ee0:	429a      	cmp	r2, r3
 8018ee2:	d903      	bls.n	8018eec <pvPortMalloc+0xa4>
 8018ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ee6:	681b      	ldr	r3, [r3, #0]
 8018ee8:	2b00      	cmp	r3, #0
 8018eea:	d1f1      	bne.n	8018ed0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8018eec:	4b36      	ldr	r3, [pc, #216]	; (8018fc8 <pvPortMalloc+0x180>)
 8018eee:	681b      	ldr	r3, [r3, #0]
 8018ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018ef2:	429a      	cmp	r2, r3
 8018ef4:	d050      	beq.n	8018f98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8018ef6:	6a3b      	ldr	r3, [r7, #32]
 8018ef8:	681b      	ldr	r3, [r3, #0]
 8018efa:	2208      	movs	r2, #8
 8018efc:	4413      	add	r3, r2
 8018efe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8018f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f02:	681a      	ldr	r2, [r3, #0]
 8018f04:	6a3b      	ldr	r3, [r7, #32]
 8018f06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8018f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f0a:	685a      	ldr	r2, [r3, #4]
 8018f0c:	687b      	ldr	r3, [r7, #4]
 8018f0e:	1ad2      	subs	r2, r2, r3
 8018f10:	2308      	movs	r3, #8
 8018f12:	005b      	lsls	r3, r3, #1
 8018f14:	429a      	cmp	r2, r3
 8018f16:	d91f      	bls.n	8018f58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8018f18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018f1a:	687b      	ldr	r3, [r7, #4]
 8018f1c:	4413      	add	r3, r2
 8018f1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8018f20:	69bb      	ldr	r3, [r7, #24]
 8018f22:	f003 0307 	and.w	r3, r3, #7
 8018f26:	2b00      	cmp	r3, #0
 8018f28:	d00a      	beq.n	8018f40 <pvPortMalloc+0xf8>
	__asm volatile
 8018f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018f2e:	f383 8811 	msr	BASEPRI, r3
 8018f32:	f3bf 8f6f 	isb	sy
 8018f36:	f3bf 8f4f 	dsb	sy
 8018f3a:	613b      	str	r3, [r7, #16]
}
 8018f3c:	bf00      	nop
 8018f3e:	e7fe      	b.n	8018f3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8018f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f42:	685a      	ldr	r2, [r3, #4]
 8018f44:	687b      	ldr	r3, [r7, #4]
 8018f46:	1ad2      	subs	r2, r2, r3
 8018f48:	69bb      	ldr	r3, [r7, #24]
 8018f4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8018f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f4e:	687a      	ldr	r2, [r7, #4]
 8018f50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8018f52:	69b8      	ldr	r0, [r7, #24]
 8018f54:	f000 f908 	bl	8019168 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8018f58:	4b1d      	ldr	r3, [pc, #116]	; (8018fd0 <pvPortMalloc+0x188>)
 8018f5a:	681a      	ldr	r2, [r3, #0]
 8018f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f5e:	685b      	ldr	r3, [r3, #4]
 8018f60:	1ad3      	subs	r3, r2, r3
 8018f62:	4a1b      	ldr	r2, [pc, #108]	; (8018fd0 <pvPortMalloc+0x188>)
 8018f64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8018f66:	4b1a      	ldr	r3, [pc, #104]	; (8018fd0 <pvPortMalloc+0x188>)
 8018f68:	681a      	ldr	r2, [r3, #0]
 8018f6a:	4b1b      	ldr	r3, [pc, #108]	; (8018fd8 <pvPortMalloc+0x190>)
 8018f6c:	681b      	ldr	r3, [r3, #0]
 8018f6e:	429a      	cmp	r2, r3
 8018f70:	d203      	bcs.n	8018f7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8018f72:	4b17      	ldr	r3, [pc, #92]	; (8018fd0 <pvPortMalloc+0x188>)
 8018f74:	681b      	ldr	r3, [r3, #0]
 8018f76:	4a18      	ldr	r2, [pc, #96]	; (8018fd8 <pvPortMalloc+0x190>)
 8018f78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8018f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f7c:	685a      	ldr	r2, [r3, #4]
 8018f7e:	4b13      	ldr	r3, [pc, #76]	; (8018fcc <pvPortMalloc+0x184>)
 8018f80:	681b      	ldr	r3, [r3, #0]
 8018f82:	431a      	orrs	r2, r3
 8018f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8018f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018f8a:	2200      	movs	r2, #0
 8018f8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8018f8e:	4b13      	ldr	r3, [pc, #76]	; (8018fdc <pvPortMalloc+0x194>)
 8018f90:	681b      	ldr	r3, [r3, #0]
 8018f92:	3301      	adds	r3, #1
 8018f94:	4a11      	ldr	r2, [pc, #68]	; (8018fdc <pvPortMalloc+0x194>)
 8018f96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8018f98:	f7fe fbee 	bl	8017778 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8018f9c:	69fb      	ldr	r3, [r7, #28]
 8018f9e:	f003 0307 	and.w	r3, r3, #7
 8018fa2:	2b00      	cmp	r3, #0
 8018fa4:	d00a      	beq.n	8018fbc <pvPortMalloc+0x174>
	__asm volatile
 8018fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018faa:	f383 8811 	msr	BASEPRI, r3
 8018fae:	f3bf 8f6f 	isb	sy
 8018fb2:	f3bf 8f4f 	dsb	sy
 8018fb6:	60fb      	str	r3, [r7, #12]
}
 8018fb8:	bf00      	nop
 8018fba:	e7fe      	b.n	8018fba <pvPortMalloc+0x172>
	return pvReturn;
 8018fbc:	69fb      	ldr	r3, [r7, #28]
}
 8018fbe:	4618      	mov	r0, r3
 8018fc0:	3728      	adds	r7, #40	; 0x28
 8018fc2:	46bd      	mov	sp, r7
 8018fc4:	bd80      	pop	{r7, pc}
 8018fc6:	bf00      	nop
 8018fc8:	20005c70 	.word	0x20005c70
 8018fcc:	20005c84 	.word	0x20005c84
 8018fd0:	20005c74 	.word	0x20005c74
 8018fd4:	20005c68 	.word	0x20005c68
 8018fd8:	20005c78 	.word	0x20005c78
 8018fdc:	20005c7c 	.word	0x20005c7c

08018fe0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8018fe0:	b580      	push	{r7, lr}
 8018fe2:	b086      	sub	sp, #24
 8018fe4:	af00      	add	r7, sp, #0
 8018fe6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8018fec:	687b      	ldr	r3, [r7, #4]
 8018fee:	2b00      	cmp	r3, #0
 8018ff0:	d04d      	beq.n	801908e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8018ff2:	2308      	movs	r3, #8
 8018ff4:	425b      	negs	r3, r3
 8018ff6:	697a      	ldr	r2, [r7, #20]
 8018ff8:	4413      	add	r3, r2
 8018ffa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8018ffc:	697b      	ldr	r3, [r7, #20]
 8018ffe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8019000:	693b      	ldr	r3, [r7, #16]
 8019002:	685a      	ldr	r2, [r3, #4]
 8019004:	4b24      	ldr	r3, [pc, #144]	; (8019098 <vPortFree+0xb8>)
 8019006:	681b      	ldr	r3, [r3, #0]
 8019008:	4013      	ands	r3, r2
 801900a:	2b00      	cmp	r3, #0
 801900c:	d10a      	bne.n	8019024 <vPortFree+0x44>
	__asm volatile
 801900e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019012:	f383 8811 	msr	BASEPRI, r3
 8019016:	f3bf 8f6f 	isb	sy
 801901a:	f3bf 8f4f 	dsb	sy
 801901e:	60fb      	str	r3, [r7, #12]
}
 8019020:	bf00      	nop
 8019022:	e7fe      	b.n	8019022 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8019024:	693b      	ldr	r3, [r7, #16]
 8019026:	681b      	ldr	r3, [r3, #0]
 8019028:	2b00      	cmp	r3, #0
 801902a:	d00a      	beq.n	8019042 <vPortFree+0x62>
	__asm volatile
 801902c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019030:	f383 8811 	msr	BASEPRI, r3
 8019034:	f3bf 8f6f 	isb	sy
 8019038:	f3bf 8f4f 	dsb	sy
 801903c:	60bb      	str	r3, [r7, #8]
}
 801903e:	bf00      	nop
 8019040:	e7fe      	b.n	8019040 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8019042:	693b      	ldr	r3, [r7, #16]
 8019044:	685a      	ldr	r2, [r3, #4]
 8019046:	4b14      	ldr	r3, [pc, #80]	; (8019098 <vPortFree+0xb8>)
 8019048:	681b      	ldr	r3, [r3, #0]
 801904a:	4013      	ands	r3, r2
 801904c:	2b00      	cmp	r3, #0
 801904e:	d01e      	beq.n	801908e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8019050:	693b      	ldr	r3, [r7, #16]
 8019052:	681b      	ldr	r3, [r3, #0]
 8019054:	2b00      	cmp	r3, #0
 8019056:	d11a      	bne.n	801908e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8019058:	693b      	ldr	r3, [r7, #16]
 801905a:	685a      	ldr	r2, [r3, #4]
 801905c:	4b0e      	ldr	r3, [pc, #56]	; (8019098 <vPortFree+0xb8>)
 801905e:	681b      	ldr	r3, [r3, #0]
 8019060:	43db      	mvns	r3, r3
 8019062:	401a      	ands	r2, r3
 8019064:	693b      	ldr	r3, [r7, #16]
 8019066:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8019068:	f7fe fb78 	bl	801775c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801906c:	693b      	ldr	r3, [r7, #16]
 801906e:	685a      	ldr	r2, [r3, #4]
 8019070:	4b0a      	ldr	r3, [pc, #40]	; (801909c <vPortFree+0xbc>)
 8019072:	681b      	ldr	r3, [r3, #0]
 8019074:	4413      	add	r3, r2
 8019076:	4a09      	ldr	r2, [pc, #36]	; (801909c <vPortFree+0xbc>)
 8019078:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801907a:	6938      	ldr	r0, [r7, #16]
 801907c:	f000 f874 	bl	8019168 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8019080:	4b07      	ldr	r3, [pc, #28]	; (80190a0 <vPortFree+0xc0>)
 8019082:	681b      	ldr	r3, [r3, #0]
 8019084:	3301      	adds	r3, #1
 8019086:	4a06      	ldr	r2, [pc, #24]	; (80190a0 <vPortFree+0xc0>)
 8019088:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801908a:	f7fe fb75 	bl	8017778 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801908e:	bf00      	nop
 8019090:	3718      	adds	r7, #24
 8019092:	46bd      	mov	sp, r7
 8019094:	bd80      	pop	{r7, pc}
 8019096:	bf00      	nop
 8019098:	20005c84 	.word	0x20005c84
 801909c:	20005c74 	.word	0x20005c74
 80190a0:	20005c80 	.word	0x20005c80

080190a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80190a4:	b480      	push	{r7}
 80190a6:	b085      	sub	sp, #20
 80190a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80190aa:	f244 6350 	movw	r3, #18000	; 0x4650
 80190ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80190b0:	4b27      	ldr	r3, [pc, #156]	; (8019150 <prvHeapInit+0xac>)
 80190b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80190b4:	68fb      	ldr	r3, [r7, #12]
 80190b6:	f003 0307 	and.w	r3, r3, #7
 80190ba:	2b00      	cmp	r3, #0
 80190bc:	d00c      	beq.n	80190d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80190be:	68fb      	ldr	r3, [r7, #12]
 80190c0:	3307      	adds	r3, #7
 80190c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80190c4:	68fb      	ldr	r3, [r7, #12]
 80190c6:	f023 0307 	bic.w	r3, r3, #7
 80190ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80190cc:	68ba      	ldr	r2, [r7, #8]
 80190ce:	68fb      	ldr	r3, [r7, #12]
 80190d0:	1ad3      	subs	r3, r2, r3
 80190d2:	4a1f      	ldr	r2, [pc, #124]	; (8019150 <prvHeapInit+0xac>)
 80190d4:	4413      	add	r3, r2
 80190d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80190d8:	68fb      	ldr	r3, [r7, #12]
 80190da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80190dc:	4a1d      	ldr	r2, [pc, #116]	; (8019154 <prvHeapInit+0xb0>)
 80190de:	687b      	ldr	r3, [r7, #4]
 80190e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80190e2:	4b1c      	ldr	r3, [pc, #112]	; (8019154 <prvHeapInit+0xb0>)
 80190e4:	2200      	movs	r2, #0
 80190e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80190e8:	687b      	ldr	r3, [r7, #4]
 80190ea:	68ba      	ldr	r2, [r7, #8]
 80190ec:	4413      	add	r3, r2
 80190ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80190f0:	2208      	movs	r2, #8
 80190f2:	68fb      	ldr	r3, [r7, #12]
 80190f4:	1a9b      	subs	r3, r3, r2
 80190f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80190f8:	68fb      	ldr	r3, [r7, #12]
 80190fa:	f023 0307 	bic.w	r3, r3, #7
 80190fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8019100:	68fb      	ldr	r3, [r7, #12]
 8019102:	4a15      	ldr	r2, [pc, #84]	; (8019158 <prvHeapInit+0xb4>)
 8019104:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8019106:	4b14      	ldr	r3, [pc, #80]	; (8019158 <prvHeapInit+0xb4>)
 8019108:	681b      	ldr	r3, [r3, #0]
 801910a:	2200      	movs	r2, #0
 801910c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801910e:	4b12      	ldr	r3, [pc, #72]	; (8019158 <prvHeapInit+0xb4>)
 8019110:	681b      	ldr	r3, [r3, #0]
 8019112:	2200      	movs	r2, #0
 8019114:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8019116:	687b      	ldr	r3, [r7, #4]
 8019118:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801911a:	683b      	ldr	r3, [r7, #0]
 801911c:	68fa      	ldr	r2, [r7, #12]
 801911e:	1ad2      	subs	r2, r2, r3
 8019120:	683b      	ldr	r3, [r7, #0]
 8019122:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8019124:	4b0c      	ldr	r3, [pc, #48]	; (8019158 <prvHeapInit+0xb4>)
 8019126:	681a      	ldr	r2, [r3, #0]
 8019128:	683b      	ldr	r3, [r7, #0]
 801912a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801912c:	683b      	ldr	r3, [r7, #0]
 801912e:	685b      	ldr	r3, [r3, #4]
 8019130:	4a0a      	ldr	r2, [pc, #40]	; (801915c <prvHeapInit+0xb8>)
 8019132:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8019134:	683b      	ldr	r3, [r7, #0]
 8019136:	685b      	ldr	r3, [r3, #4]
 8019138:	4a09      	ldr	r2, [pc, #36]	; (8019160 <prvHeapInit+0xbc>)
 801913a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801913c:	4b09      	ldr	r3, [pc, #36]	; (8019164 <prvHeapInit+0xc0>)
 801913e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8019142:	601a      	str	r2, [r3, #0]
}
 8019144:	bf00      	nop
 8019146:	3714      	adds	r7, #20
 8019148:	46bd      	mov	sp, r7
 801914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801914e:	4770      	bx	lr
 8019150:	20001618 	.word	0x20001618
 8019154:	20005c68 	.word	0x20005c68
 8019158:	20005c70 	.word	0x20005c70
 801915c:	20005c78 	.word	0x20005c78
 8019160:	20005c74 	.word	0x20005c74
 8019164:	20005c84 	.word	0x20005c84

08019168 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8019168:	b480      	push	{r7}
 801916a:	b085      	sub	sp, #20
 801916c:	af00      	add	r7, sp, #0
 801916e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8019170:	4b28      	ldr	r3, [pc, #160]	; (8019214 <prvInsertBlockIntoFreeList+0xac>)
 8019172:	60fb      	str	r3, [r7, #12]
 8019174:	e002      	b.n	801917c <prvInsertBlockIntoFreeList+0x14>
 8019176:	68fb      	ldr	r3, [r7, #12]
 8019178:	681b      	ldr	r3, [r3, #0]
 801917a:	60fb      	str	r3, [r7, #12]
 801917c:	68fb      	ldr	r3, [r7, #12]
 801917e:	681b      	ldr	r3, [r3, #0]
 8019180:	687a      	ldr	r2, [r7, #4]
 8019182:	429a      	cmp	r2, r3
 8019184:	d8f7      	bhi.n	8019176 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8019186:	68fb      	ldr	r3, [r7, #12]
 8019188:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801918a:	68fb      	ldr	r3, [r7, #12]
 801918c:	685b      	ldr	r3, [r3, #4]
 801918e:	68ba      	ldr	r2, [r7, #8]
 8019190:	4413      	add	r3, r2
 8019192:	687a      	ldr	r2, [r7, #4]
 8019194:	429a      	cmp	r2, r3
 8019196:	d108      	bne.n	80191aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8019198:	68fb      	ldr	r3, [r7, #12]
 801919a:	685a      	ldr	r2, [r3, #4]
 801919c:	687b      	ldr	r3, [r7, #4]
 801919e:	685b      	ldr	r3, [r3, #4]
 80191a0:	441a      	add	r2, r3
 80191a2:	68fb      	ldr	r3, [r7, #12]
 80191a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80191a6:	68fb      	ldr	r3, [r7, #12]
 80191a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80191aa:	687b      	ldr	r3, [r7, #4]
 80191ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80191ae:	687b      	ldr	r3, [r7, #4]
 80191b0:	685b      	ldr	r3, [r3, #4]
 80191b2:	68ba      	ldr	r2, [r7, #8]
 80191b4:	441a      	add	r2, r3
 80191b6:	68fb      	ldr	r3, [r7, #12]
 80191b8:	681b      	ldr	r3, [r3, #0]
 80191ba:	429a      	cmp	r2, r3
 80191bc:	d118      	bne.n	80191f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80191be:	68fb      	ldr	r3, [r7, #12]
 80191c0:	681a      	ldr	r2, [r3, #0]
 80191c2:	4b15      	ldr	r3, [pc, #84]	; (8019218 <prvInsertBlockIntoFreeList+0xb0>)
 80191c4:	681b      	ldr	r3, [r3, #0]
 80191c6:	429a      	cmp	r2, r3
 80191c8:	d00d      	beq.n	80191e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80191ca:	687b      	ldr	r3, [r7, #4]
 80191cc:	685a      	ldr	r2, [r3, #4]
 80191ce:	68fb      	ldr	r3, [r7, #12]
 80191d0:	681b      	ldr	r3, [r3, #0]
 80191d2:	685b      	ldr	r3, [r3, #4]
 80191d4:	441a      	add	r2, r3
 80191d6:	687b      	ldr	r3, [r7, #4]
 80191d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80191da:	68fb      	ldr	r3, [r7, #12]
 80191dc:	681b      	ldr	r3, [r3, #0]
 80191de:	681a      	ldr	r2, [r3, #0]
 80191e0:	687b      	ldr	r3, [r7, #4]
 80191e2:	601a      	str	r2, [r3, #0]
 80191e4:	e008      	b.n	80191f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80191e6:	4b0c      	ldr	r3, [pc, #48]	; (8019218 <prvInsertBlockIntoFreeList+0xb0>)
 80191e8:	681a      	ldr	r2, [r3, #0]
 80191ea:	687b      	ldr	r3, [r7, #4]
 80191ec:	601a      	str	r2, [r3, #0]
 80191ee:	e003      	b.n	80191f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80191f0:	68fb      	ldr	r3, [r7, #12]
 80191f2:	681a      	ldr	r2, [r3, #0]
 80191f4:	687b      	ldr	r3, [r7, #4]
 80191f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80191f8:	68fa      	ldr	r2, [r7, #12]
 80191fa:	687b      	ldr	r3, [r7, #4]
 80191fc:	429a      	cmp	r2, r3
 80191fe:	d002      	beq.n	8019206 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8019200:	68fb      	ldr	r3, [r7, #12]
 8019202:	687a      	ldr	r2, [r7, #4]
 8019204:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8019206:	bf00      	nop
 8019208:	3714      	adds	r7, #20
 801920a:	46bd      	mov	sp, r7
 801920c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019210:	4770      	bx	lr
 8019212:	bf00      	nop
 8019214:	20005c68 	.word	0x20005c68
 8019218:	20005c70 	.word	0x20005c70

0801921c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801921c:	b580      	push	{r7, lr}
 801921e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8019220:	2200      	movs	r2, #0
 8019222:	4912      	ldr	r1, [pc, #72]	; (801926c <MX_USB_DEVICE_Init+0x50>)
 8019224:	4812      	ldr	r0, [pc, #72]	; (8019270 <MX_USB_DEVICE_Init+0x54>)
 8019226:	f7f8 fc33 	bl	8011a90 <USBD_Init>
 801922a:	4603      	mov	r3, r0
 801922c:	2b00      	cmp	r3, #0
 801922e:	d001      	beq.n	8019234 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8019230:	f7e9 fc88 	bl	8002b44 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8019234:	490f      	ldr	r1, [pc, #60]	; (8019274 <MX_USB_DEVICE_Init+0x58>)
 8019236:	480e      	ldr	r0, [pc, #56]	; (8019270 <MX_USB_DEVICE_Init+0x54>)
 8019238:	f7f8 fc5a 	bl	8011af0 <USBD_RegisterClass>
 801923c:	4603      	mov	r3, r0
 801923e:	2b00      	cmp	r3, #0
 8019240:	d001      	beq.n	8019246 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8019242:	f7e9 fc7f 	bl	8002b44 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8019246:	490c      	ldr	r1, [pc, #48]	; (8019278 <MX_USB_DEVICE_Init+0x5c>)
 8019248:	4809      	ldr	r0, [pc, #36]	; (8019270 <MX_USB_DEVICE_Init+0x54>)
 801924a:	f7f8 fbab 	bl	80119a4 <USBD_CDC_RegisterInterface>
 801924e:	4603      	mov	r3, r0
 8019250:	2b00      	cmp	r3, #0
 8019252:	d001      	beq.n	8019258 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8019254:	f7e9 fc76 	bl	8002b44 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8019258:	4805      	ldr	r0, [pc, #20]	; (8019270 <MX_USB_DEVICE_Init+0x54>)
 801925a:	f7f8 fc70 	bl	8011b3e <USBD_Start>
 801925e:	4603      	mov	r3, r0
 8019260:	2b00      	cmp	r3, #0
 8019262:	d001      	beq.n	8019268 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8019264:	f7e9 fc6e 	bl	8002b44 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8019268:	bf00      	nop
 801926a:	bd80      	pop	{r7, pc}
 801926c:	200001a4 	.word	0x200001a4
 8019270:	200076f0 	.word	0x200076f0
 8019274:	20000088 	.word	0x20000088
 8019278:	20000190 	.word	0x20000190

0801927c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801927c:	b580      	push	{r7, lr}
 801927e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8019280:	2200      	movs	r2, #0
 8019282:	4905      	ldr	r1, [pc, #20]	; (8019298 <CDC_Init_FS+0x1c>)
 8019284:	4805      	ldr	r0, [pc, #20]	; (801929c <CDC_Init_FS+0x20>)
 8019286:	f7f8 fba2 	bl	80119ce <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801928a:	4905      	ldr	r1, [pc, #20]	; (80192a0 <CDC_Init_FS+0x24>)
 801928c:	4803      	ldr	r0, [pc, #12]	; (801929c <CDC_Init_FS+0x20>)
 801928e:	f7f8 fbbc 	bl	8011a0a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8019292:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8019294:	4618      	mov	r0, r3
 8019296:	bd80      	pop	{r7, pc}
 8019298:	200081c0 	.word	0x200081c0
 801929c:	200076f0 	.word	0x200076f0
 80192a0:	200079c0 	.word	0x200079c0

080192a4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80192a4:	b480      	push	{r7}
 80192a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80192a8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80192aa:	4618      	mov	r0, r3
 80192ac:	46bd      	mov	sp, r7
 80192ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192b2:	4770      	bx	lr

080192b4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80192b4:	b480      	push	{r7}
 80192b6:	b083      	sub	sp, #12
 80192b8:	af00      	add	r7, sp, #0
 80192ba:	4603      	mov	r3, r0
 80192bc:	6039      	str	r1, [r7, #0]
 80192be:	71fb      	strb	r3, [r7, #7]
 80192c0:	4613      	mov	r3, r2
 80192c2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80192c4:	79fb      	ldrb	r3, [r7, #7]
 80192c6:	2b23      	cmp	r3, #35	; 0x23
 80192c8:	d84a      	bhi.n	8019360 <CDC_Control_FS+0xac>
 80192ca:	a201      	add	r2, pc, #4	; (adr r2, 80192d0 <CDC_Control_FS+0x1c>)
 80192cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80192d0:	08019361 	.word	0x08019361
 80192d4:	08019361 	.word	0x08019361
 80192d8:	08019361 	.word	0x08019361
 80192dc:	08019361 	.word	0x08019361
 80192e0:	08019361 	.word	0x08019361
 80192e4:	08019361 	.word	0x08019361
 80192e8:	08019361 	.word	0x08019361
 80192ec:	08019361 	.word	0x08019361
 80192f0:	08019361 	.word	0x08019361
 80192f4:	08019361 	.word	0x08019361
 80192f8:	08019361 	.word	0x08019361
 80192fc:	08019361 	.word	0x08019361
 8019300:	08019361 	.word	0x08019361
 8019304:	08019361 	.word	0x08019361
 8019308:	08019361 	.word	0x08019361
 801930c:	08019361 	.word	0x08019361
 8019310:	08019361 	.word	0x08019361
 8019314:	08019361 	.word	0x08019361
 8019318:	08019361 	.word	0x08019361
 801931c:	08019361 	.word	0x08019361
 8019320:	08019361 	.word	0x08019361
 8019324:	08019361 	.word	0x08019361
 8019328:	08019361 	.word	0x08019361
 801932c:	08019361 	.word	0x08019361
 8019330:	08019361 	.word	0x08019361
 8019334:	08019361 	.word	0x08019361
 8019338:	08019361 	.word	0x08019361
 801933c:	08019361 	.word	0x08019361
 8019340:	08019361 	.word	0x08019361
 8019344:	08019361 	.word	0x08019361
 8019348:	08019361 	.word	0x08019361
 801934c:	08019361 	.word	0x08019361
 8019350:	08019361 	.word	0x08019361
 8019354:	08019361 	.word	0x08019361
 8019358:	08019361 	.word	0x08019361
 801935c:	08019361 	.word	0x08019361
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8019360:	bf00      	nop
  }

  return (USBD_OK);
 8019362:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8019364:	4618      	mov	r0, r3
 8019366:	370c      	adds	r7, #12
 8019368:	46bd      	mov	sp, r7
 801936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801936e:	4770      	bx	lr

08019370 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8019370:	b580      	push	{r7, lr}
 8019372:	b082      	sub	sp, #8
 8019374:	af00      	add	r7, sp, #0
 8019376:	6078      	str	r0, [r7, #4]
 8019378:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801937a:	6879      	ldr	r1, [r7, #4]
 801937c:	4805      	ldr	r0, [pc, #20]	; (8019394 <CDC_Receive_FS+0x24>)
 801937e:	f7f8 fb44 	bl	8011a0a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8019382:	4804      	ldr	r0, [pc, #16]	; (8019394 <CDC_Receive_FS+0x24>)
 8019384:	f7f8 fb5a 	bl	8011a3c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8019388:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801938a:	4618      	mov	r0, r3
 801938c:	3708      	adds	r7, #8
 801938e:	46bd      	mov	sp, r7
 8019390:	bd80      	pop	{r7, pc}
 8019392:	bf00      	nop
 8019394:	200076f0 	.word	0x200076f0

08019398 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8019398:	b480      	push	{r7}
 801939a:	b087      	sub	sp, #28
 801939c:	af00      	add	r7, sp, #0
 801939e:	60f8      	str	r0, [r7, #12]
 80193a0:	60b9      	str	r1, [r7, #8]
 80193a2:	4613      	mov	r3, r2
 80193a4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80193a6:	2300      	movs	r3, #0
 80193a8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80193aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80193ae:	4618      	mov	r0, r3
 80193b0:	371c      	adds	r7, #28
 80193b2:	46bd      	mov	sp, r7
 80193b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80193b8:	4770      	bx	lr
	...

080193bc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80193bc:	b480      	push	{r7}
 80193be:	b083      	sub	sp, #12
 80193c0:	af00      	add	r7, sp, #0
 80193c2:	4603      	mov	r3, r0
 80193c4:	6039      	str	r1, [r7, #0]
 80193c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80193c8:	683b      	ldr	r3, [r7, #0]
 80193ca:	2212      	movs	r2, #18
 80193cc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80193ce:	4b03      	ldr	r3, [pc, #12]	; (80193dc <USBD_FS_DeviceDescriptor+0x20>)
}
 80193d0:	4618      	mov	r0, r3
 80193d2:	370c      	adds	r7, #12
 80193d4:	46bd      	mov	sp, r7
 80193d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80193da:	4770      	bx	lr
 80193dc:	200001c0 	.word	0x200001c0

080193e0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80193e0:	b480      	push	{r7}
 80193e2:	b083      	sub	sp, #12
 80193e4:	af00      	add	r7, sp, #0
 80193e6:	4603      	mov	r3, r0
 80193e8:	6039      	str	r1, [r7, #0]
 80193ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80193ec:	683b      	ldr	r3, [r7, #0]
 80193ee:	2204      	movs	r2, #4
 80193f0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80193f2:	4b03      	ldr	r3, [pc, #12]	; (8019400 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80193f4:	4618      	mov	r0, r3
 80193f6:	370c      	adds	r7, #12
 80193f8:	46bd      	mov	sp, r7
 80193fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80193fe:	4770      	bx	lr
 8019400:	200001d4 	.word	0x200001d4

08019404 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019404:	b580      	push	{r7, lr}
 8019406:	b082      	sub	sp, #8
 8019408:	af00      	add	r7, sp, #0
 801940a:	4603      	mov	r3, r0
 801940c:	6039      	str	r1, [r7, #0]
 801940e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8019410:	79fb      	ldrb	r3, [r7, #7]
 8019412:	2b00      	cmp	r3, #0
 8019414:	d105      	bne.n	8019422 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8019416:	683a      	ldr	r2, [r7, #0]
 8019418:	4907      	ldr	r1, [pc, #28]	; (8019438 <USBD_FS_ProductStrDescriptor+0x34>)
 801941a:	4808      	ldr	r0, [pc, #32]	; (801943c <USBD_FS_ProductStrDescriptor+0x38>)
 801941c:	f7f9 fbc1 	bl	8012ba2 <USBD_GetString>
 8019420:	e004      	b.n	801942c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8019422:	683a      	ldr	r2, [r7, #0]
 8019424:	4904      	ldr	r1, [pc, #16]	; (8019438 <USBD_FS_ProductStrDescriptor+0x34>)
 8019426:	4805      	ldr	r0, [pc, #20]	; (801943c <USBD_FS_ProductStrDescriptor+0x38>)
 8019428:	f7f9 fbbb 	bl	8012ba2 <USBD_GetString>
  }
  return USBD_StrDesc;
 801942c:	4b02      	ldr	r3, [pc, #8]	; (8019438 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801942e:	4618      	mov	r0, r3
 8019430:	3708      	adds	r7, #8
 8019432:	46bd      	mov	sp, r7
 8019434:	bd80      	pop	{r7, pc}
 8019436:	bf00      	nop
 8019438:	200089c0 	.word	0x200089c0
 801943c:	0802292c 	.word	0x0802292c

08019440 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019440:	b580      	push	{r7, lr}
 8019442:	b082      	sub	sp, #8
 8019444:	af00      	add	r7, sp, #0
 8019446:	4603      	mov	r3, r0
 8019448:	6039      	str	r1, [r7, #0]
 801944a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801944c:	683a      	ldr	r2, [r7, #0]
 801944e:	4904      	ldr	r1, [pc, #16]	; (8019460 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8019450:	4804      	ldr	r0, [pc, #16]	; (8019464 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8019452:	f7f9 fba6 	bl	8012ba2 <USBD_GetString>
  return USBD_StrDesc;
 8019456:	4b02      	ldr	r3, [pc, #8]	; (8019460 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8019458:	4618      	mov	r0, r3
 801945a:	3708      	adds	r7, #8
 801945c:	46bd      	mov	sp, r7
 801945e:	bd80      	pop	{r7, pc}
 8019460:	200089c0 	.word	0x200089c0
 8019464:	08022944 	.word	0x08022944

08019468 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019468:	b580      	push	{r7, lr}
 801946a:	b082      	sub	sp, #8
 801946c:	af00      	add	r7, sp, #0
 801946e:	4603      	mov	r3, r0
 8019470:	6039      	str	r1, [r7, #0]
 8019472:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8019474:	683b      	ldr	r3, [r7, #0]
 8019476:	221a      	movs	r2, #26
 8019478:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801947a:	f000 f843 	bl	8019504 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801947e:	4b02      	ldr	r3, [pc, #8]	; (8019488 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8019480:	4618      	mov	r0, r3
 8019482:	3708      	adds	r7, #8
 8019484:	46bd      	mov	sp, r7
 8019486:	bd80      	pop	{r7, pc}
 8019488:	200001d8 	.word	0x200001d8

0801948c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801948c:	b580      	push	{r7, lr}
 801948e:	b082      	sub	sp, #8
 8019490:	af00      	add	r7, sp, #0
 8019492:	4603      	mov	r3, r0
 8019494:	6039      	str	r1, [r7, #0]
 8019496:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8019498:	79fb      	ldrb	r3, [r7, #7]
 801949a:	2b00      	cmp	r3, #0
 801949c:	d105      	bne.n	80194aa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801949e:	683a      	ldr	r2, [r7, #0]
 80194a0:	4907      	ldr	r1, [pc, #28]	; (80194c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80194a2:	4808      	ldr	r0, [pc, #32]	; (80194c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80194a4:	f7f9 fb7d 	bl	8012ba2 <USBD_GetString>
 80194a8:	e004      	b.n	80194b4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80194aa:	683a      	ldr	r2, [r7, #0]
 80194ac:	4904      	ldr	r1, [pc, #16]	; (80194c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80194ae:	4805      	ldr	r0, [pc, #20]	; (80194c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80194b0:	f7f9 fb77 	bl	8012ba2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80194b4:	4b02      	ldr	r3, [pc, #8]	; (80194c0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80194b6:	4618      	mov	r0, r3
 80194b8:	3708      	adds	r7, #8
 80194ba:	46bd      	mov	sp, r7
 80194bc:	bd80      	pop	{r7, pc}
 80194be:	bf00      	nop
 80194c0:	200089c0 	.word	0x200089c0
 80194c4:	08022958 	.word	0x08022958

080194c8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80194c8:	b580      	push	{r7, lr}
 80194ca:	b082      	sub	sp, #8
 80194cc:	af00      	add	r7, sp, #0
 80194ce:	4603      	mov	r3, r0
 80194d0:	6039      	str	r1, [r7, #0]
 80194d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80194d4:	79fb      	ldrb	r3, [r7, #7]
 80194d6:	2b00      	cmp	r3, #0
 80194d8:	d105      	bne.n	80194e6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80194da:	683a      	ldr	r2, [r7, #0]
 80194dc:	4907      	ldr	r1, [pc, #28]	; (80194fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80194de:	4808      	ldr	r0, [pc, #32]	; (8019500 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80194e0:	f7f9 fb5f 	bl	8012ba2 <USBD_GetString>
 80194e4:	e004      	b.n	80194f0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80194e6:	683a      	ldr	r2, [r7, #0]
 80194e8:	4904      	ldr	r1, [pc, #16]	; (80194fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80194ea:	4805      	ldr	r0, [pc, #20]	; (8019500 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80194ec:	f7f9 fb59 	bl	8012ba2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80194f0:	4b02      	ldr	r3, [pc, #8]	; (80194fc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80194f2:	4618      	mov	r0, r3
 80194f4:	3708      	adds	r7, #8
 80194f6:	46bd      	mov	sp, r7
 80194f8:	bd80      	pop	{r7, pc}
 80194fa:	bf00      	nop
 80194fc:	200089c0 	.word	0x200089c0
 8019500:	08022964 	.word	0x08022964

08019504 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8019504:	b580      	push	{r7, lr}
 8019506:	b084      	sub	sp, #16
 8019508:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801950a:	4b0f      	ldr	r3, [pc, #60]	; (8019548 <Get_SerialNum+0x44>)
 801950c:	681b      	ldr	r3, [r3, #0]
 801950e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8019510:	4b0e      	ldr	r3, [pc, #56]	; (801954c <Get_SerialNum+0x48>)
 8019512:	681b      	ldr	r3, [r3, #0]
 8019514:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8019516:	4b0e      	ldr	r3, [pc, #56]	; (8019550 <Get_SerialNum+0x4c>)
 8019518:	681b      	ldr	r3, [r3, #0]
 801951a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801951c:	68fa      	ldr	r2, [r7, #12]
 801951e:	687b      	ldr	r3, [r7, #4]
 8019520:	4413      	add	r3, r2
 8019522:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8019524:	68fb      	ldr	r3, [r7, #12]
 8019526:	2b00      	cmp	r3, #0
 8019528:	d009      	beq.n	801953e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801952a:	2208      	movs	r2, #8
 801952c:	4909      	ldr	r1, [pc, #36]	; (8019554 <Get_SerialNum+0x50>)
 801952e:	68f8      	ldr	r0, [r7, #12]
 8019530:	f000 f814 	bl	801955c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8019534:	2204      	movs	r2, #4
 8019536:	4908      	ldr	r1, [pc, #32]	; (8019558 <Get_SerialNum+0x54>)
 8019538:	68b8      	ldr	r0, [r7, #8]
 801953a:	f000 f80f 	bl	801955c <IntToUnicode>
  }
}
 801953e:	bf00      	nop
 8019540:	3710      	adds	r7, #16
 8019542:	46bd      	mov	sp, r7
 8019544:	bd80      	pop	{r7, pc}
 8019546:	bf00      	nop
 8019548:	1fff7a10 	.word	0x1fff7a10
 801954c:	1fff7a14 	.word	0x1fff7a14
 8019550:	1fff7a18 	.word	0x1fff7a18
 8019554:	200001da 	.word	0x200001da
 8019558:	200001ea 	.word	0x200001ea

0801955c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801955c:	b480      	push	{r7}
 801955e:	b087      	sub	sp, #28
 8019560:	af00      	add	r7, sp, #0
 8019562:	60f8      	str	r0, [r7, #12]
 8019564:	60b9      	str	r1, [r7, #8]
 8019566:	4613      	mov	r3, r2
 8019568:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801956a:	2300      	movs	r3, #0
 801956c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801956e:	2300      	movs	r3, #0
 8019570:	75fb      	strb	r3, [r7, #23]
 8019572:	e027      	b.n	80195c4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8019574:	68fb      	ldr	r3, [r7, #12]
 8019576:	0f1b      	lsrs	r3, r3, #28
 8019578:	2b09      	cmp	r3, #9
 801957a:	d80b      	bhi.n	8019594 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801957c:	68fb      	ldr	r3, [r7, #12]
 801957e:	0f1b      	lsrs	r3, r3, #28
 8019580:	b2da      	uxtb	r2, r3
 8019582:	7dfb      	ldrb	r3, [r7, #23]
 8019584:	005b      	lsls	r3, r3, #1
 8019586:	4619      	mov	r1, r3
 8019588:	68bb      	ldr	r3, [r7, #8]
 801958a:	440b      	add	r3, r1
 801958c:	3230      	adds	r2, #48	; 0x30
 801958e:	b2d2      	uxtb	r2, r2
 8019590:	701a      	strb	r2, [r3, #0]
 8019592:	e00a      	b.n	80195aa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8019594:	68fb      	ldr	r3, [r7, #12]
 8019596:	0f1b      	lsrs	r3, r3, #28
 8019598:	b2da      	uxtb	r2, r3
 801959a:	7dfb      	ldrb	r3, [r7, #23]
 801959c:	005b      	lsls	r3, r3, #1
 801959e:	4619      	mov	r1, r3
 80195a0:	68bb      	ldr	r3, [r7, #8]
 80195a2:	440b      	add	r3, r1
 80195a4:	3237      	adds	r2, #55	; 0x37
 80195a6:	b2d2      	uxtb	r2, r2
 80195a8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80195aa:	68fb      	ldr	r3, [r7, #12]
 80195ac:	011b      	lsls	r3, r3, #4
 80195ae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80195b0:	7dfb      	ldrb	r3, [r7, #23]
 80195b2:	005b      	lsls	r3, r3, #1
 80195b4:	3301      	adds	r3, #1
 80195b6:	68ba      	ldr	r2, [r7, #8]
 80195b8:	4413      	add	r3, r2
 80195ba:	2200      	movs	r2, #0
 80195bc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80195be:	7dfb      	ldrb	r3, [r7, #23]
 80195c0:	3301      	adds	r3, #1
 80195c2:	75fb      	strb	r3, [r7, #23]
 80195c4:	7dfa      	ldrb	r2, [r7, #23]
 80195c6:	79fb      	ldrb	r3, [r7, #7]
 80195c8:	429a      	cmp	r2, r3
 80195ca:	d3d3      	bcc.n	8019574 <IntToUnicode+0x18>
  }
}
 80195cc:	bf00      	nop
 80195ce:	bf00      	nop
 80195d0:	371c      	adds	r7, #28
 80195d2:	46bd      	mov	sp, r7
 80195d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195d8:	4770      	bx	lr
	...

080195dc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80195dc:	b580      	push	{r7, lr}
 80195de:	b08a      	sub	sp, #40	; 0x28
 80195e0:	af00      	add	r7, sp, #0
 80195e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80195e4:	f107 0314 	add.w	r3, r7, #20
 80195e8:	2200      	movs	r2, #0
 80195ea:	601a      	str	r2, [r3, #0]
 80195ec:	605a      	str	r2, [r3, #4]
 80195ee:	609a      	str	r2, [r3, #8]
 80195f0:	60da      	str	r2, [r3, #12]
 80195f2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80195f4:	687b      	ldr	r3, [r7, #4]
 80195f6:	681b      	ldr	r3, [r3, #0]
 80195f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80195fc:	d147      	bne.n	801968e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80195fe:	2300      	movs	r3, #0
 8019600:	613b      	str	r3, [r7, #16]
 8019602:	4b25      	ldr	r3, [pc, #148]	; (8019698 <HAL_PCD_MspInit+0xbc>)
 8019604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019606:	4a24      	ldr	r2, [pc, #144]	; (8019698 <HAL_PCD_MspInit+0xbc>)
 8019608:	f043 0301 	orr.w	r3, r3, #1
 801960c:	6313      	str	r3, [r2, #48]	; 0x30
 801960e:	4b22      	ldr	r3, [pc, #136]	; (8019698 <HAL_PCD_MspInit+0xbc>)
 8019610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019612:	f003 0301 	and.w	r3, r3, #1
 8019616:	613b      	str	r3, [r7, #16]
 8019618:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 801961a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801961e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8019620:	2300      	movs	r3, #0
 8019622:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019624:	2300      	movs	r3, #0
 8019626:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8019628:	f107 0314 	add.w	r3, r7, #20
 801962c:	4619      	mov	r1, r3
 801962e:	481b      	ldr	r0, [pc, #108]	; (801969c <HAL_PCD_MspInit+0xc0>)
 8019630:	f7ef fe72 	bl	8009318 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8019634:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8019638:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801963a:	2302      	movs	r3, #2
 801963c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801963e:	2300      	movs	r3, #0
 8019640:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8019642:	2303      	movs	r3, #3
 8019644:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8019646:	230a      	movs	r3, #10
 8019648:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801964a:	f107 0314 	add.w	r3, r7, #20
 801964e:	4619      	mov	r1, r3
 8019650:	4812      	ldr	r0, [pc, #72]	; (801969c <HAL_PCD_MspInit+0xc0>)
 8019652:	f7ef fe61 	bl	8009318 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8019656:	4b10      	ldr	r3, [pc, #64]	; (8019698 <HAL_PCD_MspInit+0xbc>)
 8019658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801965a:	4a0f      	ldr	r2, [pc, #60]	; (8019698 <HAL_PCD_MspInit+0xbc>)
 801965c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019660:	6353      	str	r3, [r2, #52]	; 0x34
 8019662:	2300      	movs	r3, #0
 8019664:	60fb      	str	r3, [r7, #12]
 8019666:	4b0c      	ldr	r3, [pc, #48]	; (8019698 <HAL_PCD_MspInit+0xbc>)
 8019668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801966a:	4a0b      	ldr	r2, [pc, #44]	; (8019698 <HAL_PCD_MspInit+0xbc>)
 801966c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8019670:	6453      	str	r3, [r2, #68]	; 0x44
 8019672:	4b09      	ldr	r3, [pc, #36]	; (8019698 <HAL_PCD_MspInit+0xbc>)
 8019674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019676:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801967a:	60fb      	str	r3, [r7, #12]
 801967c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801967e:	2200      	movs	r2, #0
 8019680:	2105      	movs	r1, #5
 8019682:	2043      	movs	r0, #67	; 0x43
 8019684:	f7ef fe10 	bl	80092a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8019688:	2043      	movs	r0, #67	; 0x43
 801968a:	f7ef fe29 	bl	80092e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801968e:	bf00      	nop
 8019690:	3728      	adds	r7, #40	; 0x28
 8019692:	46bd      	mov	sp, r7
 8019694:	bd80      	pop	{r7, pc}
 8019696:	bf00      	nop
 8019698:	40023800 	.word	0x40023800
 801969c:	40020000 	.word	0x40020000

080196a0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80196a0:	b580      	push	{r7, lr}
 80196a2:	b082      	sub	sp, #8
 80196a4:	af00      	add	r7, sp, #0
 80196a6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80196a8:	687b      	ldr	r3, [r7, #4]
 80196aa:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80196ae:	687b      	ldr	r3, [r7, #4]
 80196b0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80196b4:	4619      	mov	r1, r3
 80196b6:	4610      	mov	r0, r2
 80196b8:	f7f8 fa8c 	bl	8011bd4 <USBD_LL_SetupStage>
}
 80196bc:	bf00      	nop
 80196be:	3708      	adds	r7, #8
 80196c0:	46bd      	mov	sp, r7
 80196c2:	bd80      	pop	{r7, pc}

080196c4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80196c4:	b580      	push	{r7, lr}
 80196c6:	b082      	sub	sp, #8
 80196c8:	af00      	add	r7, sp, #0
 80196ca:	6078      	str	r0, [r7, #4]
 80196cc:	460b      	mov	r3, r1
 80196ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80196d0:	687b      	ldr	r3, [r7, #4]
 80196d2:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80196d6:	78fa      	ldrb	r2, [r7, #3]
 80196d8:	6879      	ldr	r1, [r7, #4]
 80196da:	4613      	mov	r3, r2
 80196dc:	00db      	lsls	r3, r3, #3
 80196de:	1a9b      	subs	r3, r3, r2
 80196e0:	009b      	lsls	r3, r3, #2
 80196e2:	440b      	add	r3, r1
 80196e4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80196e8:	681a      	ldr	r2, [r3, #0]
 80196ea:	78fb      	ldrb	r3, [r7, #3]
 80196ec:	4619      	mov	r1, r3
 80196ee:	f7f8 fac6 	bl	8011c7e <USBD_LL_DataOutStage>
}
 80196f2:	bf00      	nop
 80196f4:	3708      	adds	r7, #8
 80196f6:	46bd      	mov	sp, r7
 80196f8:	bd80      	pop	{r7, pc}

080196fa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80196fa:	b580      	push	{r7, lr}
 80196fc:	b082      	sub	sp, #8
 80196fe:	af00      	add	r7, sp, #0
 8019700:	6078      	str	r0, [r7, #4]
 8019702:	460b      	mov	r3, r1
 8019704:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8019706:	687b      	ldr	r3, [r7, #4]
 8019708:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 801970c:	78fa      	ldrb	r2, [r7, #3]
 801970e:	6879      	ldr	r1, [r7, #4]
 8019710:	4613      	mov	r3, r2
 8019712:	00db      	lsls	r3, r3, #3
 8019714:	1a9b      	subs	r3, r3, r2
 8019716:	009b      	lsls	r3, r3, #2
 8019718:	440b      	add	r3, r1
 801971a:	3348      	adds	r3, #72	; 0x48
 801971c:	681a      	ldr	r2, [r3, #0]
 801971e:	78fb      	ldrb	r3, [r7, #3]
 8019720:	4619      	mov	r1, r3
 8019722:	f7f8 fb0f 	bl	8011d44 <USBD_LL_DataInStage>
}
 8019726:	bf00      	nop
 8019728:	3708      	adds	r7, #8
 801972a:	46bd      	mov	sp, r7
 801972c:	bd80      	pop	{r7, pc}

0801972e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801972e:	b580      	push	{r7, lr}
 8019730:	b082      	sub	sp, #8
 8019732:	af00      	add	r7, sp, #0
 8019734:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8019736:	687b      	ldr	r3, [r7, #4]
 8019738:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801973c:	4618      	mov	r0, r3
 801973e:	f7f8 fc23 	bl	8011f88 <USBD_LL_SOF>
}
 8019742:	bf00      	nop
 8019744:	3708      	adds	r7, #8
 8019746:	46bd      	mov	sp, r7
 8019748:	bd80      	pop	{r7, pc}

0801974a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801974a:	b580      	push	{r7, lr}
 801974c:	b084      	sub	sp, #16
 801974e:	af00      	add	r7, sp, #0
 8019750:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8019752:	2301      	movs	r3, #1
 8019754:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8019756:	687b      	ldr	r3, [r7, #4]
 8019758:	68db      	ldr	r3, [r3, #12]
 801975a:	2b00      	cmp	r3, #0
 801975c:	d102      	bne.n	8019764 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801975e:	2300      	movs	r3, #0
 8019760:	73fb      	strb	r3, [r7, #15]
 8019762:	e008      	b.n	8019776 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8019764:	687b      	ldr	r3, [r7, #4]
 8019766:	68db      	ldr	r3, [r3, #12]
 8019768:	2b02      	cmp	r3, #2
 801976a:	d102      	bne.n	8019772 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801976c:	2301      	movs	r3, #1
 801976e:	73fb      	strb	r3, [r7, #15]
 8019770:	e001      	b.n	8019776 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8019772:	f7e9 f9e7 	bl	8002b44 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8019776:	687b      	ldr	r3, [r7, #4]
 8019778:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801977c:	7bfa      	ldrb	r2, [r7, #15]
 801977e:	4611      	mov	r1, r2
 8019780:	4618      	mov	r0, r3
 8019782:	f7f8 fbc3 	bl	8011f0c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8019786:	687b      	ldr	r3, [r7, #4]
 8019788:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801978c:	4618      	mov	r0, r3
 801978e:	f7f8 fb6f 	bl	8011e70 <USBD_LL_Reset>
}
 8019792:	bf00      	nop
 8019794:	3710      	adds	r7, #16
 8019796:	46bd      	mov	sp, r7
 8019798:	bd80      	pop	{r7, pc}
	...

0801979c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801979c:	b580      	push	{r7, lr}
 801979e:	b082      	sub	sp, #8
 80197a0:	af00      	add	r7, sp, #0
 80197a2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80197a4:	687b      	ldr	r3, [r7, #4]
 80197a6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80197aa:	4618      	mov	r0, r3
 80197ac:	f7f8 fbbe 	bl	8011f2c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80197b0:	687b      	ldr	r3, [r7, #4]
 80197b2:	681b      	ldr	r3, [r3, #0]
 80197b4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80197b8:	681b      	ldr	r3, [r3, #0]
 80197ba:	687a      	ldr	r2, [r7, #4]
 80197bc:	6812      	ldr	r2, [r2, #0]
 80197be:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80197c2:	f043 0301 	orr.w	r3, r3, #1
 80197c6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80197c8:	687b      	ldr	r3, [r7, #4]
 80197ca:	6a1b      	ldr	r3, [r3, #32]
 80197cc:	2b00      	cmp	r3, #0
 80197ce:	d005      	beq.n	80197dc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80197d0:	4b04      	ldr	r3, [pc, #16]	; (80197e4 <HAL_PCD_SuspendCallback+0x48>)
 80197d2:	691b      	ldr	r3, [r3, #16]
 80197d4:	4a03      	ldr	r2, [pc, #12]	; (80197e4 <HAL_PCD_SuspendCallback+0x48>)
 80197d6:	f043 0306 	orr.w	r3, r3, #6
 80197da:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80197dc:	bf00      	nop
 80197de:	3708      	adds	r7, #8
 80197e0:	46bd      	mov	sp, r7
 80197e2:	bd80      	pop	{r7, pc}
 80197e4:	e000ed00 	.word	0xe000ed00

080197e8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80197e8:	b580      	push	{r7, lr}
 80197ea:	b082      	sub	sp, #8
 80197ec:	af00      	add	r7, sp, #0
 80197ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80197f0:	687b      	ldr	r3, [r7, #4]
 80197f2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80197f6:	4618      	mov	r0, r3
 80197f8:	f7f8 fbae 	bl	8011f58 <USBD_LL_Resume>
}
 80197fc:	bf00      	nop
 80197fe:	3708      	adds	r7, #8
 8019800:	46bd      	mov	sp, r7
 8019802:	bd80      	pop	{r7, pc}

08019804 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019804:	b580      	push	{r7, lr}
 8019806:	b082      	sub	sp, #8
 8019808:	af00      	add	r7, sp, #0
 801980a:	6078      	str	r0, [r7, #4]
 801980c:	460b      	mov	r3, r1
 801980e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8019810:	687b      	ldr	r3, [r7, #4]
 8019812:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019816:	78fa      	ldrb	r2, [r7, #3]
 8019818:	4611      	mov	r1, r2
 801981a:	4618      	mov	r0, r3
 801981c:	f7f8 fbfc 	bl	8012018 <USBD_LL_IsoOUTIncomplete>
}
 8019820:	bf00      	nop
 8019822:	3708      	adds	r7, #8
 8019824:	46bd      	mov	sp, r7
 8019826:	bd80      	pop	{r7, pc}

08019828 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019828:	b580      	push	{r7, lr}
 801982a:	b082      	sub	sp, #8
 801982c:	af00      	add	r7, sp, #0
 801982e:	6078      	str	r0, [r7, #4]
 8019830:	460b      	mov	r3, r1
 8019832:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8019834:	687b      	ldr	r3, [r7, #4]
 8019836:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801983a:	78fa      	ldrb	r2, [r7, #3]
 801983c:	4611      	mov	r1, r2
 801983e:	4618      	mov	r0, r3
 8019840:	f7f8 fbc4 	bl	8011fcc <USBD_LL_IsoINIncomplete>
}
 8019844:	bf00      	nop
 8019846:	3708      	adds	r7, #8
 8019848:	46bd      	mov	sp, r7
 801984a:	bd80      	pop	{r7, pc}

0801984c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801984c:	b580      	push	{r7, lr}
 801984e:	b082      	sub	sp, #8
 8019850:	af00      	add	r7, sp, #0
 8019852:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8019854:	687b      	ldr	r3, [r7, #4]
 8019856:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801985a:	4618      	mov	r0, r3
 801985c:	f7f8 fc02 	bl	8012064 <USBD_LL_DevConnected>
}
 8019860:	bf00      	nop
 8019862:	3708      	adds	r7, #8
 8019864:	46bd      	mov	sp, r7
 8019866:	bd80      	pop	{r7, pc}

08019868 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019868:	b580      	push	{r7, lr}
 801986a:	b082      	sub	sp, #8
 801986c:	af00      	add	r7, sp, #0
 801986e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8019870:	687b      	ldr	r3, [r7, #4]
 8019872:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019876:	4618      	mov	r0, r3
 8019878:	f7f8 fbff 	bl	801207a <USBD_LL_DevDisconnected>
}
 801987c:	bf00      	nop
 801987e:	3708      	adds	r7, #8
 8019880:	46bd      	mov	sp, r7
 8019882:	bd80      	pop	{r7, pc}

08019884 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8019884:	b580      	push	{r7, lr}
 8019886:	b082      	sub	sp, #8
 8019888:	af00      	add	r7, sp, #0
 801988a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801988c:	687b      	ldr	r3, [r7, #4]
 801988e:	781b      	ldrb	r3, [r3, #0]
 8019890:	2b00      	cmp	r3, #0
 8019892:	d13c      	bne.n	801990e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8019894:	4a20      	ldr	r2, [pc, #128]	; (8019918 <USBD_LL_Init+0x94>)
 8019896:	687b      	ldr	r3, [r7, #4]
 8019898:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 801989c:	687b      	ldr	r3, [r7, #4]
 801989e:	4a1e      	ldr	r2, [pc, #120]	; (8019918 <USBD_LL_Init+0x94>)
 80198a0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80198a4:	4b1c      	ldr	r3, [pc, #112]	; (8019918 <USBD_LL_Init+0x94>)
 80198a6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80198aa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80198ac:	4b1a      	ldr	r3, [pc, #104]	; (8019918 <USBD_LL_Init+0x94>)
 80198ae:	2204      	movs	r2, #4
 80198b0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80198b2:	4b19      	ldr	r3, [pc, #100]	; (8019918 <USBD_LL_Init+0x94>)
 80198b4:	2202      	movs	r2, #2
 80198b6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80198b8:	4b17      	ldr	r3, [pc, #92]	; (8019918 <USBD_LL_Init+0x94>)
 80198ba:	2200      	movs	r2, #0
 80198bc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80198be:	4b16      	ldr	r3, [pc, #88]	; (8019918 <USBD_LL_Init+0x94>)
 80198c0:	2202      	movs	r2, #2
 80198c2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80198c4:	4b14      	ldr	r3, [pc, #80]	; (8019918 <USBD_LL_Init+0x94>)
 80198c6:	2200      	movs	r2, #0
 80198c8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80198ca:	4b13      	ldr	r3, [pc, #76]	; (8019918 <USBD_LL_Init+0x94>)
 80198cc:	2200      	movs	r2, #0
 80198ce:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80198d0:	4b11      	ldr	r3, [pc, #68]	; (8019918 <USBD_LL_Init+0x94>)
 80198d2:	2200      	movs	r2, #0
 80198d4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80198d6:	4b10      	ldr	r3, [pc, #64]	; (8019918 <USBD_LL_Init+0x94>)
 80198d8:	2201      	movs	r2, #1
 80198da:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80198dc:	4b0e      	ldr	r3, [pc, #56]	; (8019918 <USBD_LL_Init+0x94>)
 80198de:	2200      	movs	r2, #0
 80198e0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80198e2:	480d      	ldr	r0, [pc, #52]	; (8019918 <USBD_LL_Init+0x94>)
 80198e4:	f7f0 ffd0 	bl	800a888 <HAL_PCD_Init>
 80198e8:	4603      	mov	r3, r0
 80198ea:	2b00      	cmp	r3, #0
 80198ec:	d001      	beq.n	80198f2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80198ee:	f7e9 f929 	bl	8002b44 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80198f2:	2180      	movs	r1, #128	; 0x80
 80198f4:	4808      	ldr	r0, [pc, #32]	; (8019918 <USBD_LL_Init+0x94>)
 80198f6:	f7f2 f92e 	bl	800bb56 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80198fa:	2240      	movs	r2, #64	; 0x40
 80198fc:	2100      	movs	r1, #0
 80198fe:	4806      	ldr	r0, [pc, #24]	; (8019918 <USBD_LL_Init+0x94>)
 8019900:	f7f2 f8e2 	bl	800bac8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8019904:	2280      	movs	r2, #128	; 0x80
 8019906:	2101      	movs	r1, #1
 8019908:	4803      	ldr	r0, [pc, #12]	; (8019918 <USBD_LL_Init+0x94>)
 801990a:	f7f2 f8dd 	bl	800bac8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801990e:	2300      	movs	r3, #0
}
 8019910:	4618      	mov	r0, r3
 8019912:	3708      	adds	r7, #8
 8019914:	46bd      	mov	sp, r7
 8019916:	bd80      	pop	{r7, pc}
 8019918:	20008bc0 	.word	0x20008bc0

0801991c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801991c:	b580      	push	{r7, lr}
 801991e:	b084      	sub	sp, #16
 8019920:	af00      	add	r7, sp, #0
 8019922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019924:	2300      	movs	r3, #0
 8019926:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019928:	2300      	movs	r3, #0
 801992a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801992c:	687b      	ldr	r3, [r7, #4]
 801992e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019932:	4618      	mov	r0, r3
 8019934:	f7f1 f8c5 	bl	800aac2 <HAL_PCD_Start>
 8019938:	4603      	mov	r3, r0
 801993a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801993c:	7bfb      	ldrb	r3, [r7, #15]
 801993e:	4618      	mov	r0, r3
 8019940:	f000 f942 	bl	8019bc8 <USBD_Get_USB_Status>
 8019944:	4603      	mov	r3, r0
 8019946:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019948:	7bbb      	ldrb	r3, [r7, #14]
}
 801994a:	4618      	mov	r0, r3
 801994c:	3710      	adds	r7, #16
 801994e:	46bd      	mov	sp, r7
 8019950:	bd80      	pop	{r7, pc}

08019952 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8019952:	b580      	push	{r7, lr}
 8019954:	b084      	sub	sp, #16
 8019956:	af00      	add	r7, sp, #0
 8019958:	6078      	str	r0, [r7, #4]
 801995a:	4608      	mov	r0, r1
 801995c:	4611      	mov	r1, r2
 801995e:	461a      	mov	r2, r3
 8019960:	4603      	mov	r3, r0
 8019962:	70fb      	strb	r3, [r7, #3]
 8019964:	460b      	mov	r3, r1
 8019966:	70bb      	strb	r3, [r7, #2]
 8019968:	4613      	mov	r3, r2
 801996a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801996c:	2300      	movs	r3, #0
 801996e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019970:	2300      	movs	r3, #0
 8019972:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8019974:	687b      	ldr	r3, [r7, #4]
 8019976:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801997a:	78bb      	ldrb	r3, [r7, #2]
 801997c:	883a      	ldrh	r2, [r7, #0]
 801997e:	78f9      	ldrb	r1, [r7, #3]
 8019980:	f7f1 fca9 	bl	800b2d6 <HAL_PCD_EP_Open>
 8019984:	4603      	mov	r3, r0
 8019986:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019988:	7bfb      	ldrb	r3, [r7, #15]
 801998a:	4618      	mov	r0, r3
 801998c:	f000 f91c 	bl	8019bc8 <USBD_Get_USB_Status>
 8019990:	4603      	mov	r3, r0
 8019992:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019994:	7bbb      	ldrb	r3, [r7, #14]
}
 8019996:	4618      	mov	r0, r3
 8019998:	3710      	adds	r7, #16
 801999a:	46bd      	mov	sp, r7
 801999c:	bd80      	pop	{r7, pc}

0801999e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801999e:	b580      	push	{r7, lr}
 80199a0:	b084      	sub	sp, #16
 80199a2:	af00      	add	r7, sp, #0
 80199a4:	6078      	str	r0, [r7, #4]
 80199a6:	460b      	mov	r3, r1
 80199a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80199aa:	2300      	movs	r3, #0
 80199ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80199ae:	2300      	movs	r3, #0
 80199b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80199b2:	687b      	ldr	r3, [r7, #4]
 80199b4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80199b8:	78fa      	ldrb	r2, [r7, #3]
 80199ba:	4611      	mov	r1, r2
 80199bc:	4618      	mov	r0, r3
 80199be:	f7f1 fcf2 	bl	800b3a6 <HAL_PCD_EP_Close>
 80199c2:	4603      	mov	r3, r0
 80199c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80199c6:	7bfb      	ldrb	r3, [r7, #15]
 80199c8:	4618      	mov	r0, r3
 80199ca:	f000 f8fd 	bl	8019bc8 <USBD_Get_USB_Status>
 80199ce:	4603      	mov	r3, r0
 80199d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80199d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80199d4:	4618      	mov	r0, r3
 80199d6:	3710      	adds	r7, #16
 80199d8:	46bd      	mov	sp, r7
 80199da:	bd80      	pop	{r7, pc}

080199dc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80199dc:	b580      	push	{r7, lr}
 80199de:	b084      	sub	sp, #16
 80199e0:	af00      	add	r7, sp, #0
 80199e2:	6078      	str	r0, [r7, #4]
 80199e4:	460b      	mov	r3, r1
 80199e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80199e8:	2300      	movs	r3, #0
 80199ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80199ec:	2300      	movs	r3, #0
 80199ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80199f0:	687b      	ldr	r3, [r7, #4]
 80199f2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80199f6:	78fa      	ldrb	r2, [r7, #3]
 80199f8:	4611      	mov	r1, r2
 80199fa:	4618      	mov	r0, r3
 80199fc:	f7f1 fdca 	bl	800b594 <HAL_PCD_EP_SetStall>
 8019a00:	4603      	mov	r3, r0
 8019a02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019a04:	7bfb      	ldrb	r3, [r7, #15]
 8019a06:	4618      	mov	r0, r3
 8019a08:	f000 f8de 	bl	8019bc8 <USBD_Get_USB_Status>
 8019a0c:	4603      	mov	r3, r0
 8019a0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019a10:	7bbb      	ldrb	r3, [r7, #14]
}
 8019a12:	4618      	mov	r0, r3
 8019a14:	3710      	adds	r7, #16
 8019a16:	46bd      	mov	sp, r7
 8019a18:	bd80      	pop	{r7, pc}

08019a1a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019a1a:	b580      	push	{r7, lr}
 8019a1c:	b084      	sub	sp, #16
 8019a1e:	af00      	add	r7, sp, #0
 8019a20:	6078      	str	r0, [r7, #4]
 8019a22:	460b      	mov	r3, r1
 8019a24:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019a26:	2300      	movs	r3, #0
 8019a28:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019a2a:	2300      	movs	r3, #0
 8019a2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8019a2e:	687b      	ldr	r3, [r7, #4]
 8019a30:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019a34:	78fa      	ldrb	r2, [r7, #3]
 8019a36:	4611      	mov	r1, r2
 8019a38:	4618      	mov	r0, r3
 8019a3a:	f7f1 fe0f 	bl	800b65c <HAL_PCD_EP_ClrStall>
 8019a3e:	4603      	mov	r3, r0
 8019a40:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019a42:	7bfb      	ldrb	r3, [r7, #15]
 8019a44:	4618      	mov	r0, r3
 8019a46:	f000 f8bf 	bl	8019bc8 <USBD_Get_USB_Status>
 8019a4a:	4603      	mov	r3, r0
 8019a4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019a4e:	7bbb      	ldrb	r3, [r7, #14]
}
 8019a50:	4618      	mov	r0, r3
 8019a52:	3710      	adds	r7, #16
 8019a54:	46bd      	mov	sp, r7
 8019a56:	bd80      	pop	{r7, pc}

08019a58 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019a58:	b480      	push	{r7}
 8019a5a:	b085      	sub	sp, #20
 8019a5c:	af00      	add	r7, sp, #0
 8019a5e:	6078      	str	r0, [r7, #4]
 8019a60:	460b      	mov	r3, r1
 8019a62:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8019a64:	687b      	ldr	r3, [r7, #4]
 8019a66:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019a6a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8019a6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019a70:	2b00      	cmp	r3, #0
 8019a72:	da0b      	bge.n	8019a8c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8019a74:	78fb      	ldrb	r3, [r7, #3]
 8019a76:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8019a7a:	68f9      	ldr	r1, [r7, #12]
 8019a7c:	4613      	mov	r3, r2
 8019a7e:	00db      	lsls	r3, r3, #3
 8019a80:	1a9b      	subs	r3, r3, r2
 8019a82:	009b      	lsls	r3, r3, #2
 8019a84:	440b      	add	r3, r1
 8019a86:	333e      	adds	r3, #62	; 0x3e
 8019a88:	781b      	ldrb	r3, [r3, #0]
 8019a8a:	e00b      	b.n	8019aa4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8019a8c:	78fb      	ldrb	r3, [r7, #3]
 8019a8e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8019a92:	68f9      	ldr	r1, [r7, #12]
 8019a94:	4613      	mov	r3, r2
 8019a96:	00db      	lsls	r3, r3, #3
 8019a98:	1a9b      	subs	r3, r3, r2
 8019a9a:	009b      	lsls	r3, r3, #2
 8019a9c:	440b      	add	r3, r1
 8019a9e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8019aa2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8019aa4:	4618      	mov	r0, r3
 8019aa6:	3714      	adds	r7, #20
 8019aa8:	46bd      	mov	sp, r7
 8019aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019aae:	4770      	bx	lr

08019ab0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8019ab0:	b580      	push	{r7, lr}
 8019ab2:	b084      	sub	sp, #16
 8019ab4:	af00      	add	r7, sp, #0
 8019ab6:	6078      	str	r0, [r7, #4]
 8019ab8:	460b      	mov	r3, r1
 8019aba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019abc:	2300      	movs	r3, #0
 8019abe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019ac0:	2300      	movs	r3, #0
 8019ac2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8019ac4:	687b      	ldr	r3, [r7, #4]
 8019ac6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019aca:	78fa      	ldrb	r2, [r7, #3]
 8019acc:	4611      	mov	r1, r2
 8019ace:	4618      	mov	r0, r3
 8019ad0:	f7f1 fbdc 	bl	800b28c <HAL_PCD_SetAddress>
 8019ad4:	4603      	mov	r3, r0
 8019ad6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019ad8:	7bfb      	ldrb	r3, [r7, #15]
 8019ada:	4618      	mov	r0, r3
 8019adc:	f000 f874 	bl	8019bc8 <USBD_Get_USB_Status>
 8019ae0:	4603      	mov	r3, r0
 8019ae2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019ae4:	7bbb      	ldrb	r3, [r7, #14]
}
 8019ae6:	4618      	mov	r0, r3
 8019ae8:	3710      	adds	r7, #16
 8019aea:	46bd      	mov	sp, r7
 8019aec:	bd80      	pop	{r7, pc}

08019aee <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8019aee:	b580      	push	{r7, lr}
 8019af0:	b086      	sub	sp, #24
 8019af2:	af00      	add	r7, sp, #0
 8019af4:	60f8      	str	r0, [r7, #12]
 8019af6:	607a      	str	r2, [r7, #4]
 8019af8:	603b      	str	r3, [r7, #0]
 8019afa:	460b      	mov	r3, r1
 8019afc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019afe:	2300      	movs	r3, #0
 8019b00:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019b02:	2300      	movs	r3, #0
 8019b04:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8019b06:	68fb      	ldr	r3, [r7, #12]
 8019b08:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8019b0c:	7af9      	ldrb	r1, [r7, #11]
 8019b0e:	683b      	ldr	r3, [r7, #0]
 8019b10:	687a      	ldr	r2, [r7, #4]
 8019b12:	f7f1 fcf5 	bl	800b500 <HAL_PCD_EP_Transmit>
 8019b16:	4603      	mov	r3, r0
 8019b18:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019b1a:	7dfb      	ldrb	r3, [r7, #23]
 8019b1c:	4618      	mov	r0, r3
 8019b1e:	f000 f853 	bl	8019bc8 <USBD_Get_USB_Status>
 8019b22:	4603      	mov	r3, r0
 8019b24:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8019b26:	7dbb      	ldrb	r3, [r7, #22]
}
 8019b28:	4618      	mov	r0, r3
 8019b2a:	3718      	adds	r7, #24
 8019b2c:	46bd      	mov	sp, r7
 8019b2e:	bd80      	pop	{r7, pc}

08019b30 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8019b30:	b580      	push	{r7, lr}
 8019b32:	b086      	sub	sp, #24
 8019b34:	af00      	add	r7, sp, #0
 8019b36:	60f8      	str	r0, [r7, #12]
 8019b38:	607a      	str	r2, [r7, #4]
 8019b3a:	603b      	str	r3, [r7, #0]
 8019b3c:	460b      	mov	r3, r1
 8019b3e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019b40:	2300      	movs	r3, #0
 8019b42:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019b44:	2300      	movs	r3, #0
 8019b46:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8019b48:	68fb      	ldr	r3, [r7, #12]
 8019b4a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8019b4e:	7af9      	ldrb	r1, [r7, #11]
 8019b50:	683b      	ldr	r3, [r7, #0]
 8019b52:	687a      	ldr	r2, [r7, #4]
 8019b54:	f7f1 fc71 	bl	800b43a <HAL_PCD_EP_Receive>
 8019b58:	4603      	mov	r3, r0
 8019b5a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019b5c:	7dfb      	ldrb	r3, [r7, #23]
 8019b5e:	4618      	mov	r0, r3
 8019b60:	f000 f832 	bl	8019bc8 <USBD_Get_USB_Status>
 8019b64:	4603      	mov	r3, r0
 8019b66:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8019b68:	7dbb      	ldrb	r3, [r7, #22]
}
 8019b6a:	4618      	mov	r0, r3
 8019b6c:	3718      	adds	r7, #24
 8019b6e:	46bd      	mov	sp, r7
 8019b70:	bd80      	pop	{r7, pc}

08019b72 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019b72:	b580      	push	{r7, lr}
 8019b74:	b082      	sub	sp, #8
 8019b76:	af00      	add	r7, sp, #0
 8019b78:	6078      	str	r0, [r7, #4]
 8019b7a:	460b      	mov	r3, r1
 8019b7c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8019b7e:	687b      	ldr	r3, [r7, #4]
 8019b80:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019b84:	78fa      	ldrb	r2, [r7, #3]
 8019b86:	4611      	mov	r1, r2
 8019b88:	4618      	mov	r0, r3
 8019b8a:	f7f1 fca1 	bl	800b4d0 <HAL_PCD_EP_GetRxCount>
 8019b8e:	4603      	mov	r3, r0
}
 8019b90:	4618      	mov	r0, r3
 8019b92:	3708      	adds	r7, #8
 8019b94:	46bd      	mov	sp, r7
 8019b96:	bd80      	pop	{r7, pc}

08019b98 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8019b98:	b480      	push	{r7}
 8019b9a:	b083      	sub	sp, #12
 8019b9c:	af00      	add	r7, sp, #0
 8019b9e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8019ba0:	4b03      	ldr	r3, [pc, #12]	; (8019bb0 <USBD_static_malloc+0x18>)
}
 8019ba2:	4618      	mov	r0, r3
 8019ba4:	370c      	adds	r7, #12
 8019ba6:	46bd      	mov	sp, r7
 8019ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bac:	4770      	bx	lr
 8019bae:	bf00      	nop
 8019bb0:	20005c88 	.word	0x20005c88

08019bb4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8019bb4:	b480      	push	{r7}
 8019bb6:	b083      	sub	sp, #12
 8019bb8:	af00      	add	r7, sp, #0
 8019bba:	6078      	str	r0, [r7, #4]

}
 8019bbc:	bf00      	nop
 8019bbe:	370c      	adds	r7, #12
 8019bc0:	46bd      	mov	sp, r7
 8019bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bc6:	4770      	bx	lr

08019bc8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8019bc8:	b480      	push	{r7}
 8019bca:	b085      	sub	sp, #20
 8019bcc:	af00      	add	r7, sp, #0
 8019bce:	4603      	mov	r3, r0
 8019bd0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019bd2:	2300      	movs	r3, #0
 8019bd4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8019bd6:	79fb      	ldrb	r3, [r7, #7]
 8019bd8:	2b03      	cmp	r3, #3
 8019bda:	d817      	bhi.n	8019c0c <USBD_Get_USB_Status+0x44>
 8019bdc:	a201      	add	r2, pc, #4	; (adr r2, 8019be4 <USBD_Get_USB_Status+0x1c>)
 8019bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019be2:	bf00      	nop
 8019be4:	08019bf5 	.word	0x08019bf5
 8019be8:	08019bfb 	.word	0x08019bfb
 8019bec:	08019c01 	.word	0x08019c01
 8019bf0:	08019c07 	.word	0x08019c07
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8019bf4:	2300      	movs	r3, #0
 8019bf6:	73fb      	strb	r3, [r7, #15]
    break;
 8019bf8:	e00b      	b.n	8019c12 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8019bfa:	2303      	movs	r3, #3
 8019bfc:	73fb      	strb	r3, [r7, #15]
    break;
 8019bfe:	e008      	b.n	8019c12 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8019c00:	2301      	movs	r3, #1
 8019c02:	73fb      	strb	r3, [r7, #15]
    break;
 8019c04:	e005      	b.n	8019c12 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8019c06:	2303      	movs	r3, #3
 8019c08:	73fb      	strb	r3, [r7, #15]
    break;
 8019c0a:	e002      	b.n	8019c12 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8019c0c:	2303      	movs	r3, #3
 8019c0e:	73fb      	strb	r3, [r7, #15]
    break;
 8019c10:	bf00      	nop
  }
  return usb_status;
 8019c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8019c14:	4618      	mov	r0, r3
 8019c16:	3714      	adds	r7, #20
 8019c18:	46bd      	mov	sp, r7
 8019c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c1e:	4770      	bx	lr

08019c20 <_Znwj>:
 8019c20:	2801      	cmp	r0, #1
 8019c22:	bf38      	it	cc
 8019c24:	2001      	movcc	r0, #1
 8019c26:	b510      	push	{r4, lr}
 8019c28:	4604      	mov	r4, r0
 8019c2a:	4620      	mov	r0, r4
 8019c2c:	f001 fa24 	bl	801b078 <malloc>
 8019c30:	b930      	cbnz	r0, 8019c40 <_Znwj+0x20>
 8019c32:	f000 f81b 	bl	8019c6c <_ZSt15get_new_handlerv>
 8019c36:	b908      	cbnz	r0, 8019c3c <_Znwj+0x1c>
 8019c38:	f000 ffd4 	bl	801abe4 <abort>
 8019c3c:	4780      	blx	r0
 8019c3e:	e7f4      	b.n	8019c2a <_Znwj+0xa>
 8019c40:	bd10      	pop	{r4, pc}

08019c42 <__cxa_pure_virtual>:
 8019c42:	b508      	push	{r3, lr}
 8019c44:	f000 f80c 	bl	8019c60 <_ZSt9terminatev>

08019c48 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8019c48:	b508      	push	{r3, lr}
 8019c4a:	4780      	blx	r0
 8019c4c:	f000 ffca 	bl	801abe4 <abort>

08019c50 <_ZSt13get_terminatev>:
 8019c50:	4b02      	ldr	r3, [pc, #8]	; (8019c5c <_ZSt13get_terminatev+0xc>)
 8019c52:	6818      	ldr	r0, [r3, #0]
 8019c54:	f3bf 8f5b 	dmb	ish
 8019c58:	4770      	bx	lr
 8019c5a:	bf00      	nop
 8019c5c:	200001f4 	.word	0x200001f4

08019c60 <_ZSt9terminatev>:
 8019c60:	b508      	push	{r3, lr}
 8019c62:	f7ff fff5 	bl	8019c50 <_ZSt13get_terminatev>
 8019c66:	f7ff ffef 	bl	8019c48 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

08019c6c <_ZSt15get_new_handlerv>:
 8019c6c:	4b02      	ldr	r3, [pc, #8]	; (8019c78 <_ZSt15get_new_handlerv+0xc>)
 8019c6e:	6818      	ldr	r0, [r3, #0]
 8019c70:	f3bf 8f5b 	dmb	ish
 8019c74:	4770      	bx	lr
 8019c76:	bf00      	nop
 8019c78:	20005ea8 	.word	0x20005ea8

08019c7c <pow>:
 8019c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019c80:	ec59 8b10 	vmov	r8, r9, d0
 8019c84:	ec57 6b11 	vmov	r6, r7, d1
 8019c88:	f000 f8a6 	bl	8019dd8 <__ieee754_pow>
 8019c8c:	4b4e      	ldr	r3, [pc, #312]	; (8019dc8 <pow+0x14c>)
 8019c8e:	f993 3000 	ldrsb.w	r3, [r3]
 8019c92:	3301      	adds	r3, #1
 8019c94:	ec55 4b10 	vmov	r4, r5, d0
 8019c98:	d015      	beq.n	8019cc6 <pow+0x4a>
 8019c9a:	4632      	mov	r2, r6
 8019c9c:	463b      	mov	r3, r7
 8019c9e:	4630      	mov	r0, r6
 8019ca0:	4639      	mov	r1, r7
 8019ca2:	f7e6 ff63 	bl	8000b6c <__aeabi_dcmpun>
 8019ca6:	b970      	cbnz	r0, 8019cc6 <pow+0x4a>
 8019ca8:	4642      	mov	r2, r8
 8019caa:	464b      	mov	r3, r9
 8019cac:	4640      	mov	r0, r8
 8019cae:	4649      	mov	r1, r9
 8019cb0:	f7e6 ff5c 	bl	8000b6c <__aeabi_dcmpun>
 8019cb4:	2200      	movs	r2, #0
 8019cb6:	2300      	movs	r3, #0
 8019cb8:	b148      	cbz	r0, 8019cce <pow+0x52>
 8019cba:	4630      	mov	r0, r6
 8019cbc:	4639      	mov	r1, r7
 8019cbe:	f7e6 ff23 	bl	8000b08 <__aeabi_dcmpeq>
 8019cc2:	2800      	cmp	r0, #0
 8019cc4:	d17d      	bne.n	8019dc2 <pow+0x146>
 8019cc6:	ec45 4b10 	vmov	d0, r4, r5
 8019cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019cce:	4640      	mov	r0, r8
 8019cd0:	4649      	mov	r1, r9
 8019cd2:	f7e6 ff19 	bl	8000b08 <__aeabi_dcmpeq>
 8019cd6:	b1e0      	cbz	r0, 8019d12 <pow+0x96>
 8019cd8:	2200      	movs	r2, #0
 8019cda:	2300      	movs	r3, #0
 8019cdc:	4630      	mov	r0, r6
 8019cde:	4639      	mov	r1, r7
 8019ce0:	f7e6 ff12 	bl	8000b08 <__aeabi_dcmpeq>
 8019ce4:	2800      	cmp	r0, #0
 8019ce6:	d16c      	bne.n	8019dc2 <pow+0x146>
 8019ce8:	ec47 6b10 	vmov	d0, r6, r7
 8019cec:	f000 fe53 	bl	801a996 <finite>
 8019cf0:	2800      	cmp	r0, #0
 8019cf2:	d0e8      	beq.n	8019cc6 <pow+0x4a>
 8019cf4:	2200      	movs	r2, #0
 8019cf6:	2300      	movs	r3, #0
 8019cf8:	4630      	mov	r0, r6
 8019cfa:	4639      	mov	r1, r7
 8019cfc:	f7e6 ff0e 	bl	8000b1c <__aeabi_dcmplt>
 8019d00:	2800      	cmp	r0, #0
 8019d02:	d0e0      	beq.n	8019cc6 <pow+0x4a>
 8019d04:	f000 ff76 	bl	801abf4 <__errno>
 8019d08:	2321      	movs	r3, #33	; 0x21
 8019d0a:	6003      	str	r3, [r0, #0]
 8019d0c:	2400      	movs	r4, #0
 8019d0e:	4d2f      	ldr	r5, [pc, #188]	; (8019dcc <pow+0x150>)
 8019d10:	e7d9      	b.n	8019cc6 <pow+0x4a>
 8019d12:	ec45 4b10 	vmov	d0, r4, r5
 8019d16:	f000 fe3e 	bl	801a996 <finite>
 8019d1a:	bbb8      	cbnz	r0, 8019d8c <pow+0x110>
 8019d1c:	ec49 8b10 	vmov	d0, r8, r9
 8019d20:	f000 fe39 	bl	801a996 <finite>
 8019d24:	b390      	cbz	r0, 8019d8c <pow+0x110>
 8019d26:	ec47 6b10 	vmov	d0, r6, r7
 8019d2a:	f000 fe34 	bl	801a996 <finite>
 8019d2e:	b368      	cbz	r0, 8019d8c <pow+0x110>
 8019d30:	4622      	mov	r2, r4
 8019d32:	462b      	mov	r3, r5
 8019d34:	4620      	mov	r0, r4
 8019d36:	4629      	mov	r1, r5
 8019d38:	f7e6 ff18 	bl	8000b6c <__aeabi_dcmpun>
 8019d3c:	b160      	cbz	r0, 8019d58 <pow+0xdc>
 8019d3e:	f000 ff59 	bl	801abf4 <__errno>
 8019d42:	2321      	movs	r3, #33	; 0x21
 8019d44:	6003      	str	r3, [r0, #0]
 8019d46:	2200      	movs	r2, #0
 8019d48:	2300      	movs	r3, #0
 8019d4a:	4610      	mov	r0, r2
 8019d4c:	4619      	mov	r1, r3
 8019d4e:	f7e6 fd9d 	bl	800088c <__aeabi_ddiv>
 8019d52:	4604      	mov	r4, r0
 8019d54:	460d      	mov	r5, r1
 8019d56:	e7b6      	b.n	8019cc6 <pow+0x4a>
 8019d58:	f000 ff4c 	bl	801abf4 <__errno>
 8019d5c:	2322      	movs	r3, #34	; 0x22
 8019d5e:	6003      	str	r3, [r0, #0]
 8019d60:	2200      	movs	r2, #0
 8019d62:	2300      	movs	r3, #0
 8019d64:	4640      	mov	r0, r8
 8019d66:	4649      	mov	r1, r9
 8019d68:	f7e6 fed8 	bl	8000b1c <__aeabi_dcmplt>
 8019d6c:	2400      	movs	r4, #0
 8019d6e:	b158      	cbz	r0, 8019d88 <pow+0x10c>
 8019d70:	ec47 6b10 	vmov	d0, r6, r7
 8019d74:	f000 fe24 	bl	801a9c0 <rint>
 8019d78:	4632      	mov	r2, r6
 8019d7a:	ec51 0b10 	vmov	r0, r1, d0
 8019d7e:	463b      	mov	r3, r7
 8019d80:	f7e6 fec2 	bl	8000b08 <__aeabi_dcmpeq>
 8019d84:	2800      	cmp	r0, #0
 8019d86:	d0c2      	beq.n	8019d0e <pow+0x92>
 8019d88:	4d11      	ldr	r5, [pc, #68]	; (8019dd0 <pow+0x154>)
 8019d8a:	e79c      	b.n	8019cc6 <pow+0x4a>
 8019d8c:	2200      	movs	r2, #0
 8019d8e:	2300      	movs	r3, #0
 8019d90:	4620      	mov	r0, r4
 8019d92:	4629      	mov	r1, r5
 8019d94:	f7e6 feb8 	bl	8000b08 <__aeabi_dcmpeq>
 8019d98:	2800      	cmp	r0, #0
 8019d9a:	d094      	beq.n	8019cc6 <pow+0x4a>
 8019d9c:	ec49 8b10 	vmov	d0, r8, r9
 8019da0:	f000 fdf9 	bl	801a996 <finite>
 8019da4:	2800      	cmp	r0, #0
 8019da6:	d08e      	beq.n	8019cc6 <pow+0x4a>
 8019da8:	ec47 6b10 	vmov	d0, r6, r7
 8019dac:	f000 fdf3 	bl	801a996 <finite>
 8019db0:	2800      	cmp	r0, #0
 8019db2:	d088      	beq.n	8019cc6 <pow+0x4a>
 8019db4:	f000 ff1e 	bl	801abf4 <__errno>
 8019db8:	2322      	movs	r3, #34	; 0x22
 8019dba:	6003      	str	r3, [r0, #0]
 8019dbc:	2400      	movs	r4, #0
 8019dbe:	2500      	movs	r5, #0
 8019dc0:	e781      	b.n	8019cc6 <pow+0x4a>
 8019dc2:	4d04      	ldr	r5, [pc, #16]	; (8019dd4 <pow+0x158>)
 8019dc4:	2400      	movs	r4, #0
 8019dc6:	e77e      	b.n	8019cc6 <pow+0x4a>
 8019dc8:	200001f8 	.word	0x200001f8
 8019dcc:	fff00000 	.word	0xfff00000
 8019dd0:	7ff00000 	.word	0x7ff00000
 8019dd4:	3ff00000 	.word	0x3ff00000

08019dd8 <__ieee754_pow>:
 8019dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019ddc:	ed2d 8b06 	vpush	{d8-d10}
 8019de0:	b08d      	sub	sp, #52	; 0x34
 8019de2:	ed8d 1b02 	vstr	d1, [sp, #8]
 8019de6:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8019dea:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8019dee:	ea56 0100 	orrs.w	r1, r6, r0
 8019df2:	ec53 2b10 	vmov	r2, r3, d0
 8019df6:	f000 84d1 	beq.w	801a79c <__ieee754_pow+0x9c4>
 8019dfa:	497f      	ldr	r1, [pc, #508]	; (8019ff8 <__ieee754_pow+0x220>)
 8019dfc:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8019e00:	428c      	cmp	r4, r1
 8019e02:	ee10 8a10 	vmov	r8, s0
 8019e06:	4699      	mov	r9, r3
 8019e08:	dc09      	bgt.n	8019e1e <__ieee754_pow+0x46>
 8019e0a:	d103      	bne.n	8019e14 <__ieee754_pow+0x3c>
 8019e0c:	b97a      	cbnz	r2, 8019e2e <__ieee754_pow+0x56>
 8019e0e:	42a6      	cmp	r6, r4
 8019e10:	dd02      	ble.n	8019e18 <__ieee754_pow+0x40>
 8019e12:	e00c      	b.n	8019e2e <__ieee754_pow+0x56>
 8019e14:	428e      	cmp	r6, r1
 8019e16:	dc02      	bgt.n	8019e1e <__ieee754_pow+0x46>
 8019e18:	428e      	cmp	r6, r1
 8019e1a:	d110      	bne.n	8019e3e <__ieee754_pow+0x66>
 8019e1c:	b178      	cbz	r0, 8019e3e <__ieee754_pow+0x66>
 8019e1e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8019e22:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8019e26:	ea54 0308 	orrs.w	r3, r4, r8
 8019e2a:	f000 84b7 	beq.w	801a79c <__ieee754_pow+0x9c4>
 8019e2e:	4873      	ldr	r0, [pc, #460]	; (8019ffc <__ieee754_pow+0x224>)
 8019e30:	b00d      	add	sp, #52	; 0x34
 8019e32:	ecbd 8b06 	vpop	{d8-d10}
 8019e36:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019e3a:	f000 bdb9 	b.w	801a9b0 <nan>
 8019e3e:	f1b9 0f00 	cmp.w	r9, #0
 8019e42:	da36      	bge.n	8019eb2 <__ieee754_pow+0xda>
 8019e44:	496e      	ldr	r1, [pc, #440]	; (801a000 <__ieee754_pow+0x228>)
 8019e46:	428e      	cmp	r6, r1
 8019e48:	dc51      	bgt.n	8019eee <__ieee754_pow+0x116>
 8019e4a:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8019e4e:	428e      	cmp	r6, r1
 8019e50:	f340 84af 	ble.w	801a7b2 <__ieee754_pow+0x9da>
 8019e54:	1531      	asrs	r1, r6, #20
 8019e56:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8019e5a:	2914      	cmp	r1, #20
 8019e5c:	dd0f      	ble.n	8019e7e <__ieee754_pow+0xa6>
 8019e5e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8019e62:	fa20 fc01 	lsr.w	ip, r0, r1
 8019e66:	fa0c f101 	lsl.w	r1, ip, r1
 8019e6a:	4281      	cmp	r1, r0
 8019e6c:	f040 84a1 	bne.w	801a7b2 <__ieee754_pow+0x9da>
 8019e70:	f00c 0c01 	and.w	ip, ip, #1
 8019e74:	f1cc 0102 	rsb	r1, ip, #2
 8019e78:	9100      	str	r1, [sp, #0]
 8019e7a:	b180      	cbz	r0, 8019e9e <__ieee754_pow+0xc6>
 8019e7c:	e059      	b.n	8019f32 <__ieee754_pow+0x15a>
 8019e7e:	2800      	cmp	r0, #0
 8019e80:	d155      	bne.n	8019f2e <__ieee754_pow+0x156>
 8019e82:	f1c1 0114 	rsb	r1, r1, #20
 8019e86:	fa46 fc01 	asr.w	ip, r6, r1
 8019e8a:	fa0c f101 	lsl.w	r1, ip, r1
 8019e8e:	42b1      	cmp	r1, r6
 8019e90:	f040 848c 	bne.w	801a7ac <__ieee754_pow+0x9d4>
 8019e94:	f00c 0c01 	and.w	ip, ip, #1
 8019e98:	f1cc 0102 	rsb	r1, ip, #2
 8019e9c:	9100      	str	r1, [sp, #0]
 8019e9e:	4959      	ldr	r1, [pc, #356]	; (801a004 <__ieee754_pow+0x22c>)
 8019ea0:	428e      	cmp	r6, r1
 8019ea2:	d12d      	bne.n	8019f00 <__ieee754_pow+0x128>
 8019ea4:	2f00      	cmp	r7, #0
 8019ea6:	da79      	bge.n	8019f9c <__ieee754_pow+0x1c4>
 8019ea8:	4956      	ldr	r1, [pc, #344]	; (801a004 <__ieee754_pow+0x22c>)
 8019eaa:	2000      	movs	r0, #0
 8019eac:	f7e6 fcee 	bl	800088c <__aeabi_ddiv>
 8019eb0:	e016      	b.n	8019ee0 <__ieee754_pow+0x108>
 8019eb2:	2100      	movs	r1, #0
 8019eb4:	9100      	str	r1, [sp, #0]
 8019eb6:	2800      	cmp	r0, #0
 8019eb8:	d13b      	bne.n	8019f32 <__ieee754_pow+0x15a>
 8019eba:	494f      	ldr	r1, [pc, #316]	; (8019ff8 <__ieee754_pow+0x220>)
 8019ebc:	428e      	cmp	r6, r1
 8019ebe:	d1ee      	bne.n	8019e9e <__ieee754_pow+0xc6>
 8019ec0:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8019ec4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8019ec8:	ea53 0308 	orrs.w	r3, r3, r8
 8019ecc:	f000 8466 	beq.w	801a79c <__ieee754_pow+0x9c4>
 8019ed0:	4b4d      	ldr	r3, [pc, #308]	; (801a008 <__ieee754_pow+0x230>)
 8019ed2:	429c      	cmp	r4, r3
 8019ed4:	dd0d      	ble.n	8019ef2 <__ieee754_pow+0x11a>
 8019ed6:	2f00      	cmp	r7, #0
 8019ed8:	f280 8464 	bge.w	801a7a4 <__ieee754_pow+0x9cc>
 8019edc:	2000      	movs	r0, #0
 8019ede:	2100      	movs	r1, #0
 8019ee0:	ec41 0b10 	vmov	d0, r0, r1
 8019ee4:	b00d      	add	sp, #52	; 0x34
 8019ee6:	ecbd 8b06 	vpop	{d8-d10}
 8019eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019eee:	2102      	movs	r1, #2
 8019ef0:	e7e0      	b.n	8019eb4 <__ieee754_pow+0xdc>
 8019ef2:	2f00      	cmp	r7, #0
 8019ef4:	daf2      	bge.n	8019edc <__ieee754_pow+0x104>
 8019ef6:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8019efa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8019efe:	e7ef      	b.n	8019ee0 <__ieee754_pow+0x108>
 8019f00:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8019f04:	d104      	bne.n	8019f10 <__ieee754_pow+0x138>
 8019f06:	4610      	mov	r0, r2
 8019f08:	4619      	mov	r1, r3
 8019f0a:	f7e6 fb95 	bl	8000638 <__aeabi_dmul>
 8019f0e:	e7e7      	b.n	8019ee0 <__ieee754_pow+0x108>
 8019f10:	493e      	ldr	r1, [pc, #248]	; (801a00c <__ieee754_pow+0x234>)
 8019f12:	428f      	cmp	r7, r1
 8019f14:	d10d      	bne.n	8019f32 <__ieee754_pow+0x15a>
 8019f16:	f1b9 0f00 	cmp.w	r9, #0
 8019f1a:	db0a      	blt.n	8019f32 <__ieee754_pow+0x15a>
 8019f1c:	ec43 2b10 	vmov	d0, r2, r3
 8019f20:	b00d      	add	sp, #52	; 0x34
 8019f22:	ecbd 8b06 	vpop	{d8-d10}
 8019f26:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019f2a:	f000 bc77 	b.w	801a81c <__ieee754_sqrt>
 8019f2e:	2100      	movs	r1, #0
 8019f30:	9100      	str	r1, [sp, #0]
 8019f32:	ec43 2b10 	vmov	d0, r2, r3
 8019f36:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019f3a:	f000 fd23 	bl	801a984 <fabs>
 8019f3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019f42:	ec51 0b10 	vmov	r0, r1, d0
 8019f46:	f1b8 0f00 	cmp.w	r8, #0
 8019f4a:	d12a      	bne.n	8019fa2 <__ieee754_pow+0x1ca>
 8019f4c:	b12c      	cbz	r4, 8019f5a <__ieee754_pow+0x182>
 8019f4e:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 801a004 <__ieee754_pow+0x22c>
 8019f52:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8019f56:	45e6      	cmp	lr, ip
 8019f58:	d123      	bne.n	8019fa2 <__ieee754_pow+0x1ca>
 8019f5a:	2f00      	cmp	r7, #0
 8019f5c:	da05      	bge.n	8019f6a <__ieee754_pow+0x192>
 8019f5e:	4602      	mov	r2, r0
 8019f60:	460b      	mov	r3, r1
 8019f62:	2000      	movs	r0, #0
 8019f64:	4927      	ldr	r1, [pc, #156]	; (801a004 <__ieee754_pow+0x22c>)
 8019f66:	f7e6 fc91 	bl	800088c <__aeabi_ddiv>
 8019f6a:	f1b9 0f00 	cmp.w	r9, #0
 8019f6e:	dab7      	bge.n	8019ee0 <__ieee754_pow+0x108>
 8019f70:	9b00      	ldr	r3, [sp, #0]
 8019f72:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8019f76:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8019f7a:	4323      	orrs	r3, r4
 8019f7c:	d108      	bne.n	8019f90 <__ieee754_pow+0x1b8>
 8019f7e:	4602      	mov	r2, r0
 8019f80:	460b      	mov	r3, r1
 8019f82:	4610      	mov	r0, r2
 8019f84:	4619      	mov	r1, r3
 8019f86:	f7e6 f99f 	bl	80002c8 <__aeabi_dsub>
 8019f8a:	4602      	mov	r2, r0
 8019f8c:	460b      	mov	r3, r1
 8019f8e:	e78d      	b.n	8019eac <__ieee754_pow+0xd4>
 8019f90:	9b00      	ldr	r3, [sp, #0]
 8019f92:	2b01      	cmp	r3, #1
 8019f94:	d1a4      	bne.n	8019ee0 <__ieee754_pow+0x108>
 8019f96:	4602      	mov	r2, r0
 8019f98:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019f9c:	4610      	mov	r0, r2
 8019f9e:	4619      	mov	r1, r3
 8019fa0:	e79e      	b.n	8019ee0 <__ieee754_pow+0x108>
 8019fa2:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8019fa6:	f10c 35ff 	add.w	r5, ip, #4294967295
 8019faa:	950a      	str	r5, [sp, #40]	; 0x28
 8019fac:	9d00      	ldr	r5, [sp, #0]
 8019fae:	46ac      	mov	ip, r5
 8019fb0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8019fb2:	ea5c 0505 	orrs.w	r5, ip, r5
 8019fb6:	d0e4      	beq.n	8019f82 <__ieee754_pow+0x1aa>
 8019fb8:	4b15      	ldr	r3, [pc, #84]	; (801a010 <__ieee754_pow+0x238>)
 8019fba:	429e      	cmp	r6, r3
 8019fbc:	f340 80fc 	ble.w	801a1b8 <__ieee754_pow+0x3e0>
 8019fc0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8019fc4:	429e      	cmp	r6, r3
 8019fc6:	4b10      	ldr	r3, [pc, #64]	; (801a008 <__ieee754_pow+0x230>)
 8019fc8:	dd07      	ble.n	8019fda <__ieee754_pow+0x202>
 8019fca:	429c      	cmp	r4, r3
 8019fcc:	dc0a      	bgt.n	8019fe4 <__ieee754_pow+0x20c>
 8019fce:	2f00      	cmp	r7, #0
 8019fd0:	da84      	bge.n	8019edc <__ieee754_pow+0x104>
 8019fd2:	a307      	add	r3, pc, #28	; (adr r3, 8019ff0 <__ieee754_pow+0x218>)
 8019fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019fd8:	e795      	b.n	8019f06 <__ieee754_pow+0x12e>
 8019fda:	429c      	cmp	r4, r3
 8019fdc:	dbf7      	blt.n	8019fce <__ieee754_pow+0x1f6>
 8019fde:	4b09      	ldr	r3, [pc, #36]	; (801a004 <__ieee754_pow+0x22c>)
 8019fe0:	429c      	cmp	r4, r3
 8019fe2:	dd17      	ble.n	801a014 <__ieee754_pow+0x23c>
 8019fe4:	2f00      	cmp	r7, #0
 8019fe6:	dcf4      	bgt.n	8019fd2 <__ieee754_pow+0x1fa>
 8019fe8:	e778      	b.n	8019edc <__ieee754_pow+0x104>
 8019fea:	bf00      	nop
 8019fec:	f3af 8000 	nop.w
 8019ff0:	8800759c 	.word	0x8800759c
 8019ff4:	7e37e43c 	.word	0x7e37e43c
 8019ff8:	7ff00000 	.word	0x7ff00000
 8019ffc:	08022f2f 	.word	0x08022f2f
 801a000:	433fffff 	.word	0x433fffff
 801a004:	3ff00000 	.word	0x3ff00000
 801a008:	3fefffff 	.word	0x3fefffff
 801a00c:	3fe00000 	.word	0x3fe00000
 801a010:	41e00000 	.word	0x41e00000
 801a014:	4b64      	ldr	r3, [pc, #400]	; (801a1a8 <__ieee754_pow+0x3d0>)
 801a016:	2200      	movs	r2, #0
 801a018:	f7e6 f956 	bl	80002c8 <__aeabi_dsub>
 801a01c:	a356      	add	r3, pc, #344	; (adr r3, 801a178 <__ieee754_pow+0x3a0>)
 801a01e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a022:	4604      	mov	r4, r0
 801a024:	460d      	mov	r5, r1
 801a026:	f7e6 fb07 	bl	8000638 <__aeabi_dmul>
 801a02a:	a355      	add	r3, pc, #340	; (adr r3, 801a180 <__ieee754_pow+0x3a8>)
 801a02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a030:	4606      	mov	r6, r0
 801a032:	460f      	mov	r7, r1
 801a034:	4620      	mov	r0, r4
 801a036:	4629      	mov	r1, r5
 801a038:	f7e6 fafe 	bl	8000638 <__aeabi_dmul>
 801a03c:	4b5b      	ldr	r3, [pc, #364]	; (801a1ac <__ieee754_pow+0x3d4>)
 801a03e:	4682      	mov	sl, r0
 801a040:	468b      	mov	fp, r1
 801a042:	2200      	movs	r2, #0
 801a044:	4620      	mov	r0, r4
 801a046:	4629      	mov	r1, r5
 801a048:	f7e6 faf6 	bl	8000638 <__aeabi_dmul>
 801a04c:	4602      	mov	r2, r0
 801a04e:	460b      	mov	r3, r1
 801a050:	a14d      	add	r1, pc, #308	; (adr r1, 801a188 <__ieee754_pow+0x3b0>)
 801a052:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a056:	f7e6 f937 	bl	80002c8 <__aeabi_dsub>
 801a05a:	4622      	mov	r2, r4
 801a05c:	462b      	mov	r3, r5
 801a05e:	f7e6 faeb 	bl	8000638 <__aeabi_dmul>
 801a062:	4602      	mov	r2, r0
 801a064:	460b      	mov	r3, r1
 801a066:	2000      	movs	r0, #0
 801a068:	4951      	ldr	r1, [pc, #324]	; (801a1b0 <__ieee754_pow+0x3d8>)
 801a06a:	f7e6 f92d 	bl	80002c8 <__aeabi_dsub>
 801a06e:	4622      	mov	r2, r4
 801a070:	4680      	mov	r8, r0
 801a072:	4689      	mov	r9, r1
 801a074:	462b      	mov	r3, r5
 801a076:	4620      	mov	r0, r4
 801a078:	4629      	mov	r1, r5
 801a07a:	f7e6 fadd 	bl	8000638 <__aeabi_dmul>
 801a07e:	4602      	mov	r2, r0
 801a080:	460b      	mov	r3, r1
 801a082:	4640      	mov	r0, r8
 801a084:	4649      	mov	r1, r9
 801a086:	f7e6 fad7 	bl	8000638 <__aeabi_dmul>
 801a08a:	a341      	add	r3, pc, #260	; (adr r3, 801a190 <__ieee754_pow+0x3b8>)
 801a08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a090:	f7e6 fad2 	bl	8000638 <__aeabi_dmul>
 801a094:	4602      	mov	r2, r0
 801a096:	460b      	mov	r3, r1
 801a098:	4650      	mov	r0, sl
 801a09a:	4659      	mov	r1, fp
 801a09c:	f7e6 f914 	bl	80002c8 <__aeabi_dsub>
 801a0a0:	4602      	mov	r2, r0
 801a0a2:	460b      	mov	r3, r1
 801a0a4:	4680      	mov	r8, r0
 801a0a6:	4689      	mov	r9, r1
 801a0a8:	4630      	mov	r0, r6
 801a0aa:	4639      	mov	r1, r7
 801a0ac:	f7e6 f90e 	bl	80002cc <__adddf3>
 801a0b0:	2400      	movs	r4, #0
 801a0b2:	4632      	mov	r2, r6
 801a0b4:	463b      	mov	r3, r7
 801a0b6:	4620      	mov	r0, r4
 801a0b8:	460d      	mov	r5, r1
 801a0ba:	f7e6 f905 	bl	80002c8 <__aeabi_dsub>
 801a0be:	4602      	mov	r2, r0
 801a0c0:	460b      	mov	r3, r1
 801a0c2:	4640      	mov	r0, r8
 801a0c4:	4649      	mov	r1, r9
 801a0c6:	f7e6 f8ff 	bl	80002c8 <__aeabi_dsub>
 801a0ca:	9b00      	ldr	r3, [sp, #0]
 801a0cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a0ce:	3b01      	subs	r3, #1
 801a0d0:	4313      	orrs	r3, r2
 801a0d2:	4682      	mov	sl, r0
 801a0d4:	468b      	mov	fp, r1
 801a0d6:	f040 81f1 	bne.w	801a4bc <__ieee754_pow+0x6e4>
 801a0da:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 801a198 <__ieee754_pow+0x3c0>
 801a0de:	eeb0 8a47 	vmov.f32	s16, s14
 801a0e2:	eef0 8a67 	vmov.f32	s17, s15
 801a0e6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801a0ea:	2600      	movs	r6, #0
 801a0ec:	4632      	mov	r2, r6
 801a0ee:	463b      	mov	r3, r7
 801a0f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a0f4:	f7e6 f8e8 	bl	80002c8 <__aeabi_dsub>
 801a0f8:	4622      	mov	r2, r4
 801a0fa:	462b      	mov	r3, r5
 801a0fc:	f7e6 fa9c 	bl	8000638 <__aeabi_dmul>
 801a100:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801a104:	4680      	mov	r8, r0
 801a106:	4689      	mov	r9, r1
 801a108:	4650      	mov	r0, sl
 801a10a:	4659      	mov	r1, fp
 801a10c:	f7e6 fa94 	bl	8000638 <__aeabi_dmul>
 801a110:	4602      	mov	r2, r0
 801a112:	460b      	mov	r3, r1
 801a114:	4640      	mov	r0, r8
 801a116:	4649      	mov	r1, r9
 801a118:	f7e6 f8d8 	bl	80002cc <__adddf3>
 801a11c:	4632      	mov	r2, r6
 801a11e:	463b      	mov	r3, r7
 801a120:	4680      	mov	r8, r0
 801a122:	4689      	mov	r9, r1
 801a124:	4620      	mov	r0, r4
 801a126:	4629      	mov	r1, r5
 801a128:	f7e6 fa86 	bl	8000638 <__aeabi_dmul>
 801a12c:	460b      	mov	r3, r1
 801a12e:	4604      	mov	r4, r0
 801a130:	460d      	mov	r5, r1
 801a132:	4602      	mov	r2, r0
 801a134:	4649      	mov	r1, r9
 801a136:	4640      	mov	r0, r8
 801a138:	f7e6 f8c8 	bl	80002cc <__adddf3>
 801a13c:	4b1d      	ldr	r3, [pc, #116]	; (801a1b4 <__ieee754_pow+0x3dc>)
 801a13e:	4299      	cmp	r1, r3
 801a140:	ec45 4b19 	vmov	d9, r4, r5
 801a144:	4606      	mov	r6, r0
 801a146:	460f      	mov	r7, r1
 801a148:	468b      	mov	fp, r1
 801a14a:	f340 82fe 	ble.w	801a74a <__ieee754_pow+0x972>
 801a14e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801a152:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801a156:	4303      	orrs	r3, r0
 801a158:	f000 81f0 	beq.w	801a53c <__ieee754_pow+0x764>
 801a15c:	a310      	add	r3, pc, #64	; (adr r3, 801a1a0 <__ieee754_pow+0x3c8>)
 801a15e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a162:	ec51 0b18 	vmov	r0, r1, d8
 801a166:	f7e6 fa67 	bl	8000638 <__aeabi_dmul>
 801a16a:	a30d      	add	r3, pc, #52	; (adr r3, 801a1a0 <__ieee754_pow+0x3c8>)
 801a16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a170:	e6cb      	b.n	8019f0a <__ieee754_pow+0x132>
 801a172:	bf00      	nop
 801a174:	f3af 8000 	nop.w
 801a178:	60000000 	.word	0x60000000
 801a17c:	3ff71547 	.word	0x3ff71547
 801a180:	f85ddf44 	.word	0xf85ddf44
 801a184:	3e54ae0b 	.word	0x3e54ae0b
 801a188:	55555555 	.word	0x55555555
 801a18c:	3fd55555 	.word	0x3fd55555
 801a190:	652b82fe 	.word	0x652b82fe
 801a194:	3ff71547 	.word	0x3ff71547
 801a198:	00000000 	.word	0x00000000
 801a19c:	bff00000 	.word	0xbff00000
 801a1a0:	8800759c 	.word	0x8800759c
 801a1a4:	7e37e43c 	.word	0x7e37e43c
 801a1a8:	3ff00000 	.word	0x3ff00000
 801a1ac:	3fd00000 	.word	0x3fd00000
 801a1b0:	3fe00000 	.word	0x3fe00000
 801a1b4:	408fffff 	.word	0x408fffff
 801a1b8:	4bd7      	ldr	r3, [pc, #860]	; (801a518 <__ieee754_pow+0x740>)
 801a1ba:	ea03 0309 	and.w	r3, r3, r9
 801a1be:	2200      	movs	r2, #0
 801a1c0:	b92b      	cbnz	r3, 801a1ce <__ieee754_pow+0x3f6>
 801a1c2:	4bd6      	ldr	r3, [pc, #856]	; (801a51c <__ieee754_pow+0x744>)
 801a1c4:	f7e6 fa38 	bl	8000638 <__aeabi_dmul>
 801a1c8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801a1cc:	460c      	mov	r4, r1
 801a1ce:	1523      	asrs	r3, r4, #20
 801a1d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801a1d4:	4413      	add	r3, r2
 801a1d6:	9309      	str	r3, [sp, #36]	; 0x24
 801a1d8:	4bd1      	ldr	r3, [pc, #836]	; (801a520 <__ieee754_pow+0x748>)
 801a1da:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801a1de:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801a1e2:	429c      	cmp	r4, r3
 801a1e4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801a1e8:	dd08      	ble.n	801a1fc <__ieee754_pow+0x424>
 801a1ea:	4bce      	ldr	r3, [pc, #824]	; (801a524 <__ieee754_pow+0x74c>)
 801a1ec:	429c      	cmp	r4, r3
 801a1ee:	f340 8163 	ble.w	801a4b8 <__ieee754_pow+0x6e0>
 801a1f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a1f4:	3301      	adds	r3, #1
 801a1f6:	9309      	str	r3, [sp, #36]	; 0x24
 801a1f8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801a1fc:	2400      	movs	r4, #0
 801a1fe:	00e3      	lsls	r3, r4, #3
 801a200:	930b      	str	r3, [sp, #44]	; 0x2c
 801a202:	4bc9      	ldr	r3, [pc, #804]	; (801a528 <__ieee754_pow+0x750>)
 801a204:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801a208:	ed93 7b00 	vldr	d7, [r3]
 801a20c:	4629      	mov	r1, r5
 801a20e:	ec53 2b17 	vmov	r2, r3, d7
 801a212:	eeb0 8a47 	vmov.f32	s16, s14
 801a216:	eef0 8a67 	vmov.f32	s17, s15
 801a21a:	4682      	mov	sl, r0
 801a21c:	f7e6 f854 	bl	80002c8 <__aeabi_dsub>
 801a220:	4652      	mov	r2, sl
 801a222:	4606      	mov	r6, r0
 801a224:	460f      	mov	r7, r1
 801a226:	462b      	mov	r3, r5
 801a228:	ec51 0b18 	vmov	r0, r1, d8
 801a22c:	f7e6 f84e 	bl	80002cc <__adddf3>
 801a230:	4602      	mov	r2, r0
 801a232:	460b      	mov	r3, r1
 801a234:	2000      	movs	r0, #0
 801a236:	49bd      	ldr	r1, [pc, #756]	; (801a52c <__ieee754_pow+0x754>)
 801a238:	f7e6 fb28 	bl	800088c <__aeabi_ddiv>
 801a23c:	ec41 0b19 	vmov	d9, r0, r1
 801a240:	4602      	mov	r2, r0
 801a242:	460b      	mov	r3, r1
 801a244:	4630      	mov	r0, r6
 801a246:	4639      	mov	r1, r7
 801a248:	f7e6 f9f6 	bl	8000638 <__aeabi_dmul>
 801a24c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801a250:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801a254:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801a258:	2300      	movs	r3, #0
 801a25a:	9304      	str	r3, [sp, #16]
 801a25c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801a260:	46ab      	mov	fp, r5
 801a262:	106d      	asrs	r5, r5, #1
 801a264:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801a268:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801a26c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 801a270:	2200      	movs	r2, #0
 801a272:	4640      	mov	r0, r8
 801a274:	4649      	mov	r1, r9
 801a276:	4614      	mov	r4, r2
 801a278:	461d      	mov	r5, r3
 801a27a:	f7e6 f9dd 	bl	8000638 <__aeabi_dmul>
 801a27e:	4602      	mov	r2, r0
 801a280:	460b      	mov	r3, r1
 801a282:	4630      	mov	r0, r6
 801a284:	4639      	mov	r1, r7
 801a286:	f7e6 f81f 	bl	80002c8 <__aeabi_dsub>
 801a28a:	ec53 2b18 	vmov	r2, r3, d8
 801a28e:	4606      	mov	r6, r0
 801a290:	460f      	mov	r7, r1
 801a292:	4620      	mov	r0, r4
 801a294:	4629      	mov	r1, r5
 801a296:	f7e6 f817 	bl	80002c8 <__aeabi_dsub>
 801a29a:	4602      	mov	r2, r0
 801a29c:	460b      	mov	r3, r1
 801a29e:	4650      	mov	r0, sl
 801a2a0:	4659      	mov	r1, fp
 801a2a2:	f7e6 f811 	bl	80002c8 <__aeabi_dsub>
 801a2a6:	4642      	mov	r2, r8
 801a2a8:	464b      	mov	r3, r9
 801a2aa:	f7e6 f9c5 	bl	8000638 <__aeabi_dmul>
 801a2ae:	4602      	mov	r2, r0
 801a2b0:	460b      	mov	r3, r1
 801a2b2:	4630      	mov	r0, r6
 801a2b4:	4639      	mov	r1, r7
 801a2b6:	f7e6 f807 	bl	80002c8 <__aeabi_dsub>
 801a2ba:	ec53 2b19 	vmov	r2, r3, d9
 801a2be:	f7e6 f9bb 	bl	8000638 <__aeabi_dmul>
 801a2c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801a2c6:	ec41 0b18 	vmov	d8, r0, r1
 801a2ca:	4610      	mov	r0, r2
 801a2cc:	4619      	mov	r1, r3
 801a2ce:	f7e6 f9b3 	bl	8000638 <__aeabi_dmul>
 801a2d2:	a37d      	add	r3, pc, #500	; (adr r3, 801a4c8 <__ieee754_pow+0x6f0>)
 801a2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a2d8:	4604      	mov	r4, r0
 801a2da:	460d      	mov	r5, r1
 801a2dc:	f7e6 f9ac 	bl	8000638 <__aeabi_dmul>
 801a2e0:	a37b      	add	r3, pc, #492	; (adr r3, 801a4d0 <__ieee754_pow+0x6f8>)
 801a2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a2e6:	f7e5 fff1 	bl	80002cc <__adddf3>
 801a2ea:	4622      	mov	r2, r4
 801a2ec:	462b      	mov	r3, r5
 801a2ee:	f7e6 f9a3 	bl	8000638 <__aeabi_dmul>
 801a2f2:	a379      	add	r3, pc, #484	; (adr r3, 801a4d8 <__ieee754_pow+0x700>)
 801a2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a2f8:	f7e5 ffe8 	bl	80002cc <__adddf3>
 801a2fc:	4622      	mov	r2, r4
 801a2fe:	462b      	mov	r3, r5
 801a300:	f7e6 f99a 	bl	8000638 <__aeabi_dmul>
 801a304:	a376      	add	r3, pc, #472	; (adr r3, 801a4e0 <__ieee754_pow+0x708>)
 801a306:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a30a:	f7e5 ffdf 	bl	80002cc <__adddf3>
 801a30e:	4622      	mov	r2, r4
 801a310:	462b      	mov	r3, r5
 801a312:	f7e6 f991 	bl	8000638 <__aeabi_dmul>
 801a316:	a374      	add	r3, pc, #464	; (adr r3, 801a4e8 <__ieee754_pow+0x710>)
 801a318:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a31c:	f7e5 ffd6 	bl	80002cc <__adddf3>
 801a320:	4622      	mov	r2, r4
 801a322:	462b      	mov	r3, r5
 801a324:	f7e6 f988 	bl	8000638 <__aeabi_dmul>
 801a328:	a371      	add	r3, pc, #452	; (adr r3, 801a4f0 <__ieee754_pow+0x718>)
 801a32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a32e:	f7e5 ffcd 	bl	80002cc <__adddf3>
 801a332:	4622      	mov	r2, r4
 801a334:	4606      	mov	r6, r0
 801a336:	460f      	mov	r7, r1
 801a338:	462b      	mov	r3, r5
 801a33a:	4620      	mov	r0, r4
 801a33c:	4629      	mov	r1, r5
 801a33e:	f7e6 f97b 	bl	8000638 <__aeabi_dmul>
 801a342:	4602      	mov	r2, r0
 801a344:	460b      	mov	r3, r1
 801a346:	4630      	mov	r0, r6
 801a348:	4639      	mov	r1, r7
 801a34a:	f7e6 f975 	bl	8000638 <__aeabi_dmul>
 801a34e:	4642      	mov	r2, r8
 801a350:	4604      	mov	r4, r0
 801a352:	460d      	mov	r5, r1
 801a354:	464b      	mov	r3, r9
 801a356:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a35a:	f7e5 ffb7 	bl	80002cc <__adddf3>
 801a35e:	ec53 2b18 	vmov	r2, r3, d8
 801a362:	f7e6 f969 	bl	8000638 <__aeabi_dmul>
 801a366:	4622      	mov	r2, r4
 801a368:	462b      	mov	r3, r5
 801a36a:	f7e5 ffaf 	bl	80002cc <__adddf3>
 801a36e:	4642      	mov	r2, r8
 801a370:	4682      	mov	sl, r0
 801a372:	468b      	mov	fp, r1
 801a374:	464b      	mov	r3, r9
 801a376:	4640      	mov	r0, r8
 801a378:	4649      	mov	r1, r9
 801a37a:	f7e6 f95d 	bl	8000638 <__aeabi_dmul>
 801a37e:	4b6c      	ldr	r3, [pc, #432]	; (801a530 <__ieee754_pow+0x758>)
 801a380:	2200      	movs	r2, #0
 801a382:	4606      	mov	r6, r0
 801a384:	460f      	mov	r7, r1
 801a386:	f7e5 ffa1 	bl	80002cc <__adddf3>
 801a38a:	4652      	mov	r2, sl
 801a38c:	465b      	mov	r3, fp
 801a38e:	f7e5 ff9d 	bl	80002cc <__adddf3>
 801a392:	9c04      	ldr	r4, [sp, #16]
 801a394:	460d      	mov	r5, r1
 801a396:	4622      	mov	r2, r4
 801a398:	460b      	mov	r3, r1
 801a39a:	4640      	mov	r0, r8
 801a39c:	4649      	mov	r1, r9
 801a39e:	f7e6 f94b 	bl	8000638 <__aeabi_dmul>
 801a3a2:	4b63      	ldr	r3, [pc, #396]	; (801a530 <__ieee754_pow+0x758>)
 801a3a4:	4680      	mov	r8, r0
 801a3a6:	4689      	mov	r9, r1
 801a3a8:	2200      	movs	r2, #0
 801a3aa:	4620      	mov	r0, r4
 801a3ac:	4629      	mov	r1, r5
 801a3ae:	f7e5 ff8b 	bl	80002c8 <__aeabi_dsub>
 801a3b2:	4632      	mov	r2, r6
 801a3b4:	463b      	mov	r3, r7
 801a3b6:	f7e5 ff87 	bl	80002c8 <__aeabi_dsub>
 801a3ba:	4602      	mov	r2, r0
 801a3bc:	460b      	mov	r3, r1
 801a3be:	4650      	mov	r0, sl
 801a3c0:	4659      	mov	r1, fp
 801a3c2:	f7e5 ff81 	bl	80002c8 <__aeabi_dsub>
 801a3c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801a3ca:	f7e6 f935 	bl	8000638 <__aeabi_dmul>
 801a3ce:	4622      	mov	r2, r4
 801a3d0:	4606      	mov	r6, r0
 801a3d2:	460f      	mov	r7, r1
 801a3d4:	462b      	mov	r3, r5
 801a3d6:	ec51 0b18 	vmov	r0, r1, d8
 801a3da:	f7e6 f92d 	bl	8000638 <__aeabi_dmul>
 801a3de:	4602      	mov	r2, r0
 801a3e0:	460b      	mov	r3, r1
 801a3e2:	4630      	mov	r0, r6
 801a3e4:	4639      	mov	r1, r7
 801a3e6:	f7e5 ff71 	bl	80002cc <__adddf3>
 801a3ea:	4606      	mov	r6, r0
 801a3ec:	460f      	mov	r7, r1
 801a3ee:	4602      	mov	r2, r0
 801a3f0:	460b      	mov	r3, r1
 801a3f2:	4640      	mov	r0, r8
 801a3f4:	4649      	mov	r1, r9
 801a3f6:	f7e5 ff69 	bl	80002cc <__adddf3>
 801a3fa:	9c04      	ldr	r4, [sp, #16]
 801a3fc:	a33e      	add	r3, pc, #248	; (adr r3, 801a4f8 <__ieee754_pow+0x720>)
 801a3fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a402:	4620      	mov	r0, r4
 801a404:	460d      	mov	r5, r1
 801a406:	f7e6 f917 	bl	8000638 <__aeabi_dmul>
 801a40a:	4642      	mov	r2, r8
 801a40c:	ec41 0b18 	vmov	d8, r0, r1
 801a410:	464b      	mov	r3, r9
 801a412:	4620      	mov	r0, r4
 801a414:	4629      	mov	r1, r5
 801a416:	f7e5 ff57 	bl	80002c8 <__aeabi_dsub>
 801a41a:	4602      	mov	r2, r0
 801a41c:	460b      	mov	r3, r1
 801a41e:	4630      	mov	r0, r6
 801a420:	4639      	mov	r1, r7
 801a422:	f7e5 ff51 	bl	80002c8 <__aeabi_dsub>
 801a426:	a336      	add	r3, pc, #216	; (adr r3, 801a500 <__ieee754_pow+0x728>)
 801a428:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a42c:	f7e6 f904 	bl	8000638 <__aeabi_dmul>
 801a430:	a335      	add	r3, pc, #212	; (adr r3, 801a508 <__ieee754_pow+0x730>)
 801a432:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a436:	4606      	mov	r6, r0
 801a438:	460f      	mov	r7, r1
 801a43a:	4620      	mov	r0, r4
 801a43c:	4629      	mov	r1, r5
 801a43e:	f7e6 f8fb 	bl	8000638 <__aeabi_dmul>
 801a442:	4602      	mov	r2, r0
 801a444:	460b      	mov	r3, r1
 801a446:	4630      	mov	r0, r6
 801a448:	4639      	mov	r1, r7
 801a44a:	f7e5 ff3f 	bl	80002cc <__adddf3>
 801a44e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a450:	4b38      	ldr	r3, [pc, #224]	; (801a534 <__ieee754_pow+0x75c>)
 801a452:	4413      	add	r3, r2
 801a454:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a458:	f7e5 ff38 	bl	80002cc <__adddf3>
 801a45c:	4682      	mov	sl, r0
 801a45e:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a460:	468b      	mov	fp, r1
 801a462:	f7e6 f87f 	bl	8000564 <__aeabi_i2d>
 801a466:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a468:	4b33      	ldr	r3, [pc, #204]	; (801a538 <__ieee754_pow+0x760>)
 801a46a:	4413      	add	r3, r2
 801a46c:	e9d3 8900 	ldrd	r8, r9, [r3]
 801a470:	4606      	mov	r6, r0
 801a472:	460f      	mov	r7, r1
 801a474:	4652      	mov	r2, sl
 801a476:	465b      	mov	r3, fp
 801a478:	ec51 0b18 	vmov	r0, r1, d8
 801a47c:	f7e5 ff26 	bl	80002cc <__adddf3>
 801a480:	4642      	mov	r2, r8
 801a482:	464b      	mov	r3, r9
 801a484:	f7e5 ff22 	bl	80002cc <__adddf3>
 801a488:	4632      	mov	r2, r6
 801a48a:	463b      	mov	r3, r7
 801a48c:	f7e5 ff1e 	bl	80002cc <__adddf3>
 801a490:	9c04      	ldr	r4, [sp, #16]
 801a492:	4632      	mov	r2, r6
 801a494:	463b      	mov	r3, r7
 801a496:	4620      	mov	r0, r4
 801a498:	460d      	mov	r5, r1
 801a49a:	f7e5 ff15 	bl	80002c8 <__aeabi_dsub>
 801a49e:	4642      	mov	r2, r8
 801a4a0:	464b      	mov	r3, r9
 801a4a2:	f7e5 ff11 	bl	80002c8 <__aeabi_dsub>
 801a4a6:	ec53 2b18 	vmov	r2, r3, d8
 801a4aa:	f7e5 ff0d 	bl	80002c8 <__aeabi_dsub>
 801a4ae:	4602      	mov	r2, r0
 801a4b0:	460b      	mov	r3, r1
 801a4b2:	4650      	mov	r0, sl
 801a4b4:	4659      	mov	r1, fp
 801a4b6:	e606      	b.n	801a0c6 <__ieee754_pow+0x2ee>
 801a4b8:	2401      	movs	r4, #1
 801a4ba:	e6a0      	b.n	801a1fe <__ieee754_pow+0x426>
 801a4bc:	ed9f 7b14 	vldr	d7, [pc, #80]	; 801a510 <__ieee754_pow+0x738>
 801a4c0:	e60d      	b.n	801a0de <__ieee754_pow+0x306>
 801a4c2:	bf00      	nop
 801a4c4:	f3af 8000 	nop.w
 801a4c8:	4a454eef 	.word	0x4a454eef
 801a4cc:	3fca7e28 	.word	0x3fca7e28
 801a4d0:	93c9db65 	.word	0x93c9db65
 801a4d4:	3fcd864a 	.word	0x3fcd864a
 801a4d8:	a91d4101 	.word	0xa91d4101
 801a4dc:	3fd17460 	.word	0x3fd17460
 801a4e0:	518f264d 	.word	0x518f264d
 801a4e4:	3fd55555 	.word	0x3fd55555
 801a4e8:	db6fabff 	.word	0xdb6fabff
 801a4ec:	3fdb6db6 	.word	0x3fdb6db6
 801a4f0:	33333303 	.word	0x33333303
 801a4f4:	3fe33333 	.word	0x3fe33333
 801a4f8:	e0000000 	.word	0xe0000000
 801a4fc:	3feec709 	.word	0x3feec709
 801a500:	dc3a03fd 	.word	0xdc3a03fd
 801a504:	3feec709 	.word	0x3feec709
 801a508:	145b01f5 	.word	0x145b01f5
 801a50c:	be3e2fe0 	.word	0xbe3e2fe0
 801a510:	00000000 	.word	0x00000000
 801a514:	3ff00000 	.word	0x3ff00000
 801a518:	7ff00000 	.word	0x7ff00000
 801a51c:	43400000 	.word	0x43400000
 801a520:	0003988e 	.word	0x0003988e
 801a524:	000bb679 	.word	0x000bb679
 801a528:	08022b50 	.word	0x08022b50
 801a52c:	3ff00000 	.word	0x3ff00000
 801a530:	40080000 	.word	0x40080000
 801a534:	08022b70 	.word	0x08022b70
 801a538:	08022b60 	.word	0x08022b60
 801a53c:	a3b5      	add	r3, pc, #724	; (adr r3, 801a814 <__ieee754_pow+0xa3c>)
 801a53e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a542:	4640      	mov	r0, r8
 801a544:	4649      	mov	r1, r9
 801a546:	f7e5 fec1 	bl	80002cc <__adddf3>
 801a54a:	4622      	mov	r2, r4
 801a54c:	ec41 0b1a 	vmov	d10, r0, r1
 801a550:	462b      	mov	r3, r5
 801a552:	4630      	mov	r0, r6
 801a554:	4639      	mov	r1, r7
 801a556:	f7e5 feb7 	bl	80002c8 <__aeabi_dsub>
 801a55a:	4602      	mov	r2, r0
 801a55c:	460b      	mov	r3, r1
 801a55e:	ec51 0b1a 	vmov	r0, r1, d10
 801a562:	f7e6 faf9 	bl	8000b58 <__aeabi_dcmpgt>
 801a566:	2800      	cmp	r0, #0
 801a568:	f47f adf8 	bne.w	801a15c <__ieee754_pow+0x384>
 801a56c:	4aa4      	ldr	r2, [pc, #656]	; (801a800 <__ieee754_pow+0xa28>)
 801a56e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801a572:	4293      	cmp	r3, r2
 801a574:	f340 810b 	ble.w	801a78e <__ieee754_pow+0x9b6>
 801a578:	151b      	asrs	r3, r3, #20
 801a57a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801a57e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801a582:	fa4a f303 	asr.w	r3, sl, r3
 801a586:	445b      	add	r3, fp
 801a588:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801a58c:	4e9d      	ldr	r6, [pc, #628]	; (801a804 <__ieee754_pow+0xa2c>)
 801a58e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801a592:	4116      	asrs	r6, r2
 801a594:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801a598:	2000      	movs	r0, #0
 801a59a:	ea23 0106 	bic.w	r1, r3, r6
 801a59e:	f1c2 0214 	rsb	r2, r2, #20
 801a5a2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801a5a6:	fa4a fa02 	asr.w	sl, sl, r2
 801a5aa:	f1bb 0f00 	cmp.w	fp, #0
 801a5ae:	4602      	mov	r2, r0
 801a5b0:	460b      	mov	r3, r1
 801a5b2:	4620      	mov	r0, r4
 801a5b4:	4629      	mov	r1, r5
 801a5b6:	bfb8      	it	lt
 801a5b8:	f1ca 0a00 	rsblt	sl, sl, #0
 801a5bc:	f7e5 fe84 	bl	80002c8 <__aeabi_dsub>
 801a5c0:	ec41 0b19 	vmov	d9, r0, r1
 801a5c4:	4642      	mov	r2, r8
 801a5c6:	464b      	mov	r3, r9
 801a5c8:	ec51 0b19 	vmov	r0, r1, d9
 801a5cc:	f7e5 fe7e 	bl	80002cc <__adddf3>
 801a5d0:	2400      	movs	r4, #0
 801a5d2:	a379      	add	r3, pc, #484	; (adr r3, 801a7b8 <__ieee754_pow+0x9e0>)
 801a5d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a5d8:	4620      	mov	r0, r4
 801a5da:	460d      	mov	r5, r1
 801a5dc:	f7e6 f82c 	bl	8000638 <__aeabi_dmul>
 801a5e0:	ec53 2b19 	vmov	r2, r3, d9
 801a5e4:	4606      	mov	r6, r0
 801a5e6:	460f      	mov	r7, r1
 801a5e8:	4620      	mov	r0, r4
 801a5ea:	4629      	mov	r1, r5
 801a5ec:	f7e5 fe6c 	bl	80002c8 <__aeabi_dsub>
 801a5f0:	4602      	mov	r2, r0
 801a5f2:	460b      	mov	r3, r1
 801a5f4:	4640      	mov	r0, r8
 801a5f6:	4649      	mov	r1, r9
 801a5f8:	f7e5 fe66 	bl	80002c8 <__aeabi_dsub>
 801a5fc:	a370      	add	r3, pc, #448	; (adr r3, 801a7c0 <__ieee754_pow+0x9e8>)
 801a5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a602:	f7e6 f819 	bl	8000638 <__aeabi_dmul>
 801a606:	a370      	add	r3, pc, #448	; (adr r3, 801a7c8 <__ieee754_pow+0x9f0>)
 801a608:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a60c:	4680      	mov	r8, r0
 801a60e:	4689      	mov	r9, r1
 801a610:	4620      	mov	r0, r4
 801a612:	4629      	mov	r1, r5
 801a614:	f7e6 f810 	bl	8000638 <__aeabi_dmul>
 801a618:	4602      	mov	r2, r0
 801a61a:	460b      	mov	r3, r1
 801a61c:	4640      	mov	r0, r8
 801a61e:	4649      	mov	r1, r9
 801a620:	f7e5 fe54 	bl	80002cc <__adddf3>
 801a624:	4604      	mov	r4, r0
 801a626:	460d      	mov	r5, r1
 801a628:	4602      	mov	r2, r0
 801a62a:	460b      	mov	r3, r1
 801a62c:	4630      	mov	r0, r6
 801a62e:	4639      	mov	r1, r7
 801a630:	f7e5 fe4c 	bl	80002cc <__adddf3>
 801a634:	4632      	mov	r2, r6
 801a636:	463b      	mov	r3, r7
 801a638:	4680      	mov	r8, r0
 801a63a:	4689      	mov	r9, r1
 801a63c:	f7e5 fe44 	bl	80002c8 <__aeabi_dsub>
 801a640:	4602      	mov	r2, r0
 801a642:	460b      	mov	r3, r1
 801a644:	4620      	mov	r0, r4
 801a646:	4629      	mov	r1, r5
 801a648:	f7e5 fe3e 	bl	80002c8 <__aeabi_dsub>
 801a64c:	4642      	mov	r2, r8
 801a64e:	4606      	mov	r6, r0
 801a650:	460f      	mov	r7, r1
 801a652:	464b      	mov	r3, r9
 801a654:	4640      	mov	r0, r8
 801a656:	4649      	mov	r1, r9
 801a658:	f7e5 ffee 	bl	8000638 <__aeabi_dmul>
 801a65c:	a35c      	add	r3, pc, #368	; (adr r3, 801a7d0 <__ieee754_pow+0x9f8>)
 801a65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a662:	4604      	mov	r4, r0
 801a664:	460d      	mov	r5, r1
 801a666:	f7e5 ffe7 	bl	8000638 <__aeabi_dmul>
 801a66a:	a35b      	add	r3, pc, #364	; (adr r3, 801a7d8 <__ieee754_pow+0xa00>)
 801a66c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a670:	f7e5 fe2a 	bl	80002c8 <__aeabi_dsub>
 801a674:	4622      	mov	r2, r4
 801a676:	462b      	mov	r3, r5
 801a678:	f7e5 ffde 	bl	8000638 <__aeabi_dmul>
 801a67c:	a358      	add	r3, pc, #352	; (adr r3, 801a7e0 <__ieee754_pow+0xa08>)
 801a67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a682:	f7e5 fe23 	bl	80002cc <__adddf3>
 801a686:	4622      	mov	r2, r4
 801a688:	462b      	mov	r3, r5
 801a68a:	f7e5 ffd5 	bl	8000638 <__aeabi_dmul>
 801a68e:	a356      	add	r3, pc, #344	; (adr r3, 801a7e8 <__ieee754_pow+0xa10>)
 801a690:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a694:	f7e5 fe18 	bl	80002c8 <__aeabi_dsub>
 801a698:	4622      	mov	r2, r4
 801a69a:	462b      	mov	r3, r5
 801a69c:	f7e5 ffcc 	bl	8000638 <__aeabi_dmul>
 801a6a0:	a353      	add	r3, pc, #332	; (adr r3, 801a7f0 <__ieee754_pow+0xa18>)
 801a6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a6a6:	f7e5 fe11 	bl	80002cc <__adddf3>
 801a6aa:	4622      	mov	r2, r4
 801a6ac:	462b      	mov	r3, r5
 801a6ae:	f7e5 ffc3 	bl	8000638 <__aeabi_dmul>
 801a6b2:	4602      	mov	r2, r0
 801a6b4:	460b      	mov	r3, r1
 801a6b6:	4640      	mov	r0, r8
 801a6b8:	4649      	mov	r1, r9
 801a6ba:	f7e5 fe05 	bl	80002c8 <__aeabi_dsub>
 801a6be:	4604      	mov	r4, r0
 801a6c0:	460d      	mov	r5, r1
 801a6c2:	4602      	mov	r2, r0
 801a6c4:	460b      	mov	r3, r1
 801a6c6:	4640      	mov	r0, r8
 801a6c8:	4649      	mov	r1, r9
 801a6ca:	f7e5 ffb5 	bl	8000638 <__aeabi_dmul>
 801a6ce:	2200      	movs	r2, #0
 801a6d0:	ec41 0b19 	vmov	d9, r0, r1
 801a6d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801a6d8:	4620      	mov	r0, r4
 801a6da:	4629      	mov	r1, r5
 801a6dc:	f7e5 fdf4 	bl	80002c8 <__aeabi_dsub>
 801a6e0:	4602      	mov	r2, r0
 801a6e2:	460b      	mov	r3, r1
 801a6e4:	ec51 0b19 	vmov	r0, r1, d9
 801a6e8:	f7e6 f8d0 	bl	800088c <__aeabi_ddiv>
 801a6ec:	4632      	mov	r2, r6
 801a6ee:	4604      	mov	r4, r0
 801a6f0:	460d      	mov	r5, r1
 801a6f2:	463b      	mov	r3, r7
 801a6f4:	4640      	mov	r0, r8
 801a6f6:	4649      	mov	r1, r9
 801a6f8:	f7e5 ff9e 	bl	8000638 <__aeabi_dmul>
 801a6fc:	4632      	mov	r2, r6
 801a6fe:	463b      	mov	r3, r7
 801a700:	f7e5 fde4 	bl	80002cc <__adddf3>
 801a704:	4602      	mov	r2, r0
 801a706:	460b      	mov	r3, r1
 801a708:	4620      	mov	r0, r4
 801a70a:	4629      	mov	r1, r5
 801a70c:	f7e5 fddc 	bl	80002c8 <__aeabi_dsub>
 801a710:	4642      	mov	r2, r8
 801a712:	464b      	mov	r3, r9
 801a714:	f7e5 fdd8 	bl	80002c8 <__aeabi_dsub>
 801a718:	460b      	mov	r3, r1
 801a71a:	4602      	mov	r2, r0
 801a71c:	493a      	ldr	r1, [pc, #232]	; (801a808 <__ieee754_pow+0xa30>)
 801a71e:	2000      	movs	r0, #0
 801a720:	f7e5 fdd2 	bl	80002c8 <__aeabi_dsub>
 801a724:	e9cd 0100 	strd	r0, r1, [sp]
 801a728:	9b01      	ldr	r3, [sp, #4]
 801a72a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801a72e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801a732:	da2f      	bge.n	801a794 <__ieee754_pow+0x9bc>
 801a734:	4650      	mov	r0, sl
 801a736:	ed9d 0b00 	vldr	d0, [sp]
 801a73a:	f000 f9cd 	bl	801aad8 <scalbn>
 801a73e:	ec51 0b10 	vmov	r0, r1, d0
 801a742:	ec53 2b18 	vmov	r2, r3, d8
 801a746:	f7ff bbe0 	b.w	8019f0a <__ieee754_pow+0x132>
 801a74a:	4b30      	ldr	r3, [pc, #192]	; (801a80c <__ieee754_pow+0xa34>)
 801a74c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801a750:	429e      	cmp	r6, r3
 801a752:	f77f af0b 	ble.w	801a56c <__ieee754_pow+0x794>
 801a756:	4b2e      	ldr	r3, [pc, #184]	; (801a810 <__ieee754_pow+0xa38>)
 801a758:	440b      	add	r3, r1
 801a75a:	4303      	orrs	r3, r0
 801a75c:	d00b      	beq.n	801a776 <__ieee754_pow+0x99e>
 801a75e:	a326      	add	r3, pc, #152	; (adr r3, 801a7f8 <__ieee754_pow+0xa20>)
 801a760:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a764:	ec51 0b18 	vmov	r0, r1, d8
 801a768:	f7e5 ff66 	bl	8000638 <__aeabi_dmul>
 801a76c:	a322      	add	r3, pc, #136	; (adr r3, 801a7f8 <__ieee754_pow+0xa20>)
 801a76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a772:	f7ff bbca 	b.w	8019f0a <__ieee754_pow+0x132>
 801a776:	4622      	mov	r2, r4
 801a778:	462b      	mov	r3, r5
 801a77a:	f7e5 fda5 	bl	80002c8 <__aeabi_dsub>
 801a77e:	4642      	mov	r2, r8
 801a780:	464b      	mov	r3, r9
 801a782:	f7e6 f9df 	bl	8000b44 <__aeabi_dcmpge>
 801a786:	2800      	cmp	r0, #0
 801a788:	f43f aef0 	beq.w	801a56c <__ieee754_pow+0x794>
 801a78c:	e7e7      	b.n	801a75e <__ieee754_pow+0x986>
 801a78e:	f04f 0a00 	mov.w	sl, #0
 801a792:	e717      	b.n	801a5c4 <__ieee754_pow+0x7ec>
 801a794:	e9dd 0100 	ldrd	r0, r1, [sp]
 801a798:	4619      	mov	r1, r3
 801a79a:	e7d2      	b.n	801a742 <__ieee754_pow+0x96a>
 801a79c:	491a      	ldr	r1, [pc, #104]	; (801a808 <__ieee754_pow+0xa30>)
 801a79e:	2000      	movs	r0, #0
 801a7a0:	f7ff bb9e 	b.w	8019ee0 <__ieee754_pow+0x108>
 801a7a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a7a8:	f7ff bb9a 	b.w	8019ee0 <__ieee754_pow+0x108>
 801a7ac:	9000      	str	r0, [sp, #0]
 801a7ae:	f7ff bb76 	b.w	8019e9e <__ieee754_pow+0xc6>
 801a7b2:	2100      	movs	r1, #0
 801a7b4:	f7ff bb60 	b.w	8019e78 <__ieee754_pow+0xa0>
 801a7b8:	00000000 	.word	0x00000000
 801a7bc:	3fe62e43 	.word	0x3fe62e43
 801a7c0:	fefa39ef 	.word	0xfefa39ef
 801a7c4:	3fe62e42 	.word	0x3fe62e42
 801a7c8:	0ca86c39 	.word	0x0ca86c39
 801a7cc:	be205c61 	.word	0xbe205c61
 801a7d0:	72bea4d0 	.word	0x72bea4d0
 801a7d4:	3e663769 	.word	0x3e663769
 801a7d8:	c5d26bf1 	.word	0xc5d26bf1
 801a7dc:	3ebbbd41 	.word	0x3ebbbd41
 801a7e0:	af25de2c 	.word	0xaf25de2c
 801a7e4:	3f11566a 	.word	0x3f11566a
 801a7e8:	16bebd93 	.word	0x16bebd93
 801a7ec:	3f66c16c 	.word	0x3f66c16c
 801a7f0:	5555553e 	.word	0x5555553e
 801a7f4:	3fc55555 	.word	0x3fc55555
 801a7f8:	c2f8f359 	.word	0xc2f8f359
 801a7fc:	01a56e1f 	.word	0x01a56e1f
 801a800:	3fe00000 	.word	0x3fe00000
 801a804:	000fffff 	.word	0x000fffff
 801a808:	3ff00000 	.word	0x3ff00000
 801a80c:	4090cbff 	.word	0x4090cbff
 801a810:	3f6f3400 	.word	0x3f6f3400
 801a814:	652b82fe 	.word	0x652b82fe
 801a818:	3c971547 	.word	0x3c971547

0801a81c <__ieee754_sqrt>:
 801a81c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a820:	ec55 4b10 	vmov	r4, r5, d0
 801a824:	4e56      	ldr	r6, [pc, #344]	; (801a980 <__ieee754_sqrt+0x164>)
 801a826:	43ae      	bics	r6, r5
 801a828:	ee10 0a10 	vmov	r0, s0
 801a82c:	ee10 3a10 	vmov	r3, s0
 801a830:	4629      	mov	r1, r5
 801a832:	462a      	mov	r2, r5
 801a834:	d110      	bne.n	801a858 <__ieee754_sqrt+0x3c>
 801a836:	ee10 2a10 	vmov	r2, s0
 801a83a:	462b      	mov	r3, r5
 801a83c:	f7e5 fefc 	bl	8000638 <__aeabi_dmul>
 801a840:	4602      	mov	r2, r0
 801a842:	460b      	mov	r3, r1
 801a844:	4620      	mov	r0, r4
 801a846:	4629      	mov	r1, r5
 801a848:	f7e5 fd40 	bl	80002cc <__adddf3>
 801a84c:	4604      	mov	r4, r0
 801a84e:	460d      	mov	r5, r1
 801a850:	ec45 4b10 	vmov	d0, r4, r5
 801a854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a858:	2d00      	cmp	r5, #0
 801a85a:	dc10      	bgt.n	801a87e <__ieee754_sqrt+0x62>
 801a85c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801a860:	4330      	orrs	r0, r6
 801a862:	d0f5      	beq.n	801a850 <__ieee754_sqrt+0x34>
 801a864:	b15d      	cbz	r5, 801a87e <__ieee754_sqrt+0x62>
 801a866:	ee10 2a10 	vmov	r2, s0
 801a86a:	462b      	mov	r3, r5
 801a86c:	ee10 0a10 	vmov	r0, s0
 801a870:	f7e5 fd2a 	bl	80002c8 <__aeabi_dsub>
 801a874:	4602      	mov	r2, r0
 801a876:	460b      	mov	r3, r1
 801a878:	f7e6 f808 	bl	800088c <__aeabi_ddiv>
 801a87c:	e7e6      	b.n	801a84c <__ieee754_sqrt+0x30>
 801a87e:	1509      	asrs	r1, r1, #20
 801a880:	d076      	beq.n	801a970 <__ieee754_sqrt+0x154>
 801a882:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801a886:	07ce      	lsls	r6, r1, #31
 801a888:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801a88c:	bf5e      	ittt	pl
 801a88e:	0fda      	lsrpl	r2, r3, #31
 801a890:	005b      	lslpl	r3, r3, #1
 801a892:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801a896:	0fda      	lsrs	r2, r3, #31
 801a898:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801a89c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 801a8a0:	2000      	movs	r0, #0
 801a8a2:	106d      	asrs	r5, r5, #1
 801a8a4:	005b      	lsls	r3, r3, #1
 801a8a6:	f04f 0e16 	mov.w	lr, #22
 801a8aa:	4684      	mov	ip, r0
 801a8ac:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801a8b0:	eb0c 0401 	add.w	r4, ip, r1
 801a8b4:	4294      	cmp	r4, r2
 801a8b6:	bfde      	ittt	le
 801a8b8:	1b12      	suble	r2, r2, r4
 801a8ba:	eb04 0c01 	addle.w	ip, r4, r1
 801a8be:	1840      	addle	r0, r0, r1
 801a8c0:	0052      	lsls	r2, r2, #1
 801a8c2:	f1be 0e01 	subs.w	lr, lr, #1
 801a8c6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801a8ca:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801a8ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a8d2:	d1ed      	bne.n	801a8b0 <__ieee754_sqrt+0x94>
 801a8d4:	4671      	mov	r1, lr
 801a8d6:	2720      	movs	r7, #32
 801a8d8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801a8dc:	4562      	cmp	r2, ip
 801a8de:	eb04 060e 	add.w	r6, r4, lr
 801a8e2:	dc02      	bgt.n	801a8ea <__ieee754_sqrt+0xce>
 801a8e4:	d113      	bne.n	801a90e <__ieee754_sqrt+0xf2>
 801a8e6:	429e      	cmp	r6, r3
 801a8e8:	d811      	bhi.n	801a90e <__ieee754_sqrt+0xf2>
 801a8ea:	2e00      	cmp	r6, #0
 801a8ec:	eb06 0e04 	add.w	lr, r6, r4
 801a8f0:	da43      	bge.n	801a97a <__ieee754_sqrt+0x15e>
 801a8f2:	f1be 0f00 	cmp.w	lr, #0
 801a8f6:	db40      	blt.n	801a97a <__ieee754_sqrt+0x15e>
 801a8f8:	f10c 0801 	add.w	r8, ip, #1
 801a8fc:	eba2 020c 	sub.w	r2, r2, ip
 801a900:	429e      	cmp	r6, r3
 801a902:	bf88      	it	hi
 801a904:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801a908:	1b9b      	subs	r3, r3, r6
 801a90a:	4421      	add	r1, r4
 801a90c:	46c4      	mov	ip, r8
 801a90e:	0052      	lsls	r2, r2, #1
 801a910:	3f01      	subs	r7, #1
 801a912:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801a916:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801a91a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a91e:	d1dd      	bne.n	801a8dc <__ieee754_sqrt+0xc0>
 801a920:	4313      	orrs	r3, r2
 801a922:	d006      	beq.n	801a932 <__ieee754_sqrt+0x116>
 801a924:	1c4c      	adds	r4, r1, #1
 801a926:	bf13      	iteet	ne
 801a928:	3101      	addne	r1, #1
 801a92a:	3001      	addeq	r0, #1
 801a92c:	4639      	moveq	r1, r7
 801a92e:	f021 0101 	bicne.w	r1, r1, #1
 801a932:	1043      	asrs	r3, r0, #1
 801a934:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801a938:	0849      	lsrs	r1, r1, #1
 801a93a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801a93e:	07c2      	lsls	r2, r0, #31
 801a940:	bf48      	it	mi
 801a942:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801a946:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801a94a:	460c      	mov	r4, r1
 801a94c:	463d      	mov	r5, r7
 801a94e:	e77f      	b.n	801a850 <__ieee754_sqrt+0x34>
 801a950:	0ada      	lsrs	r2, r3, #11
 801a952:	3815      	subs	r0, #21
 801a954:	055b      	lsls	r3, r3, #21
 801a956:	2a00      	cmp	r2, #0
 801a958:	d0fa      	beq.n	801a950 <__ieee754_sqrt+0x134>
 801a95a:	02d7      	lsls	r7, r2, #11
 801a95c:	d50a      	bpl.n	801a974 <__ieee754_sqrt+0x158>
 801a95e:	f1c1 0420 	rsb	r4, r1, #32
 801a962:	fa23 f404 	lsr.w	r4, r3, r4
 801a966:	1e4d      	subs	r5, r1, #1
 801a968:	408b      	lsls	r3, r1
 801a96a:	4322      	orrs	r2, r4
 801a96c:	1b41      	subs	r1, r0, r5
 801a96e:	e788      	b.n	801a882 <__ieee754_sqrt+0x66>
 801a970:	4608      	mov	r0, r1
 801a972:	e7f0      	b.n	801a956 <__ieee754_sqrt+0x13a>
 801a974:	0052      	lsls	r2, r2, #1
 801a976:	3101      	adds	r1, #1
 801a978:	e7ef      	b.n	801a95a <__ieee754_sqrt+0x13e>
 801a97a:	46e0      	mov	r8, ip
 801a97c:	e7be      	b.n	801a8fc <__ieee754_sqrt+0xe0>
 801a97e:	bf00      	nop
 801a980:	7ff00000 	.word	0x7ff00000

0801a984 <fabs>:
 801a984:	ec51 0b10 	vmov	r0, r1, d0
 801a988:	ee10 2a10 	vmov	r2, s0
 801a98c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801a990:	ec43 2b10 	vmov	d0, r2, r3
 801a994:	4770      	bx	lr

0801a996 <finite>:
 801a996:	b082      	sub	sp, #8
 801a998:	ed8d 0b00 	vstr	d0, [sp]
 801a99c:	9801      	ldr	r0, [sp, #4]
 801a99e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801a9a2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801a9a6:	0fc0      	lsrs	r0, r0, #31
 801a9a8:	b002      	add	sp, #8
 801a9aa:	4770      	bx	lr
 801a9ac:	0000      	movs	r0, r0
	...

0801a9b0 <nan>:
 801a9b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801a9b8 <nan+0x8>
 801a9b4:	4770      	bx	lr
 801a9b6:	bf00      	nop
 801a9b8:	00000000 	.word	0x00000000
 801a9bc:	7ff80000 	.word	0x7ff80000

0801a9c0 <rint>:
 801a9c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a9c2:	ec51 0b10 	vmov	r0, r1, d0
 801a9c6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801a9ca:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801a9ce:	2e13      	cmp	r6, #19
 801a9d0:	ee10 4a10 	vmov	r4, s0
 801a9d4:	460b      	mov	r3, r1
 801a9d6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801a9da:	dc58      	bgt.n	801aa8e <rint+0xce>
 801a9dc:	2e00      	cmp	r6, #0
 801a9de:	da2b      	bge.n	801aa38 <rint+0x78>
 801a9e0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801a9e4:	4302      	orrs	r2, r0
 801a9e6:	d023      	beq.n	801aa30 <rint+0x70>
 801a9e8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801a9ec:	4302      	orrs	r2, r0
 801a9ee:	4254      	negs	r4, r2
 801a9f0:	4314      	orrs	r4, r2
 801a9f2:	0c4b      	lsrs	r3, r1, #17
 801a9f4:	0b24      	lsrs	r4, r4, #12
 801a9f6:	045b      	lsls	r3, r3, #17
 801a9f8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801a9fc:	ea44 0103 	orr.w	r1, r4, r3
 801aa00:	4b32      	ldr	r3, [pc, #200]	; (801aacc <rint+0x10c>)
 801aa02:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801aa06:	e9d3 6700 	ldrd	r6, r7, [r3]
 801aa0a:	4602      	mov	r2, r0
 801aa0c:	460b      	mov	r3, r1
 801aa0e:	4630      	mov	r0, r6
 801aa10:	4639      	mov	r1, r7
 801aa12:	f7e5 fc5b 	bl	80002cc <__adddf3>
 801aa16:	e9cd 0100 	strd	r0, r1, [sp]
 801aa1a:	463b      	mov	r3, r7
 801aa1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801aa20:	4632      	mov	r2, r6
 801aa22:	f7e5 fc51 	bl	80002c8 <__aeabi_dsub>
 801aa26:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801aa2a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801aa2e:	4639      	mov	r1, r7
 801aa30:	ec41 0b10 	vmov	d0, r0, r1
 801aa34:	b003      	add	sp, #12
 801aa36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801aa38:	4a25      	ldr	r2, [pc, #148]	; (801aad0 <rint+0x110>)
 801aa3a:	4132      	asrs	r2, r6
 801aa3c:	ea01 0702 	and.w	r7, r1, r2
 801aa40:	4307      	orrs	r7, r0
 801aa42:	d0f5      	beq.n	801aa30 <rint+0x70>
 801aa44:	0851      	lsrs	r1, r2, #1
 801aa46:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 801aa4a:	4314      	orrs	r4, r2
 801aa4c:	d00c      	beq.n	801aa68 <rint+0xa8>
 801aa4e:	ea23 0201 	bic.w	r2, r3, r1
 801aa52:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801aa56:	2e13      	cmp	r6, #19
 801aa58:	fa43 f606 	asr.w	r6, r3, r6
 801aa5c:	bf0c      	ite	eq
 801aa5e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 801aa62:	2400      	movne	r4, #0
 801aa64:	ea42 0306 	orr.w	r3, r2, r6
 801aa68:	4918      	ldr	r1, [pc, #96]	; (801aacc <rint+0x10c>)
 801aa6a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801aa6e:	4622      	mov	r2, r4
 801aa70:	e9d5 4500 	ldrd	r4, r5, [r5]
 801aa74:	4620      	mov	r0, r4
 801aa76:	4629      	mov	r1, r5
 801aa78:	f7e5 fc28 	bl	80002cc <__adddf3>
 801aa7c:	e9cd 0100 	strd	r0, r1, [sp]
 801aa80:	e9dd 0100 	ldrd	r0, r1, [sp]
 801aa84:	4622      	mov	r2, r4
 801aa86:	462b      	mov	r3, r5
 801aa88:	f7e5 fc1e 	bl	80002c8 <__aeabi_dsub>
 801aa8c:	e7d0      	b.n	801aa30 <rint+0x70>
 801aa8e:	2e33      	cmp	r6, #51	; 0x33
 801aa90:	dd07      	ble.n	801aaa2 <rint+0xe2>
 801aa92:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801aa96:	d1cb      	bne.n	801aa30 <rint+0x70>
 801aa98:	ee10 2a10 	vmov	r2, s0
 801aa9c:	f7e5 fc16 	bl	80002cc <__adddf3>
 801aaa0:	e7c6      	b.n	801aa30 <rint+0x70>
 801aaa2:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 801aaa6:	f04f 36ff 	mov.w	r6, #4294967295
 801aaaa:	40d6      	lsrs	r6, r2
 801aaac:	4230      	tst	r0, r6
 801aaae:	d0bf      	beq.n	801aa30 <rint+0x70>
 801aab0:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 801aab4:	ea4f 0156 	mov.w	r1, r6, lsr #1
 801aab8:	bf1f      	itttt	ne
 801aaba:	ea24 0101 	bicne.w	r1, r4, r1
 801aabe:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801aac2:	fa44 f202 	asrne.w	r2, r4, r2
 801aac6:	ea41 0402 	orrne.w	r4, r1, r2
 801aaca:	e7cd      	b.n	801aa68 <rint+0xa8>
 801aacc:	08022b80 	.word	0x08022b80
 801aad0:	000fffff 	.word	0x000fffff
 801aad4:	00000000 	.word	0x00000000

0801aad8 <scalbn>:
 801aad8:	b570      	push	{r4, r5, r6, lr}
 801aada:	ec55 4b10 	vmov	r4, r5, d0
 801aade:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801aae2:	4606      	mov	r6, r0
 801aae4:	462b      	mov	r3, r5
 801aae6:	b99a      	cbnz	r2, 801ab10 <scalbn+0x38>
 801aae8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801aaec:	4323      	orrs	r3, r4
 801aaee:	d036      	beq.n	801ab5e <scalbn+0x86>
 801aaf0:	4b39      	ldr	r3, [pc, #228]	; (801abd8 <scalbn+0x100>)
 801aaf2:	4629      	mov	r1, r5
 801aaf4:	ee10 0a10 	vmov	r0, s0
 801aaf8:	2200      	movs	r2, #0
 801aafa:	f7e5 fd9d 	bl	8000638 <__aeabi_dmul>
 801aafe:	4b37      	ldr	r3, [pc, #220]	; (801abdc <scalbn+0x104>)
 801ab00:	429e      	cmp	r6, r3
 801ab02:	4604      	mov	r4, r0
 801ab04:	460d      	mov	r5, r1
 801ab06:	da10      	bge.n	801ab2a <scalbn+0x52>
 801ab08:	a32b      	add	r3, pc, #172	; (adr r3, 801abb8 <scalbn+0xe0>)
 801ab0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab0e:	e03a      	b.n	801ab86 <scalbn+0xae>
 801ab10:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801ab14:	428a      	cmp	r2, r1
 801ab16:	d10c      	bne.n	801ab32 <scalbn+0x5a>
 801ab18:	ee10 2a10 	vmov	r2, s0
 801ab1c:	4620      	mov	r0, r4
 801ab1e:	4629      	mov	r1, r5
 801ab20:	f7e5 fbd4 	bl	80002cc <__adddf3>
 801ab24:	4604      	mov	r4, r0
 801ab26:	460d      	mov	r5, r1
 801ab28:	e019      	b.n	801ab5e <scalbn+0x86>
 801ab2a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801ab2e:	460b      	mov	r3, r1
 801ab30:	3a36      	subs	r2, #54	; 0x36
 801ab32:	4432      	add	r2, r6
 801ab34:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801ab38:	428a      	cmp	r2, r1
 801ab3a:	dd08      	ble.n	801ab4e <scalbn+0x76>
 801ab3c:	2d00      	cmp	r5, #0
 801ab3e:	a120      	add	r1, pc, #128	; (adr r1, 801abc0 <scalbn+0xe8>)
 801ab40:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ab44:	da1c      	bge.n	801ab80 <scalbn+0xa8>
 801ab46:	a120      	add	r1, pc, #128	; (adr r1, 801abc8 <scalbn+0xf0>)
 801ab48:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ab4c:	e018      	b.n	801ab80 <scalbn+0xa8>
 801ab4e:	2a00      	cmp	r2, #0
 801ab50:	dd08      	ble.n	801ab64 <scalbn+0x8c>
 801ab52:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801ab56:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801ab5a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801ab5e:	ec45 4b10 	vmov	d0, r4, r5
 801ab62:	bd70      	pop	{r4, r5, r6, pc}
 801ab64:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801ab68:	da19      	bge.n	801ab9e <scalbn+0xc6>
 801ab6a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801ab6e:	429e      	cmp	r6, r3
 801ab70:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801ab74:	dd0a      	ble.n	801ab8c <scalbn+0xb4>
 801ab76:	a112      	add	r1, pc, #72	; (adr r1, 801abc0 <scalbn+0xe8>)
 801ab78:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ab7c:	2b00      	cmp	r3, #0
 801ab7e:	d1e2      	bne.n	801ab46 <scalbn+0x6e>
 801ab80:	a30f      	add	r3, pc, #60	; (adr r3, 801abc0 <scalbn+0xe8>)
 801ab82:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab86:	f7e5 fd57 	bl	8000638 <__aeabi_dmul>
 801ab8a:	e7cb      	b.n	801ab24 <scalbn+0x4c>
 801ab8c:	a10a      	add	r1, pc, #40	; (adr r1, 801abb8 <scalbn+0xe0>)
 801ab8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ab92:	2b00      	cmp	r3, #0
 801ab94:	d0b8      	beq.n	801ab08 <scalbn+0x30>
 801ab96:	a10e      	add	r1, pc, #56	; (adr r1, 801abd0 <scalbn+0xf8>)
 801ab98:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ab9c:	e7b4      	b.n	801ab08 <scalbn+0x30>
 801ab9e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801aba2:	3236      	adds	r2, #54	; 0x36
 801aba4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801aba8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801abac:	4620      	mov	r0, r4
 801abae:	4b0c      	ldr	r3, [pc, #48]	; (801abe0 <scalbn+0x108>)
 801abb0:	2200      	movs	r2, #0
 801abb2:	e7e8      	b.n	801ab86 <scalbn+0xae>
 801abb4:	f3af 8000 	nop.w
 801abb8:	c2f8f359 	.word	0xc2f8f359
 801abbc:	01a56e1f 	.word	0x01a56e1f
 801abc0:	8800759c 	.word	0x8800759c
 801abc4:	7e37e43c 	.word	0x7e37e43c
 801abc8:	8800759c 	.word	0x8800759c
 801abcc:	fe37e43c 	.word	0xfe37e43c
 801abd0:	c2f8f359 	.word	0xc2f8f359
 801abd4:	81a56e1f 	.word	0x81a56e1f
 801abd8:	43500000 	.word	0x43500000
 801abdc:	ffff3cb0 	.word	0xffff3cb0
 801abe0:	3c900000 	.word	0x3c900000

0801abe4 <abort>:
 801abe4:	b508      	push	{r3, lr}
 801abe6:	2006      	movs	r0, #6
 801abe8:	f001 fd5e 	bl	801c6a8 <raise>
 801abec:	2001      	movs	r0, #1
 801abee:	f7e8 fb9d 	bl	800332c <_exit>
	...

0801abf4 <__errno>:
 801abf4:	4b01      	ldr	r3, [pc, #4]	; (801abfc <__errno+0x8>)
 801abf6:	6818      	ldr	r0, [r3, #0]
 801abf8:	4770      	bx	lr
 801abfa:	bf00      	nop
 801abfc:	200001fc 	.word	0x200001fc

0801ac00 <std>:
 801ac00:	2300      	movs	r3, #0
 801ac02:	b510      	push	{r4, lr}
 801ac04:	4604      	mov	r4, r0
 801ac06:	e9c0 3300 	strd	r3, r3, [r0]
 801ac0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801ac0e:	6083      	str	r3, [r0, #8]
 801ac10:	8181      	strh	r1, [r0, #12]
 801ac12:	6643      	str	r3, [r0, #100]	; 0x64
 801ac14:	81c2      	strh	r2, [r0, #14]
 801ac16:	6183      	str	r3, [r0, #24]
 801ac18:	4619      	mov	r1, r3
 801ac1a:	2208      	movs	r2, #8
 801ac1c:	305c      	adds	r0, #92	; 0x5c
 801ac1e:	f000 fa63 	bl	801b0e8 <memset>
 801ac22:	4b05      	ldr	r3, [pc, #20]	; (801ac38 <std+0x38>)
 801ac24:	6263      	str	r3, [r4, #36]	; 0x24
 801ac26:	4b05      	ldr	r3, [pc, #20]	; (801ac3c <std+0x3c>)
 801ac28:	62a3      	str	r3, [r4, #40]	; 0x28
 801ac2a:	4b05      	ldr	r3, [pc, #20]	; (801ac40 <std+0x40>)
 801ac2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801ac2e:	4b05      	ldr	r3, [pc, #20]	; (801ac44 <std+0x44>)
 801ac30:	6224      	str	r4, [r4, #32]
 801ac32:	6323      	str	r3, [r4, #48]	; 0x30
 801ac34:	bd10      	pop	{r4, pc}
 801ac36:	bf00      	nop
 801ac38:	0801c779 	.word	0x0801c779
 801ac3c:	0801c79f 	.word	0x0801c79f
 801ac40:	0801c7d7 	.word	0x0801c7d7
 801ac44:	0801c7fb 	.word	0x0801c7fb

0801ac48 <_cleanup_r>:
 801ac48:	4901      	ldr	r1, [pc, #4]	; (801ac50 <_cleanup_r+0x8>)
 801ac4a:	f000 b8af 	b.w	801adac <_fwalk_reent>
 801ac4e:	bf00      	nop
 801ac50:	0801ebc5 	.word	0x0801ebc5

0801ac54 <__sfmoreglue>:
 801ac54:	b570      	push	{r4, r5, r6, lr}
 801ac56:	1e4a      	subs	r2, r1, #1
 801ac58:	2568      	movs	r5, #104	; 0x68
 801ac5a:	4355      	muls	r5, r2
 801ac5c:	460e      	mov	r6, r1
 801ac5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801ac62:	f000 fd17 	bl	801b694 <_malloc_r>
 801ac66:	4604      	mov	r4, r0
 801ac68:	b140      	cbz	r0, 801ac7c <__sfmoreglue+0x28>
 801ac6a:	2100      	movs	r1, #0
 801ac6c:	e9c0 1600 	strd	r1, r6, [r0]
 801ac70:	300c      	adds	r0, #12
 801ac72:	60a0      	str	r0, [r4, #8]
 801ac74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801ac78:	f000 fa36 	bl	801b0e8 <memset>
 801ac7c:	4620      	mov	r0, r4
 801ac7e:	bd70      	pop	{r4, r5, r6, pc}

0801ac80 <__sfp_lock_acquire>:
 801ac80:	4801      	ldr	r0, [pc, #4]	; (801ac88 <__sfp_lock_acquire+0x8>)
 801ac82:	f000 b9f5 	b.w	801b070 <__retarget_lock_acquire_recursive>
 801ac86:	bf00      	nop
 801ac88:	20008fd0 	.word	0x20008fd0

0801ac8c <__sfp_lock_release>:
 801ac8c:	4801      	ldr	r0, [pc, #4]	; (801ac94 <__sfp_lock_release+0x8>)
 801ac8e:	f000 b9f1 	b.w	801b074 <__retarget_lock_release_recursive>
 801ac92:	bf00      	nop
 801ac94:	20008fd0 	.word	0x20008fd0

0801ac98 <__sinit_lock_acquire>:
 801ac98:	4801      	ldr	r0, [pc, #4]	; (801aca0 <__sinit_lock_acquire+0x8>)
 801ac9a:	f000 b9e9 	b.w	801b070 <__retarget_lock_acquire_recursive>
 801ac9e:	bf00      	nop
 801aca0:	20008fcb 	.word	0x20008fcb

0801aca4 <__sinit_lock_release>:
 801aca4:	4801      	ldr	r0, [pc, #4]	; (801acac <__sinit_lock_release+0x8>)
 801aca6:	f000 b9e5 	b.w	801b074 <__retarget_lock_release_recursive>
 801acaa:	bf00      	nop
 801acac:	20008fcb 	.word	0x20008fcb

0801acb0 <__sinit>:
 801acb0:	b510      	push	{r4, lr}
 801acb2:	4604      	mov	r4, r0
 801acb4:	f7ff fff0 	bl	801ac98 <__sinit_lock_acquire>
 801acb8:	69a3      	ldr	r3, [r4, #24]
 801acba:	b11b      	cbz	r3, 801acc4 <__sinit+0x14>
 801acbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801acc0:	f7ff bff0 	b.w	801aca4 <__sinit_lock_release>
 801acc4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801acc8:	6523      	str	r3, [r4, #80]	; 0x50
 801acca:	4b13      	ldr	r3, [pc, #76]	; (801ad18 <__sinit+0x68>)
 801accc:	4a13      	ldr	r2, [pc, #76]	; (801ad1c <__sinit+0x6c>)
 801acce:	681b      	ldr	r3, [r3, #0]
 801acd0:	62a2      	str	r2, [r4, #40]	; 0x28
 801acd2:	42a3      	cmp	r3, r4
 801acd4:	bf04      	itt	eq
 801acd6:	2301      	moveq	r3, #1
 801acd8:	61a3      	streq	r3, [r4, #24]
 801acda:	4620      	mov	r0, r4
 801acdc:	f000 f820 	bl	801ad20 <__sfp>
 801ace0:	6060      	str	r0, [r4, #4]
 801ace2:	4620      	mov	r0, r4
 801ace4:	f000 f81c 	bl	801ad20 <__sfp>
 801ace8:	60a0      	str	r0, [r4, #8]
 801acea:	4620      	mov	r0, r4
 801acec:	f000 f818 	bl	801ad20 <__sfp>
 801acf0:	2200      	movs	r2, #0
 801acf2:	60e0      	str	r0, [r4, #12]
 801acf4:	2104      	movs	r1, #4
 801acf6:	6860      	ldr	r0, [r4, #4]
 801acf8:	f7ff ff82 	bl	801ac00 <std>
 801acfc:	68a0      	ldr	r0, [r4, #8]
 801acfe:	2201      	movs	r2, #1
 801ad00:	2109      	movs	r1, #9
 801ad02:	f7ff ff7d 	bl	801ac00 <std>
 801ad06:	68e0      	ldr	r0, [r4, #12]
 801ad08:	2202      	movs	r2, #2
 801ad0a:	2112      	movs	r1, #18
 801ad0c:	f7ff ff78 	bl	801ac00 <std>
 801ad10:	2301      	movs	r3, #1
 801ad12:	61a3      	str	r3, [r4, #24]
 801ad14:	e7d2      	b.n	801acbc <__sinit+0xc>
 801ad16:	bf00      	nop
 801ad18:	08022cf4 	.word	0x08022cf4
 801ad1c:	0801ac49 	.word	0x0801ac49

0801ad20 <__sfp>:
 801ad20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ad22:	4607      	mov	r7, r0
 801ad24:	f7ff ffac 	bl	801ac80 <__sfp_lock_acquire>
 801ad28:	4b1e      	ldr	r3, [pc, #120]	; (801ada4 <__sfp+0x84>)
 801ad2a:	681e      	ldr	r6, [r3, #0]
 801ad2c:	69b3      	ldr	r3, [r6, #24]
 801ad2e:	b913      	cbnz	r3, 801ad36 <__sfp+0x16>
 801ad30:	4630      	mov	r0, r6
 801ad32:	f7ff ffbd 	bl	801acb0 <__sinit>
 801ad36:	3648      	adds	r6, #72	; 0x48
 801ad38:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801ad3c:	3b01      	subs	r3, #1
 801ad3e:	d503      	bpl.n	801ad48 <__sfp+0x28>
 801ad40:	6833      	ldr	r3, [r6, #0]
 801ad42:	b30b      	cbz	r3, 801ad88 <__sfp+0x68>
 801ad44:	6836      	ldr	r6, [r6, #0]
 801ad46:	e7f7      	b.n	801ad38 <__sfp+0x18>
 801ad48:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801ad4c:	b9d5      	cbnz	r5, 801ad84 <__sfp+0x64>
 801ad4e:	4b16      	ldr	r3, [pc, #88]	; (801ada8 <__sfp+0x88>)
 801ad50:	60e3      	str	r3, [r4, #12]
 801ad52:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801ad56:	6665      	str	r5, [r4, #100]	; 0x64
 801ad58:	f000 f988 	bl	801b06c <__retarget_lock_init_recursive>
 801ad5c:	f7ff ff96 	bl	801ac8c <__sfp_lock_release>
 801ad60:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801ad64:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801ad68:	6025      	str	r5, [r4, #0]
 801ad6a:	61a5      	str	r5, [r4, #24]
 801ad6c:	2208      	movs	r2, #8
 801ad6e:	4629      	mov	r1, r5
 801ad70:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801ad74:	f000 f9b8 	bl	801b0e8 <memset>
 801ad78:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801ad7c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801ad80:	4620      	mov	r0, r4
 801ad82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ad84:	3468      	adds	r4, #104	; 0x68
 801ad86:	e7d9      	b.n	801ad3c <__sfp+0x1c>
 801ad88:	2104      	movs	r1, #4
 801ad8a:	4638      	mov	r0, r7
 801ad8c:	f7ff ff62 	bl	801ac54 <__sfmoreglue>
 801ad90:	4604      	mov	r4, r0
 801ad92:	6030      	str	r0, [r6, #0]
 801ad94:	2800      	cmp	r0, #0
 801ad96:	d1d5      	bne.n	801ad44 <__sfp+0x24>
 801ad98:	f7ff ff78 	bl	801ac8c <__sfp_lock_release>
 801ad9c:	230c      	movs	r3, #12
 801ad9e:	603b      	str	r3, [r7, #0]
 801ada0:	e7ee      	b.n	801ad80 <__sfp+0x60>
 801ada2:	bf00      	nop
 801ada4:	08022cf4 	.word	0x08022cf4
 801ada8:	ffff0001 	.word	0xffff0001

0801adac <_fwalk_reent>:
 801adac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801adb0:	4606      	mov	r6, r0
 801adb2:	4688      	mov	r8, r1
 801adb4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801adb8:	2700      	movs	r7, #0
 801adba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801adbe:	f1b9 0901 	subs.w	r9, r9, #1
 801adc2:	d505      	bpl.n	801add0 <_fwalk_reent+0x24>
 801adc4:	6824      	ldr	r4, [r4, #0]
 801adc6:	2c00      	cmp	r4, #0
 801adc8:	d1f7      	bne.n	801adba <_fwalk_reent+0xe>
 801adca:	4638      	mov	r0, r7
 801adcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801add0:	89ab      	ldrh	r3, [r5, #12]
 801add2:	2b01      	cmp	r3, #1
 801add4:	d907      	bls.n	801ade6 <_fwalk_reent+0x3a>
 801add6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801adda:	3301      	adds	r3, #1
 801addc:	d003      	beq.n	801ade6 <_fwalk_reent+0x3a>
 801adde:	4629      	mov	r1, r5
 801ade0:	4630      	mov	r0, r6
 801ade2:	47c0      	blx	r8
 801ade4:	4307      	orrs	r7, r0
 801ade6:	3568      	adds	r5, #104	; 0x68
 801ade8:	e7e9      	b.n	801adbe <_fwalk_reent+0x12>
	...

0801adec <__libc_init_array>:
 801adec:	b570      	push	{r4, r5, r6, lr}
 801adee:	4d0d      	ldr	r5, [pc, #52]	; (801ae24 <__libc_init_array+0x38>)
 801adf0:	4c0d      	ldr	r4, [pc, #52]	; (801ae28 <__libc_init_array+0x3c>)
 801adf2:	1b64      	subs	r4, r4, r5
 801adf4:	10a4      	asrs	r4, r4, #2
 801adf6:	2600      	movs	r6, #0
 801adf8:	42a6      	cmp	r6, r4
 801adfa:	d109      	bne.n	801ae10 <__libc_init_array+0x24>
 801adfc:	4d0b      	ldr	r5, [pc, #44]	; (801ae2c <__libc_init_array+0x40>)
 801adfe:	4c0c      	ldr	r4, [pc, #48]	; (801ae30 <__libc_init_array+0x44>)
 801ae00:	f005 ffba 	bl	8020d78 <_init>
 801ae04:	1b64      	subs	r4, r4, r5
 801ae06:	10a4      	asrs	r4, r4, #2
 801ae08:	2600      	movs	r6, #0
 801ae0a:	42a6      	cmp	r6, r4
 801ae0c:	d105      	bne.n	801ae1a <__libc_init_array+0x2e>
 801ae0e:	bd70      	pop	{r4, r5, r6, pc}
 801ae10:	f855 3b04 	ldr.w	r3, [r5], #4
 801ae14:	4798      	blx	r3
 801ae16:	3601      	adds	r6, #1
 801ae18:	e7ee      	b.n	801adf8 <__libc_init_array+0xc>
 801ae1a:	f855 3b04 	ldr.w	r3, [r5], #4
 801ae1e:	4798      	blx	r3
 801ae20:	3601      	adds	r6, #1
 801ae22:	e7f2      	b.n	801ae0a <__libc_init_array+0x1e>
 801ae24:	080231c0 	.word	0x080231c0
 801ae28:	080231c0 	.word	0x080231c0
 801ae2c:	080231c0 	.word	0x080231c0
 801ae30:	080231c8 	.word	0x080231c8

0801ae34 <isxdigit>:
 801ae34:	4b02      	ldr	r3, [pc, #8]	; (801ae40 <isxdigit+0xc>)
 801ae36:	4418      	add	r0, r3
 801ae38:	7840      	ldrb	r0, [r0, #1]
 801ae3a:	f000 0044 	and.w	r0, r0, #68	; 0x44
 801ae3e:	4770      	bx	lr
 801ae40:	08022b90 	.word	0x08022b90

0801ae44 <localtime>:
 801ae44:	b538      	push	{r3, r4, r5, lr}
 801ae46:	4b0b      	ldr	r3, [pc, #44]	; (801ae74 <localtime+0x30>)
 801ae48:	681d      	ldr	r5, [r3, #0]
 801ae4a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 801ae4c:	4604      	mov	r4, r0
 801ae4e:	b953      	cbnz	r3, 801ae66 <localtime+0x22>
 801ae50:	2024      	movs	r0, #36	; 0x24
 801ae52:	f000 f911 	bl	801b078 <malloc>
 801ae56:	4602      	mov	r2, r0
 801ae58:	63e8      	str	r0, [r5, #60]	; 0x3c
 801ae5a:	b920      	cbnz	r0, 801ae66 <localtime+0x22>
 801ae5c:	4b06      	ldr	r3, [pc, #24]	; (801ae78 <localtime+0x34>)
 801ae5e:	4807      	ldr	r0, [pc, #28]	; (801ae7c <localtime+0x38>)
 801ae60:	2132      	movs	r1, #50	; 0x32
 801ae62:	f002 ff6f 	bl	801dd44 <__assert_func>
 801ae66:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 801ae68:	4620      	mov	r0, r4
 801ae6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ae6e:	f000 b807 	b.w	801ae80 <localtime_r>
 801ae72:	bf00      	nop
 801ae74:	200001fc 	.word	0x200001fc
 801ae78:	08022cf8 	.word	0x08022cf8
 801ae7c:	08022d0f 	.word	0x08022d0f

0801ae80 <localtime_r>:
 801ae80:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 801ae84:	4607      	mov	r7, r0
 801ae86:	9101      	str	r1, [sp, #4]
 801ae88:	f004 fa9c 	bl	801f3c4 <__gettzinfo>
 801ae8c:	9901      	ldr	r1, [sp, #4]
 801ae8e:	4680      	mov	r8, r0
 801ae90:	4638      	mov	r0, r7
 801ae92:	f004 fa9b 	bl	801f3cc <gmtime_r>
 801ae96:	6943      	ldr	r3, [r0, #20]
 801ae98:	079a      	lsls	r2, r3, #30
 801ae9a:	4604      	mov	r4, r0
 801ae9c:	f203 766c 	addw	r6, r3, #1900	; 0x76c
 801aea0:	d105      	bne.n	801aeae <localtime_r+0x2e>
 801aea2:	2264      	movs	r2, #100	; 0x64
 801aea4:	fb96 f3f2 	sdiv	r3, r6, r2
 801aea8:	fb02 6313 	mls	r3, r2, r3, r6
 801aeac:	bb7b      	cbnz	r3, 801af0e <localtime_r+0x8e>
 801aeae:	f44f 73c8 	mov.w	r3, #400	; 0x190
 801aeb2:	fb96 f5f3 	sdiv	r5, r6, r3
 801aeb6:	fb03 6515 	mls	r5, r3, r5, r6
 801aeba:	fab5 f585 	clz	r5, r5
 801aebe:	096d      	lsrs	r5, r5, #5
 801aec0:	4b68      	ldr	r3, [pc, #416]	; (801b064 <localtime_r+0x1e4>)
 801aec2:	2230      	movs	r2, #48	; 0x30
 801aec4:	fb02 3505 	mla	r5, r2, r5, r3
 801aec8:	f002 fca2 	bl	801d810 <__tz_lock>
 801aecc:	f002 fcac 	bl	801d828 <_tzset_unlocked>
 801aed0:	4b65      	ldr	r3, [pc, #404]	; (801b068 <localtime_r+0x1e8>)
 801aed2:	681b      	ldr	r3, [r3, #0]
 801aed4:	b353      	cbz	r3, 801af2c <localtime_r+0xac>
 801aed6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801aeda:	42b3      	cmp	r3, r6
 801aedc:	d119      	bne.n	801af12 <localtime_r+0x92>
 801aede:	f8d8 1000 	ldr.w	r1, [r8]
 801aee2:	e9d7 6700 	ldrd	r6, r7, [r7]
 801aee6:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 801aeea:	b9d1      	cbnz	r1, 801af22 <localtime_r+0xa2>
 801aeec:	4296      	cmp	r6, r2
 801aeee:	eb77 0303 	sbcs.w	r3, r7, r3
 801aef2:	da23      	bge.n	801af3c <localtime_r+0xbc>
 801aef4:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 801aef8:	4296      	cmp	r6, r2
 801aefa:	eb77 0303 	sbcs.w	r3, r7, r3
 801aefe:	bfb4      	ite	lt
 801af00:	2301      	movlt	r3, #1
 801af02:	2300      	movge	r3, #0
 801af04:	6223      	str	r3, [r4, #32]
 801af06:	db1b      	blt.n	801af40 <localtime_r+0xc0>
 801af08:	f8d8 1028 	ldr.w	r1, [r8, #40]	; 0x28
 801af0c:	e01a      	b.n	801af44 <localtime_r+0xc4>
 801af0e:	2501      	movs	r5, #1
 801af10:	e7d6      	b.n	801aec0 <localtime_r+0x40>
 801af12:	4630      	mov	r0, r6
 801af14:	f002 fbd4 	bl	801d6c0 <__tzcalc_limits>
 801af18:	2800      	cmp	r0, #0
 801af1a:	d1e0      	bne.n	801aede <localtime_r+0x5e>
 801af1c:	f04f 33ff 	mov.w	r3, #4294967295
 801af20:	e004      	b.n	801af2c <localtime_r+0xac>
 801af22:	4296      	cmp	r6, r2
 801af24:	eb77 0303 	sbcs.w	r3, r7, r3
 801af28:	da02      	bge.n	801af30 <localtime_r+0xb0>
 801af2a:	2300      	movs	r3, #0
 801af2c:	6223      	str	r3, [r4, #32]
 801af2e:	e7eb      	b.n	801af08 <localtime_r+0x88>
 801af30:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 801af34:	4296      	cmp	r6, r2
 801af36:	eb77 0303 	sbcs.w	r3, r7, r3
 801af3a:	daf6      	bge.n	801af2a <localtime_r+0xaa>
 801af3c:	2301      	movs	r3, #1
 801af3e:	6223      	str	r3, [r4, #32]
 801af40:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 801af44:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 801af48:	203c      	movs	r0, #60	; 0x3c
 801af4a:	fb91 f6f3 	sdiv	r6, r1, r3
 801af4e:	fb03 1316 	mls	r3, r3, r6, r1
 801af52:	6861      	ldr	r1, [r4, #4]
 801af54:	fb93 f2f0 	sdiv	r2, r3, r0
 801af58:	fb00 3012 	mls	r0, r0, r2, r3
 801af5c:	6823      	ldr	r3, [r4, #0]
 801af5e:	1a89      	subs	r1, r1, r2
 801af60:	68a2      	ldr	r2, [r4, #8]
 801af62:	6061      	str	r1, [r4, #4]
 801af64:	1a1b      	subs	r3, r3, r0
 801af66:	1b92      	subs	r2, r2, r6
 801af68:	2b3b      	cmp	r3, #59	; 0x3b
 801af6a:	6023      	str	r3, [r4, #0]
 801af6c:	60a2      	str	r2, [r4, #8]
 801af6e:	dd35      	ble.n	801afdc <localtime_r+0x15c>
 801af70:	3101      	adds	r1, #1
 801af72:	6061      	str	r1, [r4, #4]
 801af74:	3b3c      	subs	r3, #60	; 0x3c
 801af76:	6023      	str	r3, [r4, #0]
 801af78:	6863      	ldr	r3, [r4, #4]
 801af7a:	2b3b      	cmp	r3, #59	; 0x3b
 801af7c:	dd34      	ble.n	801afe8 <localtime_r+0x168>
 801af7e:	3201      	adds	r2, #1
 801af80:	60a2      	str	r2, [r4, #8]
 801af82:	3b3c      	subs	r3, #60	; 0x3c
 801af84:	6063      	str	r3, [r4, #4]
 801af86:	68a3      	ldr	r3, [r4, #8]
 801af88:	2b17      	cmp	r3, #23
 801af8a:	dd33      	ble.n	801aff4 <localtime_r+0x174>
 801af8c:	69e2      	ldr	r2, [r4, #28]
 801af8e:	3201      	adds	r2, #1
 801af90:	61e2      	str	r2, [r4, #28]
 801af92:	69a2      	ldr	r2, [r4, #24]
 801af94:	3201      	adds	r2, #1
 801af96:	2a06      	cmp	r2, #6
 801af98:	bfc8      	it	gt
 801af9a:	2200      	movgt	r2, #0
 801af9c:	61a2      	str	r2, [r4, #24]
 801af9e:	68e2      	ldr	r2, [r4, #12]
 801afa0:	3b18      	subs	r3, #24
 801afa2:	3201      	adds	r2, #1
 801afa4:	60a3      	str	r3, [r4, #8]
 801afa6:	6923      	ldr	r3, [r4, #16]
 801afa8:	60e2      	str	r2, [r4, #12]
 801afaa:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 801afae:	428a      	cmp	r2, r1
 801afb0:	dd0e      	ble.n	801afd0 <localtime_r+0x150>
 801afb2:	2b0b      	cmp	r3, #11
 801afb4:	eba2 0201 	sub.w	r2, r2, r1
 801afb8:	60e2      	str	r2, [r4, #12]
 801afba:	f103 0201 	add.w	r2, r3, #1
 801afbe:	bf09      	itett	eq
 801afc0:	6963      	ldreq	r3, [r4, #20]
 801afc2:	6122      	strne	r2, [r4, #16]
 801afc4:	2200      	moveq	r2, #0
 801afc6:	3301      	addeq	r3, #1
 801afc8:	bf02      	ittt	eq
 801afca:	6122      	streq	r2, [r4, #16]
 801afcc:	6163      	streq	r3, [r4, #20]
 801afce:	61e2      	streq	r2, [r4, #28]
 801afd0:	f002 fc24 	bl	801d81c <__tz_unlock>
 801afd4:	4620      	mov	r0, r4
 801afd6:	b002      	add	sp, #8
 801afd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801afdc:	2b00      	cmp	r3, #0
 801afde:	dacb      	bge.n	801af78 <localtime_r+0xf8>
 801afe0:	3901      	subs	r1, #1
 801afe2:	6061      	str	r1, [r4, #4]
 801afe4:	333c      	adds	r3, #60	; 0x3c
 801afe6:	e7c6      	b.n	801af76 <localtime_r+0xf6>
 801afe8:	2b00      	cmp	r3, #0
 801afea:	dacc      	bge.n	801af86 <localtime_r+0x106>
 801afec:	3a01      	subs	r2, #1
 801afee:	60a2      	str	r2, [r4, #8]
 801aff0:	333c      	adds	r3, #60	; 0x3c
 801aff2:	e7c7      	b.n	801af84 <localtime_r+0x104>
 801aff4:	2b00      	cmp	r3, #0
 801aff6:	daeb      	bge.n	801afd0 <localtime_r+0x150>
 801aff8:	69e2      	ldr	r2, [r4, #28]
 801affa:	3a01      	subs	r2, #1
 801affc:	61e2      	str	r2, [r4, #28]
 801affe:	69a2      	ldr	r2, [r4, #24]
 801b000:	3a01      	subs	r2, #1
 801b002:	bf48      	it	mi
 801b004:	2206      	movmi	r2, #6
 801b006:	61a2      	str	r2, [r4, #24]
 801b008:	68e2      	ldr	r2, [r4, #12]
 801b00a:	3318      	adds	r3, #24
 801b00c:	3a01      	subs	r2, #1
 801b00e:	60e2      	str	r2, [r4, #12]
 801b010:	60a3      	str	r3, [r4, #8]
 801b012:	2a00      	cmp	r2, #0
 801b014:	d1dc      	bne.n	801afd0 <localtime_r+0x150>
 801b016:	6923      	ldr	r3, [r4, #16]
 801b018:	3b01      	subs	r3, #1
 801b01a:	d405      	bmi.n	801b028 <localtime_r+0x1a8>
 801b01c:	6123      	str	r3, [r4, #16]
 801b01e:	6923      	ldr	r3, [r4, #16]
 801b020:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 801b024:	60e3      	str	r3, [r4, #12]
 801b026:	e7d3      	b.n	801afd0 <localtime_r+0x150>
 801b028:	230b      	movs	r3, #11
 801b02a:	6123      	str	r3, [r4, #16]
 801b02c:	6963      	ldr	r3, [r4, #20]
 801b02e:	1e5a      	subs	r2, r3, #1
 801b030:	6162      	str	r2, [r4, #20]
 801b032:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 801b036:	0793      	lsls	r3, r2, #30
 801b038:	d105      	bne.n	801b046 <localtime_r+0x1c6>
 801b03a:	2164      	movs	r1, #100	; 0x64
 801b03c:	fb92 f3f1 	sdiv	r3, r2, r1
 801b040:	fb01 2313 	mls	r3, r1, r3, r2
 801b044:	b963      	cbnz	r3, 801b060 <localtime_r+0x1e0>
 801b046:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801b04a:	fb92 f3f1 	sdiv	r3, r2, r1
 801b04e:	fb01 2313 	mls	r3, r1, r3, r2
 801b052:	fab3 f383 	clz	r3, r3
 801b056:	095b      	lsrs	r3, r3, #5
 801b058:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 801b05c:	61e3      	str	r3, [r4, #28]
 801b05e:	e7de      	b.n	801b01e <localtime_r+0x19e>
 801b060:	2301      	movs	r3, #1
 801b062:	e7f9      	b.n	801b058 <localtime_r+0x1d8>
 801b064:	08022dd0 	.word	0x08022dd0
 801b068:	20005ed0 	.word	0x20005ed0

0801b06c <__retarget_lock_init_recursive>:
 801b06c:	4770      	bx	lr

0801b06e <__retarget_lock_acquire>:
 801b06e:	4770      	bx	lr

0801b070 <__retarget_lock_acquire_recursive>:
 801b070:	4770      	bx	lr

0801b072 <__retarget_lock_release>:
 801b072:	4770      	bx	lr

0801b074 <__retarget_lock_release_recursive>:
 801b074:	4770      	bx	lr
	...

0801b078 <malloc>:
 801b078:	4b02      	ldr	r3, [pc, #8]	; (801b084 <malloc+0xc>)
 801b07a:	4601      	mov	r1, r0
 801b07c:	6818      	ldr	r0, [r3, #0]
 801b07e:	f000 bb09 	b.w	801b694 <_malloc_r>
 801b082:	bf00      	nop
 801b084:	200001fc 	.word	0x200001fc

0801b088 <free>:
 801b088:	4b02      	ldr	r3, [pc, #8]	; (801b094 <free+0xc>)
 801b08a:	4601      	mov	r1, r0
 801b08c:	6818      	ldr	r0, [r3, #0]
 801b08e:	f000 bab1 	b.w	801b5f4 <_free_r>
 801b092:	bf00      	nop
 801b094:	200001fc 	.word	0x200001fc

0801b098 <memcpy>:
 801b098:	440a      	add	r2, r1
 801b09a:	4291      	cmp	r1, r2
 801b09c:	f100 33ff 	add.w	r3, r0, #4294967295
 801b0a0:	d100      	bne.n	801b0a4 <memcpy+0xc>
 801b0a2:	4770      	bx	lr
 801b0a4:	b510      	push	{r4, lr}
 801b0a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b0aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b0ae:	4291      	cmp	r1, r2
 801b0b0:	d1f9      	bne.n	801b0a6 <memcpy+0xe>
 801b0b2:	bd10      	pop	{r4, pc}

0801b0b4 <memmove>:
 801b0b4:	4288      	cmp	r0, r1
 801b0b6:	b510      	push	{r4, lr}
 801b0b8:	eb01 0402 	add.w	r4, r1, r2
 801b0bc:	d902      	bls.n	801b0c4 <memmove+0x10>
 801b0be:	4284      	cmp	r4, r0
 801b0c0:	4623      	mov	r3, r4
 801b0c2:	d807      	bhi.n	801b0d4 <memmove+0x20>
 801b0c4:	1e43      	subs	r3, r0, #1
 801b0c6:	42a1      	cmp	r1, r4
 801b0c8:	d008      	beq.n	801b0dc <memmove+0x28>
 801b0ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b0ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b0d2:	e7f8      	b.n	801b0c6 <memmove+0x12>
 801b0d4:	4402      	add	r2, r0
 801b0d6:	4601      	mov	r1, r0
 801b0d8:	428a      	cmp	r2, r1
 801b0da:	d100      	bne.n	801b0de <memmove+0x2a>
 801b0dc:	bd10      	pop	{r4, pc}
 801b0de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b0e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b0e6:	e7f7      	b.n	801b0d8 <memmove+0x24>

0801b0e8 <memset>:
 801b0e8:	4402      	add	r2, r0
 801b0ea:	4603      	mov	r3, r0
 801b0ec:	4293      	cmp	r3, r2
 801b0ee:	d100      	bne.n	801b0f2 <memset+0xa>
 801b0f0:	4770      	bx	lr
 801b0f2:	f803 1b01 	strb.w	r1, [r3], #1
 801b0f6:	e7f9      	b.n	801b0ec <memset+0x4>

0801b0f8 <validate_structure>:
 801b0f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b0fa:	6801      	ldr	r1, [r0, #0]
 801b0fc:	293b      	cmp	r1, #59	; 0x3b
 801b0fe:	4604      	mov	r4, r0
 801b100:	d911      	bls.n	801b126 <validate_structure+0x2e>
 801b102:	223c      	movs	r2, #60	; 0x3c
 801b104:	4668      	mov	r0, sp
 801b106:	f002 fe4b 	bl	801dda0 <div>
 801b10a:	9a01      	ldr	r2, [sp, #4]
 801b10c:	6863      	ldr	r3, [r4, #4]
 801b10e:	9900      	ldr	r1, [sp, #0]
 801b110:	2a00      	cmp	r2, #0
 801b112:	440b      	add	r3, r1
 801b114:	6063      	str	r3, [r4, #4]
 801b116:	bfbb      	ittet	lt
 801b118:	323c      	addlt	r2, #60	; 0x3c
 801b11a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801b11e:	6022      	strge	r2, [r4, #0]
 801b120:	6022      	strlt	r2, [r4, #0]
 801b122:	bfb8      	it	lt
 801b124:	6063      	strlt	r3, [r4, #4]
 801b126:	6861      	ldr	r1, [r4, #4]
 801b128:	293b      	cmp	r1, #59	; 0x3b
 801b12a:	d911      	bls.n	801b150 <validate_structure+0x58>
 801b12c:	223c      	movs	r2, #60	; 0x3c
 801b12e:	4668      	mov	r0, sp
 801b130:	f002 fe36 	bl	801dda0 <div>
 801b134:	9a01      	ldr	r2, [sp, #4]
 801b136:	68a3      	ldr	r3, [r4, #8]
 801b138:	9900      	ldr	r1, [sp, #0]
 801b13a:	2a00      	cmp	r2, #0
 801b13c:	440b      	add	r3, r1
 801b13e:	60a3      	str	r3, [r4, #8]
 801b140:	bfbb      	ittet	lt
 801b142:	323c      	addlt	r2, #60	; 0x3c
 801b144:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801b148:	6062      	strge	r2, [r4, #4]
 801b14a:	6062      	strlt	r2, [r4, #4]
 801b14c:	bfb8      	it	lt
 801b14e:	60a3      	strlt	r3, [r4, #8]
 801b150:	68a1      	ldr	r1, [r4, #8]
 801b152:	2917      	cmp	r1, #23
 801b154:	d911      	bls.n	801b17a <validate_structure+0x82>
 801b156:	2218      	movs	r2, #24
 801b158:	4668      	mov	r0, sp
 801b15a:	f002 fe21 	bl	801dda0 <div>
 801b15e:	9a01      	ldr	r2, [sp, #4]
 801b160:	68e3      	ldr	r3, [r4, #12]
 801b162:	9900      	ldr	r1, [sp, #0]
 801b164:	2a00      	cmp	r2, #0
 801b166:	440b      	add	r3, r1
 801b168:	60e3      	str	r3, [r4, #12]
 801b16a:	bfbb      	ittet	lt
 801b16c:	3218      	addlt	r2, #24
 801b16e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801b172:	60a2      	strge	r2, [r4, #8]
 801b174:	60a2      	strlt	r2, [r4, #8]
 801b176:	bfb8      	it	lt
 801b178:	60e3      	strlt	r3, [r4, #12]
 801b17a:	6921      	ldr	r1, [r4, #16]
 801b17c:	290b      	cmp	r1, #11
 801b17e:	d911      	bls.n	801b1a4 <validate_structure+0xac>
 801b180:	220c      	movs	r2, #12
 801b182:	4668      	mov	r0, sp
 801b184:	f002 fe0c 	bl	801dda0 <div>
 801b188:	9a01      	ldr	r2, [sp, #4]
 801b18a:	6963      	ldr	r3, [r4, #20]
 801b18c:	9900      	ldr	r1, [sp, #0]
 801b18e:	2a00      	cmp	r2, #0
 801b190:	440b      	add	r3, r1
 801b192:	6163      	str	r3, [r4, #20]
 801b194:	bfbb      	ittet	lt
 801b196:	320c      	addlt	r2, #12
 801b198:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801b19c:	6122      	strge	r2, [r4, #16]
 801b19e:	6122      	strlt	r2, [r4, #16]
 801b1a0:	bfb8      	it	lt
 801b1a2:	6163      	strlt	r3, [r4, #20]
 801b1a4:	6963      	ldr	r3, [r4, #20]
 801b1a6:	0799      	lsls	r1, r3, #30
 801b1a8:	d120      	bne.n	801b1ec <validate_structure+0xf4>
 801b1aa:	2164      	movs	r1, #100	; 0x64
 801b1ac:	fb93 f2f1 	sdiv	r2, r3, r1
 801b1b0:	fb01 3212 	mls	r2, r1, r2, r3
 801b1b4:	b9e2      	cbnz	r2, 801b1f0 <validate_structure+0xf8>
 801b1b6:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 801b1ba:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801b1be:	fb93 f2f1 	sdiv	r2, r3, r1
 801b1c2:	fb01 3312 	mls	r3, r1, r2, r3
 801b1c6:	2b00      	cmp	r3, #0
 801b1c8:	bf14      	ite	ne
 801b1ca:	231c      	movne	r3, #28
 801b1cc:	231d      	moveq	r3, #29
 801b1ce:	68e2      	ldr	r2, [r4, #12]
 801b1d0:	2a00      	cmp	r2, #0
 801b1d2:	dc0f      	bgt.n	801b1f4 <validate_structure+0xfc>
 801b1d4:	4f33      	ldr	r7, [pc, #204]	; (801b2a4 <validate_structure+0x1ac>)
 801b1d6:	260b      	movs	r6, #11
 801b1d8:	2064      	movs	r0, #100	; 0x64
 801b1da:	f44f 75c8 	mov.w	r5, #400	; 0x190
 801b1de:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 801b1e2:	f1bc 0f00 	cmp.w	ip, #0
 801b1e6:	dd31      	ble.n	801b24c <validate_structure+0x154>
 801b1e8:	b003      	add	sp, #12
 801b1ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b1ec:	231c      	movs	r3, #28
 801b1ee:	e7ee      	b.n	801b1ce <validate_structure+0xd6>
 801b1f0:	231d      	movs	r3, #29
 801b1f2:	e7ec      	b.n	801b1ce <validate_structure+0xd6>
 801b1f4:	4f2b      	ldr	r7, [pc, #172]	; (801b2a4 <validate_structure+0x1ac>)
 801b1f6:	f04f 0c00 	mov.w	ip, #0
 801b1fa:	2564      	movs	r5, #100	; 0x64
 801b1fc:	f44f 76c8 	mov.w	r6, #400	; 0x190
 801b200:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 801b204:	2a01      	cmp	r2, #1
 801b206:	bf14      	ite	ne
 801b208:	f857 0022 	ldrne.w	r0, [r7, r2, lsl #2]
 801b20c:	4618      	moveq	r0, r3
 801b20e:	4281      	cmp	r1, r0
 801b210:	ddea      	ble.n	801b1e8 <validate_structure+0xf0>
 801b212:	3201      	adds	r2, #1
 801b214:	1a09      	subs	r1, r1, r0
 801b216:	2a0c      	cmp	r2, #12
 801b218:	60e1      	str	r1, [r4, #12]
 801b21a:	6122      	str	r2, [r4, #16]
 801b21c:	d1f0      	bne.n	801b200 <validate_structure+0x108>
 801b21e:	6963      	ldr	r3, [r4, #20]
 801b220:	1c5a      	adds	r2, r3, #1
 801b222:	0791      	lsls	r1, r2, #30
 801b224:	e9c4 c204 	strd	ip, r2, [r4, #16]
 801b228:	d137      	bne.n	801b29a <validate_structure+0x1a2>
 801b22a:	fb92 f1f5 	sdiv	r1, r2, r5
 801b22e:	fb05 2211 	mls	r2, r5, r1, r2
 801b232:	2a00      	cmp	r2, #0
 801b234:	d133      	bne.n	801b29e <validate_structure+0x1a6>
 801b236:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 801b23a:	fb93 f2f6 	sdiv	r2, r3, r6
 801b23e:	fb06 3312 	mls	r3, r6, r2, r3
 801b242:	2b00      	cmp	r3, #0
 801b244:	bf14      	ite	ne
 801b246:	231c      	movne	r3, #28
 801b248:	231d      	moveq	r3, #29
 801b24a:	e7d9      	b.n	801b200 <validate_structure+0x108>
 801b24c:	6921      	ldr	r1, [r4, #16]
 801b24e:	3901      	subs	r1, #1
 801b250:	6121      	str	r1, [r4, #16]
 801b252:	3101      	adds	r1, #1
 801b254:	d114      	bne.n	801b280 <validate_structure+0x188>
 801b256:	6963      	ldr	r3, [r4, #20]
 801b258:	1e59      	subs	r1, r3, #1
 801b25a:	078a      	lsls	r2, r1, #30
 801b25c:	e9c4 6104 	strd	r6, r1, [r4, #16]
 801b260:	d117      	bne.n	801b292 <validate_structure+0x19a>
 801b262:	fb91 f2f0 	sdiv	r2, r1, r0
 801b266:	fb00 1112 	mls	r1, r0, r2, r1
 801b26a:	b9a1      	cbnz	r1, 801b296 <validate_structure+0x19e>
 801b26c:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 801b270:	fb93 f2f5 	sdiv	r2, r3, r5
 801b274:	fb05 3312 	mls	r3, r5, r2, r3
 801b278:	2b00      	cmp	r3, #0
 801b27a:	bf14      	ite	ne
 801b27c:	231c      	movne	r3, #28
 801b27e:	231d      	moveq	r3, #29
 801b280:	6922      	ldr	r2, [r4, #16]
 801b282:	2a01      	cmp	r2, #1
 801b284:	bf14      	ite	ne
 801b286:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 801b28a:	461a      	moveq	r2, r3
 801b28c:	4462      	add	r2, ip
 801b28e:	60e2      	str	r2, [r4, #12]
 801b290:	e7a5      	b.n	801b1de <validate_structure+0xe6>
 801b292:	231c      	movs	r3, #28
 801b294:	e7f4      	b.n	801b280 <validate_structure+0x188>
 801b296:	231d      	movs	r3, #29
 801b298:	e7f2      	b.n	801b280 <validate_structure+0x188>
 801b29a:	231c      	movs	r3, #28
 801b29c:	e7b0      	b.n	801b200 <validate_structure+0x108>
 801b29e:	231d      	movs	r3, #29
 801b2a0:	e7ae      	b.n	801b200 <validate_structure+0x108>
 801b2a2:	bf00      	nop
 801b2a4:	08022d70 	.word	0x08022d70

0801b2a8 <mktime>:
 801b2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b2ac:	b08b      	sub	sp, #44	; 0x2c
 801b2ae:	4605      	mov	r5, r0
 801b2b0:	f004 f888 	bl	801f3c4 <__gettzinfo>
 801b2b4:	4607      	mov	r7, r0
 801b2b6:	4628      	mov	r0, r5
 801b2b8:	f7ff ff1e 	bl	801b0f8 <validate_structure>
 801b2bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 801b2c0:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 801b2c4:	68a8      	ldr	r0, [r5, #8]
 801b2c6:	696e      	ldr	r6, [r5, #20]
 801b2c8:	fb0a 2303 	mla	r3, sl, r3, r2
 801b2cc:	f44f 6a61 	mov.w	sl, #3600	; 0xe10
 801b2d0:	fb0a 3a00 	mla	sl, sl, r0, r3
 801b2d4:	e9d5 4303 	ldrd	r4, r3, [r5, #12]
 801b2d8:	4ac3      	ldr	r2, [pc, #780]	; (801b5e8 <mktime+0x340>)
 801b2da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801b2de:	3c01      	subs	r4, #1
 801b2e0:	2b01      	cmp	r3, #1
 801b2e2:	4414      	add	r4, r2
 801b2e4:	dd11      	ble.n	801b30a <mktime+0x62>
 801b2e6:	07b1      	lsls	r1, r6, #30
 801b2e8:	d10f      	bne.n	801b30a <mktime+0x62>
 801b2ea:	2264      	movs	r2, #100	; 0x64
 801b2ec:	fb96 f3f2 	sdiv	r3, r6, r2
 801b2f0:	fb02 6313 	mls	r3, r2, r3, r6
 801b2f4:	b943      	cbnz	r3, 801b308 <mktime+0x60>
 801b2f6:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 801b2fa:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801b2fe:	fb91 f3f2 	sdiv	r3, r1, r2
 801b302:	fb02 1313 	mls	r3, r2, r3, r1
 801b306:	b903      	cbnz	r3, 801b30a <mktime+0x62>
 801b308:	3401      	adds	r4, #1
 801b30a:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 801b30e:	3310      	adds	r3, #16
 801b310:	f644 6220 	movw	r2, #20000	; 0x4e20
 801b314:	4293      	cmp	r3, r2
 801b316:	61ec      	str	r4, [r5, #28]
 801b318:	f200 8161 	bhi.w	801b5de <mktime+0x336>
 801b31c:	2e46      	cmp	r6, #70	; 0x46
 801b31e:	dd77      	ble.n	801b410 <mktime+0x168>
 801b320:	2346      	movs	r3, #70	; 0x46
 801b322:	f240 1e6d 	movw	lr, #365	; 0x16d
 801b326:	2164      	movs	r1, #100	; 0x64
 801b328:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801b32c:	079a      	lsls	r2, r3, #30
 801b32e:	d169      	bne.n	801b404 <mktime+0x15c>
 801b330:	fb93 f2f1 	sdiv	r2, r3, r1
 801b334:	fb01 3212 	mls	r2, r1, r2, r3
 801b338:	2a00      	cmp	r2, #0
 801b33a:	d166      	bne.n	801b40a <mktime+0x162>
 801b33c:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 801b340:	fb9c f2f0 	sdiv	r2, ip, r0
 801b344:	fb00 c212 	mls	r2, r0, r2, ip
 801b348:	2a00      	cmp	r2, #0
 801b34a:	bf14      	ite	ne
 801b34c:	4672      	movne	r2, lr
 801b34e:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801b352:	3301      	adds	r3, #1
 801b354:	429e      	cmp	r6, r3
 801b356:	4414      	add	r4, r2
 801b358:	d1e8      	bne.n	801b32c <mktime+0x84>
 801b35a:	4ba4      	ldr	r3, [pc, #656]	; (801b5ec <mktime+0x344>)
 801b35c:	ea4f 7bea 	mov.w	fp, sl, asr #31
 801b360:	fbc3 ab04 	smlal	sl, fp, r3, r4
 801b364:	f002 fa54 	bl	801d810 <__tz_lock>
 801b368:	f002 fa5e 	bl	801d828 <_tzset_unlocked>
 801b36c:	4ba0      	ldr	r3, [pc, #640]	; (801b5f0 <mktime+0x348>)
 801b36e:	f8d3 9000 	ldr.w	r9, [r3]
 801b372:	f1b9 0f00 	cmp.w	r9, #0
 801b376:	d03f      	beq.n	801b3f8 <mktime+0x150>
 801b378:	f8d5 9020 	ldr.w	r9, [r5, #32]
 801b37c:	6968      	ldr	r0, [r5, #20]
 801b37e:	687b      	ldr	r3, [r7, #4]
 801b380:	f1b9 0f01 	cmp.w	r9, #1
 801b384:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 801b388:	46c8      	mov	r8, r9
 801b38a:	bfa8      	it	ge
 801b38c:	f04f 0801 	movge.w	r8, #1
 801b390:	4283      	cmp	r3, r0
 801b392:	d17f      	bne.n	801b494 <mktime+0x1ec>
 801b394:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b396:	4619      	mov	r1, r3
 801b398:	17da      	asrs	r2, r3, #31
 801b39a:	e9cd 1200 	strd	r1, r2, [sp]
 801b39e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 801b3a2:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801b3a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b3aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b3ac:	1a80      	subs	r0, r0, r2
 801b3ae:	eb61 71e2 	sbc.w	r1, r1, r2, asr #31
 801b3b2:	4582      	cmp	sl, r0
 801b3b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801b3b8:	eb7b 0101 	sbcs.w	r1, fp, r1
 801b3bc:	da71      	bge.n	801b4a2 <mktime+0x1fa>
 801b3be:	9800      	ldr	r0, [sp, #0]
 801b3c0:	6a39      	ldr	r1, [r7, #32]
 801b3c2:	1a09      	subs	r1, r1, r0
 801b3c4:	9104      	str	r1, [sp, #16]
 801b3c6:	9801      	ldr	r0, [sp, #4]
 801b3c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801b3ca:	eb61 0100 	sbc.w	r1, r1, r0
 801b3ce:	9105      	str	r1, [sp, #20]
 801b3d0:	6839      	ldr	r1, [r7, #0]
 801b3d2:	2900      	cmp	r1, #0
 801b3d4:	d075      	beq.n	801b4c2 <mktime+0x21a>
 801b3d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801b3da:	4582      	cmp	sl, r0
 801b3dc:	eb7b 0101 	sbcs.w	r1, fp, r1
 801b3e0:	db05      	blt.n	801b3ee <mktime+0x146>
 801b3e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801b3e6:	4582      	cmp	sl, r0
 801b3e8:	eb7b 0101 	sbcs.w	r1, fp, r1
 801b3ec:	db6f      	blt.n	801b4ce <mktime+0x226>
 801b3ee:	f1b9 0f00 	cmp.w	r9, #0
 801b3f2:	f04f 0900 	mov.w	r9, #0
 801b3f6:	da6f      	bge.n	801b4d8 <mktime+0x230>
 801b3f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b3fa:	eb1a 0a03 	adds.w	sl, sl, r3
 801b3fe:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801b402:	e0ae      	b.n	801b562 <mktime+0x2ba>
 801b404:	f240 126d 	movw	r2, #365	; 0x16d
 801b408:	e7a3      	b.n	801b352 <mktime+0xaa>
 801b40a:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801b40e:	e7a0      	b.n	801b352 <mktime+0xaa>
 801b410:	d0a3      	beq.n	801b35a <mktime+0xb2>
 801b412:	2345      	movs	r3, #69	; 0x45
 801b414:	f240 1e6d 	movw	lr, #365	; 0x16d
 801b418:	2164      	movs	r1, #100	; 0x64
 801b41a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801b41e:	e012      	b.n	801b446 <mktime+0x19e>
 801b420:	bb62      	cbnz	r2, 801b47c <mktime+0x1d4>
 801b422:	fb93 f2f1 	sdiv	r2, r3, r1
 801b426:	fb01 3212 	mls	r2, r1, r2, r3
 801b42a:	bb52      	cbnz	r2, 801b482 <mktime+0x1da>
 801b42c:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 801b430:	fb9c f2f0 	sdiv	r2, ip, r0
 801b434:	fb00 c212 	mls	r2, r0, r2, ip
 801b438:	2a00      	cmp	r2, #0
 801b43a:	bf14      	ite	ne
 801b43c:	4672      	movne	r2, lr
 801b43e:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801b442:	1aa4      	subs	r4, r4, r2
 801b444:	3b01      	subs	r3, #1
 801b446:	429e      	cmp	r6, r3
 801b448:	f003 0203 	and.w	r2, r3, #3
 801b44c:	dbe8      	blt.n	801b420 <mktime+0x178>
 801b44e:	b9da      	cbnz	r2, 801b488 <mktime+0x1e0>
 801b450:	2264      	movs	r2, #100	; 0x64
 801b452:	fb96 f3f2 	sdiv	r3, r6, r2
 801b456:	fb02 6313 	mls	r3, r2, r3, r6
 801b45a:	b9c3      	cbnz	r3, 801b48e <mktime+0x1e6>
 801b45c:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 801b460:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801b464:	fb91 f3f2 	sdiv	r3, r1, r2
 801b468:	fb02 1313 	mls	r3, r2, r3, r1
 801b46c:	2b00      	cmp	r3, #0
 801b46e:	f240 136d 	movw	r3, #365	; 0x16d
 801b472:	bf08      	it	eq
 801b474:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 801b478:	1ae4      	subs	r4, r4, r3
 801b47a:	e76e      	b.n	801b35a <mktime+0xb2>
 801b47c:	f240 126d 	movw	r2, #365	; 0x16d
 801b480:	e7df      	b.n	801b442 <mktime+0x19a>
 801b482:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801b486:	e7dc      	b.n	801b442 <mktime+0x19a>
 801b488:	f240 136d 	movw	r3, #365	; 0x16d
 801b48c:	e7f4      	b.n	801b478 <mktime+0x1d0>
 801b48e:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 801b492:	e7f1      	b.n	801b478 <mktime+0x1d0>
 801b494:	f002 f914 	bl	801d6c0 <__tzcalc_limits>
 801b498:	2800      	cmp	r0, #0
 801b49a:	f47f af7b 	bne.w	801b394 <mktime+0xec>
 801b49e:	46c1      	mov	r9, r8
 801b4a0:	e054      	b.n	801b54c <mktime+0x2a4>
 801b4a2:	9800      	ldr	r0, [sp, #0]
 801b4a4:	9902      	ldr	r1, [sp, #8]
 801b4a6:	1a09      	subs	r1, r1, r0
 801b4a8:	9108      	str	r1, [sp, #32]
 801b4aa:	9801      	ldr	r0, [sp, #4]
 801b4ac:	9903      	ldr	r1, [sp, #12]
 801b4ae:	eb61 0100 	sbc.w	r1, r1, r0
 801b4b2:	9109      	str	r1, [sp, #36]	; 0x24
 801b4b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801b4b8:	4582      	cmp	sl, r0
 801b4ba:	eb7b 0101 	sbcs.w	r1, fp, r1
 801b4be:	dbee      	blt.n	801b49e <mktime+0x1f6>
 801b4c0:	e77d      	b.n	801b3be <mktime+0x116>
 801b4c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801b4c6:	4582      	cmp	sl, r0
 801b4c8:	eb7b 0101 	sbcs.w	r1, fp, r1
 801b4cc:	db89      	blt.n	801b3e2 <mktime+0x13a>
 801b4ce:	f1b9 0f00 	cmp.w	r9, #0
 801b4d2:	db3f      	blt.n	801b554 <mktime+0x2ac>
 801b4d4:	f04f 0901 	mov.w	r9, #1
 801b4d8:	ea88 0809 	eor.w	r8, r8, r9
 801b4dc:	f1b8 0f01 	cmp.w	r8, #1
 801b4e0:	d134      	bne.n	801b54c <mktime+0x2a4>
 801b4e2:	f1b9 0f00 	cmp.w	r9, #0
 801b4e6:	d04f      	beq.n	801b588 <mktime+0x2e0>
 801b4e8:	1ad3      	subs	r3, r2, r3
 801b4ea:	682a      	ldr	r2, [r5, #0]
 801b4ec:	f8d5 800c 	ldr.w	r8, [r5, #12]
 801b4f0:	441a      	add	r2, r3
 801b4f2:	eb1a 0a03 	adds.w	sl, sl, r3
 801b4f6:	602a      	str	r2, [r5, #0]
 801b4f8:	4628      	mov	r0, r5
 801b4fa:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801b4fe:	f7ff fdfb 	bl	801b0f8 <validate_structure>
 801b502:	68ea      	ldr	r2, [r5, #12]
 801b504:	ebb2 0208 	subs.w	r2, r2, r8
 801b508:	d020      	beq.n	801b54c <mktime+0x2a4>
 801b50a:	2a01      	cmp	r2, #1
 801b50c:	dc3e      	bgt.n	801b58c <mktime+0x2e4>
 801b50e:	1c90      	adds	r0, r2, #2
 801b510:	bfd8      	it	le
 801b512:	2201      	movle	r2, #1
 801b514:	69eb      	ldr	r3, [r5, #28]
 801b516:	18d3      	adds	r3, r2, r3
 801b518:	4414      	add	r4, r2
 801b51a:	d540      	bpl.n	801b59e <mktime+0x2f6>
 801b51c:	1e72      	subs	r2, r6, #1
 801b51e:	0791      	lsls	r1, r2, #30
 801b520:	d137      	bne.n	801b592 <mktime+0x2ea>
 801b522:	2164      	movs	r1, #100	; 0x64
 801b524:	fb92 f3f1 	sdiv	r3, r2, r1
 801b528:	fb01 2313 	mls	r3, r1, r3, r2
 801b52c:	bba3      	cbnz	r3, 801b598 <mktime+0x2f0>
 801b52e:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 801b532:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801b536:	fb96 f3f2 	sdiv	r3, r6, r2
 801b53a:	fb02 6613 	mls	r6, r2, r3, r6
 801b53e:	2e00      	cmp	r6, #0
 801b540:	f240 136d 	movw	r3, #365	; 0x16d
 801b544:	bf18      	it	ne
 801b546:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 801b54a:	61eb      	str	r3, [r5, #28]
 801b54c:	f1b9 0f01 	cmp.w	r9, #1
 801b550:	f47f af52 	bne.w	801b3f8 <mktime+0x150>
 801b554:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b556:	eb1a 0a03 	adds.w	sl, sl, r3
 801b55a:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801b55e:	f04f 0901 	mov.w	r9, #1
 801b562:	f002 f95b 	bl	801d81c <__tz_unlock>
 801b566:	3404      	adds	r4, #4
 801b568:	2307      	movs	r3, #7
 801b56a:	fb94 f3f3 	sdiv	r3, r4, r3
 801b56e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801b572:	1ae4      	subs	r4, r4, r3
 801b574:	bf48      	it	mi
 801b576:	3407      	addmi	r4, #7
 801b578:	f8c5 9020 	str.w	r9, [r5, #32]
 801b57c:	61ac      	str	r4, [r5, #24]
 801b57e:	4650      	mov	r0, sl
 801b580:	4659      	mov	r1, fp
 801b582:	b00b      	add	sp, #44	; 0x2c
 801b584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b588:	1a9b      	subs	r3, r3, r2
 801b58a:	e7ae      	b.n	801b4ea <mktime+0x242>
 801b58c:	f04f 32ff 	mov.w	r2, #4294967295
 801b590:	e7c0      	b.n	801b514 <mktime+0x26c>
 801b592:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 801b596:	e7d8      	b.n	801b54a <mktime+0x2a2>
 801b598:	f240 136d 	movw	r3, #365	; 0x16d
 801b59c:	e7d5      	b.n	801b54a <mktime+0x2a2>
 801b59e:	07b2      	lsls	r2, r6, #30
 801b5a0:	d117      	bne.n	801b5d2 <mktime+0x32a>
 801b5a2:	2164      	movs	r1, #100	; 0x64
 801b5a4:	fb96 f2f1 	sdiv	r2, r6, r1
 801b5a8:	fb01 6212 	mls	r2, r1, r2, r6
 801b5ac:	b9a2      	cbnz	r2, 801b5d8 <mktime+0x330>
 801b5ae:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 801b5b2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801b5b6:	fb96 f2f1 	sdiv	r2, r6, r1
 801b5ba:	fb01 6612 	mls	r6, r1, r2, r6
 801b5be:	2e00      	cmp	r6, #0
 801b5c0:	f240 126d 	movw	r2, #365	; 0x16d
 801b5c4:	bf08      	it	eq
 801b5c6:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801b5ca:	4293      	cmp	r3, r2
 801b5cc:	bfa8      	it	ge
 801b5ce:	1a9b      	subge	r3, r3, r2
 801b5d0:	e7bb      	b.n	801b54a <mktime+0x2a2>
 801b5d2:	f240 126d 	movw	r2, #365	; 0x16d
 801b5d6:	e7f8      	b.n	801b5ca <mktime+0x322>
 801b5d8:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801b5dc:	e7f5      	b.n	801b5ca <mktime+0x322>
 801b5de:	f04f 3aff 	mov.w	sl, #4294967295
 801b5e2:	f04f 3bff 	mov.w	fp, #4294967295
 801b5e6:	e7ca      	b.n	801b57e <mktime+0x2d6>
 801b5e8:	08022da0 	.word	0x08022da0
 801b5ec:	00015180 	.word	0x00015180
 801b5f0:	20005ed0 	.word	0x20005ed0

0801b5f4 <_free_r>:
 801b5f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b5f6:	2900      	cmp	r1, #0
 801b5f8:	d048      	beq.n	801b68c <_free_r+0x98>
 801b5fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b5fe:	9001      	str	r0, [sp, #4]
 801b600:	2b00      	cmp	r3, #0
 801b602:	f1a1 0404 	sub.w	r4, r1, #4
 801b606:	bfb8      	it	lt
 801b608:	18e4      	addlt	r4, r4, r3
 801b60a:	f004 f81b 	bl	801f644 <__malloc_lock>
 801b60e:	4a20      	ldr	r2, [pc, #128]	; (801b690 <_free_r+0x9c>)
 801b610:	9801      	ldr	r0, [sp, #4]
 801b612:	6813      	ldr	r3, [r2, #0]
 801b614:	4615      	mov	r5, r2
 801b616:	b933      	cbnz	r3, 801b626 <_free_r+0x32>
 801b618:	6063      	str	r3, [r4, #4]
 801b61a:	6014      	str	r4, [r2, #0]
 801b61c:	b003      	add	sp, #12
 801b61e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b622:	f004 b815 	b.w	801f650 <__malloc_unlock>
 801b626:	42a3      	cmp	r3, r4
 801b628:	d90b      	bls.n	801b642 <_free_r+0x4e>
 801b62a:	6821      	ldr	r1, [r4, #0]
 801b62c:	1862      	adds	r2, r4, r1
 801b62e:	4293      	cmp	r3, r2
 801b630:	bf04      	itt	eq
 801b632:	681a      	ldreq	r2, [r3, #0]
 801b634:	685b      	ldreq	r3, [r3, #4]
 801b636:	6063      	str	r3, [r4, #4]
 801b638:	bf04      	itt	eq
 801b63a:	1852      	addeq	r2, r2, r1
 801b63c:	6022      	streq	r2, [r4, #0]
 801b63e:	602c      	str	r4, [r5, #0]
 801b640:	e7ec      	b.n	801b61c <_free_r+0x28>
 801b642:	461a      	mov	r2, r3
 801b644:	685b      	ldr	r3, [r3, #4]
 801b646:	b10b      	cbz	r3, 801b64c <_free_r+0x58>
 801b648:	42a3      	cmp	r3, r4
 801b64a:	d9fa      	bls.n	801b642 <_free_r+0x4e>
 801b64c:	6811      	ldr	r1, [r2, #0]
 801b64e:	1855      	adds	r5, r2, r1
 801b650:	42a5      	cmp	r5, r4
 801b652:	d10b      	bne.n	801b66c <_free_r+0x78>
 801b654:	6824      	ldr	r4, [r4, #0]
 801b656:	4421      	add	r1, r4
 801b658:	1854      	adds	r4, r2, r1
 801b65a:	42a3      	cmp	r3, r4
 801b65c:	6011      	str	r1, [r2, #0]
 801b65e:	d1dd      	bne.n	801b61c <_free_r+0x28>
 801b660:	681c      	ldr	r4, [r3, #0]
 801b662:	685b      	ldr	r3, [r3, #4]
 801b664:	6053      	str	r3, [r2, #4]
 801b666:	4421      	add	r1, r4
 801b668:	6011      	str	r1, [r2, #0]
 801b66a:	e7d7      	b.n	801b61c <_free_r+0x28>
 801b66c:	d902      	bls.n	801b674 <_free_r+0x80>
 801b66e:	230c      	movs	r3, #12
 801b670:	6003      	str	r3, [r0, #0]
 801b672:	e7d3      	b.n	801b61c <_free_r+0x28>
 801b674:	6825      	ldr	r5, [r4, #0]
 801b676:	1961      	adds	r1, r4, r5
 801b678:	428b      	cmp	r3, r1
 801b67a:	bf04      	itt	eq
 801b67c:	6819      	ldreq	r1, [r3, #0]
 801b67e:	685b      	ldreq	r3, [r3, #4]
 801b680:	6063      	str	r3, [r4, #4]
 801b682:	bf04      	itt	eq
 801b684:	1949      	addeq	r1, r1, r5
 801b686:	6021      	streq	r1, [r4, #0]
 801b688:	6054      	str	r4, [r2, #4]
 801b68a:	e7c7      	b.n	801b61c <_free_r+0x28>
 801b68c:	b003      	add	sp, #12
 801b68e:	bd30      	pop	{r4, r5, pc}
 801b690:	20005eac 	.word	0x20005eac

0801b694 <_malloc_r>:
 801b694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b696:	1ccd      	adds	r5, r1, #3
 801b698:	f025 0503 	bic.w	r5, r5, #3
 801b69c:	3508      	adds	r5, #8
 801b69e:	2d0c      	cmp	r5, #12
 801b6a0:	bf38      	it	cc
 801b6a2:	250c      	movcc	r5, #12
 801b6a4:	2d00      	cmp	r5, #0
 801b6a6:	4606      	mov	r6, r0
 801b6a8:	db01      	blt.n	801b6ae <_malloc_r+0x1a>
 801b6aa:	42a9      	cmp	r1, r5
 801b6ac:	d903      	bls.n	801b6b6 <_malloc_r+0x22>
 801b6ae:	230c      	movs	r3, #12
 801b6b0:	6033      	str	r3, [r6, #0]
 801b6b2:	2000      	movs	r0, #0
 801b6b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b6b6:	f003 ffc5 	bl	801f644 <__malloc_lock>
 801b6ba:	4921      	ldr	r1, [pc, #132]	; (801b740 <_malloc_r+0xac>)
 801b6bc:	680a      	ldr	r2, [r1, #0]
 801b6be:	4614      	mov	r4, r2
 801b6c0:	b99c      	cbnz	r4, 801b6ea <_malloc_r+0x56>
 801b6c2:	4f20      	ldr	r7, [pc, #128]	; (801b744 <_malloc_r+0xb0>)
 801b6c4:	683b      	ldr	r3, [r7, #0]
 801b6c6:	b923      	cbnz	r3, 801b6d2 <_malloc_r+0x3e>
 801b6c8:	4621      	mov	r1, r4
 801b6ca:	4630      	mov	r0, r6
 801b6cc:	f000 ffae 	bl	801c62c <_sbrk_r>
 801b6d0:	6038      	str	r0, [r7, #0]
 801b6d2:	4629      	mov	r1, r5
 801b6d4:	4630      	mov	r0, r6
 801b6d6:	f000 ffa9 	bl	801c62c <_sbrk_r>
 801b6da:	1c43      	adds	r3, r0, #1
 801b6dc:	d123      	bne.n	801b726 <_malloc_r+0x92>
 801b6de:	230c      	movs	r3, #12
 801b6e0:	6033      	str	r3, [r6, #0]
 801b6e2:	4630      	mov	r0, r6
 801b6e4:	f003 ffb4 	bl	801f650 <__malloc_unlock>
 801b6e8:	e7e3      	b.n	801b6b2 <_malloc_r+0x1e>
 801b6ea:	6823      	ldr	r3, [r4, #0]
 801b6ec:	1b5b      	subs	r3, r3, r5
 801b6ee:	d417      	bmi.n	801b720 <_malloc_r+0x8c>
 801b6f0:	2b0b      	cmp	r3, #11
 801b6f2:	d903      	bls.n	801b6fc <_malloc_r+0x68>
 801b6f4:	6023      	str	r3, [r4, #0]
 801b6f6:	441c      	add	r4, r3
 801b6f8:	6025      	str	r5, [r4, #0]
 801b6fa:	e004      	b.n	801b706 <_malloc_r+0x72>
 801b6fc:	6863      	ldr	r3, [r4, #4]
 801b6fe:	42a2      	cmp	r2, r4
 801b700:	bf0c      	ite	eq
 801b702:	600b      	streq	r3, [r1, #0]
 801b704:	6053      	strne	r3, [r2, #4]
 801b706:	4630      	mov	r0, r6
 801b708:	f003 ffa2 	bl	801f650 <__malloc_unlock>
 801b70c:	f104 000b 	add.w	r0, r4, #11
 801b710:	1d23      	adds	r3, r4, #4
 801b712:	f020 0007 	bic.w	r0, r0, #7
 801b716:	1ac2      	subs	r2, r0, r3
 801b718:	d0cc      	beq.n	801b6b4 <_malloc_r+0x20>
 801b71a:	1a1b      	subs	r3, r3, r0
 801b71c:	50a3      	str	r3, [r4, r2]
 801b71e:	e7c9      	b.n	801b6b4 <_malloc_r+0x20>
 801b720:	4622      	mov	r2, r4
 801b722:	6864      	ldr	r4, [r4, #4]
 801b724:	e7cc      	b.n	801b6c0 <_malloc_r+0x2c>
 801b726:	1cc4      	adds	r4, r0, #3
 801b728:	f024 0403 	bic.w	r4, r4, #3
 801b72c:	42a0      	cmp	r0, r4
 801b72e:	d0e3      	beq.n	801b6f8 <_malloc_r+0x64>
 801b730:	1a21      	subs	r1, r4, r0
 801b732:	4630      	mov	r0, r6
 801b734:	f000 ff7a 	bl	801c62c <_sbrk_r>
 801b738:	3001      	adds	r0, #1
 801b73a:	d1dd      	bne.n	801b6f8 <_malloc_r+0x64>
 801b73c:	e7cf      	b.n	801b6de <_malloc_r+0x4a>
 801b73e:	bf00      	nop
 801b740:	20005eac 	.word	0x20005eac
 801b744:	20005eb0 	.word	0x20005eb0

0801b748 <__cvt>:
 801b748:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b74c:	ec55 4b10 	vmov	r4, r5, d0
 801b750:	2d00      	cmp	r5, #0
 801b752:	460e      	mov	r6, r1
 801b754:	4619      	mov	r1, r3
 801b756:	462b      	mov	r3, r5
 801b758:	bfbb      	ittet	lt
 801b75a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801b75e:	461d      	movlt	r5, r3
 801b760:	2300      	movge	r3, #0
 801b762:	232d      	movlt	r3, #45	; 0x2d
 801b764:	700b      	strb	r3, [r1, #0]
 801b766:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b768:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801b76c:	4691      	mov	r9, r2
 801b76e:	f023 0820 	bic.w	r8, r3, #32
 801b772:	bfbc      	itt	lt
 801b774:	4622      	movlt	r2, r4
 801b776:	4614      	movlt	r4, r2
 801b778:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801b77c:	d005      	beq.n	801b78a <__cvt+0x42>
 801b77e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801b782:	d100      	bne.n	801b786 <__cvt+0x3e>
 801b784:	3601      	adds	r6, #1
 801b786:	2102      	movs	r1, #2
 801b788:	e000      	b.n	801b78c <__cvt+0x44>
 801b78a:	2103      	movs	r1, #3
 801b78c:	ab03      	add	r3, sp, #12
 801b78e:	9301      	str	r3, [sp, #4]
 801b790:	ab02      	add	r3, sp, #8
 801b792:	9300      	str	r3, [sp, #0]
 801b794:	ec45 4b10 	vmov	d0, r4, r5
 801b798:	4653      	mov	r3, sl
 801b79a:	4632      	mov	r2, r6
 801b79c:	f002 fba0 	bl	801dee0 <_dtoa_r>
 801b7a0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801b7a4:	4607      	mov	r7, r0
 801b7a6:	d102      	bne.n	801b7ae <__cvt+0x66>
 801b7a8:	f019 0f01 	tst.w	r9, #1
 801b7ac:	d022      	beq.n	801b7f4 <__cvt+0xac>
 801b7ae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801b7b2:	eb07 0906 	add.w	r9, r7, r6
 801b7b6:	d110      	bne.n	801b7da <__cvt+0x92>
 801b7b8:	783b      	ldrb	r3, [r7, #0]
 801b7ba:	2b30      	cmp	r3, #48	; 0x30
 801b7bc:	d10a      	bne.n	801b7d4 <__cvt+0x8c>
 801b7be:	2200      	movs	r2, #0
 801b7c0:	2300      	movs	r3, #0
 801b7c2:	4620      	mov	r0, r4
 801b7c4:	4629      	mov	r1, r5
 801b7c6:	f7e5 f99f 	bl	8000b08 <__aeabi_dcmpeq>
 801b7ca:	b918      	cbnz	r0, 801b7d4 <__cvt+0x8c>
 801b7cc:	f1c6 0601 	rsb	r6, r6, #1
 801b7d0:	f8ca 6000 	str.w	r6, [sl]
 801b7d4:	f8da 3000 	ldr.w	r3, [sl]
 801b7d8:	4499      	add	r9, r3
 801b7da:	2200      	movs	r2, #0
 801b7dc:	2300      	movs	r3, #0
 801b7de:	4620      	mov	r0, r4
 801b7e0:	4629      	mov	r1, r5
 801b7e2:	f7e5 f991 	bl	8000b08 <__aeabi_dcmpeq>
 801b7e6:	b108      	cbz	r0, 801b7ec <__cvt+0xa4>
 801b7e8:	f8cd 900c 	str.w	r9, [sp, #12]
 801b7ec:	2230      	movs	r2, #48	; 0x30
 801b7ee:	9b03      	ldr	r3, [sp, #12]
 801b7f0:	454b      	cmp	r3, r9
 801b7f2:	d307      	bcc.n	801b804 <__cvt+0xbc>
 801b7f4:	9b03      	ldr	r3, [sp, #12]
 801b7f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801b7f8:	1bdb      	subs	r3, r3, r7
 801b7fa:	4638      	mov	r0, r7
 801b7fc:	6013      	str	r3, [r2, #0]
 801b7fe:	b004      	add	sp, #16
 801b800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b804:	1c59      	adds	r1, r3, #1
 801b806:	9103      	str	r1, [sp, #12]
 801b808:	701a      	strb	r2, [r3, #0]
 801b80a:	e7f0      	b.n	801b7ee <__cvt+0xa6>

0801b80c <__exponent>:
 801b80c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b80e:	4603      	mov	r3, r0
 801b810:	2900      	cmp	r1, #0
 801b812:	bfb8      	it	lt
 801b814:	4249      	neglt	r1, r1
 801b816:	f803 2b02 	strb.w	r2, [r3], #2
 801b81a:	bfb4      	ite	lt
 801b81c:	222d      	movlt	r2, #45	; 0x2d
 801b81e:	222b      	movge	r2, #43	; 0x2b
 801b820:	2909      	cmp	r1, #9
 801b822:	7042      	strb	r2, [r0, #1]
 801b824:	dd2a      	ble.n	801b87c <__exponent+0x70>
 801b826:	f10d 0407 	add.w	r4, sp, #7
 801b82a:	46a4      	mov	ip, r4
 801b82c:	270a      	movs	r7, #10
 801b82e:	46a6      	mov	lr, r4
 801b830:	460a      	mov	r2, r1
 801b832:	fb91 f6f7 	sdiv	r6, r1, r7
 801b836:	fb07 1516 	mls	r5, r7, r6, r1
 801b83a:	3530      	adds	r5, #48	; 0x30
 801b83c:	2a63      	cmp	r2, #99	; 0x63
 801b83e:	f104 34ff 	add.w	r4, r4, #4294967295
 801b842:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801b846:	4631      	mov	r1, r6
 801b848:	dcf1      	bgt.n	801b82e <__exponent+0x22>
 801b84a:	3130      	adds	r1, #48	; 0x30
 801b84c:	f1ae 0502 	sub.w	r5, lr, #2
 801b850:	f804 1c01 	strb.w	r1, [r4, #-1]
 801b854:	1c44      	adds	r4, r0, #1
 801b856:	4629      	mov	r1, r5
 801b858:	4561      	cmp	r1, ip
 801b85a:	d30a      	bcc.n	801b872 <__exponent+0x66>
 801b85c:	f10d 0209 	add.w	r2, sp, #9
 801b860:	eba2 020e 	sub.w	r2, r2, lr
 801b864:	4565      	cmp	r5, ip
 801b866:	bf88      	it	hi
 801b868:	2200      	movhi	r2, #0
 801b86a:	4413      	add	r3, r2
 801b86c:	1a18      	subs	r0, r3, r0
 801b86e:	b003      	add	sp, #12
 801b870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b872:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b876:	f804 2f01 	strb.w	r2, [r4, #1]!
 801b87a:	e7ed      	b.n	801b858 <__exponent+0x4c>
 801b87c:	2330      	movs	r3, #48	; 0x30
 801b87e:	3130      	adds	r1, #48	; 0x30
 801b880:	7083      	strb	r3, [r0, #2]
 801b882:	70c1      	strb	r1, [r0, #3]
 801b884:	1d03      	adds	r3, r0, #4
 801b886:	e7f1      	b.n	801b86c <__exponent+0x60>

0801b888 <_printf_float>:
 801b888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b88c:	ed2d 8b02 	vpush	{d8}
 801b890:	b08d      	sub	sp, #52	; 0x34
 801b892:	460c      	mov	r4, r1
 801b894:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801b898:	4616      	mov	r6, r2
 801b89a:	461f      	mov	r7, r3
 801b89c:	4605      	mov	r5, r0
 801b89e:	f003 fe45 	bl	801f52c <_localeconv_r>
 801b8a2:	f8d0 a000 	ldr.w	sl, [r0]
 801b8a6:	4650      	mov	r0, sl
 801b8a8:	f7e4 fcac 	bl	8000204 <strlen>
 801b8ac:	2300      	movs	r3, #0
 801b8ae:	930a      	str	r3, [sp, #40]	; 0x28
 801b8b0:	6823      	ldr	r3, [r4, #0]
 801b8b2:	9305      	str	r3, [sp, #20]
 801b8b4:	f8d8 3000 	ldr.w	r3, [r8]
 801b8b8:	f894 b018 	ldrb.w	fp, [r4, #24]
 801b8bc:	3307      	adds	r3, #7
 801b8be:	f023 0307 	bic.w	r3, r3, #7
 801b8c2:	f103 0208 	add.w	r2, r3, #8
 801b8c6:	f8c8 2000 	str.w	r2, [r8]
 801b8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b8ce:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801b8d2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801b8d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801b8da:	9307      	str	r3, [sp, #28]
 801b8dc:	f8cd 8018 	str.w	r8, [sp, #24]
 801b8e0:	ee08 0a10 	vmov	s16, r0
 801b8e4:	4b9f      	ldr	r3, [pc, #636]	; (801bb64 <_printf_float+0x2dc>)
 801b8e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801b8ea:	f04f 32ff 	mov.w	r2, #4294967295
 801b8ee:	f7e5 f93d 	bl	8000b6c <__aeabi_dcmpun>
 801b8f2:	bb88      	cbnz	r0, 801b958 <_printf_float+0xd0>
 801b8f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801b8f8:	4b9a      	ldr	r3, [pc, #616]	; (801bb64 <_printf_float+0x2dc>)
 801b8fa:	f04f 32ff 	mov.w	r2, #4294967295
 801b8fe:	f7e5 f917 	bl	8000b30 <__aeabi_dcmple>
 801b902:	bb48      	cbnz	r0, 801b958 <_printf_float+0xd0>
 801b904:	2200      	movs	r2, #0
 801b906:	2300      	movs	r3, #0
 801b908:	4640      	mov	r0, r8
 801b90a:	4649      	mov	r1, r9
 801b90c:	f7e5 f906 	bl	8000b1c <__aeabi_dcmplt>
 801b910:	b110      	cbz	r0, 801b918 <_printf_float+0x90>
 801b912:	232d      	movs	r3, #45	; 0x2d
 801b914:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b918:	4b93      	ldr	r3, [pc, #588]	; (801bb68 <_printf_float+0x2e0>)
 801b91a:	4894      	ldr	r0, [pc, #592]	; (801bb6c <_printf_float+0x2e4>)
 801b91c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801b920:	bf94      	ite	ls
 801b922:	4698      	movls	r8, r3
 801b924:	4680      	movhi	r8, r0
 801b926:	2303      	movs	r3, #3
 801b928:	6123      	str	r3, [r4, #16]
 801b92a:	9b05      	ldr	r3, [sp, #20]
 801b92c:	f023 0204 	bic.w	r2, r3, #4
 801b930:	6022      	str	r2, [r4, #0]
 801b932:	f04f 0900 	mov.w	r9, #0
 801b936:	9700      	str	r7, [sp, #0]
 801b938:	4633      	mov	r3, r6
 801b93a:	aa0b      	add	r2, sp, #44	; 0x2c
 801b93c:	4621      	mov	r1, r4
 801b93e:	4628      	mov	r0, r5
 801b940:	f000 f9d8 	bl	801bcf4 <_printf_common>
 801b944:	3001      	adds	r0, #1
 801b946:	f040 8090 	bne.w	801ba6a <_printf_float+0x1e2>
 801b94a:	f04f 30ff 	mov.w	r0, #4294967295
 801b94e:	b00d      	add	sp, #52	; 0x34
 801b950:	ecbd 8b02 	vpop	{d8}
 801b954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b958:	4642      	mov	r2, r8
 801b95a:	464b      	mov	r3, r9
 801b95c:	4640      	mov	r0, r8
 801b95e:	4649      	mov	r1, r9
 801b960:	f7e5 f904 	bl	8000b6c <__aeabi_dcmpun>
 801b964:	b140      	cbz	r0, 801b978 <_printf_float+0xf0>
 801b966:	464b      	mov	r3, r9
 801b968:	2b00      	cmp	r3, #0
 801b96a:	bfbc      	itt	lt
 801b96c:	232d      	movlt	r3, #45	; 0x2d
 801b96e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801b972:	487f      	ldr	r0, [pc, #508]	; (801bb70 <_printf_float+0x2e8>)
 801b974:	4b7f      	ldr	r3, [pc, #508]	; (801bb74 <_printf_float+0x2ec>)
 801b976:	e7d1      	b.n	801b91c <_printf_float+0x94>
 801b978:	6863      	ldr	r3, [r4, #4]
 801b97a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801b97e:	9206      	str	r2, [sp, #24]
 801b980:	1c5a      	adds	r2, r3, #1
 801b982:	d13f      	bne.n	801ba04 <_printf_float+0x17c>
 801b984:	2306      	movs	r3, #6
 801b986:	6063      	str	r3, [r4, #4]
 801b988:	9b05      	ldr	r3, [sp, #20]
 801b98a:	6861      	ldr	r1, [r4, #4]
 801b98c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801b990:	2300      	movs	r3, #0
 801b992:	9303      	str	r3, [sp, #12]
 801b994:	ab0a      	add	r3, sp, #40	; 0x28
 801b996:	e9cd b301 	strd	fp, r3, [sp, #4]
 801b99a:	ab09      	add	r3, sp, #36	; 0x24
 801b99c:	ec49 8b10 	vmov	d0, r8, r9
 801b9a0:	9300      	str	r3, [sp, #0]
 801b9a2:	6022      	str	r2, [r4, #0]
 801b9a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801b9a8:	4628      	mov	r0, r5
 801b9aa:	f7ff fecd 	bl	801b748 <__cvt>
 801b9ae:	9b06      	ldr	r3, [sp, #24]
 801b9b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 801b9b2:	2b47      	cmp	r3, #71	; 0x47
 801b9b4:	4680      	mov	r8, r0
 801b9b6:	d108      	bne.n	801b9ca <_printf_float+0x142>
 801b9b8:	1cc8      	adds	r0, r1, #3
 801b9ba:	db02      	blt.n	801b9c2 <_printf_float+0x13a>
 801b9bc:	6863      	ldr	r3, [r4, #4]
 801b9be:	4299      	cmp	r1, r3
 801b9c0:	dd41      	ble.n	801ba46 <_printf_float+0x1be>
 801b9c2:	f1ab 0b02 	sub.w	fp, fp, #2
 801b9c6:	fa5f fb8b 	uxtb.w	fp, fp
 801b9ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801b9ce:	d820      	bhi.n	801ba12 <_printf_float+0x18a>
 801b9d0:	3901      	subs	r1, #1
 801b9d2:	465a      	mov	r2, fp
 801b9d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801b9d8:	9109      	str	r1, [sp, #36]	; 0x24
 801b9da:	f7ff ff17 	bl	801b80c <__exponent>
 801b9de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801b9e0:	1813      	adds	r3, r2, r0
 801b9e2:	2a01      	cmp	r2, #1
 801b9e4:	4681      	mov	r9, r0
 801b9e6:	6123      	str	r3, [r4, #16]
 801b9e8:	dc02      	bgt.n	801b9f0 <_printf_float+0x168>
 801b9ea:	6822      	ldr	r2, [r4, #0]
 801b9ec:	07d2      	lsls	r2, r2, #31
 801b9ee:	d501      	bpl.n	801b9f4 <_printf_float+0x16c>
 801b9f0:	3301      	adds	r3, #1
 801b9f2:	6123      	str	r3, [r4, #16]
 801b9f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801b9f8:	2b00      	cmp	r3, #0
 801b9fa:	d09c      	beq.n	801b936 <_printf_float+0xae>
 801b9fc:	232d      	movs	r3, #45	; 0x2d
 801b9fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801ba02:	e798      	b.n	801b936 <_printf_float+0xae>
 801ba04:	9a06      	ldr	r2, [sp, #24]
 801ba06:	2a47      	cmp	r2, #71	; 0x47
 801ba08:	d1be      	bne.n	801b988 <_printf_float+0x100>
 801ba0a:	2b00      	cmp	r3, #0
 801ba0c:	d1bc      	bne.n	801b988 <_printf_float+0x100>
 801ba0e:	2301      	movs	r3, #1
 801ba10:	e7b9      	b.n	801b986 <_printf_float+0xfe>
 801ba12:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801ba16:	d118      	bne.n	801ba4a <_printf_float+0x1c2>
 801ba18:	2900      	cmp	r1, #0
 801ba1a:	6863      	ldr	r3, [r4, #4]
 801ba1c:	dd0b      	ble.n	801ba36 <_printf_float+0x1ae>
 801ba1e:	6121      	str	r1, [r4, #16]
 801ba20:	b913      	cbnz	r3, 801ba28 <_printf_float+0x1a0>
 801ba22:	6822      	ldr	r2, [r4, #0]
 801ba24:	07d0      	lsls	r0, r2, #31
 801ba26:	d502      	bpl.n	801ba2e <_printf_float+0x1a6>
 801ba28:	3301      	adds	r3, #1
 801ba2a:	440b      	add	r3, r1
 801ba2c:	6123      	str	r3, [r4, #16]
 801ba2e:	65a1      	str	r1, [r4, #88]	; 0x58
 801ba30:	f04f 0900 	mov.w	r9, #0
 801ba34:	e7de      	b.n	801b9f4 <_printf_float+0x16c>
 801ba36:	b913      	cbnz	r3, 801ba3e <_printf_float+0x1b6>
 801ba38:	6822      	ldr	r2, [r4, #0]
 801ba3a:	07d2      	lsls	r2, r2, #31
 801ba3c:	d501      	bpl.n	801ba42 <_printf_float+0x1ba>
 801ba3e:	3302      	adds	r3, #2
 801ba40:	e7f4      	b.n	801ba2c <_printf_float+0x1a4>
 801ba42:	2301      	movs	r3, #1
 801ba44:	e7f2      	b.n	801ba2c <_printf_float+0x1a4>
 801ba46:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801ba4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ba4c:	4299      	cmp	r1, r3
 801ba4e:	db05      	blt.n	801ba5c <_printf_float+0x1d4>
 801ba50:	6823      	ldr	r3, [r4, #0]
 801ba52:	6121      	str	r1, [r4, #16]
 801ba54:	07d8      	lsls	r0, r3, #31
 801ba56:	d5ea      	bpl.n	801ba2e <_printf_float+0x1a6>
 801ba58:	1c4b      	adds	r3, r1, #1
 801ba5a:	e7e7      	b.n	801ba2c <_printf_float+0x1a4>
 801ba5c:	2900      	cmp	r1, #0
 801ba5e:	bfd4      	ite	le
 801ba60:	f1c1 0202 	rsble	r2, r1, #2
 801ba64:	2201      	movgt	r2, #1
 801ba66:	4413      	add	r3, r2
 801ba68:	e7e0      	b.n	801ba2c <_printf_float+0x1a4>
 801ba6a:	6823      	ldr	r3, [r4, #0]
 801ba6c:	055a      	lsls	r2, r3, #21
 801ba6e:	d407      	bmi.n	801ba80 <_printf_float+0x1f8>
 801ba70:	6923      	ldr	r3, [r4, #16]
 801ba72:	4642      	mov	r2, r8
 801ba74:	4631      	mov	r1, r6
 801ba76:	4628      	mov	r0, r5
 801ba78:	47b8      	blx	r7
 801ba7a:	3001      	adds	r0, #1
 801ba7c:	d12c      	bne.n	801bad8 <_printf_float+0x250>
 801ba7e:	e764      	b.n	801b94a <_printf_float+0xc2>
 801ba80:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801ba84:	f240 80e0 	bls.w	801bc48 <_printf_float+0x3c0>
 801ba88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801ba8c:	2200      	movs	r2, #0
 801ba8e:	2300      	movs	r3, #0
 801ba90:	f7e5 f83a 	bl	8000b08 <__aeabi_dcmpeq>
 801ba94:	2800      	cmp	r0, #0
 801ba96:	d034      	beq.n	801bb02 <_printf_float+0x27a>
 801ba98:	4a37      	ldr	r2, [pc, #220]	; (801bb78 <_printf_float+0x2f0>)
 801ba9a:	2301      	movs	r3, #1
 801ba9c:	4631      	mov	r1, r6
 801ba9e:	4628      	mov	r0, r5
 801baa0:	47b8      	blx	r7
 801baa2:	3001      	adds	r0, #1
 801baa4:	f43f af51 	beq.w	801b94a <_printf_float+0xc2>
 801baa8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801baac:	429a      	cmp	r2, r3
 801baae:	db02      	blt.n	801bab6 <_printf_float+0x22e>
 801bab0:	6823      	ldr	r3, [r4, #0]
 801bab2:	07d8      	lsls	r0, r3, #31
 801bab4:	d510      	bpl.n	801bad8 <_printf_float+0x250>
 801bab6:	ee18 3a10 	vmov	r3, s16
 801baba:	4652      	mov	r2, sl
 801babc:	4631      	mov	r1, r6
 801babe:	4628      	mov	r0, r5
 801bac0:	47b8      	blx	r7
 801bac2:	3001      	adds	r0, #1
 801bac4:	f43f af41 	beq.w	801b94a <_printf_float+0xc2>
 801bac8:	f04f 0800 	mov.w	r8, #0
 801bacc:	f104 091a 	add.w	r9, r4, #26
 801bad0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bad2:	3b01      	subs	r3, #1
 801bad4:	4543      	cmp	r3, r8
 801bad6:	dc09      	bgt.n	801baec <_printf_float+0x264>
 801bad8:	6823      	ldr	r3, [r4, #0]
 801bada:	079b      	lsls	r3, r3, #30
 801badc:	f100 8105 	bmi.w	801bcea <_printf_float+0x462>
 801bae0:	68e0      	ldr	r0, [r4, #12]
 801bae2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801bae4:	4298      	cmp	r0, r3
 801bae6:	bfb8      	it	lt
 801bae8:	4618      	movlt	r0, r3
 801baea:	e730      	b.n	801b94e <_printf_float+0xc6>
 801baec:	2301      	movs	r3, #1
 801baee:	464a      	mov	r2, r9
 801baf0:	4631      	mov	r1, r6
 801baf2:	4628      	mov	r0, r5
 801baf4:	47b8      	blx	r7
 801baf6:	3001      	adds	r0, #1
 801baf8:	f43f af27 	beq.w	801b94a <_printf_float+0xc2>
 801bafc:	f108 0801 	add.w	r8, r8, #1
 801bb00:	e7e6      	b.n	801bad0 <_printf_float+0x248>
 801bb02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bb04:	2b00      	cmp	r3, #0
 801bb06:	dc39      	bgt.n	801bb7c <_printf_float+0x2f4>
 801bb08:	4a1b      	ldr	r2, [pc, #108]	; (801bb78 <_printf_float+0x2f0>)
 801bb0a:	2301      	movs	r3, #1
 801bb0c:	4631      	mov	r1, r6
 801bb0e:	4628      	mov	r0, r5
 801bb10:	47b8      	blx	r7
 801bb12:	3001      	adds	r0, #1
 801bb14:	f43f af19 	beq.w	801b94a <_printf_float+0xc2>
 801bb18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801bb1c:	4313      	orrs	r3, r2
 801bb1e:	d102      	bne.n	801bb26 <_printf_float+0x29e>
 801bb20:	6823      	ldr	r3, [r4, #0]
 801bb22:	07d9      	lsls	r1, r3, #31
 801bb24:	d5d8      	bpl.n	801bad8 <_printf_float+0x250>
 801bb26:	ee18 3a10 	vmov	r3, s16
 801bb2a:	4652      	mov	r2, sl
 801bb2c:	4631      	mov	r1, r6
 801bb2e:	4628      	mov	r0, r5
 801bb30:	47b8      	blx	r7
 801bb32:	3001      	adds	r0, #1
 801bb34:	f43f af09 	beq.w	801b94a <_printf_float+0xc2>
 801bb38:	f04f 0900 	mov.w	r9, #0
 801bb3c:	f104 0a1a 	add.w	sl, r4, #26
 801bb40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bb42:	425b      	negs	r3, r3
 801bb44:	454b      	cmp	r3, r9
 801bb46:	dc01      	bgt.n	801bb4c <_printf_float+0x2c4>
 801bb48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bb4a:	e792      	b.n	801ba72 <_printf_float+0x1ea>
 801bb4c:	2301      	movs	r3, #1
 801bb4e:	4652      	mov	r2, sl
 801bb50:	4631      	mov	r1, r6
 801bb52:	4628      	mov	r0, r5
 801bb54:	47b8      	blx	r7
 801bb56:	3001      	adds	r0, #1
 801bb58:	f43f aef7 	beq.w	801b94a <_printf_float+0xc2>
 801bb5c:	f109 0901 	add.w	r9, r9, #1
 801bb60:	e7ee      	b.n	801bb40 <_printf_float+0x2b8>
 801bb62:	bf00      	nop
 801bb64:	7fefffff 	.word	0x7fefffff
 801bb68:	08022e30 	.word	0x08022e30
 801bb6c:	08022e34 	.word	0x08022e34
 801bb70:	08022e3c 	.word	0x08022e3c
 801bb74:	08022e38 	.word	0x08022e38
 801bb78:	080231a1 	.word	0x080231a1
 801bb7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801bb7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801bb80:	429a      	cmp	r2, r3
 801bb82:	bfa8      	it	ge
 801bb84:	461a      	movge	r2, r3
 801bb86:	2a00      	cmp	r2, #0
 801bb88:	4691      	mov	r9, r2
 801bb8a:	dc37      	bgt.n	801bbfc <_printf_float+0x374>
 801bb8c:	f04f 0b00 	mov.w	fp, #0
 801bb90:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801bb94:	f104 021a 	add.w	r2, r4, #26
 801bb98:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801bb9a:	9305      	str	r3, [sp, #20]
 801bb9c:	eba3 0309 	sub.w	r3, r3, r9
 801bba0:	455b      	cmp	r3, fp
 801bba2:	dc33      	bgt.n	801bc0c <_printf_float+0x384>
 801bba4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801bba8:	429a      	cmp	r2, r3
 801bbaa:	db3b      	blt.n	801bc24 <_printf_float+0x39c>
 801bbac:	6823      	ldr	r3, [r4, #0]
 801bbae:	07da      	lsls	r2, r3, #31
 801bbb0:	d438      	bmi.n	801bc24 <_printf_float+0x39c>
 801bbb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801bbb4:	9b05      	ldr	r3, [sp, #20]
 801bbb6:	9909      	ldr	r1, [sp, #36]	; 0x24
 801bbb8:	1ad3      	subs	r3, r2, r3
 801bbba:	eba2 0901 	sub.w	r9, r2, r1
 801bbbe:	4599      	cmp	r9, r3
 801bbc0:	bfa8      	it	ge
 801bbc2:	4699      	movge	r9, r3
 801bbc4:	f1b9 0f00 	cmp.w	r9, #0
 801bbc8:	dc35      	bgt.n	801bc36 <_printf_float+0x3ae>
 801bbca:	f04f 0800 	mov.w	r8, #0
 801bbce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801bbd2:	f104 0a1a 	add.w	sl, r4, #26
 801bbd6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801bbda:	1a9b      	subs	r3, r3, r2
 801bbdc:	eba3 0309 	sub.w	r3, r3, r9
 801bbe0:	4543      	cmp	r3, r8
 801bbe2:	f77f af79 	ble.w	801bad8 <_printf_float+0x250>
 801bbe6:	2301      	movs	r3, #1
 801bbe8:	4652      	mov	r2, sl
 801bbea:	4631      	mov	r1, r6
 801bbec:	4628      	mov	r0, r5
 801bbee:	47b8      	blx	r7
 801bbf0:	3001      	adds	r0, #1
 801bbf2:	f43f aeaa 	beq.w	801b94a <_printf_float+0xc2>
 801bbf6:	f108 0801 	add.w	r8, r8, #1
 801bbfa:	e7ec      	b.n	801bbd6 <_printf_float+0x34e>
 801bbfc:	4613      	mov	r3, r2
 801bbfe:	4631      	mov	r1, r6
 801bc00:	4642      	mov	r2, r8
 801bc02:	4628      	mov	r0, r5
 801bc04:	47b8      	blx	r7
 801bc06:	3001      	adds	r0, #1
 801bc08:	d1c0      	bne.n	801bb8c <_printf_float+0x304>
 801bc0a:	e69e      	b.n	801b94a <_printf_float+0xc2>
 801bc0c:	2301      	movs	r3, #1
 801bc0e:	4631      	mov	r1, r6
 801bc10:	4628      	mov	r0, r5
 801bc12:	9205      	str	r2, [sp, #20]
 801bc14:	47b8      	blx	r7
 801bc16:	3001      	adds	r0, #1
 801bc18:	f43f ae97 	beq.w	801b94a <_printf_float+0xc2>
 801bc1c:	9a05      	ldr	r2, [sp, #20]
 801bc1e:	f10b 0b01 	add.w	fp, fp, #1
 801bc22:	e7b9      	b.n	801bb98 <_printf_float+0x310>
 801bc24:	ee18 3a10 	vmov	r3, s16
 801bc28:	4652      	mov	r2, sl
 801bc2a:	4631      	mov	r1, r6
 801bc2c:	4628      	mov	r0, r5
 801bc2e:	47b8      	blx	r7
 801bc30:	3001      	adds	r0, #1
 801bc32:	d1be      	bne.n	801bbb2 <_printf_float+0x32a>
 801bc34:	e689      	b.n	801b94a <_printf_float+0xc2>
 801bc36:	9a05      	ldr	r2, [sp, #20]
 801bc38:	464b      	mov	r3, r9
 801bc3a:	4442      	add	r2, r8
 801bc3c:	4631      	mov	r1, r6
 801bc3e:	4628      	mov	r0, r5
 801bc40:	47b8      	blx	r7
 801bc42:	3001      	adds	r0, #1
 801bc44:	d1c1      	bne.n	801bbca <_printf_float+0x342>
 801bc46:	e680      	b.n	801b94a <_printf_float+0xc2>
 801bc48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801bc4a:	2a01      	cmp	r2, #1
 801bc4c:	dc01      	bgt.n	801bc52 <_printf_float+0x3ca>
 801bc4e:	07db      	lsls	r3, r3, #31
 801bc50:	d538      	bpl.n	801bcc4 <_printf_float+0x43c>
 801bc52:	2301      	movs	r3, #1
 801bc54:	4642      	mov	r2, r8
 801bc56:	4631      	mov	r1, r6
 801bc58:	4628      	mov	r0, r5
 801bc5a:	47b8      	blx	r7
 801bc5c:	3001      	adds	r0, #1
 801bc5e:	f43f ae74 	beq.w	801b94a <_printf_float+0xc2>
 801bc62:	ee18 3a10 	vmov	r3, s16
 801bc66:	4652      	mov	r2, sl
 801bc68:	4631      	mov	r1, r6
 801bc6a:	4628      	mov	r0, r5
 801bc6c:	47b8      	blx	r7
 801bc6e:	3001      	adds	r0, #1
 801bc70:	f43f ae6b 	beq.w	801b94a <_printf_float+0xc2>
 801bc74:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801bc78:	2200      	movs	r2, #0
 801bc7a:	2300      	movs	r3, #0
 801bc7c:	f7e4 ff44 	bl	8000b08 <__aeabi_dcmpeq>
 801bc80:	b9d8      	cbnz	r0, 801bcba <_printf_float+0x432>
 801bc82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bc84:	f108 0201 	add.w	r2, r8, #1
 801bc88:	3b01      	subs	r3, #1
 801bc8a:	4631      	mov	r1, r6
 801bc8c:	4628      	mov	r0, r5
 801bc8e:	47b8      	blx	r7
 801bc90:	3001      	adds	r0, #1
 801bc92:	d10e      	bne.n	801bcb2 <_printf_float+0x42a>
 801bc94:	e659      	b.n	801b94a <_printf_float+0xc2>
 801bc96:	2301      	movs	r3, #1
 801bc98:	4652      	mov	r2, sl
 801bc9a:	4631      	mov	r1, r6
 801bc9c:	4628      	mov	r0, r5
 801bc9e:	47b8      	blx	r7
 801bca0:	3001      	adds	r0, #1
 801bca2:	f43f ae52 	beq.w	801b94a <_printf_float+0xc2>
 801bca6:	f108 0801 	add.w	r8, r8, #1
 801bcaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bcac:	3b01      	subs	r3, #1
 801bcae:	4543      	cmp	r3, r8
 801bcb0:	dcf1      	bgt.n	801bc96 <_printf_float+0x40e>
 801bcb2:	464b      	mov	r3, r9
 801bcb4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801bcb8:	e6dc      	b.n	801ba74 <_printf_float+0x1ec>
 801bcba:	f04f 0800 	mov.w	r8, #0
 801bcbe:	f104 0a1a 	add.w	sl, r4, #26
 801bcc2:	e7f2      	b.n	801bcaa <_printf_float+0x422>
 801bcc4:	2301      	movs	r3, #1
 801bcc6:	4642      	mov	r2, r8
 801bcc8:	e7df      	b.n	801bc8a <_printf_float+0x402>
 801bcca:	2301      	movs	r3, #1
 801bccc:	464a      	mov	r2, r9
 801bcce:	4631      	mov	r1, r6
 801bcd0:	4628      	mov	r0, r5
 801bcd2:	47b8      	blx	r7
 801bcd4:	3001      	adds	r0, #1
 801bcd6:	f43f ae38 	beq.w	801b94a <_printf_float+0xc2>
 801bcda:	f108 0801 	add.w	r8, r8, #1
 801bcde:	68e3      	ldr	r3, [r4, #12]
 801bce0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801bce2:	1a5b      	subs	r3, r3, r1
 801bce4:	4543      	cmp	r3, r8
 801bce6:	dcf0      	bgt.n	801bcca <_printf_float+0x442>
 801bce8:	e6fa      	b.n	801bae0 <_printf_float+0x258>
 801bcea:	f04f 0800 	mov.w	r8, #0
 801bcee:	f104 0919 	add.w	r9, r4, #25
 801bcf2:	e7f4      	b.n	801bcde <_printf_float+0x456>

0801bcf4 <_printf_common>:
 801bcf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bcf8:	4616      	mov	r6, r2
 801bcfa:	4699      	mov	r9, r3
 801bcfc:	688a      	ldr	r2, [r1, #8]
 801bcfe:	690b      	ldr	r3, [r1, #16]
 801bd00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801bd04:	4293      	cmp	r3, r2
 801bd06:	bfb8      	it	lt
 801bd08:	4613      	movlt	r3, r2
 801bd0a:	6033      	str	r3, [r6, #0]
 801bd0c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801bd10:	4607      	mov	r7, r0
 801bd12:	460c      	mov	r4, r1
 801bd14:	b10a      	cbz	r2, 801bd1a <_printf_common+0x26>
 801bd16:	3301      	adds	r3, #1
 801bd18:	6033      	str	r3, [r6, #0]
 801bd1a:	6823      	ldr	r3, [r4, #0]
 801bd1c:	0699      	lsls	r1, r3, #26
 801bd1e:	bf42      	ittt	mi
 801bd20:	6833      	ldrmi	r3, [r6, #0]
 801bd22:	3302      	addmi	r3, #2
 801bd24:	6033      	strmi	r3, [r6, #0]
 801bd26:	6825      	ldr	r5, [r4, #0]
 801bd28:	f015 0506 	ands.w	r5, r5, #6
 801bd2c:	d106      	bne.n	801bd3c <_printf_common+0x48>
 801bd2e:	f104 0a19 	add.w	sl, r4, #25
 801bd32:	68e3      	ldr	r3, [r4, #12]
 801bd34:	6832      	ldr	r2, [r6, #0]
 801bd36:	1a9b      	subs	r3, r3, r2
 801bd38:	42ab      	cmp	r3, r5
 801bd3a:	dc26      	bgt.n	801bd8a <_printf_common+0x96>
 801bd3c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801bd40:	1e13      	subs	r3, r2, #0
 801bd42:	6822      	ldr	r2, [r4, #0]
 801bd44:	bf18      	it	ne
 801bd46:	2301      	movne	r3, #1
 801bd48:	0692      	lsls	r2, r2, #26
 801bd4a:	d42b      	bmi.n	801bda4 <_printf_common+0xb0>
 801bd4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801bd50:	4649      	mov	r1, r9
 801bd52:	4638      	mov	r0, r7
 801bd54:	47c0      	blx	r8
 801bd56:	3001      	adds	r0, #1
 801bd58:	d01e      	beq.n	801bd98 <_printf_common+0xa4>
 801bd5a:	6823      	ldr	r3, [r4, #0]
 801bd5c:	68e5      	ldr	r5, [r4, #12]
 801bd5e:	6832      	ldr	r2, [r6, #0]
 801bd60:	f003 0306 	and.w	r3, r3, #6
 801bd64:	2b04      	cmp	r3, #4
 801bd66:	bf08      	it	eq
 801bd68:	1aad      	subeq	r5, r5, r2
 801bd6a:	68a3      	ldr	r3, [r4, #8]
 801bd6c:	6922      	ldr	r2, [r4, #16]
 801bd6e:	bf0c      	ite	eq
 801bd70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801bd74:	2500      	movne	r5, #0
 801bd76:	4293      	cmp	r3, r2
 801bd78:	bfc4      	itt	gt
 801bd7a:	1a9b      	subgt	r3, r3, r2
 801bd7c:	18ed      	addgt	r5, r5, r3
 801bd7e:	2600      	movs	r6, #0
 801bd80:	341a      	adds	r4, #26
 801bd82:	42b5      	cmp	r5, r6
 801bd84:	d11a      	bne.n	801bdbc <_printf_common+0xc8>
 801bd86:	2000      	movs	r0, #0
 801bd88:	e008      	b.n	801bd9c <_printf_common+0xa8>
 801bd8a:	2301      	movs	r3, #1
 801bd8c:	4652      	mov	r2, sl
 801bd8e:	4649      	mov	r1, r9
 801bd90:	4638      	mov	r0, r7
 801bd92:	47c0      	blx	r8
 801bd94:	3001      	adds	r0, #1
 801bd96:	d103      	bne.n	801bda0 <_printf_common+0xac>
 801bd98:	f04f 30ff 	mov.w	r0, #4294967295
 801bd9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bda0:	3501      	adds	r5, #1
 801bda2:	e7c6      	b.n	801bd32 <_printf_common+0x3e>
 801bda4:	18e1      	adds	r1, r4, r3
 801bda6:	1c5a      	adds	r2, r3, #1
 801bda8:	2030      	movs	r0, #48	; 0x30
 801bdaa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801bdae:	4422      	add	r2, r4
 801bdb0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801bdb4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801bdb8:	3302      	adds	r3, #2
 801bdba:	e7c7      	b.n	801bd4c <_printf_common+0x58>
 801bdbc:	2301      	movs	r3, #1
 801bdbe:	4622      	mov	r2, r4
 801bdc0:	4649      	mov	r1, r9
 801bdc2:	4638      	mov	r0, r7
 801bdc4:	47c0      	blx	r8
 801bdc6:	3001      	adds	r0, #1
 801bdc8:	d0e6      	beq.n	801bd98 <_printf_common+0xa4>
 801bdca:	3601      	adds	r6, #1
 801bdcc:	e7d9      	b.n	801bd82 <_printf_common+0x8e>
	...

0801bdd0 <_printf_i>:
 801bdd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801bdd4:	460c      	mov	r4, r1
 801bdd6:	4691      	mov	r9, r2
 801bdd8:	7e27      	ldrb	r7, [r4, #24]
 801bdda:	990c      	ldr	r1, [sp, #48]	; 0x30
 801bddc:	2f78      	cmp	r7, #120	; 0x78
 801bdde:	4680      	mov	r8, r0
 801bde0:	469a      	mov	sl, r3
 801bde2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801bde6:	d807      	bhi.n	801bdf8 <_printf_i+0x28>
 801bde8:	2f62      	cmp	r7, #98	; 0x62
 801bdea:	d80a      	bhi.n	801be02 <_printf_i+0x32>
 801bdec:	2f00      	cmp	r7, #0
 801bdee:	f000 80d8 	beq.w	801bfa2 <_printf_i+0x1d2>
 801bdf2:	2f58      	cmp	r7, #88	; 0x58
 801bdf4:	f000 80a3 	beq.w	801bf3e <_printf_i+0x16e>
 801bdf8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801bdfc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801be00:	e03a      	b.n	801be78 <_printf_i+0xa8>
 801be02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801be06:	2b15      	cmp	r3, #21
 801be08:	d8f6      	bhi.n	801bdf8 <_printf_i+0x28>
 801be0a:	a001      	add	r0, pc, #4	; (adr r0, 801be10 <_printf_i+0x40>)
 801be0c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801be10:	0801be69 	.word	0x0801be69
 801be14:	0801be7d 	.word	0x0801be7d
 801be18:	0801bdf9 	.word	0x0801bdf9
 801be1c:	0801bdf9 	.word	0x0801bdf9
 801be20:	0801bdf9 	.word	0x0801bdf9
 801be24:	0801bdf9 	.word	0x0801bdf9
 801be28:	0801be7d 	.word	0x0801be7d
 801be2c:	0801bdf9 	.word	0x0801bdf9
 801be30:	0801bdf9 	.word	0x0801bdf9
 801be34:	0801bdf9 	.word	0x0801bdf9
 801be38:	0801bdf9 	.word	0x0801bdf9
 801be3c:	0801bf89 	.word	0x0801bf89
 801be40:	0801bead 	.word	0x0801bead
 801be44:	0801bf6b 	.word	0x0801bf6b
 801be48:	0801bdf9 	.word	0x0801bdf9
 801be4c:	0801bdf9 	.word	0x0801bdf9
 801be50:	0801bfab 	.word	0x0801bfab
 801be54:	0801bdf9 	.word	0x0801bdf9
 801be58:	0801bead 	.word	0x0801bead
 801be5c:	0801bdf9 	.word	0x0801bdf9
 801be60:	0801bdf9 	.word	0x0801bdf9
 801be64:	0801bf73 	.word	0x0801bf73
 801be68:	680b      	ldr	r3, [r1, #0]
 801be6a:	1d1a      	adds	r2, r3, #4
 801be6c:	681b      	ldr	r3, [r3, #0]
 801be6e:	600a      	str	r2, [r1, #0]
 801be70:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801be74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801be78:	2301      	movs	r3, #1
 801be7a:	e0a3      	b.n	801bfc4 <_printf_i+0x1f4>
 801be7c:	6825      	ldr	r5, [r4, #0]
 801be7e:	6808      	ldr	r0, [r1, #0]
 801be80:	062e      	lsls	r6, r5, #24
 801be82:	f100 0304 	add.w	r3, r0, #4
 801be86:	d50a      	bpl.n	801be9e <_printf_i+0xce>
 801be88:	6805      	ldr	r5, [r0, #0]
 801be8a:	600b      	str	r3, [r1, #0]
 801be8c:	2d00      	cmp	r5, #0
 801be8e:	da03      	bge.n	801be98 <_printf_i+0xc8>
 801be90:	232d      	movs	r3, #45	; 0x2d
 801be92:	426d      	negs	r5, r5
 801be94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801be98:	485e      	ldr	r0, [pc, #376]	; (801c014 <_printf_i+0x244>)
 801be9a:	230a      	movs	r3, #10
 801be9c:	e019      	b.n	801bed2 <_printf_i+0x102>
 801be9e:	f015 0f40 	tst.w	r5, #64	; 0x40
 801bea2:	6805      	ldr	r5, [r0, #0]
 801bea4:	600b      	str	r3, [r1, #0]
 801bea6:	bf18      	it	ne
 801bea8:	b22d      	sxthne	r5, r5
 801beaa:	e7ef      	b.n	801be8c <_printf_i+0xbc>
 801beac:	680b      	ldr	r3, [r1, #0]
 801beae:	6825      	ldr	r5, [r4, #0]
 801beb0:	1d18      	adds	r0, r3, #4
 801beb2:	6008      	str	r0, [r1, #0]
 801beb4:	0628      	lsls	r0, r5, #24
 801beb6:	d501      	bpl.n	801bebc <_printf_i+0xec>
 801beb8:	681d      	ldr	r5, [r3, #0]
 801beba:	e002      	b.n	801bec2 <_printf_i+0xf2>
 801bebc:	0669      	lsls	r1, r5, #25
 801bebe:	d5fb      	bpl.n	801beb8 <_printf_i+0xe8>
 801bec0:	881d      	ldrh	r5, [r3, #0]
 801bec2:	4854      	ldr	r0, [pc, #336]	; (801c014 <_printf_i+0x244>)
 801bec4:	2f6f      	cmp	r7, #111	; 0x6f
 801bec6:	bf0c      	ite	eq
 801bec8:	2308      	moveq	r3, #8
 801beca:	230a      	movne	r3, #10
 801becc:	2100      	movs	r1, #0
 801bece:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801bed2:	6866      	ldr	r6, [r4, #4]
 801bed4:	60a6      	str	r6, [r4, #8]
 801bed6:	2e00      	cmp	r6, #0
 801bed8:	bfa2      	ittt	ge
 801beda:	6821      	ldrge	r1, [r4, #0]
 801bedc:	f021 0104 	bicge.w	r1, r1, #4
 801bee0:	6021      	strge	r1, [r4, #0]
 801bee2:	b90d      	cbnz	r5, 801bee8 <_printf_i+0x118>
 801bee4:	2e00      	cmp	r6, #0
 801bee6:	d04d      	beq.n	801bf84 <_printf_i+0x1b4>
 801bee8:	4616      	mov	r6, r2
 801beea:	fbb5 f1f3 	udiv	r1, r5, r3
 801beee:	fb03 5711 	mls	r7, r3, r1, r5
 801bef2:	5dc7      	ldrb	r7, [r0, r7]
 801bef4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801bef8:	462f      	mov	r7, r5
 801befa:	42bb      	cmp	r3, r7
 801befc:	460d      	mov	r5, r1
 801befe:	d9f4      	bls.n	801beea <_printf_i+0x11a>
 801bf00:	2b08      	cmp	r3, #8
 801bf02:	d10b      	bne.n	801bf1c <_printf_i+0x14c>
 801bf04:	6823      	ldr	r3, [r4, #0]
 801bf06:	07df      	lsls	r7, r3, #31
 801bf08:	d508      	bpl.n	801bf1c <_printf_i+0x14c>
 801bf0a:	6923      	ldr	r3, [r4, #16]
 801bf0c:	6861      	ldr	r1, [r4, #4]
 801bf0e:	4299      	cmp	r1, r3
 801bf10:	bfde      	ittt	le
 801bf12:	2330      	movle	r3, #48	; 0x30
 801bf14:	f806 3c01 	strble.w	r3, [r6, #-1]
 801bf18:	f106 36ff 	addle.w	r6, r6, #4294967295
 801bf1c:	1b92      	subs	r2, r2, r6
 801bf1e:	6122      	str	r2, [r4, #16]
 801bf20:	f8cd a000 	str.w	sl, [sp]
 801bf24:	464b      	mov	r3, r9
 801bf26:	aa03      	add	r2, sp, #12
 801bf28:	4621      	mov	r1, r4
 801bf2a:	4640      	mov	r0, r8
 801bf2c:	f7ff fee2 	bl	801bcf4 <_printf_common>
 801bf30:	3001      	adds	r0, #1
 801bf32:	d14c      	bne.n	801bfce <_printf_i+0x1fe>
 801bf34:	f04f 30ff 	mov.w	r0, #4294967295
 801bf38:	b004      	add	sp, #16
 801bf3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bf3e:	4835      	ldr	r0, [pc, #212]	; (801c014 <_printf_i+0x244>)
 801bf40:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801bf44:	6823      	ldr	r3, [r4, #0]
 801bf46:	680e      	ldr	r6, [r1, #0]
 801bf48:	061f      	lsls	r7, r3, #24
 801bf4a:	f856 5b04 	ldr.w	r5, [r6], #4
 801bf4e:	600e      	str	r6, [r1, #0]
 801bf50:	d514      	bpl.n	801bf7c <_printf_i+0x1ac>
 801bf52:	07d9      	lsls	r1, r3, #31
 801bf54:	bf44      	itt	mi
 801bf56:	f043 0320 	orrmi.w	r3, r3, #32
 801bf5a:	6023      	strmi	r3, [r4, #0]
 801bf5c:	b91d      	cbnz	r5, 801bf66 <_printf_i+0x196>
 801bf5e:	6823      	ldr	r3, [r4, #0]
 801bf60:	f023 0320 	bic.w	r3, r3, #32
 801bf64:	6023      	str	r3, [r4, #0]
 801bf66:	2310      	movs	r3, #16
 801bf68:	e7b0      	b.n	801becc <_printf_i+0xfc>
 801bf6a:	6823      	ldr	r3, [r4, #0]
 801bf6c:	f043 0320 	orr.w	r3, r3, #32
 801bf70:	6023      	str	r3, [r4, #0]
 801bf72:	2378      	movs	r3, #120	; 0x78
 801bf74:	4828      	ldr	r0, [pc, #160]	; (801c018 <_printf_i+0x248>)
 801bf76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801bf7a:	e7e3      	b.n	801bf44 <_printf_i+0x174>
 801bf7c:	065e      	lsls	r6, r3, #25
 801bf7e:	bf48      	it	mi
 801bf80:	b2ad      	uxthmi	r5, r5
 801bf82:	e7e6      	b.n	801bf52 <_printf_i+0x182>
 801bf84:	4616      	mov	r6, r2
 801bf86:	e7bb      	b.n	801bf00 <_printf_i+0x130>
 801bf88:	680b      	ldr	r3, [r1, #0]
 801bf8a:	6826      	ldr	r6, [r4, #0]
 801bf8c:	6960      	ldr	r0, [r4, #20]
 801bf8e:	1d1d      	adds	r5, r3, #4
 801bf90:	600d      	str	r5, [r1, #0]
 801bf92:	0635      	lsls	r5, r6, #24
 801bf94:	681b      	ldr	r3, [r3, #0]
 801bf96:	d501      	bpl.n	801bf9c <_printf_i+0x1cc>
 801bf98:	6018      	str	r0, [r3, #0]
 801bf9a:	e002      	b.n	801bfa2 <_printf_i+0x1d2>
 801bf9c:	0671      	lsls	r1, r6, #25
 801bf9e:	d5fb      	bpl.n	801bf98 <_printf_i+0x1c8>
 801bfa0:	8018      	strh	r0, [r3, #0]
 801bfa2:	2300      	movs	r3, #0
 801bfa4:	6123      	str	r3, [r4, #16]
 801bfa6:	4616      	mov	r6, r2
 801bfa8:	e7ba      	b.n	801bf20 <_printf_i+0x150>
 801bfaa:	680b      	ldr	r3, [r1, #0]
 801bfac:	1d1a      	adds	r2, r3, #4
 801bfae:	600a      	str	r2, [r1, #0]
 801bfb0:	681e      	ldr	r6, [r3, #0]
 801bfb2:	6862      	ldr	r2, [r4, #4]
 801bfb4:	2100      	movs	r1, #0
 801bfb6:	4630      	mov	r0, r6
 801bfb8:	f7e4 f932 	bl	8000220 <memchr>
 801bfbc:	b108      	cbz	r0, 801bfc2 <_printf_i+0x1f2>
 801bfbe:	1b80      	subs	r0, r0, r6
 801bfc0:	6060      	str	r0, [r4, #4]
 801bfc2:	6863      	ldr	r3, [r4, #4]
 801bfc4:	6123      	str	r3, [r4, #16]
 801bfc6:	2300      	movs	r3, #0
 801bfc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801bfcc:	e7a8      	b.n	801bf20 <_printf_i+0x150>
 801bfce:	6923      	ldr	r3, [r4, #16]
 801bfd0:	4632      	mov	r2, r6
 801bfd2:	4649      	mov	r1, r9
 801bfd4:	4640      	mov	r0, r8
 801bfd6:	47d0      	blx	sl
 801bfd8:	3001      	adds	r0, #1
 801bfda:	d0ab      	beq.n	801bf34 <_printf_i+0x164>
 801bfdc:	6823      	ldr	r3, [r4, #0]
 801bfde:	079b      	lsls	r3, r3, #30
 801bfe0:	d413      	bmi.n	801c00a <_printf_i+0x23a>
 801bfe2:	68e0      	ldr	r0, [r4, #12]
 801bfe4:	9b03      	ldr	r3, [sp, #12]
 801bfe6:	4298      	cmp	r0, r3
 801bfe8:	bfb8      	it	lt
 801bfea:	4618      	movlt	r0, r3
 801bfec:	e7a4      	b.n	801bf38 <_printf_i+0x168>
 801bfee:	2301      	movs	r3, #1
 801bff0:	4632      	mov	r2, r6
 801bff2:	4649      	mov	r1, r9
 801bff4:	4640      	mov	r0, r8
 801bff6:	47d0      	blx	sl
 801bff8:	3001      	adds	r0, #1
 801bffa:	d09b      	beq.n	801bf34 <_printf_i+0x164>
 801bffc:	3501      	adds	r5, #1
 801bffe:	68e3      	ldr	r3, [r4, #12]
 801c000:	9903      	ldr	r1, [sp, #12]
 801c002:	1a5b      	subs	r3, r3, r1
 801c004:	42ab      	cmp	r3, r5
 801c006:	dcf2      	bgt.n	801bfee <_printf_i+0x21e>
 801c008:	e7eb      	b.n	801bfe2 <_printf_i+0x212>
 801c00a:	2500      	movs	r5, #0
 801c00c:	f104 0619 	add.w	r6, r4, #25
 801c010:	e7f5      	b.n	801bffe <_printf_i+0x22e>
 801c012:	bf00      	nop
 801c014:	08022e40 	.word	0x08022e40
 801c018:	08022e51 	.word	0x08022e51

0801c01c <_scanf_float>:
 801c01c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c020:	b087      	sub	sp, #28
 801c022:	4617      	mov	r7, r2
 801c024:	9303      	str	r3, [sp, #12]
 801c026:	688b      	ldr	r3, [r1, #8]
 801c028:	1e5a      	subs	r2, r3, #1
 801c02a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801c02e:	bf83      	ittte	hi
 801c030:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801c034:	195b      	addhi	r3, r3, r5
 801c036:	9302      	strhi	r3, [sp, #8]
 801c038:	2300      	movls	r3, #0
 801c03a:	bf86      	itte	hi
 801c03c:	f240 135d 	movwhi	r3, #349	; 0x15d
 801c040:	608b      	strhi	r3, [r1, #8]
 801c042:	9302      	strls	r3, [sp, #8]
 801c044:	680b      	ldr	r3, [r1, #0]
 801c046:	468b      	mov	fp, r1
 801c048:	2500      	movs	r5, #0
 801c04a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801c04e:	f84b 3b1c 	str.w	r3, [fp], #28
 801c052:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801c056:	4680      	mov	r8, r0
 801c058:	460c      	mov	r4, r1
 801c05a:	465e      	mov	r6, fp
 801c05c:	46aa      	mov	sl, r5
 801c05e:	46a9      	mov	r9, r5
 801c060:	9501      	str	r5, [sp, #4]
 801c062:	68a2      	ldr	r2, [r4, #8]
 801c064:	b152      	cbz	r2, 801c07c <_scanf_float+0x60>
 801c066:	683b      	ldr	r3, [r7, #0]
 801c068:	781b      	ldrb	r3, [r3, #0]
 801c06a:	2b4e      	cmp	r3, #78	; 0x4e
 801c06c:	d864      	bhi.n	801c138 <_scanf_float+0x11c>
 801c06e:	2b40      	cmp	r3, #64	; 0x40
 801c070:	d83c      	bhi.n	801c0ec <_scanf_float+0xd0>
 801c072:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801c076:	b2c8      	uxtb	r0, r1
 801c078:	280e      	cmp	r0, #14
 801c07a:	d93a      	bls.n	801c0f2 <_scanf_float+0xd6>
 801c07c:	f1b9 0f00 	cmp.w	r9, #0
 801c080:	d003      	beq.n	801c08a <_scanf_float+0x6e>
 801c082:	6823      	ldr	r3, [r4, #0]
 801c084:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801c088:	6023      	str	r3, [r4, #0]
 801c08a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c08e:	f1ba 0f01 	cmp.w	sl, #1
 801c092:	f200 8113 	bhi.w	801c2bc <_scanf_float+0x2a0>
 801c096:	455e      	cmp	r6, fp
 801c098:	f200 8105 	bhi.w	801c2a6 <_scanf_float+0x28a>
 801c09c:	2501      	movs	r5, #1
 801c09e:	4628      	mov	r0, r5
 801c0a0:	b007      	add	sp, #28
 801c0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c0a6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801c0aa:	2a0d      	cmp	r2, #13
 801c0ac:	d8e6      	bhi.n	801c07c <_scanf_float+0x60>
 801c0ae:	a101      	add	r1, pc, #4	; (adr r1, 801c0b4 <_scanf_float+0x98>)
 801c0b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801c0b4:	0801c1f3 	.word	0x0801c1f3
 801c0b8:	0801c07d 	.word	0x0801c07d
 801c0bc:	0801c07d 	.word	0x0801c07d
 801c0c0:	0801c07d 	.word	0x0801c07d
 801c0c4:	0801c253 	.word	0x0801c253
 801c0c8:	0801c22b 	.word	0x0801c22b
 801c0cc:	0801c07d 	.word	0x0801c07d
 801c0d0:	0801c07d 	.word	0x0801c07d
 801c0d4:	0801c201 	.word	0x0801c201
 801c0d8:	0801c07d 	.word	0x0801c07d
 801c0dc:	0801c07d 	.word	0x0801c07d
 801c0e0:	0801c07d 	.word	0x0801c07d
 801c0e4:	0801c07d 	.word	0x0801c07d
 801c0e8:	0801c1b9 	.word	0x0801c1b9
 801c0ec:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801c0f0:	e7db      	b.n	801c0aa <_scanf_float+0x8e>
 801c0f2:	290e      	cmp	r1, #14
 801c0f4:	d8c2      	bhi.n	801c07c <_scanf_float+0x60>
 801c0f6:	a001      	add	r0, pc, #4	; (adr r0, 801c0fc <_scanf_float+0xe0>)
 801c0f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801c0fc:	0801c1ab 	.word	0x0801c1ab
 801c100:	0801c07d 	.word	0x0801c07d
 801c104:	0801c1ab 	.word	0x0801c1ab
 801c108:	0801c23f 	.word	0x0801c23f
 801c10c:	0801c07d 	.word	0x0801c07d
 801c110:	0801c159 	.word	0x0801c159
 801c114:	0801c195 	.word	0x0801c195
 801c118:	0801c195 	.word	0x0801c195
 801c11c:	0801c195 	.word	0x0801c195
 801c120:	0801c195 	.word	0x0801c195
 801c124:	0801c195 	.word	0x0801c195
 801c128:	0801c195 	.word	0x0801c195
 801c12c:	0801c195 	.word	0x0801c195
 801c130:	0801c195 	.word	0x0801c195
 801c134:	0801c195 	.word	0x0801c195
 801c138:	2b6e      	cmp	r3, #110	; 0x6e
 801c13a:	d809      	bhi.n	801c150 <_scanf_float+0x134>
 801c13c:	2b60      	cmp	r3, #96	; 0x60
 801c13e:	d8b2      	bhi.n	801c0a6 <_scanf_float+0x8a>
 801c140:	2b54      	cmp	r3, #84	; 0x54
 801c142:	d077      	beq.n	801c234 <_scanf_float+0x218>
 801c144:	2b59      	cmp	r3, #89	; 0x59
 801c146:	d199      	bne.n	801c07c <_scanf_float+0x60>
 801c148:	2d07      	cmp	r5, #7
 801c14a:	d197      	bne.n	801c07c <_scanf_float+0x60>
 801c14c:	2508      	movs	r5, #8
 801c14e:	e029      	b.n	801c1a4 <_scanf_float+0x188>
 801c150:	2b74      	cmp	r3, #116	; 0x74
 801c152:	d06f      	beq.n	801c234 <_scanf_float+0x218>
 801c154:	2b79      	cmp	r3, #121	; 0x79
 801c156:	e7f6      	b.n	801c146 <_scanf_float+0x12a>
 801c158:	6821      	ldr	r1, [r4, #0]
 801c15a:	05c8      	lsls	r0, r1, #23
 801c15c:	d51a      	bpl.n	801c194 <_scanf_float+0x178>
 801c15e:	9b02      	ldr	r3, [sp, #8]
 801c160:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801c164:	6021      	str	r1, [r4, #0]
 801c166:	f109 0901 	add.w	r9, r9, #1
 801c16a:	b11b      	cbz	r3, 801c174 <_scanf_float+0x158>
 801c16c:	3b01      	subs	r3, #1
 801c16e:	3201      	adds	r2, #1
 801c170:	9302      	str	r3, [sp, #8]
 801c172:	60a2      	str	r2, [r4, #8]
 801c174:	68a3      	ldr	r3, [r4, #8]
 801c176:	3b01      	subs	r3, #1
 801c178:	60a3      	str	r3, [r4, #8]
 801c17a:	6923      	ldr	r3, [r4, #16]
 801c17c:	3301      	adds	r3, #1
 801c17e:	6123      	str	r3, [r4, #16]
 801c180:	687b      	ldr	r3, [r7, #4]
 801c182:	3b01      	subs	r3, #1
 801c184:	2b00      	cmp	r3, #0
 801c186:	607b      	str	r3, [r7, #4]
 801c188:	f340 8084 	ble.w	801c294 <_scanf_float+0x278>
 801c18c:	683b      	ldr	r3, [r7, #0]
 801c18e:	3301      	adds	r3, #1
 801c190:	603b      	str	r3, [r7, #0]
 801c192:	e766      	b.n	801c062 <_scanf_float+0x46>
 801c194:	eb1a 0f05 	cmn.w	sl, r5
 801c198:	f47f af70 	bne.w	801c07c <_scanf_float+0x60>
 801c19c:	6822      	ldr	r2, [r4, #0]
 801c19e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801c1a2:	6022      	str	r2, [r4, #0]
 801c1a4:	f806 3b01 	strb.w	r3, [r6], #1
 801c1a8:	e7e4      	b.n	801c174 <_scanf_float+0x158>
 801c1aa:	6822      	ldr	r2, [r4, #0]
 801c1ac:	0610      	lsls	r0, r2, #24
 801c1ae:	f57f af65 	bpl.w	801c07c <_scanf_float+0x60>
 801c1b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801c1b6:	e7f4      	b.n	801c1a2 <_scanf_float+0x186>
 801c1b8:	f1ba 0f00 	cmp.w	sl, #0
 801c1bc:	d10e      	bne.n	801c1dc <_scanf_float+0x1c0>
 801c1be:	f1b9 0f00 	cmp.w	r9, #0
 801c1c2:	d10e      	bne.n	801c1e2 <_scanf_float+0x1c6>
 801c1c4:	6822      	ldr	r2, [r4, #0]
 801c1c6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801c1ca:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801c1ce:	d108      	bne.n	801c1e2 <_scanf_float+0x1c6>
 801c1d0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801c1d4:	6022      	str	r2, [r4, #0]
 801c1d6:	f04f 0a01 	mov.w	sl, #1
 801c1da:	e7e3      	b.n	801c1a4 <_scanf_float+0x188>
 801c1dc:	f1ba 0f02 	cmp.w	sl, #2
 801c1e0:	d055      	beq.n	801c28e <_scanf_float+0x272>
 801c1e2:	2d01      	cmp	r5, #1
 801c1e4:	d002      	beq.n	801c1ec <_scanf_float+0x1d0>
 801c1e6:	2d04      	cmp	r5, #4
 801c1e8:	f47f af48 	bne.w	801c07c <_scanf_float+0x60>
 801c1ec:	3501      	adds	r5, #1
 801c1ee:	b2ed      	uxtb	r5, r5
 801c1f0:	e7d8      	b.n	801c1a4 <_scanf_float+0x188>
 801c1f2:	f1ba 0f01 	cmp.w	sl, #1
 801c1f6:	f47f af41 	bne.w	801c07c <_scanf_float+0x60>
 801c1fa:	f04f 0a02 	mov.w	sl, #2
 801c1fe:	e7d1      	b.n	801c1a4 <_scanf_float+0x188>
 801c200:	b97d      	cbnz	r5, 801c222 <_scanf_float+0x206>
 801c202:	f1b9 0f00 	cmp.w	r9, #0
 801c206:	f47f af3c 	bne.w	801c082 <_scanf_float+0x66>
 801c20a:	6822      	ldr	r2, [r4, #0]
 801c20c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801c210:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801c214:	f47f af39 	bne.w	801c08a <_scanf_float+0x6e>
 801c218:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801c21c:	6022      	str	r2, [r4, #0]
 801c21e:	2501      	movs	r5, #1
 801c220:	e7c0      	b.n	801c1a4 <_scanf_float+0x188>
 801c222:	2d03      	cmp	r5, #3
 801c224:	d0e2      	beq.n	801c1ec <_scanf_float+0x1d0>
 801c226:	2d05      	cmp	r5, #5
 801c228:	e7de      	b.n	801c1e8 <_scanf_float+0x1cc>
 801c22a:	2d02      	cmp	r5, #2
 801c22c:	f47f af26 	bne.w	801c07c <_scanf_float+0x60>
 801c230:	2503      	movs	r5, #3
 801c232:	e7b7      	b.n	801c1a4 <_scanf_float+0x188>
 801c234:	2d06      	cmp	r5, #6
 801c236:	f47f af21 	bne.w	801c07c <_scanf_float+0x60>
 801c23a:	2507      	movs	r5, #7
 801c23c:	e7b2      	b.n	801c1a4 <_scanf_float+0x188>
 801c23e:	6822      	ldr	r2, [r4, #0]
 801c240:	0591      	lsls	r1, r2, #22
 801c242:	f57f af1b 	bpl.w	801c07c <_scanf_float+0x60>
 801c246:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801c24a:	6022      	str	r2, [r4, #0]
 801c24c:	f8cd 9004 	str.w	r9, [sp, #4]
 801c250:	e7a8      	b.n	801c1a4 <_scanf_float+0x188>
 801c252:	6822      	ldr	r2, [r4, #0]
 801c254:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 801c258:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801c25c:	d006      	beq.n	801c26c <_scanf_float+0x250>
 801c25e:	0550      	lsls	r0, r2, #21
 801c260:	f57f af0c 	bpl.w	801c07c <_scanf_float+0x60>
 801c264:	f1b9 0f00 	cmp.w	r9, #0
 801c268:	f43f af0f 	beq.w	801c08a <_scanf_float+0x6e>
 801c26c:	0591      	lsls	r1, r2, #22
 801c26e:	bf58      	it	pl
 801c270:	9901      	ldrpl	r1, [sp, #4]
 801c272:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801c276:	bf58      	it	pl
 801c278:	eba9 0101 	subpl.w	r1, r9, r1
 801c27c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801c280:	bf58      	it	pl
 801c282:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801c286:	6022      	str	r2, [r4, #0]
 801c288:	f04f 0900 	mov.w	r9, #0
 801c28c:	e78a      	b.n	801c1a4 <_scanf_float+0x188>
 801c28e:	f04f 0a03 	mov.w	sl, #3
 801c292:	e787      	b.n	801c1a4 <_scanf_float+0x188>
 801c294:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801c298:	4639      	mov	r1, r7
 801c29a:	4640      	mov	r0, r8
 801c29c:	4798      	blx	r3
 801c29e:	2800      	cmp	r0, #0
 801c2a0:	f43f aedf 	beq.w	801c062 <_scanf_float+0x46>
 801c2a4:	e6ea      	b.n	801c07c <_scanf_float+0x60>
 801c2a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c2aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801c2ae:	463a      	mov	r2, r7
 801c2b0:	4640      	mov	r0, r8
 801c2b2:	4798      	blx	r3
 801c2b4:	6923      	ldr	r3, [r4, #16]
 801c2b6:	3b01      	subs	r3, #1
 801c2b8:	6123      	str	r3, [r4, #16]
 801c2ba:	e6ec      	b.n	801c096 <_scanf_float+0x7a>
 801c2bc:	1e6b      	subs	r3, r5, #1
 801c2be:	2b06      	cmp	r3, #6
 801c2c0:	d825      	bhi.n	801c30e <_scanf_float+0x2f2>
 801c2c2:	2d02      	cmp	r5, #2
 801c2c4:	d836      	bhi.n	801c334 <_scanf_float+0x318>
 801c2c6:	455e      	cmp	r6, fp
 801c2c8:	f67f aee8 	bls.w	801c09c <_scanf_float+0x80>
 801c2cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c2d0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801c2d4:	463a      	mov	r2, r7
 801c2d6:	4640      	mov	r0, r8
 801c2d8:	4798      	blx	r3
 801c2da:	6923      	ldr	r3, [r4, #16]
 801c2dc:	3b01      	subs	r3, #1
 801c2de:	6123      	str	r3, [r4, #16]
 801c2e0:	e7f1      	b.n	801c2c6 <_scanf_float+0x2aa>
 801c2e2:	9802      	ldr	r0, [sp, #8]
 801c2e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c2e8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801c2ec:	9002      	str	r0, [sp, #8]
 801c2ee:	463a      	mov	r2, r7
 801c2f0:	4640      	mov	r0, r8
 801c2f2:	4798      	blx	r3
 801c2f4:	6923      	ldr	r3, [r4, #16]
 801c2f6:	3b01      	subs	r3, #1
 801c2f8:	6123      	str	r3, [r4, #16]
 801c2fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c2fe:	fa5f fa8a 	uxtb.w	sl, sl
 801c302:	f1ba 0f02 	cmp.w	sl, #2
 801c306:	d1ec      	bne.n	801c2e2 <_scanf_float+0x2c6>
 801c308:	3d03      	subs	r5, #3
 801c30a:	b2ed      	uxtb	r5, r5
 801c30c:	1b76      	subs	r6, r6, r5
 801c30e:	6823      	ldr	r3, [r4, #0]
 801c310:	05da      	lsls	r2, r3, #23
 801c312:	d52f      	bpl.n	801c374 <_scanf_float+0x358>
 801c314:	055b      	lsls	r3, r3, #21
 801c316:	d510      	bpl.n	801c33a <_scanf_float+0x31e>
 801c318:	455e      	cmp	r6, fp
 801c31a:	f67f aebf 	bls.w	801c09c <_scanf_float+0x80>
 801c31e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c322:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801c326:	463a      	mov	r2, r7
 801c328:	4640      	mov	r0, r8
 801c32a:	4798      	blx	r3
 801c32c:	6923      	ldr	r3, [r4, #16]
 801c32e:	3b01      	subs	r3, #1
 801c330:	6123      	str	r3, [r4, #16]
 801c332:	e7f1      	b.n	801c318 <_scanf_float+0x2fc>
 801c334:	46aa      	mov	sl, r5
 801c336:	9602      	str	r6, [sp, #8]
 801c338:	e7df      	b.n	801c2fa <_scanf_float+0x2de>
 801c33a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801c33e:	6923      	ldr	r3, [r4, #16]
 801c340:	2965      	cmp	r1, #101	; 0x65
 801c342:	f103 33ff 	add.w	r3, r3, #4294967295
 801c346:	f106 35ff 	add.w	r5, r6, #4294967295
 801c34a:	6123      	str	r3, [r4, #16]
 801c34c:	d00c      	beq.n	801c368 <_scanf_float+0x34c>
 801c34e:	2945      	cmp	r1, #69	; 0x45
 801c350:	d00a      	beq.n	801c368 <_scanf_float+0x34c>
 801c352:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c356:	463a      	mov	r2, r7
 801c358:	4640      	mov	r0, r8
 801c35a:	4798      	blx	r3
 801c35c:	6923      	ldr	r3, [r4, #16]
 801c35e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801c362:	3b01      	subs	r3, #1
 801c364:	1eb5      	subs	r5, r6, #2
 801c366:	6123      	str	r3, [r4, #16]
 801c368:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c36c:	463a      	mov	r2, r7
 801c36e:	4640      	mov	r0, r8
 801c370:	4798      	blx	r3
 801c372:	462e      	mov	r6, r5
 801c374:	6825      	ldr	r5, [r4, #0]
 801c376:	f015 0510 	ands.w	r5, r5, #16
 801c37a:	d158      	bne.n	801c42e <_scanf_float+0x412>
 801c37c:	7035      	strb	r5, [r6, #0]
 801c37e:	6823      	ldr	r3, [r4, #0]
 801c380:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801c384:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801c388:	d11c      	bne.n	801c3c4 <_scanf_float+0x3a8>
 801c38a:	9b01      	ldr	r3, [sp, #4]
 801c38c:	454b      	cmp	r3, r9
 801c38e:	eba3 0209 	sub.w	r2, r3, r9
 801c392:	d124      	bne.n	801c3de <_scanf_float+0x3c2>
 801c394:	2200      	movs	r2, #0
 801c396:	4659      	mov	r1, fp
 801c398:	4640      	mov	r0, r8
 801c39a:	f001 f873 	bl	801d484 <_strtod_r>
 801c39e:	9b03      	ldr	r3, [sp, #12]
 801c3a0:	6821      	ldr	r1, [r4, #0]
 801c3a2:	681b      	ldr	r3, [r3, #0]
 801c3a4:	f011 0f02 	tst.w	r1, #2
 801c3a8:	ec57 6b10 	vmov	r6, r7, d0
 801c3ac:	f103 0204 	add.w	r2, r3, #4
 801c3b0:	d020      	beq.n	801c3f4 <_scanf_float+0x3d8>
 801c3b2:	9903      	ldr	r1, [sp, #12]
 801c3b4:	600a      	str	r2, [r1, #0]
 801c3b6:	681b      	ldr	r3, [r3, #0]
 801c3b8:	e9c3 6700 	strd	r6, r7, [r3]
 801c3bc:	68e3      	ldr	r3, [r4, #12]
 801c3be:	3301      	adds	r3, #1
 801c3c0:	60e3      	str	r3, [r4, #12]
 801c3c2:	e66c      	b.n	801c09e <_scanf_float+0x82>
 801c3c4:	9b04      	ldr	r3, [sp, #16]
 801c3c6:	2b00      	cmp	r3, #0
 801c3c8:	d0e4      	beq.n	801c394 <_scanf_float+0x378>
 801c3ca:	9905      	ldr	r1, [sp, #20]
 801c3cc:	230a      	movs	r3, #10
 801c3ce:	462a      	mov	r2, r5
 801c3d0:	3101      	adds	r1, #1
 801c3d2:	4640      	mov	r0, r8
 801c3d4:	f001 f8e0 	bl	801d598 <_strtol_r>
 801c3d8:	9b04      	ldr	r3, [sp, #16]
 801c3da:	9e05      	ldr	r6, [sp, #20]
 801c3dc:	1ac2      	subs	r2, r0, r3
 801c3de:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801c3e2:	429e      	cmp	r6, r3
 801c3e4:	bf28      	it	cs
 801c3e6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801c3ea:	4912      	ldr	r1, [pc, #72]	; (801c434 <_scanf_float+0x418>)
 801c3ec:	4630      	mov	r0, r6
 801c3ee:	f000 f977 	bl	801c6e0 <siprintf>
 801c3f2:	e7cf      	b.n	801c394 <_scanf_float+0x378>
 801c3f4:	f011 0f04 	tst.w	r1, #4
 801c3f8:	9903      	ldr	r1, [sp, #12]
 801c3fa:	600a      	str	r2, [r1, #0]
 801c3fc:	d1db      	bne.n	801c3b6 <_scanf_float+0x39a>
 801c3fe:	f8d3 8000 	ldr.w	r8, [r3]
 801c402:	ee10 2a10 	vmov	r2, s0
 801c406:	ee10 0a10 	vmov	r0, s0
 801c40a:	463b      	mov	r3, r7
 801c40c:	4639      	mov	r1, r7
 801c40e:	f7e4 fbad 	bl	8000b6c <__aeabi_dcmpun>
 801c412:	b128      	cbz	r0, 801c420 <_scanf_float+0x404>
 801c414:	4808      	ldr	r0, [pc, #32]	; (801c438 <_scanf_float+0x41c>)
 801c416:	f000 f919 	bl	801c64c <nanf>
 801c41a:	ed88 0a00 	vstr	s0, [r8]
 801c41e:	e7cd      	b.n	801c3bc <_scanf_float+0x3a0>
 801c420:	4630      	mov	r0, r6
 801c422:	4639      	mov	r1, r7
 801c424:	f7e4 fc00 	bl	8000c28 <__aeabi_d2f>
 801c428:	f8c8 0000 	str.w	r0, [r8]
 801c42c:	e7c6      	b.n	801c3bc <_scanf_float+0x3a0>
 801c42e:	2500      	movs	r5, #0
 801c430:	e635      	b.n	801c09e <_scanf_float+0x82>
 801c432:	bf00      	nop
 801c434:	08022e62 	.word	0x08022e62
 801c438:	08022f2f 	.word	0x08022f2f

0801c43c <iprintf>:
 801c43c:	b40f      	push	{r0, r1, r2, r3}
 801c43e:	4b0a      	ldr	r3, [pc, #40]	; (801c468 <iprintf+0x2c>)
 801c440:	b513      	push	{r0, r1, r4, lr}
 801c442:	681c      	ldr	r4, [r3, #0]
 801c444:	b124      	cbz	r4, 801c450 <iprintf+0x14>
 801c446:	69a3      	ldr	r3, [r4, #24]
 801c448:	b913      	cbnz	r3, 801c450 <iprintf+0x14>
 801c44a:	4620      	mov	r0, r4
 801c44c:	f7fe fc30 	bl	801acb0 <__sinit>
 801c450:	ab05      	add	r3, sp, #20
 801c452:	9a04      	ldr	r2, [sp, #16]
 801c454:	68a1      	ldr	r1, [r4, #8]
 801c456:	9301      	str	r3, [sp, #4]
 801c458:	4620      	mov	r0, r4
 801c45a:	f004 f947 	bl	80206ec <_vfiprintf_r>
 801c45e:	b002      	add	sp, #8
 801c460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c464:	b004      	add	sp, #16
 801c466:	4770      	bx	lr
 801c468:	200001fc 	.word	0x200001fc

0801c46c <_puts_r>:
 801c46c:	b570      	push	{r4, r5, r6, lr}
 801c46e:	460e      	mov	r6, r1
 801c470:	4605      	mov	r5, r0
 801c472:	b118      	cbz	r0, 801c47c <_puts_r+0x10>
 801c474:	6983      	ldr	r3, [r0, #24]
 801c476:	b90b      	cbnz	r3, 801c47c <_puts_r+0x10>
 801c478:	f7fe fc1a 	bl	801acb0 <__sinit>
 801c47c:	69ab      	ldr	r3, [r5, #24]
 801c47e:	68ac      	ldr	r4, [r5, #8]
 801c480:	b913      	cbnz	r3, 801c488 <_puts_r+0x1c>
 801c482:	4628      	mov	r0, r5
 801c484:	f7fe fc14 	bl	801acb0 <__sinit>
 801c488:	4b2c      	ldr	r3, [pc, #176]	; (801c53c <_puts_r+0xd0>)
 801c48a:	429c      	cmp	r4, r3
 801c48c:	d120      	bne.n	801c4d0 <_puts_r+0x64>
 801c48e:	686c      	ldr	r4, [r5, #4]
 801c490:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c492:	07db      	lsls	r3, r3, #31
 801c494:	d405      	bmi.n	801c4a2 <_puts_r+0x36>
 801c496:	89a3      	ldrh	r3, [r4, #12]
 801c498:	0598      	lsls	r0, r3, #22
 801c49a:	d402      	bmi.n	801c4a2 <_puts_r+0x36>
 801c49c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c49e:	f7fe fde7 	bl	801b070 <__retarget_lock_acquire_recursive>
 801c4a2:	89a3      	ldrh	r3, [r4, #12]
 801c4a4:	0719      	lsls	r1, r3, #28
 801c4a6:	d51d      	bpl.n	801c4e4 <_puts_r+0x78>
 801c4a8:	6923      	ldr	r3, [r4, #16]
 801c4aa:	b1db      	cbz	r3, 801c4e4 <_puts_r+0x78>
 801c4ac:	3e01      	subs	r6, #1
 801c4ae:	68a3      	ldr	r3, [r4, #8]
 801c4b0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801c4b4:	3b01      	subs	r3, #1
 801c4b6:	60a3      	str	r3, [r4, #8]
 801c4b8:	bb39      	cbnz	r1, 801c50a <_puts_r+0x9e>
 801c4ba:	2b00      	cmp	r3, #0
 801c4bc:	da38      	bge.n	801c530 <_puts_r+0xc4>
 801c4be:	4622      	mov	r2, r4
 801c4c0:	210a      	movs	r1, #10
 801c4c2:	4628      	mov	r0, r5
 801c4c4:	f001 fb6c 	bl	801dba0 <__swbuf_r>
 801c4c8:	3001      	adds	r0, #1
 801c4ca:	d011      	beq.n	801c4f0 <_puts_r+0x84>
 801c4cc:	250a      	movs	r5, #10
 801c4ce:	e011      	b.n	801c4f4 <_puts_r+0x88>
 801c4d0:	4b1b      	ldr	r3, [pc, #108]	; (801c540 <_puts_r+0xd4>)
 801c4d2:	429c      	cmp	r4, r3
 801c4d4:	d101      	bne.n	801c4da <_puts_r+0x6e>
 801c4d6:	68ac      	ldr	r4, [r5, #8]
 801c4d8:	e7da      	b.n	801c490 <_puts_r+0x24>
 801c4da:	4b1a      	ldr	r3, [pc, #104]	; (801c544 <_puts_r+0xd8>)
 801c4dc:	429c      	cmp	r4, r3
 801c4de:	bf08      	it	eq
 801c4e0:	68ec      	ldreq	r4, [r5, #12]
 801c4e2:	e7d5      	b.n	801c490 <_puts_r+0x24>
 801c4e4:	4621      	mov	r1, r4
 801c4e6:	4628      	mov	r0, r5
 801c4e8:	f001 fbbe 	bl	801dc68 <__swsetup_r>
 801c4ec:	2800      	cmp	r0, #0
 801c4ee:	d0dd      	beq.n	801c4ac <_puts_r+0x40>
 801c4f0:	f04f 35ff 	mov.w	r5, #4294967295
 801c4f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c4f6:	07da      	lsls	r2, r3, #31
 801c4f8:	d405      	bmi.n	801c506 <_puts_r+0x9a>
 801c4fa:	89a3      	ldrh	r3, [r4, #12]
 801c4fc:	059b      	lsls	r3, r3, #22
 801c4fe:	d402      	bmi.n	801c506 <_puts_r+0x9a>
 801c500:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c502:	f7fe fdb7 	bl	801b074 <__retarget_lock_release_recursive>
 801c506:	4628      	mov	r0, r5
 801c508:	bd70      	pop	{r4, r5, r6, pc}
 801c50a:	2b00      	cmp	r3, #0
 801c50c:	da04      	bge.n	801c518 <_puts_r+0xac>
 801c50e:	69a2      	ldr	r2, [r4, #24]
 801c510:	429a      	cmp	r2, r3
 801c512:	dc06      	bgt.n	801c522 <_puts_r+0xb6>
 801c514:	290a      	cmp	r1, #10
 801c516:	d004      	beq.n	801c522 <_puts_r+0xb6>
 801c518:	6823      	ldr	r3, [r4, #0]
 801c51a:	1c5a      	adds	r2, r3, #1
 801c51c:	6022      	str	r2, [r4, #0]
 801c51e:	7019      	strb	r1, [r3, #0]
 801c520:	e7c5      	b.n	801c4ae <_puts_r+0x42>
 801c522:	4622      	mov	r2, r4
 801c524:	4628      	mov	r0, r5
 801c526:	f001 fb3b 	bl	801dba0 <__swbuf_r>
 801c52a:	3001      	adds	r0, #1
 801c52c:	d1bf      	bne.n	801c4ae <_puts_r+0x42>
 801c52e:	e7df      	b.n	801c4f0 <_puts_r+0x84>
 801c530:	6823      	ldr	r3, [r4, #0]
 801c532:	250a      	movs	r5, #10
 801c534:	1c5a      	adds	r2, r3, #1
 801c536:	6022      	str	r2, [r4, #0]
 801c538:	701d      	strb	r5, [r3, #0]
 801c53a:	e7db      	b.n	801c4f4 <_puts_r+0x88>
 801c53c:	08022cb4 	.word	0x08022cb4
 801c540:	08022cd4 	.word	0x08022cd4
 801c544:	08022c94 	.word	0x08022c94

0801c548 <puts>:
 801c548:	4b02      	ldr	r3, [pc, #8]	; (801c554 <puts+0xc>)
 801c54a:	4601      	mov	r1, r0
 801c54c:	6818      	ldr	r0, [r3, #0]
 801c54e:	f7ff bf8d 	b.w	801c46c <_puts_r>
 801c552:	bf00      	nop
 801c554:	200001fc 	.word	0x200001fc

0801c558 <cleanup_glue>:
 801c558:	b538      	push	{r3, r4, r5, lr}
 801c55a:	460c      	mov	r4, r1
 801c55c:	6809      	ldr	r1, [r1, #0]
 801c55e:	4605      	mov	r5, r0
 801c560:	b109      	cbz	r1, 801c566 <cleanup_glue+0xe>
 801c562:	f7ff fff9 	bl	801c558 <cleanup_glue>
 801c566:	4621      	mov	r1, r4
 801c568:	4628      	mov	r0, r5
 801c56a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c56e:	f7ff b841 	b.w	801b5f4 <_free_r>
	...

0801c574 <_reclaim_reent>:
 801c574:	4b2c      	ldr	r3, [pc, #176]	; (801c628 <_reclaim_reent+0xb4>)
 801c576:	681b      	ldr	r3, [r3, #0]
 801c578:	4283      	cmp	r3, r0
 801c57a:	b570      	push	{r4, r5, r6, lr}
 801c57c:	4604      	mov	r4, r0
 801c57e:	d051      	beq.n	801c624 <_reclaim_reent+0xb0>
 801c580:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801c582:	b143      	cbz	r3, 801c596 <_reclaim_reent+0x22>
 801c584:	68db      	ldr	r3, [r3, #12]
 801c586:	2b00      	cmp	r3, #0
 801c588:	d14a      	bne.n	801c620 <_reclaim_reent+0xac>
 801c58a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c58c:	6819      	ldr	r1, [r3, #0]
 801c58e:	b111      	cbz	r1, 801c596 <_reclaim_reent+0x22>
 801c590:	4620      	mov	r0, r4
 801c592:	f7ff f82f 	bl	801b5f4 <_free_r>
 801c596:	6961      	ldr	r1, [r4, #20]
 801c598:	b111      	cbz	r1, 801c5a0 <_reclaim_reent+0x2c>
 801c59a:	4620      	mov	r0, r4
 801c59c:	f7ff f82a 	bl	801b5f4 <_free_r>
 801c5a0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801c5a2:	b111      	cbz	r1, 801c5aa <_reclaim_reent+0x36>
 801c5a4:	4620      	mov	r0, r4
 801c5a6:	f7ff f825 	bl	801b5f4 <_free_r>
 801c5aa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801c5ac:	b111      	cbz	r1, 801c5b4 <_reclaim_reent+0x40>
 801c5ae:	4620      	mov	r0, r4
 801c5b0:	f7ff f820 	bl	801b5f4 <_free_r>
 801c5b4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801c5b6:	b111      	cbz	r1, 801c5be <_reclaim_reent+0x4a>
 801c5b8:	4620      	mov	r0, r4
 801c5ba:	f7ff f81b 	bl	801b5f4 <_free_r>
 801c5be:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801c5c0:	b111      	cbz	r1, 801c5c8 <_reclaim_reent+0x54>
 801c5c2:	4620      	mov	r0, r4
 801c5c4:	f7ff f816 	bl	801b5f4 <_free_r>
 801c5c8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801c5ca:	b111      	cbz	r1, 801c5d2 <_reclaim_reent+0x5e>
 801c5cc:	4620      	mov	r0, r4
 801c5ce:	f7ff f811 	bl	801b5f4 <_free_r>
 801c5d2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801c5d4:	b111      	cbz	r1, 801c5dc <_reclaim_reent+0x68>
 801c5d6:	4620      	mov	r0, r4
 801c5d8:	f7ff f80c 	bl	801b5f4 <_free_r>
 801c5dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c5de:	b111      	cbz	r1, 801c5e6 <_reclaim_reent+0x72>
 801c5e0:	4620      	mov	r0, r4
 801c5e2:	f7ff f807 	bl	801b5f4 <_free_r>
 801c5e6:	69a3      	ldr	r3, [r4, #24]
 801c5e8:	b1e3      	cbz	r3, 801c624 <_reclaim_reent+0xb0>
 801c5ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801c5ec:	4620      	mov	r0, r4
 801c5ee:	4798      	blx	r3
 801c5f0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801c5f2:	b1b9      	cbz	r1, 801c624 <_reclaim_reent+0xb0>
 801c5f4:	4620      	mov	r0, r4
 801c5f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c5fa:	f7ff bfad 	b.w	801c558 <cleanup_glue>
 801c5fe:	5949      	ldr	r1, [r1, r5]
 801c600:	b941      	cbnz	r1, 801c614 <_reclaim_reent+0xa0>
 801c602:	3504      	adds	r5, #4
 801c604:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c606:	2d80      	cmp	r5, #128	; 0x80
 801c608:	68d9      	ldr	r1, [r3, #12]
 801c60a:	d1f8      	bne.n	801c5fe <_reclaim_reent+0x8a>
 801c60c:	4620      	mov	r0, r4
 801c60e:	f7fe fff1 	bl	801b5f4 <_free_r>
 801c612:	e7ba      	b.n	801c58a <_reclaim_reent+0x16>
 801c614:	680e      	ldr	r6, [r1, #0]
 801c616:	4620      	mov	r0, r4
 801c618:	f7fe ffec 	bl	801b5f4 <_free_r>
 801c61c:	4631      	mov	r1, r6
 801c61e:	e7ef      	b.n	801c600 <_reclaim_reent+0x8c>
 801c620:	2500      	movs	r5, #0
 801c622:	e7ef      	b.n	801c604 <_reclaim_reent+0x90>
 801c624:	bd70      	pop	{r4, r5, r6, pc}
 801c626:	bf00      	nop
 801c628:	200001fc 	.word	0x200001fc

0801c62c <_sbrk_r>:
 801c62c:	b538      	push	{r3, r4, r5, lr}
 801c62e:	4d06      	ldr	r5, [pc, #24]	; (801c648 <_sbrk_r+0x1c>)
 801c630:	2300      	movs	r3, #0
 801c632:	4604      	mov	r4, r0
 801c634:	4608      	mov	r0, r1
 801c636:	602b      	str	r3, [r5, #0]
 801c638:	f7e6 fef0 	bl	800341c <_sbrk>
 801c63c:	1c43      	adds	r3, r0, #1
 801c63e:	d102      	bne.n	801c646 <_sbrk_r+0x1a>
 801c640:	682b      	ldr	r3, [r5, #0]
 801c642:	b103      	cbz	r3, 801c646 <_sbrk_r+0x1a>
 801c644:	6023      	str	r3, [r4, #0]
 801c646:	bd38      	pop	{r3, r4, r5, pc}
 801c648:	20008fd4 	.word	0x20008fd4

0801c64c <nanf>:
 801c64c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801c654 <nanf+0x8>
 801c650:	4770      	bx	lr
 801c652:	bf00      	nop
 801c654:	7fc00000 	.word	0x7fc00000

0801c658 <_raise_r>:
 801c658:	291f      	cmp	r1, #31
 801c65a:	b538      	push	{r3, r4, r5, lr}
 801c65c:	4604      	mov	r4, r0
 801c65e:	460d      	mov	r5, r1
 801c660:	d904      	bls.n	801c66c <_raise_r+0x14>
 801c662:	2316      	movs	r3, #22
 801c664:	6003      	str	r3, [r0, #0]
 801c666:	f04f 30ff 	mov.w	r0, #4294967295
 801c66a:	bd38      	pop	{r3, r4, r5, pc}
 801c66c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801c66e:	b112      	cbz	r2, 801c676 <_raise_r+0x1e>
 801c670:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c674:	b94b      	cbnz	r3, 801c68a <_raise_r+0x32>
 801c676:	4620      	mov	r0, r4
 801c678:	f000 f830 	bl	801c6dc <_getpid_r>
 801c67c:	462a      	mov	r2, r5
 801c67e:	4601      	mov	r1, r0
 801c680:	4620      	mov	r0, r4
 801c682:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c686:	f000 b817 	b.w	801c6b8 <_kill_r>
 801c68a:	2b01      	cmp	r3, #1
 801c68c:	d00a      	beq.n	801c6a4 <_raise_r+0x4c>
 801c68e:	1c59      	adds	r1, r3, #1
 801c690:	d103      	bne.n	801c69a <_raise_r+0x42>
 801c692:	2316      	movs	r3, #22
 801c694:	6003      	str	r3, [r0, #0]
 801c696:	2001      	movs	r0, #1
 801c698:	e7e7      	b.n	801c66a <_raise_r+0x12>
 801c69a:	2400      	movs	r4, #0
 801c69c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801c6a0:	4628      	mov	r0, r5
 801c6a2:	4798      	blx	r3
 801c6a4:	2000      	movs	r0, #0
 801c6a6:	e7e0      	b.n	801c66a <_raise_r+0x12>

0801c6a8 <raise>:
 801c6a8:	4b02      	ldr	r3, [pc, #8]	; (801c6b4 <raise+0xc>)
 801c6aa:	4601      	mov	r1, r0
 801c6ac:	6818      	ldr	r0, [r3, #0]
 801c6ae:	f7ff bfd3 	b.w	801c658 <_raise_r>
 801c6b2:	bf00      	nop
 801c6b4:	200001fc 	.word	0x200001fc

0801c6b8 <_kill_r>:
 801c6b8:	b538      	push	{r3, r4, r5, lr}
 801c6ba:	4d07      	ldr	r5, [pc, #28]	; (801c6d8 <_kill_r+0x20>)
 801c6bc:	2300      	movs	r3, #0
 801c6be:	4604      	mov	r4, r0
 801c6c0:	4608      	mov	r0, r1
 801c6c2:	4611      	mov	r1, r2
 801c6c4:	602b      	str	r3, [r5, #0]
 801c6c6:	f7e6 fe21 	bl	800330c <_kill>
 801c6ca:	1c43      	adds	r3, r0, #1
 801c6cc:	d102      	bne.n	801c6d4 <_kill_r+0x1c>
 801c6ce:	682b      	ldr	r3, [r5, #0]
 801c6d0:	b103      	cbz	r3, 801c6d4 <_kill_r+0x1c>
 801c6d2:	6023      	str	r3, [r4, #0]
 801c6d4:	bd38      	pop	{r3, r4, r5, pc}
 801c6d6:	bf00      	nop
 801c6d8:	20008fd4 	.word	0x20008fd4

0801c6dc <_getpid_r>:
 801c6dc:	f7e6 be0e 	b.w	80032fc <_getpid>

0801c6e0 <siprintf>:
 801c6e0:	b40e      	push	{r1, r2, r3}
 801c6e2:	b500      	push	{lr}
 801c6e4:	b09c      	sub	sp, #112	; 0x70
 801c6e6:	ab1d      	add	r3, sp, #116	; 0x74
 801c6e8:	9002      	str	r0, [sp, #8]
 801c6ea:	9006      	str	r0, [sp, #24]
 801c6ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801c6f0:	4809      	ldr	r0, [pc, #36]	; (801c718 <siprintf+0x38>)
 801c6f2:	9107      	str	r1, [sp, #28]
 801c6f4:	9104      	str	r1, [sp, #16]
 801c6f6:	4909      	ldr	r1, [pc, #36]	; (801c71c <siprintf+0x3c>)
 801c6f8:	f853 2b04 	ldr.w	r2, [r3], #4
 801c6fc:	9105      	str	r1, [sp, #20]
 801c6fe:	6800      	ldr	r0, [r0, #0]
 801c700:	9301      	str	r3, [sp, #4]
 801c702:	a902      	add	r1, sp, #8
 801c704:	f003 fcf6 	bl	80200f4 <_svfiprintf_r>
 801c708:	9b02      	ldr	r3, [sp, #8]
 801c70a:	2200      	movs	r2, #0
 801c70c:	701a      	strb	r2, [r3, #0]
 801c70e:	b01c      	add	sp, #112	; 0x70
 801c710:	f85d eb04 	ldr.w	lr, [sp], #4
 801c714:	b003      	add	sp, #12
 801c716:	4770      	bx	lr
 801c718:	200001fc 	.word	0x200001fc
 801c71c:	ffff0208 	.word	0xffff0208

0801c720 <siscanf>:
 801c720:	b40e      	push	{r1, r2, r3}
 801c722:	b510      	push	{r4, lr}
 801c724:	b09f      	sub	sp, #124	; 0x7c
 801c726:	ac21      	add	r4, sp, #132	; 0x84
 801c728:	f44f 7101 	mov.w	r1, #516	; 0x204
 801c72c:	f854 2b04 	ldr.w	r2, [r4], #4
 801c730:	9201      	str	r2, [sp, #4]
 801c732:	f8ad 101c 	strh.w	r1, [sp, #28]
 801c736:	9004      	str	r0, [sp, #16]
 801c738:	9008      	str	r0, [sp, #32]
 801c73a:	f7e3 fd63 	bl	8000204 <strlen>
 801c73e:	4b0c      	ldr	r3, [pc, #48]	; (801c770 <siscanf+0x50>)
 801c740:	9005      	str	r0, [sp, #20]
 801c742:	9009      	str	r0, [sp, #36]	; 0x24
 801c744:	930d      	str	r3, [sp, #52]	; 0x34
 801c746:	480b      	ldr	r0, [pc, #44]	; (801c774 <siscanf+0x54>)
 801c748:	9a01      	ldr	r2, [sp, #4]
 801c74a:	6800      	ldr	r0, [r0, #0]
 801c74c:	9403      	str	r4, [sp, #12]
 801c74e:	2300      	movs	r3, #0
 801c750:	9311      	str	r3, [sp, #68]	; 0x44
 801c752:	9316      	str	r3, [sp, #88]	; 0x58
 801c754:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801c758:	f8ad 301e 	strh.w	r3, [sp, #30]
 801c75c:	a904      	add	r1, sp, #16
 801c75e:	4623      	mov	r3, r4
 801c760:	f003 fe22 	bl	80203a8 <__ssvfiscanf_r>
 801c764:	b01f      	add	sp, #124	; 0x7c
 801c766:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c76a:	b003      	add	sp, #12
 801c76c:	4770      	bx	lr
 801c76e:	bf00      	nop
 801c770:	0801c79b 	.word	0x0801c79b
 801c774:	200001fc 	.word	0x200001fc

0801c778 <__sread>:
 801c778:	b510      	push	{r4, lr}
 801c77a:	460c      	mov	r4, r1
 801c77c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c780:	f004 fa30 	bl	8020be4 <_read_r>
 801c784:	2800      	cmp	r0, #0
 801c786:	bfab      	itete	ge
 801c788:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801c78a:	89a3      	ldrhlt	r3, [r4, #12]
 801c78c:	181b      	addge	r3, r3, r0
 801c78e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801c792:	bfac      	ite	ge
 801c794:	6563      	strge	r3, [r4, #84]	; 0x54
 801c796:	81a3      	strhlt	r3, [r4, #12]
 801c798:	bd10      	pop	{r4, pc}

0801c79a <__seofread>:
 801c79a:	2000      	movs	r0, #0
 801c79c:	4770      	bx	lr

0801c79e <__swrite>:
 801c79e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c7a2:	461f      	mov	r7, r3
 801c7a4:	898b      	ldrh	r3, [r1, #12]
 801c7a6:	05db      	lsls	r3, r3, #23
 801c7a8:	4605      	mov	r5, r0
 801c7aa:	460c      	mov	r4, r1
 801c7ac:	4616      	mov	r6, r2
 801c7ae:	d505      	bpl.n	801c7bc <__swrite+0x1e>
 801c7b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c7b4:	2302      	movs	r3, #2
 801c7b6:	2200      	movs	r2, #0
 801c7b8:	f002 febc 	bl	801f534 <_lseek_r>
 801c7bc:	89a3      	ldrh	r3, [r4, #12]
 801c7be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c7c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801c7c6:	81a3      	strh	r3, [r4, #12]
 801c7c8:	4632      	mov	r2, r6
 801c7ca:	463b      	mov	r3, r7
 801c7cc:	4628      	mov	r0, r5
 801c7ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c7d2:	f001 ba37 	b.w	801dc44 <_write_r>

0801c7d6 <__sseek>:
 801c7d6:	b510      	push	{r4, lr}
 801c7d8:	460c      	mov	r4, r1
 801c7da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c7de:	f002 fea9 	bl	801f534 <_lseek_r>
 801c7e2:	1c43      	adds	r3, r0, #1
 801c7e4:	89a3      	ldrh	r3, [r4, #12]
 801c7e6:	bf15      	itete	ne
 801c7e8:	6560      	strne	r0, [r4, #84]	; 0x54
 801c7ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801c7ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801c7f2:	81a3      	strheq	r3, [r4, #12]
 801c7f4:	bf18      	it	ne
 801c7f6:	81a3      	strhne	r3, [r4, #12]
 801c7f8:	bd10      	pop	{r4, pc}

0801c7fa <__sclose>:
 801c7fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c7fe:	f001 babf 	b.w	801dd80 <_close_r>

0801c802 <strcpy>:
 801c802:	4603      	mov	r3, r0
 801c804:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c808:	f803 2b01 	strb.w	r2, [r3], #1
 801c80c:	2a00      	cmp	r2, #0
 801c80e:	d1f9      	bne.n	801c804 <strcpy+0x2>
 801c810:	4770      	bx	lr

0801c812 <strncmp>:
 801c812:	b510      	push	{r4, lr}
 801c814:	b16a      	cbz	r2, 801c832 <strncmp+0x20>
 801c816:	3901      	subs	r1, #1
 801c818:	1884      	adds	r4, r0, r2
 801c81a:	f810 3b01 	ldrb.w	r3, [r0], #1
 801c81e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801c822:	4293      	cmp	r3, r2
 801c824:	d103      	bne.n	801c82e <strncmp+0x1c>
 801c826:	42a0      	cmp	r0, r4
 801c828:	d001      	beq.n	801c82e <strncmp+0x1c>
 801c82a:	2b00      	cmp	r3, #0
 801c82c:	d1f5      	bne.n	801c81a <strncmp+0x8>
 801c82e:	1a98      	subs	r0, r3, r2
 801c830:	bd10      	pop	{r4, pc}
 801c832:	4610      	mov	r0, r2
 801c834:	e7fc      	b.n	801c830 <strncmp+0x1e>

0801c836 <sulp>:
 801c836:	b570      	push	{r4, r5, r6, lr}
 801c838:	4604      	mov	r4, r0
 801c83a:	460d      	mov	r5, r1
 801c83c:	ec45 4b10 	vmov	d0, r4, r5
 801c840:	4616      	mov	r6, r2
 801c842:	f003 fa77 	bl	801fd34 <__ulp>
 801c846:	ec51 0b10 	vmov	r0, r1, d0
 801c84a:	b17e      	cbz	r6, 801c86c <sulp+0x36>
 801c84c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801c850:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801c854:	2b00      	cmp	r3, #0
 801c856:	dd09      	ble.n	801c86c <sulp+0x36>
 801c858:	051b      	lsls	r3, r3, #20
 801c85a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801c85e:	2400      	movs	r4, #0
 801c860:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801c864:	4622      	mov	r2, r4
 801c866:	462b      	mov	r3, r5
 801c868:	f7e3 fee6 	bl	8000638 <__aeabi_dmul>
 801c86c:	bd70      	pop	{r4, r5, r6, pc}
	...

0801c870 <_strtod_l>:
 801c870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c874:	b0a3      	sub	sp, #140	; 0x8c
 801c876:	461f      	mov	r7, r3
 801c878:	2300      	movs	r3, #0
 801c87a:	931e      	str	r3, [sp, #120]	; 0x78
 801c87c:	4ba4      	ldr	r3, [pc, #656]	; (801cb10 <_strtod_l+0x2a0>)
 801c87e:	9219      	str	r2, [sp, #100]	; 0x64
 801c880:	681b      	ldr	r3, [r3, #0]
 801c882:	9307      	str	r3, [sp, #28]
 801c884:	4604      	mov	r4, r0
 801c886:	4618      	mov	r0, r3
 801c888:	4688      	mov	r8, r1
 801c88a:	f7e3 fcbb 	bl	8000204 <strlen>
 801c88e:	f04f 0a00 	mov.w	sl, #0
 801c892:	4605      	mov	r5, r0
 801c894:	f04f 0b00 	mov.w	fp, #0
 801c898:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801c89c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c89e:	781a      	ldrb	r2, [r3, #0]
 801c8a0:	2a2b      	cmp	r2, #43	; 0x2b
 801c8a2:	d04c      	beq.n	801c93e <_strtod_l+0xce>
 801c8a4:	d839      	bhi.n	801c91a <_strtod_l+0xaa>
 801c8a6:	2a0d      	cmp	r2, #13
 801c8a8:	d832      	bhi.n	801c910 <_strtod_l+0xa0>
 801c8aa:	2a08      	cmp	r2, #8
 801c8ac:	d832      	bhi.n	801c914 <_strtod_l+0xa4>
 801c8ae:	2a00      	cmp	r2, #0
 801c8b0:	d03c      	beq.n	801c92c <_strtod_l+0xbc>
 801c8b2:	2300      	movs	r3, #0
 801c8b4:	930e      	str	r3, [sp, #56]	; 0x38
 801c8b6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801c8b8:	7833      	ldrb	r3, [r6, #0]
 801c8ba:	2b30      	cmp	r3, #48	; 0x30
 801c8bc:	f040 80b4 	bne.w	801ca28 <_strtod_l+0x1b8>
 801c8c0:	7873      	ldrb	r3, [r6, #1]
 801c8c2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801c8c6:	2b58      	cmp	r3, #88	; 0x58
 801c8c8:	d16c      	bne.n	801c9a4 <_strtod_l+0x134>
 801c8ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c8cc:	9301      	str	r3, [sp, #4]
 801c8ce:	ab1e      	add	r3, sp, #120	; 0x78
 801c8d0:	9702      	str	r7, [sp, #8]
 801c8d2:	9300      	str	r3, [sp, #0]
 801c8d4:	4a8f      	ldr	r2, [pc, #572]	; (801cb14 <_strtod_l+0x2a4>)
 801c8d6:	ab1f      	add	r3, sp, #124	; 0x7c
 801c8d8:	a91d      	add	r1, sp, #116	; 0x74
 801c8da:	4620      	mov	r0, r4
 801c8dc:	f002 fa28 	bl	801ed30 <__gethex>
 801c8e0:	f010 0707 	ands.w	r7, r0, #7
 801c8e4:	4605      	mov	r5, r0
 801c8e6:	d005      	beq.n	801c8f4 <_strtod_l+0x84>
 801c8e8:	2f06      	cmp	r7, #6
 801c8ea:	d12a      	bne.n	801c942 <_strtod_l+0xd2>
 801c8ec:	3601      	adds	r6, #1
 801c8ee:	2300      	movs	r3, #0
 801c8f0:	961d      	str	r6, [sp, #116]	; 0x74
 801c8f2:	930e      	str	r3, [sp, #56]	; 0x38
 801c8f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801c8f6:	2b00      	cmp	r3, #0
 801c8f8:	f040 8596 	bne.w	801d428 <_strtod_l+0xbb8>
 801c8fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c8fe:	b1db      	cbz	r3, 801c938 <_strtod_l+0xc8>
 801c900:	4652      	mov	r2, sl
 801c902:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801c906:	ec43 2b10 	vmov	d0, r2, r3
 801c90a:	b023      	add	sp, #140	; 0x8c
 801c90c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c910:	2a20      	cmp	r2, #32
 801c912:	d1ce      	bne.n	801c8b2 <_strtod_l+0x42>
 801c914:	3301      	adds	r3, #1
 801c916:	931d      	str	r3, [sp, #116]	; 0x74
 801c918:	e7c0      	b.n	801c89c <_strtod_l+0x2c>
 801c91a:	2a2d      	cmp	r2, #45	; 0x2d
 801c91c:	d1c9      	bne.n	801c8b2 <_strtod_l+0x42>
 801c91e:	2201      	movs	r2, #1
 801c920:	920e      	str	r2, [sp, #56]	; 0x38
 801c922:	1c5a      	adds	r2, r3, #1
 801c924:	921d      	str	r2, [sp, #116]	; 0x74
 801c926:	785b      	ldrb	r3, [r3, #1]
 801c928:	2b00      	cmp	r3, #0
 801c92a:	d1c4      	bne.n	801c8b6 <_strtod_l+0x46>
 801c92c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801c92e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801c932:	2b00      	cmp	r3, #0
 801c934:	f040 8576 	bne.w	801d424 <_strtod_l+0xbb4>
 801c938:	4652      	mov	r2, sl
 801c93a:	465b      	mov	r3, fp
 801c93c:	e7e3      	b.n	801c906 <_strtod_l+0x96>
 801c93e:	2200      	movs	r2, #0
 801c940:	e7ee      	b.n	801c920 <_strtod_l+0xb0>
 801c942:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801c944:	b13a      	cbz	r2, 801c956 <_strtod_l+0xe6>
 801c946:	2135      	movs	r1, #53	; 0x35
 801c948:	a820      	add	r0, sp, #128	; 0x80
 801c94a:	f003 fafe 	bl	801ff4a <__copybits>
 801c94e:	991e      	ldr	r1, [sp, #120]	; 0x78
 801c950:	4620      	mov	r0, r4
 801c952:	f002 fec3 	bl	801f6dc <_Bfree>
 801c956:	3f01      	subs	r7, #1
 801c958:	2f05      	cmp	r7, #5
 801c95a:	d807      	bhi.n	801c96c <_strtod_l+0xfc>
 801c95c:	e8df f007 	tbb	[pc, r7]
 801c960:	1d180b0e 	.word	0x1d180b0e
 801c964:	030e      	.short	0x030e
 801c966:	f04f 0b00 	mov.w	fp, #0
 801c96a:	46da      	mov	sl, fp
 801c96c:	0728      	lsls	r0, r5, #28
 801c96e:	d5c1      	bpl.n	801c8f4 <_strtod_l+0x84>
 801c970:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801c974:	e7be      	b.n	801c8f4 <_strtod_l+0x84>
 801c976:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 801c97a:	e7f7      	b.n	801c96c <_strtod_l+0xfc>
 801c97c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 801c980:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801c982:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801c986:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801c98a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801c98e:	e7ed      	b.n	801c96c <_strtod_l+0xfc>
 801c990:	f8df b184 	ldr.w	fp, [pc, #388]	; 801cb18 <_strtod_l+0x2a8>
 801c994:	f04f 0a00 	mov.w	sl, #0
 801c998:	e7e8      	b.n	801c96c <_strtod_l+0xfc>
 801c99a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801c99e:	f04f 3aff 	mov.w	sl, #4294967295
 801c9a2:	e7e3      	b.n	801c96c <_strtod_l+0xfc>
 801c9a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c9a6:	1c5a      	adds	r2, r3, #1
 801c9a8:	921d      	str	r2, [sp, #116]	; 0x74
 801c9aa:	785b      	ldrb	r3, [r3, #1]
 801c9ac:	2b30      	cmp	r3, #48	; 0x30
 801c9ae:	d0f9      	beq.n	801c9a4 <_strtod_l+0x134>
 801c9b0:	2b00      	cmp	r3, #0
 801c9b2:	d09f      	beq.n	801c8f4 <_strtod_l+0x84>
 801c9b4:	2301      	movs	r3, #1
 801c9b6:	f04f 0900 	mov.w	r9, #0
 801c9ba:	9304      	str	r3, [sp, #16]
 801c9bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c9be:	930a      	str	r3, [sp, #40]	; 0x28
 801c9c0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801c9c4:	464f      	mov	r7, r9
 801c9c6:	220a      	movs	r2, #10
 801c9c8:	981d      	ldr	r0, [sp, #116]	; 0x74
 801c9ca:	7806      	ldrb	r6, [r0, #0]
 801c9cc:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801c9d0:	b2d9      	uxtb	r1, r3
 801c9d2:	2909      	cmp	r1, #9
 801c9d4:	d92a      	bls.n	801ca2c <_strtod_l+0x1bc>
 801c9d6:	9907      	ldr	r1, [sp, #28]
 801c9d8:	462a      	mov	r2, r5
 801c9da:	f7ff ff1a 	bl	801c812 <strncmp>
 801c9de:	b398      	cbz	r0, 801ca48 <_strtod_l+0x1d8>
 801c9e0:	2000      	movs	r0, #0
 801c9e2:	4633      	mov	r3, r6
 801c9e4:	463d      	mov	r5, r7
 801c9e6:	9007      	str	r0, [sp, #28]
 801c9e8:	4602      	mov	r2, r0
 801c9ea:	2b65      	cmp	r3, #101	; 0x65
 801c9ec:	d001      	beq.n	801c9f2 <_strtod_l+0x182>
 801c9ee:	2b45      	cmp	r3, #69	; 0x45
 801c9f0:	d118      	bne.n	801ca24 <_strtod_l+0x1b4>
 801c9f2:	b91d      	cbnz	r5, 801c9fc <_strtod_l+0x18c>
 801c9f4:	9b04      	ldr	r3, [sp, #16]
 801c9f6:	4303      	orrs	r3, r0
 801c9f8:	d098      	beq.n	801c92c <_strtod_l+0xbc>
 801c9fa:	2500      	movs	r5, #0
 801c9fc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 801ca00:	f108 0301 	add.w	r3, r8, #1
 801ca04:	931d      	str	r3, [sp, #116]	; 0x74
 801ca06:	f898 3001 	ldrb.w	r3, [r8, #1]
 801ca0a:	2b2b      	cmp	r3, #43	; 0x2b
 801ca0c:	d075      	beq.n	801cafa <_strtod_l+0x28a>
 801ca0e:	2b2d      	cmp	r3, #45	; 0x2d
 801ca10:	d07b      	beq.n	801cb0a <_strtod_l+0x29a>
 801ca12:	f04f 0c00 	mov.w	ip, #0
 801ca16:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801ca1a:	2909      	cmp	r1, #9
 801ca1c:	f240 8082 	bls.w	801cb24 <_strtod_l+0x2b4>
 801ca20:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801ca24:	2600      	movs	r6, #0
 801ca26:	e09d      	b.n	801cb64 <_strtod_l+0x2f4>
 801ca28:	2300      	movs	r3, #0
 801ca2a:	e7c4      	b.n	801c9b6 <_strtod_l+0x146>
 801ca2c:	2f08      	cmp	r7, #8
 801ca2e:	bfd8      	it	le
 801ca30:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801ca32:	f100 0001 	add.w	r0, r0, #1
 801ca36:	bfda      	itte	le
 801ca38:	fb02 3301 	mlale	r3, r2, r1, r3
 801ca3c:	9309      	strle	r3, [sp, #36]	; 0x24
 801ca3e:	fb02 3909 	mlagt	r9, r2, r9, r3
 801ca42:	3701      	adds	r7, #1
 801ca44:	901d      	str	r0, [sp, #116]	; 0x74
 801ca46:	e7bf      	b.n	801c9c8 <_strtod_l+0x158>
 801ca48:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ca4a:	195a      	adds	r2, r3, r5
 801ca4c:	921d      	str	r2, [sp, #116]	; 0x74
 801ca4e:	5d5b      	ldrb	r3, [r3, r5]
 801ca50:	2f00      	cmp	r7, #0
 801ca52:	d037      	beq.n	801cac4 <_strtod_l+0x254>
 801ca54:	9007      	str	r0, [sp, #28]
 801ca56:	463d      	mov	r5, r7
 801ca58:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 801ca5c:	2a09      	cmp	r2, #9
 801ca5e:	d912      	bls.n	801ca86 <_strtod_l+0x216>
 801ca60:	2201      	movs	r2, #1
 801ca62:	e7c2      	b.n	801c9ea <_strtod_l+0x17a>
 801ca64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ca66:	1c5a      	adds	r2, r3, #1
 801ca68:	921d      	str	r2, [sp, #116]	; 0x74
 801ca6a:	785b      	ldrb	r3, [r3, #1]
 801ca6c:	3001      	adds	r0, #1
 801ca6e:	2b30      	cmp	r3, #48	; 0x30
 801ca70:	d0f8      	beq.n	801ca64 <_strtod_l+0x1f4>
 801ca72:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801ca76:	2a08      	cmp	r2, #8
 801ca78:	f200 84db 	bhi.w	801d432 <_strtod_l+0xbc2>
 801ca7c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801ca7e:	9007      	str	r0, [sp, #28]
 801ca80:	2000      	movs	r0, #0
 801ca82:	920a      	str	r2, [sp, #40]	; 0x28
 801ca84:	4605      	mov	r5, r0
 801ca86:	3b30      	subs	r3, #48	; 0x30
 801ca88:	f100 0201 	add.w	r2, r0, #1
 801ca8c:	d014      	beq.n	801cab8 <_strtod_l+0x248>
 801ca8e:	9907      	ldr	r1, [sp, #28]
 801ca90:	4411      	add	r1, r2
 801ca92:	9107      	str	r1, [sp, #28]
 801ca94:	462a      	mov	r2, r5
 801ca96:	eb00 0e05 	add.w	lr, r0, r5
 801ca9a:	210a      	movs	r1, #10
 801ca9c:	4572      	cmp	r2, lr
 801ca9e:	d113      	bne.n	801cac8 <_strtod_l+0x258>
 801caa0:	182a      	adds	r2, r5, r0
 801caa2:	2a08      	cmp	r2, #8
 801caa4:	f105 0501 	add.w	r5, r5, #1
 801caa8:	4405      	add	r5, r0
 801caaa:	dc1c      	bgt.n	801cae6 <_strtod_l+0x276>
 801caac:	9909      	ldr	r1, [sp, #36]	; 0x24
 801caae:	220a      	movs	r2, #10
 801cab0:	fb02 3301 	mla	r3, r2, r1, r3
 801cab4:	9309      	str	r3, [sp, #36]	; 0x24
 801cab6:	2200      	movs	r2, #0
 801cab8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801caba:	1c59      	adds	r1, r3, #1
 801cabc:	911d      	str	r1, [sp, #116]	; 0x74
 801cabe:	785b      	ldrb	r3, [r3, #1]
 801cac0:	4610      	mov	r0, r2
 801cac2:	e7c9      	b.n	801ca58 <_strtod_l+0x1e8>
 801cac4:	4638      	mov	r0, r7
 801cac6:	e7d2      	b.n	801ca6e <_strtod_l+0x1fe>
 801cac8:	2a08      	cmp	r2, #8
 801caca:	dc04      	bgt.n	801cad6 <_strtod_l+0x266>
 801cacc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801cace:	434e      	muls	r6, r1
 801cad0:	9609      	str	r6, [sp, #36]	; 0x24
 801cad2:	3201      	adds	r2, #1
 801cad4:	e7e2      	b.n	801ca9c <_strtod_l+0x22c>
 801cad6:	f102 0c01 	add.w	ip, r2, #1
 801cada:	f1bc 0f10 	cmp.w	ip, #16
 801cade:	bfd8      	it	le
 801cae0:	fb01 f909 	mulle.w	r9, r1, r9
 801cae4:	e7f5      	b.n	801cad2 <_strtod_l+0x262>
 801cae6:	2d10      	cmp	r5, #16
 801cae8:	bfdc      	itt	le
 801caea:	220a      	movle	r2, #10
 801caec:	fb02 3909 	mlale	r9, r2, r9, r3
 801caf0:	e7e1      	b.n	801cab6 <_strtod_l+0x246>
 801caf2:	2300      	movs	r3, #0
 801caf4:	9307      	str	r3, [sp, #28]
 801caf6:	2201      	movs	r2, #1
 801caf8:	e77c      	b.n	801c9f4 <_strtod_l+0x184>
 801cafa:	f04f 0c00 	mov.w	ip, #0
 801cafe:	f108 0302 	add.w	r3, r8, #2
 801cb02:	931d      	str	r3, [sp, #116]	; 0x74
 801cb04:	f898 3002 	ldrb.w	r3, [r8, #2]
 801cb08:	e785      	b.n	801ca16 <_strtod_l+0x1a6>
 801cb0a:	f04f 0c01 	mov.w	ip, #1
 801cb0e:	e7f6      	b.n	801cafe <_strtod_l+0x28e>
 801cb10:	08023018 	.word	0x08023018
 801cb14:	08022e68 	.word	0x08022e68
 801cb18:	7ff00000 	.word	0x7ff00000
 801cb1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cb1e:	1c59      	adds	r1, r3, #1
 801cb20:	911d      	str	r1, [sp, #116]	; 0x74
 801cb22:	785b      	ldrb	r3, [r3, #1]
 801cb24:	2b30      	cmp	r3, #48	; 0x30
 801cb26:	d0f9      	beq.n	801cb1c <_strtod_l+0x2ac>
 801cb28:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 801cb2c:	2908      	cmp	r1, #8
 801cb2e:	f63f af79 	bhi.w	801ca24 <_strtod_l+0x1b4>
 801cb32:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801cb36:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cb38:	9308      	str	r3, [sp, #32]
 801cb3a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cb3c:	1c59      	adds	r1, r3, #1
 801cb3e:	911d      	str	r1, [sp, #116]	; 0x74
 801cb40:	785b      	ldrb	r3, [r3, #1]
 801cb42:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801cb46:	2e09      	cmp	r6, #9
 801cb48:	d937      	bls.n	801cbba <_strtod_l+0x34a>
 801cb4a:	9e08      	ldr	r6, [sp, #32]
 801cb4c:	1b89      	subs	r1, r1, r6
 801cb4e:	2908      	cmp	r1, #8
 801cb50:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801cb54:	dc02      	bgt.n	801cb5c <_strtod_l+0x2ec>
 801cb56:	4576      	cmp	r6, lr
 801cb58:	bfa8      	it	ge
 801cb5a:	4676      	movge	r6, lr
 801cb5c:	f1bc 0f00 	cmp.w	ip, #0
 801cb60:	d000      	beq.n	801cb64 <_strtod_l+0x2f4>
 801cb62:	4276      	negs	r6, r6
 801cb64:	2d00      	cmp	r5, #0
 801cb66:	d14f      	bne.n	801cc08 <_strtod_l+0x398>
 801cb68:	9904      	ldr	r1, [sp, #16]
 801cb6a:	4301      	orrs	r1, r0
 801cb6c:	f47f aec2 	bne.w	801c8f4 <_strtod_l+0x84>
 801cb70:	2a00      	cmp	r2, #0
 801cb72:	f47f aedb 	bne.w	801c92c <_strtod_l+0xbc>
 801cb76:	2b69      	cmp	r3, #105	; 0x69
 801cb78:	d027      	beq.n	801cbca <_strtod_l+0x35a>
 801cb7a:	dc24      	bgt.n	801cbc6 <_strtod_l+0x356>
 801cb7c:	2b49      	cmp	r3, #73	; 0x49
 801cb7e:	d024      	beq.n	801cbca <_strtod_l+0x35a>
 801cb80:	2b4e      	cmp	r3, #78	; 0x4e
 801cb82:	f47f aed3 	bne.w	801c92c <_strtod_l+0xbc>
 801cb86:	499e      	ldr	r1, [pc, #632]	; (801ce00 <_strtod_l+0x590>)
 801cb88:	a81d      	add	r0, sp, #116	; 0x74
 801cb8a:	f002 fb29 	bl	801f1e0 <__match>
 801cb8e:	2800      	cmp	r0, #0
 801cb90:	f43f aecc 	beq.w	801c92c <_strtod_l+0xbc>
 801cb94:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cb96:	781b      	ldrb	r3, [r3, #0]
 801cb98:	2b28      	cmp	r3, #40	; 0x28
 801cb9a:	d12d      	bne.n	801cbf8 <_strtod_l+0x388>
 801cb9c:	4999      	ldr	r1, [pc, #612]	; (801ce04 <_strtod_l+0x594>)
 801cb9e:	aa20      	add	r2, sp, #128	; 0x80
 801cba0:	a81d      	add	r0, sp, #116	; 0x74
 801cba2:	f002 fb31 	bl	801f208 <__hexnan>
 801cba6:	2805      	cmp	r0, #5
 801cba8:	d126      	bne.n	801cbf8 <_strtod_l+0x388>
 801cbaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801cbac:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 801cbb0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801cbb4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801cbb8:	e69c      	b.n	801c8f4 <_strtod_l+0x84>
 801cbba:	210a      	movs	r1, #10
 801cbbc:	fb01 3e0e 	mla	lr, r1, lr, r3
 801cbc0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801cbc4:	e7b9      	b.n	801cb3a <_strtod_l+0x2ca>
 801cbc6:	2b6e      	cmp	r3, #110	; 0x6e
 801cbc8:	e7db      	b.n	801cb82 <_strtod_l+0x312>
 801cbca:	498f      	ldr	r1, [pc, #572]	; (801ce08 <_strtod_l+0x598>)
 801cbcc:	a81d      	add	r0, sp, #116	; 0x74
 801cbce:	f002 fb07 	bl	801f1e0 <__match>
 801cbd2:	2800      	cmp	r0, #0
 801cbd4:	f43f aeaa 	beq.w	801c92c <_strtod_l+0xbc>
 801cbd8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cbda:	498c      	ldr	r1, [pc, #560]	; (801ce0c <_strtod_l+0x59c>)
 801cbdc:	3b01      	subs	r3, #1
 801cbde:	a81d      	add	r0, sp, #116	; 0x74
 801cbe0:	931d      	str	r3, [sp, #116]	; 0x74
 801cbe2:	f002 fafd 	bl	801f1e0 <__match>
 801cbe6:	b910      	cbnz	r0, 801cbee <_strtod_l+0x37e>
 801cbe8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cbea:	3301      	adds	r3, #1
 801cbec:	931d      	str	r3, [sp, #116]	; 0x74
 801cbee:	f8df b22c 	ldr.w	fp, [pc, #556]	; 801ce1c <_strtod_l+0x5ac>
 801cbf2:	f04f 0a00 	mov.w	sl, #0
 801cbf6:	e67d      	b.n	801c8f4 <_strtod_l+0x84>
 801cbf8:	4885      	ldr	r0, [pc, #532]	; (801ce10 <_strtod_l+0x5a0>)
 801cbfa:	f7fd fed9 	bl	801a9b0 <nan>
 801cbfe:	ed8d 0b04 	vstr	d0, [sp, #16]
 801cc02:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801cc06:	e675      	b.n	801c8f4 <_strtod_l+0x84>
 801cc08:	9b07      	ldr	r3, [sp, #28]
 801cc0a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cc0c:	1af3      	subs	r3, r6, r3
 801cc0e:	2f00      	cmp	r7, #0
 801cc10:	bf08      	it	eq
 801cc12:	462f      	moveq	r7, r5
 801cc14:	2d10      	cmp	r5, #16
 801cc16:	9308      	str	r3, [sp, #32]
 801cc18:	46a8      	mov	r8, r5
 801cc1a:	bfa8      	it	ge
 801cc1c:	f04f 0810 	movge.w	r8, #16
 801cc20:	f7e3 fc90 	bl	8000544 <__aeabi_ui2d>
 801cc24:	2d09      	cmp	r5, #9
 801cc26:	4682      	mov	sl, r0
 801cc28:	468b      	mov	fp, r1
 801cc2a:	dd13      	ble.n	801cc54 <_strtod_l+0x3e4>
 801cc2c:	4b79      	ldr	r3, [pc, #484]	; (801ce14 <_strtod_l+0x5a4>)
 801cc2e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801cc32:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801cc36:	f7e3 fcff 	bl	8000638 <__aeabi_dmul>
 801cc3a:	4682      	mov	sl, r0
 801cc3c:	4648      	mov	r0, r9
 801cc3e:	468b      	mov	fp, r1
 801cc40:	f7e3 fc80 	bl	8000544 <__aeabi_ui2d>
 801cc44:	4602      	mov	r2, r0
 801cc46:	460b      	mov	r3, r1
 801cc48:	4650      	mov	r0, sl
 801cc4a:	4659      	mov	r1, fp
 801cc4c:	f7e3 fb3e 	bl	80002cc <__adddf3>
 801cc50:	4682      	mov	sl, r0
 801cc52:	468b      	mov	fp, r1
 801cc54:	2d0f      	cmp	r5, #15
 801cc56:	dc38      	bgt.n	801ccca <_strtod_l+0x45a>
 801cc58:	9b08      	ldr	r3, [sp, #32]
 801cc5a:	2b00      	cmp	r3, #0
 801cc5c:	f43f ae4a 	beq.w	801c8f4 <_strtod_l+0x84>
 801cc60:	dd24      	ble.n	801ccac <_strtod_l+0x43c>
 801cc62:	2b16      	cmp	r3, #22
 801cc64:	dc0b      	bgt.n	801cc7e <_strtod_l+0x40e>
 801cc66:	4d6b      	ldr	r5, [pc, #428]	; (801ce14 <_strtod_l+0x5a4>)
 801cc68:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 801cc6c:	e9d5 0100 	ldrd	r0, r1, [r5]
 801cc70:	4652      	mov	r2, sl
 801cc72:	465b      	mov	r3, fp
 801cc74:	f7e3 fce0 	bl	8000638 <__aeabi_dmul>
 801cc78:	4682      	mov	sl, r0
 801cc7a:	468b      	mov	fp, r1
 801cc7c:	e63a      	b.n	801c8f4 <_strtod_l+0x84>
 801cc7e:	9a08      	ldr	r2, [sp, #32]
 801cc80:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801cc84:	4293      	cmp	r3, r2
 801cc86:	db20      	blt.n	801ccca <_strtod_l+0x45a>
 801cc88:	4c62      	ldr	r4, [pc, #392]	; (801ce14 <_strtod_l+0x5a4>)
 801cc8a:	f1c5 050f 	rsb	r5, r5, #15
 801cc8e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801cc92:	4652      	mov	r2, sl
 801cc94:	465b      	mov	r3, fp
 801cc96:	e9d1 0100 	ldrd	r0, r1, [r1]
 801cc9a:	f7e3 fccd 	bl	8000638 <__aeabi_dmul>
 801cc9e:	9b08      	ldr	r3, [sp, #32]
 801cca0:	1b5d      	subs	r5, r3, r5
 801cca2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801cca6:	e9d4 2300 	ldrd	r2, r3, [r4]
 801ccaa:	e7e3      	b.n	801cc74 <_strtod_l+0x404>
 801ccac:	9b08      	ldr	r3, [sp, #32]
 801ccae:	3316      	adds	r3, #22
 801ccb0:	db0b      	blt.n	801ccca <_strtod_l+0x45a>
 801ccb2:	9b07      	ldr	r3, [sp, #28]
 801ccb4:	4a57      	ldr	r2, [pc, #348]	; (801ce14 <_strtod_l+0x5a4>)
 801ccb6:	1b9e      	subs	r6, r3, r6
 801ccb8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 801ccbc:	e9d6 2300 	ldrd	r2, r3, [r6]
 801ccc0:	4650      	mov	r0, sl
 801ccc2:	4659      	mov	r1, fp
 801ccc4:	f7e3 fde2 	bl	800088c <__aeabi_ddiv>
 801ccc8:	e7d6      	b.n	801cc78 <_strtod_l+0x408>
 801ccca:	9b08      	ldr	r3, [sp, #32]
 801cccc:	eba5 0808 	sub.w	r8, r5, r8
 801ccd0:	4498      	add	r8, r3
 801ccd2:	f1b8 0f00 	cmp.w	r8, #0
 801ccd6:	dd71      	ble.n	801cdbc <_strtod_l+0x54c>
 801ccd8:	f018 030f 	ands.w	r3, r8, #15
 801ccdc:	d00a      	beq.n	801ccf4 <_strtod_l+0x484>
 801ccde:	494d      	ldr	r1, [pc, #308]	; (801ce14 <_strtod_l+0x5a4>)
 801cce0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801cce4:	4652      	mov	r2, sl
 801cce6:	465b      	mov	r3, fp
 801cce8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ccec:	f7e3 fca4 	bl	8000638 <__aeabi_dmul>
 801ccf0:	4682      	mov	sl, r0
 801ccf2:	468b      	mov	fp, r1
 801ccf4:	f038 080f 	bics.w	r8, r8, #15
 801ccf8:	d04d      	beq.n	801cd96 <_strtod_l+0x526>
 801ccfa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801ccfe:	dd22      	ble.n	801cd46 <_strtod_l+0x4d6>
 801cd00:	2500      	movs	r5, #0
 801cd02:	462e      	mov	r6, r5
 801cd04:	9509      	str	r5, [sp, #36]	; 0x24
 801cd06:	9507      	str	r5, [sp, #28]
 801cd08:	2322      	movs	r3, #34	; 0x22
 801cd0a:	f8df b110 	ldr.w	fp, [pc, #272]	; 801ce1c <_strtod_l+0x5ac>
 801cd0e:	6023      	str	r3, [r4, #0]
 801cd10:	f04f 0a00 	mov.w	sl, #0
 801cd14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cd16:	2b00      	cmp	r3, #0
 801cd18:	f43f adec 	beq.w	801c8f4 <_strtod_l+0x84>
 801cd1c:	991e      	ldr	r1, [sp, #120]	; 0x78
 801cd1e:	4620      	mov	r0, r4
 801cd20:	f002 fcdc 	bl	801f6dc <_Bfree>
 801cd24:	9907      	ldr	r1, [sp, #28]
 801cd26:	4620      	mov	r0, r4
 801cd28:	f002 fcd8 	bl	801f6dc <_Bfree>
 801cd2c:	4631      	mov	r1, r6
 801cd2e:	4620      	mov	r0, r4
 801cd30:	f002 fcd4 	bl	801f6dc <_Bfree>
 801cd34:	9909      	ldr	r1, [sp, #36]	; 0x24
 801cd36:	4620      	mov	r0, r4
 801cd38:	f002 fcd0 	bl	801f6dc <_Bfree>
 801cd3c:	4629      	mov	r1, r5
 801cd3e:	4620      	mov	r0, r4
 801cd40:	f002 fccc 	bl	801f6dc <_Bfree>
 801cd44:	e5d6      	b.n	801c8f4 <_strtod_l+0x84>
 801cd46:	2300      	movs	r3, #0
 801cd48:	ea4f 1828 	mov.w	r8, r8, asr #4
 801cd4c:	4650      	mov	r0, sl
 801cd4e:	4659      	mov	r1, fp
 801cd50:	4699      	mov	r9, r3
 801cd52:	f1b8 0f01 	cmp.w	r8, #1
 801cd56:	dc21      	bgt.n	801cd9c <_strtod_l+0x52c>
 801cd58:	b10b      	cbz	r3, 801cd5e <_strtod_l+0x4ee>
 801cd5a:	4682      	mov	sl, r0
 801cd5c:	468b      	mov	fp, r1
 801cd5e:	4b2e      	ldr	r3, [pc, #184]	; (801ce18 <_strtod_l+0x5a8>)
 801cd60:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801cd64:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 801cd68:	4652      	mov	r2, sl
 801cd6a:	465b      	mov	r3, fp
 801cd6c:	e9d9 0100 	ldrd	r0, r1, [r9]
 801cd70:	f7e3 fc62 	bl	8000638 <__aeabi_dmul>
 801cd74:	4b29      	ldr	r3, [pc, #164]	; (801ce1c <_strtod_l+0x5ac>)
 801cd76:	460a      	mov	r2, r1
 801cd78:	400b      	ands	r3, r1
 801cd7a:	4929      	ldr	r1, [pc, #164]	; (801ce20 <_strtod_l+0x5b0>)
 801cd7c:	428b      	cmp	r3, r1
 801cd7e:	4682      	mov	sl, r0
 801cd80:	d8be      	bhi.n	801cd00 <_strtod_l+0x490>
 801cd82:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801cd86:	428b      	cmp	r3, r1
 801cd88:	bf86      	itte	hi
 801cd8a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801ce24 <_strtod_l+0x5b4>
 801cd8e:	f04f 3aff 	movhi.w	sl, #4294967295
 801cd92:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801cd96:	2300      	movs	r3, #0
 801cd98:	9304      	str	r3, [sp, #16]
 801cd9a:	e081      	b.n	801cea0 <_strtod_l+0x630>
 801cd9c:	f018 0f01 	tst.w	r8, #1
 801cda0:	d007      	beq.n	801cdb2 <_strtod_l+0x542>
 801cda2:	4b1d      	ldr	r3, [pc, #116]	; (801ce18 <_strtod_l+0x5a8>)
 801cda4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 801cda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cdac:	f7e3 fc44 	bl	8000638 <__aeabi_dmul>
 801cdb0:	2301      	movs	r3, #1
 801cdb2:	f109 0901 	add.w	r9, r9, #1
 801cdb6:	ea4f 0868 	mov.w	r8, r8, asr #1
 801cdba:	e7ca      	b.n	801cd52 <_strtod_l+0x4e2>
 801cdbc:	d0eb      	beq.n	801cd96 <_strtod_l+0x526>
 801cdbe:	f1c8 0800 	rsb	r8, r8, #0
 801cdc2:	f018 020f 	ands.w	r2, r8, #15
 801cdc6:	d00a      	beq.n	801cdde <_strtod_l+0x56e>
 801cdc8:	4b12      	ldr	r3, [pc, #72]	; (801ce14 <_strtod_l+0x5a4>)
 801cdca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801cdce:	4650      	mov	r0, sl
 801cdd0:	4659      	mov	r1, fp
 801cdd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cdd6:	f7e3 fd59 	bl	800088c <__aeabi_ddiv>
 801cdda:	4682      	mov	sl, r0
 801cddc:	468b      	mov	fp, r1
 801cdde:	ea5f 1828 	movs.w	r8, r8, asr #4
 801cde2:	d0d8      	beq.n	801cd96 <_strtod_l+0x526>
 801cde4:	f1b8 0f1f 	cmp.w	r8, #31
 801cde8:	dd1e      	ble.n	801ce28 <_strtod_l+0x5b8>
 801cdea:	2500      	movs	r5, #0
 801cdec:	462e      	mov	r6, r5
 801cdee:	9509      	str	r5, [sp, #36]	; 0x24
 801cdf0:	9507      	str	r5, [sp, #28]
 801cdf2:	2322      	movs	r3, #34	; 0x22
 801cdf4:	f04f 0a00 	mov.w	sl, #0
 801cdf8:	f04f 0b00 	mov.w	fp, #0
 801cdfc:	6023      	str	r3, [r4, #0]
 801cdfe:	e789      	b.n	801cd14 <_strtod_l+0x4a4>
 801ce00:	08022e3d 	.word	0x08022e3d
 801ce04:	08022e7c 	.word	0x08022e7c
 801ce08:	08022e35 	.word	0x08022e35
 801ce0c:	08022f33 	.word	0x08022f33
 801ce10:	08022f2f 	.word	0x08022f2f
 801ce14:	080230b8 	.word	0x080230b8
 801ce18:	08023090 	.word	0x08023090
 801ce1c:	7ff00000 	.word	0x7ff00000
 801ce20:	7ca00000 	.word	0x7ca00000
 801ce24:	7fefffff 	.word	0x7fefffff
 801ce28:	f018 0310 	ands.w	r3, r8, #16
 801ce2c:	bf18      	it	ne
 801ce2e:	236a      	movne	r3, #106	; 0x6a
 801ce30:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 801d1e8 <_strtod_l+0x978>
 801ce34:	9304      	str	r3, [sp, #16]
 801ce36:	4650      	mov	r0, sl
 801ce38:	4659      	mov	r1, fp
 801ce3a:	2300      	movs	r3, #0
 801ce3c:	f018 0f01 	tst.w	r8, #1
 801ce40:	d004      	beq.n	801ce4c <_strtod_l+0x5dc>
 801ce42:	e9d9 2300 	ldrd	r2, r3, [r9]
 801ce46:	f7e3 fbf7 	bl	8000638 <__aeabi_dmul>
 801ce4a:	2301      	movs	r3, #1
 801ce4c:	ea5f 0868 	movs.w	r8, r8, asr #1
 801ce50:	f109 0908 	add.w	r9, r9, #8
 801ce54:	d1f2      	bne.n	801ce3c <_strtod_l+0x5cc>
 801ce56:	b10b      	cbz	r3, 801ce5c <_strtod_l+0x5ec>
 801ce58:	4682      	mov	sl, r0
 801ce5a:	468b      	mov	fp, r1
 801ce5c:	9b04      	ldr	r3, [sp, #16]
 801ce5e:	b1bb      	cbz	r3, 801ce90 <_strtod_l+0x620>
 801ce60:	f3cb 530a 	ubfx	r3, fp, #20, #11
 801ce64:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801ce68:	2b00      	cmp	r3, #0
 801ce6a:	4659      	mov	r1, fp
 801ce6c:	dd10      	ble.n	801ce90 <_strtod_l+0x620>
 801ce6e:	2b1f      	cmp	r3, #31
 801ce70:	f340 8128 	ble.w	801d0c4 <_strtod_l+0x854>
 801ce74:	2b34      	cmp	r3, #52	; 0x34
 801ce76:	bfde      	ittt	le
 801ce78:	3b20      	suble	r3, #32
 801ce7a:	f04f 32ff 	movle.w	r2, #4294967295
 801ce7e:	fa02 f303 	lslle.w	r3, r2, r3
 801ce82:	f04f 0a00 	mov.w	sl, #0
 801ce86:	bfcc      	ite	gt
 801ce88:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801ce8c:	ea03 0b01 	andle.w	fp, r3, r1
 801ce90:	2200      	movs	r2, #0
 801ce92:	2300      	movs	r3, #0
 801ce94:	4650      	mov	r0, sl
 801ce96:	4659      	mov	r1, fp
 801ce98:	f7e3 fe36 	bl	8000b08 <__aeabi_dcmpeq>
 801ce9c:	2800      	cmp	r0, #0
 801ce9e:	d1a4      	bne.n	801cdea <_strtod_l+0x57a>
 801cea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cea2:	9300      	str	r3, [sp, #0]
 801cea4:	990a      	ldr	r1, [sp, #40]	; 0x28
 801cea6:	462b      	mov	r3, r5
 801cea8:	463a      	mov	r2, r7
 801ceaa:	4620      	mov	r0, r4
 801ceac:	f002 fc82 	bl	801f7b4 <__s2b>
 801ceb0:	9009      	str	r0, [sp, #36]	; 0x24
 801ceb2:	2800      	cmp	r0, #0
 801ceb4:	f43f af24 	beq.w	801cd00 <_strtod_l+0x490>
 801ceb8:	9b07      	ldr	r3, [sp, #28]
 801ceba:	1b9e      	subs	r6, r3, r6
 801cebc:	9b08      	ldr	r3, [sp, #32]
 801cebe:	2b00      	cmp	r3, #0
 801cec0:	bfb4      	ite	lt
 801cec2:	4633      	movlt	r3, r6
 801cec4:	2300      	movge	r3, #0
 801cec6:	9310      	str	r3, [sp, #64]	; 0x40
 801cec8:	9b08      	ldr	r3, [sp, #32]
 801ceca:	2500      	movs	r5, #0
 801cecc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801ced0:	9318      	str	r3, [sp, #96]	; 0x60
 801ced2:	462e      	mov	r6, r5
 801ced4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ced6:	4620      	mov	r0, r4
 801ced8:	6859      	ldr	r1, [r3, #4]
 801ceda:	f002 fbbf 	bl	801f65c <_Balloc>
 801cede:	9007      	str	r0, [sp, #28]
 801cee0:	2800      	cmp	r0, #0
 801cee2:	f43f af11 	beq.w	801cd08 <_strtod_l+0x498>
 801cee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cee8:	691a      	ldr	r2, [r3, #16]
 801ceea:	3202      	adds	r2, #2
 801ceec:	f103 010c 	add.w	r1, r3, #12
 801cef0:	0092      	lsls	r2, r2, #2
 801cef2:	300c      	adds	r0, #12
 801cef4:	f7fe f8d0 	bl	801b098 <memcpy>
 801cef8:	ec4b ab10 	vmov	d0, sl, fp
 801cefc:	aa20      	add	r2, sp, #128	; 0x80
 801cefe:	a91f      	add	r1, sp, #124	; 0x7c
 801cf00:	4620      	mov	r0, r4
 801cf02:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801cf06:	f002 ff91 	bl	801fe2c <__d2b>
 801cf0a:	901e      	str	r0, [sp, #120]	; 0x78
 801cf0c:	2800      	cmp	r0, #0
 801cf0e:	f43f aefb 	beq.w	801cd08 <_strtod_l+0x498>
 801cf12:	2101      	movs	r1, #1
 801cf14:	4620      	mov	r0, r4
 801cf16:	f002 fce7 	bl	801f8e8 <__i2b>
 801cf1a:	4606      	mov	r6, r0
 801cf1c:	2800      	cmp	r0, #0
 801cf1e:	f43f aef3 	beq.w	801cd08 <_strtod_l+0x498>
 801cf22:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801cf24:	9904      	ldr	r1, [sp, #16]
 801cf26:	2b00      	cmp	r3, #0
 801cf28:	bfab      	itete	ge
 801cf2a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 801cf2c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 801cf2e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 801cf30:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 801cf34:	bfac      	ite	ge
 801cf36:	eb03 0902 	addge.w	r9, r3, r2
 801cf3a:	1ad7      	sublt	r7, r2, r3
 801cf3c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801cf3e:	eba3 0801 	sub.w	r8, r3, r1
 801cf42:	4490      	add	r8, r2
 801cf44:	4ba3      	ldr	r3, [pc, #652]	; (801d1d4 <_strtod_l+0x964>)
 801cf46:	f108 38ff 	add.w	r8, r8, #4294967295
 801cf4a:	4598      	cmp	r8, r3
 801cf4c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801cf50:	f280 80cc 	bge.w	801d0ec <_strtod_l+0x87c>
 801cf54:	eba3 0308 	sub.w	r3, r3, r8
 801cf58:	2b1f      	cmp	r3, #31
 801cf5a:	eba2 0203 	sub.w	r2, r2, r3
 801cf5e:	f04f 0101 	mov.w	r1, #1
 801cf62:	f300 80b6 	bgt.w	801d0d2 <_strtod_l+0x862>
 801cf66:	fa01 f303 	lsl.w	r3, r1, r3
 801cf6a:	9311      	str	r3, [sp, #68]	; 0x44
 801cf6c:	2300      	movs	r3, #0
 801cf6e:	930c      	str	r3, [sp, #48]	; 0x30
 801cf70:	eb09 0802 	add.w	r8, r9, r2
 801cf74:	9b04      	ldr	r3, [sp, #16]
 801cf76:	45c1      	cmp	r9, r8
 801cf78:	4417      	add	r7, r2
 801cf7a:	441f      	add	r7, r3
 801cf7c:	464b      	mov	r3, r9
 801cf7e:	bfa8      	it	ge
 801cf80:	4643      	movge	r3, r8
 801cf82:	42bb      	cmp	r3, r7
 801cf84:	bfa8      	it	ge
 801cf86:	463b      	movge	r3, r7
 801cf88:	2b00      	cmp	r3, #0
 801cf8a:	bfc2      	ittt	gt
 801cf8c:	eba8 0803 	subgt.w	r8, r8, r3
 801cf90:	1aff      	subgt	r7, r7, r3
 801cf92:	eba9 0903 	subgt.w	r9, r9, r3
 801cf96:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801cf98:	2b00      	cmp	r3, #0
 801cf9a:	dd17      	ble.n	801cfcc <_strtod_l+0x75c>
 801cf9c:	4631      	mov	r1, r6
 801cf9e:	461a      	mov	r2, r3
 801cfa0:	4620      	mov	r0, r4
 801cfa2:	f002 fd5d 	bl	801fa60 <__pow5mult>
 801cfa6:	4606      	mov	r6, r0
 801cfa8:	2800      	cmp	r0, #0
 801cfaa:	f43f aead 	beq.w	801cd08 <_strtod_l+0x498>
 801cfae:	4601      	mov	r1, r0
 801cfb0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801cfb2:	4620      	mov	r0, r4
 801cfb4:	f002 fcae 	bl	801f914 <__multiply>
 801cfb8:	900f      	str	r0, [sp, #60]	; 0x3c
 801cfba:	2800      	cmp	r0, #0
 801cfbc:	f43f aea4 	beq.w	801cd08 <_strtod_l+0x498>
 801cfc0:	991e      	ldr	r1, [sp, #120]	; 0x78
 801cfc2:	4620      	mov	r0, r4
 801cfc4:	f002 fb8a 	bl	801f6dc <_Bfree>
 801cfc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801cfca:	931e      	str	r3, [sp, #120]	; 0x78
 801cfcc:	f1b8 0f00 	cmp.w	r8, #0
 801cfd0:	f300 8091 	bgt.w	801d0f6 <_strtod_l+0x886>
 801cfd4:	9b08      	ldr	r3, [sp, #32]
 801cfd6:	2b00      	cmp	r3, #0
 801cfd8:	dd08      	ble.n	801cfec <_strtod_l+0x77c>
 801cfda:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801cfdc:	9907      	ldr	r1, [sp, #28]
 801cfde:	4620      	mov	r0, r4
 801cfe0:	f002 fd3e 	bl	801fa60 <__pow5mult>
 801cfe4:	9007      	str	r0, [sp, #28]
 801cfe6:	2800      	cmp	r0, #0
 801cfe8:	f43f ae8e 	beq.w	801cd08 <_strtod_l+0x498>
 801cfec:	2f00      	cmp	r7, #0
 801cfee:	dd08      	ble.n	801d002 <_strtod_l+0x792>
 801cff0:	9907      	ldr	r1, [sp, #28]
 801cff2:	463a      	mov	r2, r7
 801cff4:	4620      	mov	r0, r4
 801cff6:	f002 fd8d 	bl	801fb14 <__lshift>
 801cffa:	9007      	str	r0, [sp, #28]
 801cffc:	2800      	cmp	r0, #0
 801cffe:	f43f ae83 	beq.w	801cd08 <_strtod_l+0x498>
 801d002:	f1b9 0f00 	cmp.w	r9, #0
 801d006:	dd08      	ble.n	801d01a <_strtod_l+0x7aa>
 801d008:	4631      	mov	r1, r6
 801d00a:	464a      	mov	r2, r9
 801d00c:	4620      	mov	r0, r4
 801d00e:	f002 fd81 	bl	801fb14 <__lshift>
 801d012:	4606      	mov	r6, r0
 801d014:	2800      	cmp	r0, #0
 801d016:	f43f ae77 	beq.w	801cd08 <_strtod_l+0x498>
 801d01a:	9a07      	ldr	r2, [sp, #28]
 801d01c:	991e      	ldr	r1, [sp, #120]	; 0x78
 801d01e:	4620      	mov	r0, r4
 801d020:	f002 fe00 	bl	801fc24 <__mdiff>
 801d024:	4605      	mov	r5, r0
 801d026:	2800      	cmp	r0, #0
 801d028:	f43f ae6e 	beq.w	801cd08 <_strtod_l+0x498>
 801d02c:	68c3      	ldr	r3, [r0, #12]
 801d02e:	930f      	str	r3, [sp, #60]	; 0x3c
 801d030:	2300      	movs	r3, #0
 801d032:	60c3      	str	r3, [r0, #12]
 801d034:	4631      	mov	r1, r6
 801d036:	f002 fdd9 	bl	801fbec <__mcmp>
 801d03a:	2800      	cmp	r0, #0
 801d03c:	da65      	bge.n	801d10a <_strtod_l+0x89a>
 801d03e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d040:	ea53 030a 	orrs.w	r3, r3, sl
 801d044:	f040 8087 	bne.w	801d156 <_strtod_l+0x8e6>
 801d048:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d04c:	2b00      	cmp	r3, #0
 801d04e:	f040 8082 	bne.w	801d156 <_strtod_l+0x8e6>
 801d052:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801d056:	0d1b      	lsrs	r3, r3, #20
 801d058:	051b      	lsls	r3, r3, #20
 801d05a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801d05e:	d97a      	bls.n	801d156 <_strtod_l+0x8e6>
 801d060:	696b      	ldr	r3, [r5, #20]
 801d062:	b913      	cbnz	r3, 801d06a <_strtod_l+0x7fa>
 801d064:	692b      	ldr	r3, [r5, #16]
 801d066:	2b01      	cmp	r3, #1
 801d068:	dd75      	ble.n	801d156 <_strtod_l+0x8e6>
 801d06a:	4629      	mov	r1, r5
 801d06c:	2201      	movs	r2, #1
 801d06e:	4620      	mov	r0, r4
 801d070:	f002 fd50 	bl	801fb14 <__lshift>
 801d074:	4631      	mov	r1, r6
 801d076:	4605      	mov	r5, r0
 801d078:	f002 fdb8 	bl	801fbec <__mcmp>
 801d07c:	2800      	cmp	r0, #0
 801d07e:	dd6a      	ble.n	801d156 <_strtod_l+0x8e6>
 801d080:	9904      	ldr	r1, [sp, #16]
 801d082:	4a55      	ldr	r2, [pc, #340]	; (801d1d8 <_strtod_l+0x968>)
 801d084:	465b      	mov	r3, fp
 801d086:	2900      	cmp	r1, #0
 801d088:	f000 8085 	beq.w	801d196 <_strtod_l+0x926>
 801d08c:	ea02 010b 	and.w	r1, r2, fp
 801d090:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801d094:	dc7f      	bgt.n	801d196 <_strtod_l+0x926>
 801d096:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801d09a:	f77f aeaa 	ble.w	801cdf2 <_strtod_l+0x582>
 801d09e:	4a4f      	ldr	r2, [pc, #316]	; (801d1dc <_strtod_l+0x96c>)
 801d0a0:	2300      	movs	r3, #0
 801d0a2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 801d0a6:	4650      	mov	r0, sl
 801d0a8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 801d0ac:	4659      	mov	r1, fp
 801d0ae:	f7e3 fac3 	bl	8000638 <__aeabi_dmul>
 801d0b2:	460b      	mov	r3, r1
 801d0b4:	4303      	orrs	r3, r0
 801d0b6:	bf08      	it	eq
 801d0b8:	2322      	moveq	r3, #34	; 0x22
 801d0ba:	4682      	mov	sl, r0
 801d0bc:	468b      	mov	fp, r1
 801d0be:	bf08      	it	eq
 801d0c0:	6023      	streq	r3, [r4, #0]
 801d0c2:	e62b      	b.n	801cd1c <_strtod_l+0x4ac>
 801d0c4:	f04f 32ff 	mov.w	r2, #4294967295
 801d0c8:	fa02 f303 	lsl.w	r3, r2, r3
 801d0cc:	ea03 0a0a 	and.w	sl, r3, sl
 801d0d0:	e6de      	b.n	801ce90 <_strtod_l+0x620>
 801d0d2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801d0d6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801d0da:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801d0de:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801d0e2:	fa01 f308 	lsl.w	r3, r1, r8
 801d0e6:	930c      	str	r3, [sp, #48]	; 0x30
 801d0e8:	9111      	str	r1, [sp, #68]	; 0x44
 801d0ea:	e741      	b.n	801cf70 <_strtod_l+0x700>
 801d0ec:	2300      	movs	r3, #0
 801d0ee:	930c      	str	r3, [sp, #48]	; 0x30
 801d0f0:	2301      	movs	r3, #1
 801d0f2:	9311      	str	r3, [sp, #68]	; 0x44
 801d0f4:	e73c      	b.n	801cf70 <_strtod_l+0x700>
 801d0f6:	991e      	ldr	r1, [sp, #120]	; 0x78
 801d0f8:	4642      	mov	r2, r8
 801d0fa:	4620      	mov	r0, r4
 801d0fc:	f002 fd0a 	bl	801fb14 <__lshift>
 801d100:	901e      	str	r0, [sp, #120]	; 0x78
 801d102:	2800      	cmp	r0, #0
 801d104:	f47f af66 	bne.w	801cfd4 <_strtod_l+0x764>
 801d108:	e5fe      	b.n	801cd08 <_strtod_l+0x498>
 801d10a:	465f      	mov	r7, fp
 801d10c:	d16e      	bne.n	801d1ec <_strtod_l+0x97c>
 801d10e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801d110:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d114:	b342      	cbz	r2, 801d168 <_strtod_l+0x8f8>
 801d116:	4a32      	ldr	r2, [pc, #200]	; (801d1e0 <_strtod_l+0x970>)
 801d118:	4293      	cmp	r3, r2
 801d11a:	d128      	bne.n	801d16e <_strtod_l+0x8fe>
 801d11c:	9b04      	ldr	r3, [sp, #16]
 801d11e:	4650      	mov	r0, sl
 801d120:	b1eb      	cbz	r3, 801d15e <_strtod_l+0x8ee>
 801d122:	4a2d      	ldr	r2, [pc, #180]	; (801d1d8 <_strtod_l+0x968>)
 801d124:	403a      	ands	r2, r7
 801d126:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801d12a:	f04f 31ff 	mov.w	r1, #4294967295
 801d12e:	d819      	bhi.n	801d164 <_strtod_l+0x8f4>
 801d130:	0d12      	lsrs	r2, r2, #20
 801d132:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801d136:	fa01 f303 	lsl.w	r3, r1, r3
 801d13a:	4298      	cmp	r0, r3
 801d13c:	d117      	bne.n	801d16e <_strtod_l+0x8fe>
 801d13e:	4b29      	ldr	r3, [pc, #164]	; (801d1e4 <_strtod_l+0x974>)
 801d140:	429f      	cmp	r7, r3
 801d142:	d102      	bne.n	801d14a <_strtod_l+0x8da>
 801d144:	3001      	adds	r0, #1
 801d146:	f43f addf 	beq.w	801cd08 <_strtod_l+0x498>
 801d14a:	4b23      	ldr	r3, [pc, #140]	; (801d1d8 <_strtod_l+0x968>)
 801d14c:	403b      	ands	r3, r7
 801d14e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801d152:	f04f 0a00 	mov.w	sl, #0
 801d156:	9b04      	ldr	r3, [sp, #16]
 801d158:	2b00      	cmp	r3, #0
 801d15a:	d1a0      	bne.n	801d09e <_strtod_l+0x82e>
 801d15c:	e5de      	b.n	801cd1c <_strtod_l+0x4ac>
 801d15e:	f04f 33ff 	mov.w	r3, #4294967295
 801d162:	e7ea      	b.n	801d13a <_strtod_l+0x8ca>
 801d164:	460b      	mov	r3, r1
 801d166:	e7e8      	b.n	801d13a <_strtod_l+0x8ca>
 801d168:	ea53 030a 	orrs.w	r3, r3, sl
 801d16c:	d088      	beq.n	801d080 <_strtod_l+0x810>
 801d16e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801d170:	b1db      	cbz	r3, 801d1aa <_strtod_l+0x93a>
 801d172:	423b      	tst	r3, r7
 801d174:	d0ef      	beq.n	801d156 <_strtod_l+0x8e6>
 801d176:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d178:	9a04      	ldr	r2, [sp, #16]
 801d17a:	4650      	mov	r0, sl
 801d17c:	4659      	mov	r1, fp
 801d17e:	b1c3      	cbz	r3, 801d1b2 <_strtod_l+0x942>
 801d180:	f7ff fb59 	bl	801c836 <sulp>
 801d184:	4602      	mov	r2, r0
 801d186:	460b      	mov	r3, r1
 801d188:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801d18c:	f7e3 f89e 	bl	80002cc <__adddf3>
 801d190:	4682      	mov	sl, r0
 801d192:	468b      	mov	fp, r1
 801d194:	e7df      	b.n	801d156 <_strtod_l+0x8e6>
 801d196:	4013      	ands	r3, r2
 801d198:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801d19c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801d1a0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801d1a4:	f04f 3aff 	mov.w	sl, #4294967295
 801d1a8:	e7d5      	b.n	801d156 <_strtod_l+0x8e6>
 801d1aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d1ac:	ea13 0f0a 	tst.w	r3, sl
 801d1b0:	e7e0      	b.n	801d174 <_strtod_l+0x904>
 801d1b2:	f7ff fb40 	bl	801c836 <sulp>
 801d1b6:	4602      	mov	r2, r0
 801d1b8:	460b      	mov	r3, r1
 801d1ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801d1be:	f7e3 f883 	bl	80002c8 <__aeabi_dsub>
 801d1c2:	2200      	movs	r2, #0
 801d1c4:	2300      	movs	r3, #0
 801d1c6:	4682      	mov	sl, r0
 801d1c8:	468b      	mov	fp, r1
 801d1ca:	f7e3 fc9d 	bl	8000b08 <__aeabi_dcmpeq>
 801d1ce:	2800      	cmp	r0, #0
 801d1d0:	d0c1      	beq.n	801d156 <_strtod_l+0x8e6>
 801d1d2:	e60e      	b.n	801cdf2 <_strtod_l+0x582>
 801d1d4:	fffffc02 	.word	0xfffffc02
 801d1d8:	7ff00000 	.word	0x7ff00000
 801d1dc:	39500000 	.word	0x39500000
 801d1e0:	000fffff 	.word	0x000fffff
 801d1e4:	7fefffff 	.word	0x7fefffff
 801d1e8:	08022e90 	.word	0x08022e90
 801d1ec:	4631      	mov	r1, r6
 801d1ee:	4628      	mov	r0, r5
 801d1f0:	f002 fe78 	bl	801fee4 <__ratio>
 801d1f4:	ec59 8b10 	vmov	r8, r9, d0
 801d1f8:	ee10 0a10 	vmov	r0, s0
 801d1fc:	2200      	movs	r2, #0
 801d1fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801d202:	4649      	mov	r1, r9
 801d204:	f7e3 fc94 	bl	8000b30 <__aeabi_dcmple>
 801d208:	2800      	cmp	r0, #0
 801d20a:	d07c      	beq.n	801d306 <_strtod_l+0xa96>
 801d20c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d20e:	2b00      	cmp	r3, #0
 801d210:	d04c      	beq.n	801d2ac <_strtod_l+0xa3c>
 801d212:	4b95      	ldr	r3, [pc, #596]	; (801d468 <_strtod_l+0xbf8>)
 801d214:	2200      	movs	r2, #0
 801d216:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801d21a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 801d468 <_strtod_l+0xbf8>
 801d21e:	f04f 0800 	mov.w	r8, #0
 801d222:	4b92      	ldr	r3, [pc, #584]	; (801d46c <_strtod_l+0xbfc>)
 801d224:	403b      	ands	r3, r7
 801d226:	9311      	str	r3, [sp, #68]	; 0x44
 801d228:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d22a:	4b91      	ldr	r3, [pc, #580]	; (801d470 <_strtod_l+0xc00>)
 801d22c:	429a      	cmp	r2, r3
 801d22e:	f040 80b2 	bne.w	801d396 <_strtod_l+0xb26>
 801d232:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801d236:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801d23a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801d23e:	ec4b ab10 	vmov	d0, sl, fp
 801d242:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801d246:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801d24a:	f002 fd73 	bl	801fd34 <__ulp>
 801d24e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801d252:	ec53 2b10 	vmov	r2, r3, d0
 801d256:	f7e3 f9ef 	bl	8000638 <__aeabi_dmul>
 801d25a:	4652      	mov	r2, sl
 801d25c:	465b      	mov	r3, fp
 801d25e:	f7e3 f835 	bl	80002cc <__adddf3>
 801d262:	460b      	mov	r3, r1
 801d264:	4981      	ldr	r1, [pc, #516]	; (801d46c <_strtod_l+0xbfc>)
 801d266:	4a83      	ldr	r2, [pc, #524]	; (801d474 <_strtod_l+0xc04>)
 801d268:	4019      	ands	r1, r3
 801d26a:	4291      	cmp	r1, r2
 801d26c:	4682      	mov	sl, r0
 801d26e:	d95e      	bls.n	801d32e <_strtod_l+0xabe>
 801d270:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d272:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801d276:	4293      	cmp	r3, r2
 801d278:	d103      	bne.n	801d282 <_strtod_l+0xa12>
 801d27a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d27c:	3301      	adds	r3, #1
 801d27e:	f43f ad43 	beq.w	801cd08 <_strtod_l+0x498>
 801d282:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 801d480 <_strtod_l+0xc10>
 801d286:	f04f 3aff 	mov.w	sl, #4294967295
 801d28a:	991e      	ldr	r1, [sp, #120]	; 0x78
 801d28c:	4620      	mov	r0, r4
 801d28e:	f002 fa25 	bl	801f6dc <_Bfree>
 801d292:	9907      	ldr	r1, [sp, #28]
 801d294:	4620      	mov	r0, r4
 801d296:	f002 fa21 	bl	801f6dc <_Bfree>
 801d29a:	4631      	mov	r1, r6
 801d29c:	4620      	mov	r0, r4
 801d29e:	f002 fa1d 	bl	801f6dc <_Bfree>
 801d2a2:	4629      	mov	r1, r5
 801d2a4:	4620      	mov	r0, r4
 801d2a6:	f002 fa19 	bl	801f6dc <_Bfree>
 801d2aa:	e613      	b.n	801ced4 <_strtod_l+0x664>
 801d2ac:	f1ba 0f00 	cmp.w	sl, #0
 801d2b0:	d11b      	bne.n	801d2ea <_strtod_l+0xa7a>
 801d2b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d2b6:	b9f3      	cbnz	r3, 801d2f6 <_strtod_l+0xa86>
 801d2b8:	4b6b      	ldr	r3, [pc, #428]	; (801d468 <_strtod_l+0xbf8>)
 801d2ba:	2200      	movs	r2, #0
 801d2bc:	4640      	mov	r0, r8
 801d2be:	4649      	mov	r1, r9
 801d2c0:	f7e3 fc2c 	bl	8000b1c <__aeabi_dcmplt>
 801d2c4:	b9d0      	cbnz	r0, 801d2fc <_strtod_l+0xa8c>
 801d2c6:	4640      	mov	r0, r8
 801d2c8:	4649      	mov	r1, r9
 801d2ca:	4b6b      	ldr	r3, [pc, #428]	; (801d478 <_strtod_l+0xc08>)
 801d2cc:	2200      	movs	r2, #0
 801d2ce:	f7e3 f9b3 	bl	8000638 <__aeabi_dmul>
 801d2d2:	4680      	mov	r8, r0
 801d2d4:	4689      	mov	r9, r1
 801d2d6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801d2da:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 801d2de:	931b      	str	r3, [sp, #108]	; 0x6c
 801d2e0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 801d2e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801d2e8:	e79b      	b.n	801d222 <_strtod_l+0x9b2>
 801d2ea:	f1ba 0f01 	cmp.w	sl, #1
 801d2ee:	d102      	bne.n	801d2f6 <_strtod_l+0xa86>
 801d2f0:	2f00      	cmp	r7, #0
 801d2f2:	f43f ad7e 	beq.w	801cdf2 <_strtod_l+0x582>
 801d2f6:	4b61      	ldr	r3, [pc, #388]	; (801d47c <_strtod_l+0xc0c>)
 801d2f8:	2200      	movs	r2, #0
 801d2fa:	e78c      	b.n	801d216 <_strtod_l+0x9a6>
 801d2fc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 801d478 <_strtod_l+0xc08>
 801d300:	f04f 0800 	mov.w	r8, #0
 801d304:	e7e7      	b.n	801d2d6 <_strtod_l+0xa66>
 801d306:	4b5c      	ldr	r3, [pc, #368]	; (801d478 <_strtod_l+0xc08>)
 801d308:	4640      	mov	r0, r8
 801d30a:	4649      	mov	r1, r9
 801d30c:	2200      	movs	r2, #0
 801d30e:	f7e3 f993 	bl	8000638 <__aeabi_dmul>
 801d312:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d314:	4680      	mov	r8, r0
 801d316:	4689      	mov	r9, r1
 801d318:	b933      	cbnz	r3, 801d328 <_strtod_l+0xab8>
 801d31a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801d31e:	9012      	str	r0, [sp, #72]	; 0x48
 801d320:	9313      	str	r3, [sp, #76]	; 0x4c
 801d322:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801d326:	e7dd      	b.n	801d2e4 <_strtod_l+0xa74>
 801d328:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 801d32c:	e7f9      	b.n	801d322 <_strtod_l+0xab2>
 801d32e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801d332:	9b04      	ldr	r3, [sp, #16]
 801d334:	2b00      	cmp	r3, #0
 801d336:	d1a8      	bne.n	801d28a <_strtod_l+0xa1a>
 801d338:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801d33c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d33e:	0d1b      	lsrs	r3, r3, #20
 801d340:	051b      	lsls	r3, r3, #20
 801d342:	429a      	cmp	r2, r3
 801d344:	d1a1      	bne.n	801d28a <_strtod_l+0xa1a>
 801d346:	4640      	mov	r0, r8
 801d348:	4649      	mov	r1, r9
 801d34a:	f7e3 fd25 	bl	8000d98 <__aeabi_d2lz>
 801d34e:	f7e3 f945 	bl	80005dc <__aeabi_l2d>
 801d352:	4602      	mov	r2, r0
 801d354:	460b      	mov	r3, r1
 801d356:	4640      	mov	r0, r8
 801d358:	4649      	mov	r1, r9
 801d35a:	f7e2 ffb5 	bl	80002c8 <__aeabi_dsub>
 801d35e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801d360:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d364:	ea43 030a 	orr.w	r3, r3, sl
 801d368:	4313      	orrs	r3, r2
 801d36a:	4680      	mov	r8, r0
 801d36c:	4689      	mov	r9, r1
 801d36e:	d053      	beq.n	801d418 <_strtod_l+0xba8>
 801d370:	a335      	add	r3, pc, #212	; (adr r3, 801d448 <_strtod_l+0xbd8>)
 801d372:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d376:	f7e3 fbd1 	bl	8000b1c <__aeabi_dcmplt>
 801d37a:	2800      	cmp	r0, #0
 801d37c:	f47f acce 	bne.w	801cd1c <_strtod_l+0x4ac>
 801d380:	a333      	add	r3, pc, #204	; (adr r3, 801d450 <_strtod_l+0xbe0>)
 801d382:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d386:	4640      	mov	r0, r8
 801d388:	4649      	mov	r1, r9
 801d38a:	f7e3 fbe5 	bl	8000b58 <__aeabi_dcmpgt>
 801d38e:	2800      	cmp	r0, #0
 801d390:	f43f af7b 	beq.w	801d28a <_strtod_l+0xa1a>
 801d394:	e4c2      	b.n	801cd1c <_strtod_l+0x4ac>
 801d396:	9b04      	ldr	r3, [sp, #16]
 801d398:	b333      	cbz	r3, 801d3e8 <_strtod_l+0xb78>
 801d39a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d39c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801d3a0:	d822      	bhi.n	801d3e8 <_strtod_l+0xb78>
 801d3a2:	a32d      	add	r3, pc, #180	; (adr r3, 801d458 <_strtod_l+0xbe8>)
 801d3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d3a8:	4640      	mov	r0, r8
 801d3aa:	4649      	mov	r1, r9
 801d3ac:	f7e3 fbc0 	bl	8000b30 <__aeabi_dcmple>
 801d3b0:	b1a0      	cbz	r0, 801d3dc <_strtod_l+0xb6c>
 801d3b2:	4649      	mov	r1, r9
 801d3b4:	4640      	mov	r0, r8
 801d3b6:	f7e3 fc17 	bl	8000be8 <__aeabi_d2uiz>
 801d3ba:	2801      	cmp	r0, #1
 801d3bc:	bf38      	it	cc
 801d3be:	2001      	movcc	r0, #1
 801d3c0:	f7e3 f8c0 	bl	8000544 <__aeabi_ui2d>
 801d3c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d3c6:	4680      	mov	r8, r0
 801d3c8:	4689      	mov	r9, r1
 801d3ca:	bb13      	cbnz	r3, 801d412 <_strtod_l+0xba2>
 801d3cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801d3d0:	9014      	str	r0, [sp, #80]	; 0x50
 801d3d2:	9315      	str	r3, [sp, #84]	; 0x54
 801d3d4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 801d3d8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801d3dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d3de:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d3e0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801d3e4:	1a9b      	subs	r3, r3, r2
 801d3e6:	930d      	str	r3, [sp, #52]	; 0x34
 801d3e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801d3ec:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801d3f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801d3f4:	f002 fc9e 	bl	801fd34 <__ulp>
 801d3f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801d3fc:	ec53 2b10 	vmov	r2, r3, d0
 801d400:	f7e3 f91a 	bl	8000638 <__aeabi_dmul>
 801d404:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801d408:	f7e2 ff60 	bl	80002cc <__adddf3>
 801d40c:	4682      	mov	sl, r0
 801d40e:	468b      	mov	fp, r1
 801d410:	e78f      	b.n	801d332 <_strtod_l+0xac2>
 801d412:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 801d416:	e7dd      	b.n	801d3d4 <_strtod_l+0xb64>
 801d418:	a311      	add	r3, pc, #68	; (adr r3, 801d460 <_strtod_l+0xbf0>)
 801d41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d41e:	f7e3 fb7d 	bl	8000b1c <__aeabi_dcmplt>
 801d422:	e7b4      	b.n	801d38e <_strtod_l+0xb1e>
 801d424:	2300      	movs	r3, #0
 801d426:	930e      	str	r3, [sp, #56]	; 0x38
 801d428:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801d42a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801d42c:	6013      	str	r3, [r2, #0]
 801d42e:	f7ff ba65 	b.w	801c8fc <_strtod_l+0x8c>
 801d432:	2b65      	cmp	r3, #101	; 0x65
 801d434:	f43f ab5d 	beq.w	801caf2 <_strtod_l+0x282>
 801d438:	2b45      	cmp	r3, #69	; 0x45
 801d43a:	f43f ab5a 	beq.w	801caf2 <_strtod_l+0x282>
 801d43e:	2201      	movs	r2, #1
 801d440:	f7ff bb92 	b.w	801cb68 <_strtod_l+0x2f8>
 801d444:	f3af 8000 	nop.w
 801d448:	94a03595 	.word	0x94a03595
 801d44c:	3fdfffff 	.word	0x3fdfffff
 801d450:	35afe535 	.word	0x35afe535
 801d454:	3fe00000 	.word	0x3fe00000
 801d458:	ffc00000 	.word	0xffc00000
 801d45c:	41dfffff 	.word	0x41dfffff
 801d460:	94a03595 	.word	0x94a03595
 801d464:	3fcfffff 	.word	0x3fcfffff
 801d468:	3ff00000 	.word	0x3ff00000
 801d46c:	7ff00000 	.word	0x7ff00000
 801d470:	7fe00000 	.word	0x7fe00000
 801d474:	7c9fffff 	.word	0x7c9fffff
 801d478:	3fe00000 	.word	0x3fe00000
 801d47c:	bff00000 	.word	0xbff00000
 801d480:	7fefffff 	.word	0x7fefffff

0801d484 <_strtod_r>:
 801d484:	4b01      	ldr	r3, [pc, #4]	; (801d48c <_strtod_r+0x8>)
 801d486:	f7ff b9f3 	b.w	801c870 <_strtod_l>
 801d48a:	bf00      	nop
 801d48c:	200002c4 	.word	0x200002c4

0801d490 <_strtol_l.isra.0>:
 801d490:	2b01      	cmp	r3, #1
 801d492:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d496:	d001      	beq.n	801d49c <_strtol_l.isra.0+0xc>
 801d498:	2b24      	cmp	r3, #36	; 0x24
 801d49a:	d906      	bls.n	801d4aa <_strtol_l.isra.0+0x1a>
 801d49c:	f7fd fbaa 	bl	801abf4 <__errno>
 801d4a0:	2316      	movs	r3, #22
 801d4a2:	6003      	str	r3, [r0, #0]
 801d4a4:	2000      	movs	r0, #0
 801d4a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d4aa:	4f3a      	ldr	r7, [pc, #232]	; (801d594 <_strtol_l.isra.0+0x104>)
 801d4ac:	468e      	mov	lr, r1
 801d4ae:	4676      	mov	r6, lr
 801d4b0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801d4b4:	5de5      	ldrb	r5, [r4, r7]
 801d4b6:	f015 0508 	ands.w	r5, r5, #8
 801d4ba:	d1f8      	bne.n	801d4ae <_strtol_l.isra.0+0x1e>
 801d4bc:	2c2d      	cmp	r4, #45	; 0x2d
 801d4be:	d134      	bne.n	801d52a <_strtol_l.isra.0+0x9a>
 801d4c0:	f89e 4000 	ldrb.w	r4, [lr]
 801d4c4:	f04f 0801 	mov.w	r8, #1
 801d4c8:	f106 0e02 	add.w	lr, r6, #2
 801d4cc:	2b00      	cmp	r3, #0
 801d4ce:	d05c      	beq.n	801d58a <_strtol_l.isra.0+0xfa>
 801d4d0:	2b10      	cmp	r3, #16
 801d4d2:	d10c      	bne.n	801d4ee <_strtol_l.isra.0+0x5e>
 801d4d4:	2c30      	cmp	r4, #48	; 0x30
 801d4d6:	d10a      	bne.n	801d4ee <_strtol_l.isra.0+0x5e>
 801d4d8:	f89e 4000 	ldrb.w	r4, [lr]
 801d4dc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801d4e0:	2c58      	cmp	r4, #88	; 0x58
 801d4e2:	d14d      	bne.n	801d580 <_strtol_l.isra.0+0xf0>
 801d4e4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 801d4e8:	2310      	movs	r3, #16
 801d4ea:	f10e 0e02 	add.w	lr, lr, #2
 801d4ee:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801d4f2:	f10c 3cff 	add.w	ip, ip, #4294967295
 801d4f6:	2600      	movs	r6, #0
 801d4f8:	fbbc f9f3 	udiv	r9, ip, r3
 801d4fc:	4635      	mov	r5, r6
 801d4fe:	fb03 ca19 	mls	sl, r3, r9, ip
 801d502:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801d506:	2f09      	cmp	r7, #9
 801d508:	d818      	bhi.n	801d53c <_strtol_l.isra.0+0xac>
 801d50a:	463c      	mov	r4, r7
 801d50c:	42a3      	cmp	r3, r4
 801d50e:	dd24      	ble.n	801d55a <_strtol_l.isra.0+0xca>
 801d510:	2e00      	cmp	r6, #0
 801d512:	db1f      	blt.n	801d554 <_strtol_l.isra.0+0xc4>
 801d514:	45a9      	cmp	r9, r5
 801d516:	d31d      	bcc.n	801d554 <_strtol_l.isra.0+0xc4>
 801d518:	d101      	bne.n	801d51e <_strtol_l.isra.0+0x8e>
 801d51a:	45a2      	cmp	sl, r4
 801d51c:	db1a      	blt.n	801d554 <_strtol_l.isra.0+0xc4>
 801d51e:	fb05 4503 	mla	r5, r5, r3, r4
 801d522:	2601      	movs	r6, #1
 801d524:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801d528:	e7eb      	b.n	801d502 <_strtol_l.isra.0+0x72>
 801d52a:	2c2b      	cmp	r4, #43	; 0x2b
 801d52c:	bf08      	it	eq
 801d52e:	f89e 4000 	ldrbeq.w	r4, [lr]
 801d532:	46a8      	mov	r8, r5
 801d534:	bf08      	it	eq
 801d536:	f106 0e02 	addeq.w	lr, r6, #2
 801d53a:	e7c7      	b.n	801d4cc <_strtol_l.isra.0+0x3c>
 801d53c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801d540:	2f19      	cmp	r7, #25
 801d542:	d801      	bhi.n	801d548 <_strtol_l.isra.0+0xb8>
 801d544:	3c37      	subs	r4, #55	; 0x37
 801d546:	e7e1      	b.n	801d50c <_strtol_l.isra.0+0x7c>
 801d548:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801d54c:	2f19      	cmp	r7, #25
 801d54e:	d804      	bhi.n	801d55a <_strtol_l.isra.0+0xca>
 801d550:	3c57      	subs	r4, #87	; 0x57
 801d552:	e7db      	b.n	801d50c <_strtol_l.isra.0+0x7c>
 801d554:	f04f 36ff 	mov.w	r6, #4294967295
 801d558:	e7e4      	b.n	801d524 <_strtol_l.isra.0+0x94>
 801d55a:	2e00      	cmp	r6, #0
 801d55c:	da05      	bge.n	801d56a <_strtol_l.isra.0+0xda>
 801d55e:	2322      	movs	r3, #34	; 0x22
 801d560:	6003      	str	r3, [r0, #0]
 801d562:	4665      	mov	r5, ip
 801d564:	b942      	cbnz	r2, 801d578 <_strtol_l.isra.0+0xe8>
 801d566:	4628      	mov	r0, r5
 801d568:	e79d      	b.n	801d4a6 <_strtol_l.isra.0+0x16>
 801d56a:	f1b8 0f00 	cmp.w	r8, #0
 801d56e:	d000      	beq.n	801d572 <_strtol_l.isra.0+0xe2>
 801d570:	426d      	negs	r5, r5
 801d572:	2a00      	cmp	r2, #0
 801d574:	d0f7      	beq.n	801d566 <_strtol_l.isra.0+0xd6>
 801d576:	b10e      	cbz	r6, 801d57c <_strtol_l.isra.0+0xec>
 801d578:	f10e 31ff 	add.w	r1, lr, #4294967295
 801d57c:	6011      	str	r1, [r2, #0]
 801d57e:	e7f2      	b.n	801d566 <_strtol_l.isra.0+0xd6>
 801d580:	2430      	movs	r4, #48	; 0x30
 801d582:	2b00      	cmp	r3, #0
 801d584:	d1b3      	bne.n	801d4ee <_strtol_l.isra.0+0x5e>
 801d586:	2308      	movs	r3, #8
 801d588:	e7b1      	b.n	801d4ee <_strtol_l.isra.0+0x5e>
 801d58a:	2c30      	cmp	r4, #48	; 0x30
 801d58c:	d0a4      	beq.n	801d4d8 <_strtol_l.isra.0+0x48>
 801d58e:	230a      	movs	r3, #10
 801d590:	e7ad      	b.n	801d4ee <_strtol_l.isra.0+0x5e>
 801d592:	bf00      	nop
 801d594:	08022b91 	.word	0x08022b91

0801d598 <_strtol_r>:
 801d598:	f7ff bf7a 	b.w	801d490 <_strtol_l.isra.0>

0801d59c <strtol>:
 801d59c:	4613      	mov	r3, r2
 801d59e:	460a      	mov	r2, r1
 801d5a0:	4601      	mov	r1, r0
 801d5a2:	4802      	ldr	r0, [pc, #8]	; (801d5ac <strtol+0x10>)
 801d5a4:	6800      	ldr	r0, [r0, #0]
 801d5a6:	f7ff bf73 	b.w	801d490 <_strtol_l.isra.0>
 801d5aa:	bf00      	nop
 801d5ac:	200001fc 	.word	0x200001fc

0801d5b0 <_strtoul_l.isra.0>:
 801d5b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801d5b4:	4e3b      	ldr	r6, [pc, #236]	; (801d6a4 <_strtoul_l.isra.0+0xf4>)
 801d5b6:	4686      	mov	lr, r0
 801d5b8:	468c      	mov	ip, r1
 801d5ba:	4660      	mov	r0, ip
 801d5bc:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801d5c0:	5da5      	ldrb	r5, [r4, r6]
 801d5c2:	f015 0508 	ands.w	r5, r5, #8
 801d5c6:	d1f8      	bne.n	801d5ba <_strtoul_l.isra.0+0xa>
 801d5c8:	2c2d      	cmp	r4, #45	; 0x2d
 801d5ca:	d134      	bne.n	801d636 <_strtoul_l.isra.0+0x86>
 801d5cc:	f89c 4000 	ldrb.w	r4, [ip]
 801d5d0:	f04f 0801 	mov.w	r8, #1
 801d5d4:	f100 0c02 	add.w	ip, r0, #2
 801d5d8:	2b00      	cmp	r3, #0
 801d5da:	d05e      	beq.n	801d69a <_strtoul_l.isra.0+0xea>
 801d5dc:	2b10      	cmp	r3, #16
 801d5de:	d10c      	bne.n	801d5fa <_strtoul_l.isra.0+0x4a>
 801d5e0:	2c30      	cmp	r4, #48	; 0x30
 801d5e2:	d10a      	bne.n	801d5fa <_strtoul_l.isra.0+0x4a>
 801d5e4:	f89c 0000 	ldrb.w	r0, [ip]
 801d5e8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801d5ec:	2858      	cmp	r0, #88	; 0x58
 801d5ee:	d14f      	bne.n	801d690 <_strtoul_l.isra.0+0xe0>
 801d5f0:	f89c 4001 	ldrb.w	r4, [ip, #1]
 801d5f4:	2310      	movs	r3, #16
 801d5f6:	f10c 0c02 	add.w	ip, ip, #2
 801d5fa:	f04f 37ff 	mov.w	r7, #4294967295
 801d5fe:	2500      	movs	r5, #0
 801d600:	fbb7 f7f3 	udiv	r7, r7, r3
 801d604:	fb03 f907 	mul.w	r9, r3, r7
 801d608:	ea6f 0909 	mvn.w	r9, r9
 801d60c:	4628      	mov	r0, r5
 801d60e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 801d612:	2e09      	cmp	r6, #9
 801d614:	d818      	bhi.n	801d648 <_strtoul_l.isra.0+0x98>
 801d616:	4634      	mov	r4, r6
 801d618:	42a3      	cmp	r3, r4
 801d61a:	dd24      	ble.n	801d666 <_strtoul_l.isra.0+0xb6>
 801d61c:	2d00      	cmp	r5, #0
 801d61e:	db1f      	blt.n	801d660 <_strtoul_l.isra.0+0xb0>
 801d620:	4287      	cmp	r7, r0
 801d622:	d31d      	bcc.n	801d660 <_strtoul_l.isra.0+0xb0>
 801d624:	d101      	bne.n	801d62a <_strtoul_l.isra.0+0x7a>
 801d626:	45a1      	cmp	r9, r4
 801d628:	db1a      	blt.n	801d660 <_strtoul_l.isra.0+0xb0>
 801d62a:	fb00 4003 	mla	r0, r0, r3, r4
 801d62e:	2501      	movs	r5, #1
 801d630:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801d634:	e7eb      	b.n	801d60e <_strtoul_l.isra.0+0x5e>
 801d636:	2c2b      	cmp	r4, #43	; 0x2b
 801d638:	bf08      	it	eq
 801d63a:	f89c 4000 	ldrbeq.w	r4, [ip]
 801d63e:	46a8      	mov	r8, r5
 801d640:	bf08      	it	eq
 801d642:	f100 0c02 	addeq.w	ip, r0, #2
 801d646:	e7c7      	b.n	801d5d8 <_strtoul_l.isra.0+0x28>
 801d648:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 801d64c:	2e19      	cmp	r6, #25
 801d64e:	d801      	bhi.n	801d654 <_strtoul_l.isra.0+0xa4>
 801d650:	3c37      	subs	r4, #55	; 0x37
 801d652:	e7e1      	b.n	801d618 <_strtoul_l.isra.0+0x68>
 801d654:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 801d658:	2e19      	cmp	r6, #25
 801d65a:	d804      	bhi.n	801d666 <_strtoul_l.isra.0+0xb6>
 801d65c:	3c57      	subs	r4, #87	; 0x57
 801d65e:	e7db      	b.n	801d618 <_strtoul_l.isra.0+0x68>
 801d660:	f04f 35ff 	mov.w	r5, #4294967295
 801d664:	e7e4      	b.n	801d630 <_strtoul_l.isra.0+0x80>
 801d666:	2d00      	cmp	r5, #0
 801d668:	da07      	bge.n	801d67a <_strtoul_l.isra.0+0xca>
 801d66a:	2322      	movs	r3, #34	; 0x22
 801d66c:	f8ce 3000 	str.w	r3, [lr]
 801d670:	f04f 30ff 	mov.w	r0, #4294967295
 801d674:	b942      	cbnz	r2, 801d688 <_strtoul_l.isra.0+0xd8>
 801d676:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d67a:	f1b8 0f00 	cmp.w	r8, #0
 801d67e:	d000      	beq.n	801d682 <_strtoul_l.isra.0+0xd2>
 801d680:	4240      	negs	r0, r0
 801d682:	2a00      	cmp	r2, #0
 801d684:	d0f7      	beq.n	801d676 <_strtoul_l.isra.0+0xc6>
 801d686:	b10d      	cbz	r5, 801d68c <_strtoul_l.isra.0+0xdc>
 801d688:	f10c 31ff 	add.w	r1, ip, #4294967295
 801d68c:	6011      	str	r1, [r2, #0]
 801d68e:	e7f2      	b.n	801d676 <_strtoul_l.isra.0+0xc6>
 801d690:	2430      	movs	r4, #48	; 0x30
 801d692:	2b00      	cmp	r3, #0
 801d694:	d1b1      	bne.n	801d5fa <_strtoul_l.isra.0+0x4a>
 801d696:	2308      	movs	r3, #8
 801d698:	e7af      	b.n	801d5fa <_strtoul_l.isra.0+0x4a>
 801d69a:	2c30      	cmp	r4, #48	; 0x30
 801d69c:	d0a2      	beq.n	801d5e4 <_strtoul_l.isra.0+0x34>
 801d69e:	230a      	movs	r3, #10
 801d6a0:	e7ab      	b.n	801d5fa <_strtoul_l.isra.0+0x4a>
 801d6a2:	bf00      	nop
 801d6a4:	08022b91 	.word	0x08022b91

0801d6a8 <_strtoul_r>:
 801d6a8:	f7ff bf82 	b.w	801d5b0 <_strtoul_l.isra.0>

0801d6ac <strtoul>:
 801d6ac:	4613      	mov	r3, r2
 801d6ae:	460a      	mov	r2, r1
 801d6b0:	4601      	mov	r1, r0
 801d6b2:	4802      	ldr	r0, [pc, #8]	; (801d6bc <strtoul+0x10>)
 801d6b4:	6800      	ldr	r0, [r0, #0]
 801d6b6:	f7ff bf7b 	b.w	801d5b0 <_strtoul_l.isra.0>
 801d6ba:	bf00      	nop
 801d6bc:	200001fc 	.word	0x200001fc

0801d6c0 <__tzcalc_limits>:
 801d6c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d6c4:	4680      	mov	r8, r0
 801d6c6:	f001 fe7d 	bl	801f3c4 <__gettzinfo>
 801d6ca:	f240 73b1 	movw	r3, #1969	; 0x7b1
 801d6ce:	4598      	cmp	r8, r3
 801d6d0:	f340 8098 	ble.w	801d804 <__tzcalc_limits+0x144>
 801d6d4:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 801d6d8:	4443      	add	r3, r8
 801d6da:	109b      	asrs	r3, r3, #2
 801d6dc:	f240 126d 	movw	r2, #365	; 0x16d
 801d6e0:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 801d6e4:	fb02 3505 	mla	r5, r2, r5, r3
 801d6e8:	f06f 0263 	mvn.w	r2, #99	; 0x63
 801d6ec:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 801d6f0:	fb93 f3f2 	sdiv	r3, r3, r2
 801d6f4:	441d      	add	r5, r3
 801d6f6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 801d6fa:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 801d6fe:	fb98 f7f3 	sdiv	r7, r8, r3
 801d702:	fb03 8717 	mls	r7, r3, r7, r8
 801d706:	4442      	add	r2, r8
 801d708:	fab7 fc87 	clz	ip, r7
 801d70c:	fbb2 f2f3 	udiv	r2, r2, r3
 801d710:	f008 0303 	and.w	r3, r8, #3
 801d714:	4415      	add	r5, r2
 801d716:	2264      	movs	r2, #100	; 0x64
 801d718:	f8c0 8004 	str.w	r8, [r0, #4]
 801d71c:	fb98 f6f2 	sdiv	r6, r8, r2
 801d720:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 801d724:	fb02 8616 	mls	r6, r2, r6, r8
 801d728:	4604      	mov	r4, r0
 801d72a:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 801d72e:	9300      	str	r3, [sp, #0]
 801d730:	f04f 0e07 	mov.w	lr, #7
 801d734:	7a22      	ldrb	r2, [r4, #8]
 801d736:	6963      	ldr	r3, [r4, #20]
 801d738:	2a4a      	cmp	r2, #74	; 0x4a
 801d73a:	d128      	bne.n	801d78e <__tzcalc_limits+0xce>
 801d73c:	9900      	ldr	r1, [sp, #0]
 801d73e:	18ea      	adds	r2, r5, r3
 801d740:	b901      	cbnz	r1, 801d744 <__tzcalc_limits+0x84>
 801d742:	b906      	cbnz	r6, 801d746 <__tzcalc_limits+0x86>
 801d744:	bb0f      	cbnz	r7, 801d78a <__tzcalc_limits+0xca>
 801d746:	2b3b      	cmp	r3, #59	; 0x3b
 801d748:	bfd4      	ite	le
 801d74a:	2300      	movle	r3, #0
 801d74c:	2301      	movgt	r3, #1
 801d74e:	4413      	add	r3, r2
 801d750:	1e5a      	subs	r2, r3, #1
 801d752:	69a3      	ldr	r3, [r4, #24]
 801d754:	492c      	ldr	r1, [pc, #176]	; (801d808 <__tzcalc_limits+0x148>)
 801d756:	fb01 3202 	mla	r2, r1, r2, r3
 801d75a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801d75c:	4413      	add	r3, r2
 801d75e:	461a      	mov	r2, r3
 801d760:	17db      	asrs	r3, r3, #31
 801d762:	e9c4 2308 	strd	r2, r3, [r4, #32]
 801d766:	3428      	adds	r4, #40	; 0x28
 801d768:	45a3      	cmp	fp, r4
 801d76a:	d1e3      	bne.n	801d734 <__tzcalc_limits+0x74>
 801d76c:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 801d770:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 801d774:	4294      	cmp	r4, r2
 801d776:	eb75 0303 	sbcs.w	r3, r5, r3
 801d77a:	bfb4      	ite	lt
 801d77c:	2301      	movlt	r3, #1
 801d77e:	2300      	movge	r3, #0
 801d780:	6003      	str	r3, [r0, #0]
 801d782:	2001      	movs	r0, #1
 801d784:	b003      	add	sp, #12
 801d786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d78a:	2300      	movs	r3, #0
 801d78c:	e7df      	b.n	801d74e <__tzcalc_limits+0x8e>
 801d78e:	2a44      	cmp	r2, #68	; 0x44
 801d790:	d101      	bne.n	801d796 <__tzcalc_limits+0xd6>
 801d792:	18ea      	adds	r2, r5, r3
 801d794:	e7dd      	b.n	801d752 <__tzcalc_limits+0x92>
 801d796:	9a00      	ldr	r2, [sp, #0]
 801d798:	bb72      	cbnz	r2, 801d7f8 <__tzcalc_limits+0x138>
 801d79a:	2e00      	cmp	r6, #0
 801d79c:	bf0c      	ite	eq
 801d79e:	46e0      	moveq	r8, ip
 801d7a0:	f04f 0801 	movne.w	r8, #1
 801d7a4:	4919      	ldr	r1, [pc, #100]	; (801d80c <__tzcalc_limits+0x14c>)
 801d7a6:	68e2      	ldr	r2, [r4, #12]
 801d7a8:	9201      	str	r2, [sp, #4]
 801d7aa:	f04f 0a30 	mov.w	sl, #48	; 0x30
 801d7ae:	fb0a 1808 	mla	r8, sl, r8, r1
 801d7b2:	462a      	mov	r2, r5
 801d7b4:	f04f 0900 	mov.w	r9, #0
 801d7b8:	f1a8 0804 	sub.w	r8, r8, #4
 801d7bc:	9901      	ldr	r1, [sp, #4]
 801d7be:	f109 0901 	add.w	r9, r9, #1
 801d7c2:	4549      	cmp	r1, r9
 801d7c4:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 801d7c8:	dc18      	bgt.n	801d7fc <__tzcalc_limits+0x13c>
 801d7ca:	f102 0804 	add.w	r8, r2, #4
 801d7ce:	fb98 f9fe 	sdiv	r9, r8, lr
 801d7d2:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 801d7d6:	eba8 0909 	sub.w	r9, r8, r9
 801d7da:	ebb3 0909 	subs.w	r9, r3, r9
 801d7de:	6923      	ldr	r3, [r4, #16]
 801d7e0:	f103 33ff 	add.w	r3, r3, #4294967295
 801d7e4:	bf48      	it	mi
 801d7e6:	f109 0907 	addmi.w	r9, r9, #7
 801d7ea:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801d7ee:	444b      	add	r3, r9
 801d7f0:	4553      	cmp	r3, sl
 801d7f2:	da05      	bge.n	801d800 <__tzcalc_limits+0x140>
 801d7f4:	441a      	add	r2, r3
 801d7f6:	e7ac      	b.n	801d752 <__tzcalc_limits+0x92>
 801d7f8:	46e0      	mov	r8, ip
 801d7fa:	e7d3      	b.n	801d7a4 <__tzcalc_limits+0xe4>
 801d7fc:	4452      	add	r2, sl
 801d7fe:	e7dd      	b.n	801d7bc <__tzcalc_limits+0xfc>
 801d800:	3b07      	subs	r3, #7
 801d802:	e7f5      	b.n	801d7f0 <__tzcalc_limits+0x130>
 801d804:	2000      	movs	r0, #0
 801d806:	e7bd      	b.n	801d784 <__tzcalc_limits+0xc4>
 801d808:	00015180 	.word	0x00015180
 801d80c:	08022dd0 	.word	0x08022dd0

0801d810 <__tz_lock>:
 801d810:	4801      	ldr	r0, [pc, #4]	; (801d818 <__tz_lock+0x8>)
 801d812:	f7fd bc2c 	b.w	801b06e <__retarget_lock_acquire>
 801d816:	bf00      	nop
 801d818:	20008fcf 	.word	0x20008fcf

0801d81c <__tz_unlock>:
 801d81c:	4801      	ldr	r0, [pc, #4]	; (801d824 <__tz_unlock+0x8>)
 801d81e:	f7fd bc28 	b.w	801b072 <__retarget_lock_release>
 801d822:	bf00      	nop
 801d824:	20008fcf 	.word	0x20008fcf

0801d828 <_tzset_unlocked>:
 801d828:	4b01      	ldr	r3, [pc, #4]	; (801d830 <_tzset_unlocked+0x8>)
 801d82a:	6818      	ldr	r0, [r3, #0]
 801d82c:	f000 b802 	b.w	801d834 <_tzset_unlocked_r>
 801d830:	200001fc 	.word	0x200001fc

0801d834 <_tzset_unlocked_r>:
 801d834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d838:	b08d      	sub	sp, #52	; 0x34
 801d83a:	4607      	mov	r7, r0
 801d83c:	f001 fdc2 	bl	801f3c4 <__gettzinfo>
 801d840:	49ae      	ldr	r1, [pc, #696]	; (801dafc <_tzset_unlocked_r+0x2c8>)
 801d842:	4eaf      	ldr	r6, [pc, #700]	; (801db00 <_tzset_unlocked_r+0x2cc>)
 801d844:	4605      	mov	r5, r0
 801d846:	4638      	mov	r0, r7
 801d848:	f001 fdb4 	bl	801f3b4 <_getenv_r>
 801d84c:	4604      	mov	r4, r0
 801d84e:	b970      	cbnz	r0, 801d86e <_tzset_unlocked_r+0x3a>
 801d850:	4bac      	ldr	r3, [pc, #688]	; (801db04 <_tzset_unlocked_r+0x2d0>)
 801d852:	4aad      	ldr	r2, [pc, #692]	; (801db08 <_tzset_unlocked_r+0x2d4>)
 801d854:	6018      	str	r0, [r3, #0]
 801d856:	4bad      	ldr	r3, [pc, #692]	; (801db0c <_tzset_unlocked_r+0x2d8>)
 801d858:	6018      	str	r0, [r3, #0]
 801d85a:	4bad      	ldr	r3, [pc, #692]	; (801db10 <_tzset_unlocked_r+0x2dc>)
 801d85c:	6830      	ldr	r0, [r6, #0]
 801d85e:	e9c3 2200 	strd	r2, r2, [r3]
 801d862:	f7fd fc11 	bl	801b088 <free>
 801d866:	6034      	str	r4, [r6, #0]
 801d868:	b00d      	add	sp, #52	; 0x34
 801d86a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d86e:	6831      	ldr	r1, [r6, #0]
 801d870:	2900      	cmp	r1, #0
 801d872:	d15f      	bne.n	801d934 <_tzset_unlocked_r+0x100>
 801d874:	6830      	ldr	r0, [r6, #0]
 801d876:	f7fd fc07 	bl	801b088 <free>
 801d87a:	4620      	mov	r0, r4
 801d87c:	f7e2 fcc2 	bl	8000204 <strlen>
 801d880:	1c41      	adds	r1, r0, #1
 801d882:	4638      	mov	r0, r7
 801d884:	f7fd ff06 	bl	801b694 <_malloc_r>
 801d888:	6030      	str	r0, [r6, #0]
 801d88a:	2800      	cmp	r0, #0
 801d88c:	d157      	bne.n	801d93e <_tzset_unlocked_r+0x10a>
 801d88e:	7823      	ldrb	r3, [r4, #0]
 801d890:	4aa0      	ldr	r2, [pc, #640]	; (801db14 <_tzset_unlocked_r+0x2e0>)
 801d892:	49a1      	ldr	r1, [pc, #644]	; (801db18 <_tzset_unlocked_r+0x2e4>)
 801d894:	2b3a      	cmp	r3, #58	; 0x3a
 801d896:	bf08      	it	eq
 801d898:	3401      	addeq	r4, #1
 801d89a:	ae0a      	add	r6, sp, #40	; 0x28
 801d89c:	4633      	mov	r3, r6
 801d89e:	4620      	mov	r0, r4
 801d8a0:	f7fe ff3e 	bl	801c720 <siscanf>
 801d8a4:	2800      	cmp	r0, #0
 801d8a6:	dddf      	ble.n	801d868 <_tzset_unlocked_r+0x34>
 801d8a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d8aa:	18e7      	adds	r7, r4, r3
 801d8ac:	5ce3      	ldrb	r3, [r4, r3]
 801d8ae:	2b2d      	cmp	r3, #45	; 0x2d
 801d8b0:	d149      	bne.n	801d946 <_tzset_unlocked_r+0x112>
 801d8b2:	3701      	adds	r7, #1
 801d8b4:	f04f 34ff 	mov.w	r4, #4294967295
 801d8b8:	f10d 0a20 	add.w	sl, sp, #32
 801d8bc:	f10d 0b1e 	add.w	fp, sp, #30
 801d8c0:	f04f 0800 	mov.w	r8, #0
 801d8c4:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 801d8c8:	4994      	ldr	r1, [pc, #592]	; (801db1c <_tzset_unlocked_r+0x2e8>)
 801d8ca:	9603      	str	r6, [sp, #12]
 801d8cc:	f8cd b000 	str.w	fp, [sp]
 801d8d0:	4633      	mov	r3, r6
 801d8d2:	aa07      	add	r2, sp, #28
 801d8d4:	4638      	mov	r0, r7
 801d8d6:	f8ad 801e 	strh.w	r8, [sp, #30]
 801d8da:	f8ad 8020 	strh.w	r8, [sp, #32]
 801d8de:	f7fe ff1f 	bl	801c720 <siscanf>
 801d8e2:	4540      	cmp	r0, r8
 801d8e4:	ddc0      	ble.n	801d868 <_tzset_unlocked_r+0x34>
 801d8e6:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801d8ea:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801d8ee:	f8df 9238 	ldr.w	r9, [pc, #568]	; 801db28 <_tzset_unlocked_r+0x2f4>
 801d8f2:	213c      	movs	r1, #60	; 0x3c
 801d8f4:	fb01 2203 	mla	r2, r1, r3, r2
 801d8f8:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801d8fc:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801d900:	fb01 2303 	mla	r3, r1, r3, r2
 801d904:	435c      	muls	r4, r3
 801d906:	62ac      	str	r4, [r5, #40]	; 0x28
 801d908:	4c81      	ldr	r4, [pc, #516]	; (801db10 <_tzset_unlocked_r+0x2dc>)
 801d90a:	4b82      	ldr	r3, [pc, #520]	; (801db14 <_tzset_unlocked_r+0x2e0>)
 801d90c:	6023      	str	r3, [r4, #0]
 801d90e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d910:	4981      	ldr	r1, [pc, #516]	; (801db18 <_tzset_unlocked_r+0x2e4>)
 801d912:	441f      	add	r7, r3
 801d914:	464a      	mov	r2, r9
 801d916:	4633      	mov	r3, r6
 801d918:	4638      	mov	r0, r7
 801d91a:	f7fe ff01 	bl	801c720 <siscanf>
 801d91e:	4540      	cmp	r0, r8
 801d920:	dc16      	bgt.n	801d950 <_tzset_unlocked_r+0x11c>
 801d922:	6823      	ldr	r3, [r4, #0]
 801d924:	6063      	str	r3, [r4, #4]
 801d926:	4b77      	ldr	r3, [pc, #476]	; (801db04 <_tzset_unlocked_r+0x2d0>)
 801d928:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 801d92a:	601a      	str	r2, [r3, #0]
 801d92c:	4b77      	ldr	r3, [pc, #476]	; (801db0c <_tzset_unlocked_r+0x2d8>)
 801d92e:	f8c3 8000 	str.w	r8, [r3]
 801d932:	e799      	b.n	801d868 <_tzset_unlocked_r+0x34>
 801d934:	f7e2 fc5c 	bl	80001f0 <strcmp>
 801d938:	2800      	cmp	r0, #0
 801d93a:	d19b      	bne.n	801d874 <_tzset_unlocked_r+0x40>
 801d93c:	e794      	b.n	801d868 <_tzset_unlocked_r+0x34>
 801d93e:	4621      	mov	r1, r4
 801d940:	f7fe ff5f 	bl	801c802 <strcpy>
 801d944:	e7a3      	b.n	801d88e <_tzset_unlocked_r+0x5a>
 801d946:	2b2b      	cmp	r3, #43	; 0x2b
 801d948:	bf08      	it	eq
 801d94a:	3701      	addeq	r7, #1
 801d94c:	2401      	movs	r4, #1
 801d94e:	e7b3      	b.n	801d8b8 <_tzset_unlocked_r+0x84>
 801d950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d952:	f8c4 9004 	str.w	r9, [r4, #4]
 801d956:	18fc      	adds	r4, r7, r3
 801d958:	5cfb      	ldrb	r3, [r7, r3]
 801d95a:	2b2d      	cmp	r3, #45	; 0x2d
 801d95c:	f040 808b 	bne.w	801da76 <_tzset_unlocked_r+0x242>
 801d960:	3401      	adds	r4, #1
 801d962:	f04f 37ff 	mov.w	r7, #4294967295
 801d966:	2300      	movs	r3, #0
 801d968:	f8ad 301c 	strh.w	r3, [sp, #28]
 801d96c:	f8ad 301e 	strh.w	r3, [sp, #30]
 801d970:	f8ad 3020 	strh.w	r3, [sp, #32]
 801d974:	930a      	str	r3, [sp, #40]	; 0x28
 801d976:	e9cd a602 	strd	sl, r6, [sp, #8]
 801d97a:	e9cd b600 	strd	fp, r6, [sp]
 801d97e:	4967      	ldr	r1, [pc, #412]	; (801db1c <_tzset_unlocked_r+0x2e8>)
 801d980:	4633      	mov	r3, r6
 801d982:	aa07      	add	r2, sp, #28
 801d984:	4620      	mov	r0, r4
 801d986:	f7fe fecb 	bl	801c720 <siscanf>
 801d98a:	2800      	cmp	r0, #0
 801d98c:	dc78      	bgt.n	801da80 <_tzset_unlocked_r+0x24c>
 801d98e:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 801d990:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 801d994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d996:	652f      	str	r7, [r5, #80]	; 0x50
 801d998:	441c      	add	r4, r3
 801d99a:	462f      	mov	r7, r5
 801d99c:	f04f 0900 	mov.w	r9, #0
 801d9a0:	7823      	ldrb	r3, [r4, #0]
 801d9a2:	2b2c      	cmp	r3, #44	; 0x2c
 801d9a4:	bf08      	it	eq
 801d9a6:	3401      	addeq	r4, #1
 801d9a8:	f894 8000 	ldrb.w	r8, [r4]
 801d9ac:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 801d9b0:	d178      	bne.n	801daa4 <_tzset_unlocked_r+0x270>
 801d9b2:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 801d9b6:	e9cd 6301 	strd	r6, r3, [sp, #4]
 801d9ba:	ab09      	add	r3, sp, #36	; 0x24
 801d9bc:	9300      	str	r3, [sp, #0]
 801d9be:	4958      	ldr	r1, [pc, #352]	; (801db20 <_tzset_unlocked_r+0x2ec>)
 801d9c0:	9603      	str	r6, [sp, #12]
 801d9c2:	4633      	mov	r3, r6
 801d9c4:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 801d9c8:	4620      	mov	r0, r4
 801d9ca:	f7fe fea9 	bl	801c720 <siscanf>
 801d9ce:	2803      	cmp	r0, #3
 801d9d0:	f47f af4a 	bne.w	801d868 <_tzset_unlocked_r+0x34>
 801d9d4:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 801d9d8:	1e4b      	subs	r3, r1, #1
 801d9da:	2b0b      	cmp	r3, #11
 801d9dc:	f63f af44 	bhi.w	801d868 <_tzset_unlocked_r+0x34>
 801d9e0:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 801d9e4:	1e53      	subs	r3, r2, #1
 801d9e6:	2b04      	cmp	r3, #4
 801d9e8:	f63f af3e 	bhi.w	801d868 <_tzset_unlocked_r+0x34>
 801d9ec:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 801d9f0:	2b06      	cmp	r3, #6
 801d9f2:	f63f af39 	bhi.w	801d868 <_tzset_unlocked_r+0x34>
 801d9f6:	e9c7 1203 	strd	r1, r2, [r7, #12]
 801d9fa:	f887 8008 	strb.w	r8, [r7, #8]
 801d9fe:	617b      	str	r3, [r7, #20]
 801da00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801da02:	eb04 0803 	add.w	r8, r4, r3
 801da06:	2302      	movs	r3, #2
 801da08:	f8ad 301c 	strh.w	r3, [sp, #28]
 801da0c:	2300      	movs	r3, #0
 801da0e:	f8ad 301e 	strh.w	r3, [sp, #30]
 801da12:	f8ad 3020 	strh.w	r3, [sp, #32]
 801da16:	930a      	str	r3, [sp, #40]	; 0x28
 801da18:	f898 3000 	ldrb.w	r3, [r8]
 801da1c:	2b2f      	cmp	r3, #47	; 0x2f
 801da1e:	d109      	bne.n	801da34 <_tzset_unlocked_r+0x200>
 801da20:	e9cd a602 	strd	sl, r6, [sp, #8]
 801da24:	e9cd b600 	strd	fp, r6, [sp]
 801da28:	493e      	ldr	r1, [pc, #248]	; (801db24 <_tzset_unlocked_r+0x2f0>)
 801da2a:	4633      	mov	r3, r6
 801da2c:	aa07      	add	r2, sp, #28
 801da2e:	4640      	mov	r0, r8
 801da30:	f7fe fe76 	bl	801c720 <siscanf>
 801da34:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801da38:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801da3c:	213c      	movs	r1, #60	; 0x3c
 801da3e:	fb01 2203 	mla	r2, r1, r3, r2
 801da42:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801da46:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801da4a:	fb01 2303 	mla	r3, r1, r3, r2
 801da4e:	61bb      	str	r3, [r7, #24]
 801da50:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801da52:	3728      	adds	r7, #40	; 0x28
 801da54:	4444      	add	r4, r8
 801da56:	f1b9 0f00 	cmp.w	r9, #0
 801da5a:	d020      	beq.n	801da9e <_tzset_unlocked_r+0x26a>
 801da5c:	6868      	ldr	r0, [r5, #4]
 801da5e:	f7ff fe2f 	bl	801d6c0 <__tzcalc_limits>
 801da62:	4b28      	ldr	r3, [pc, #160]	; (801db04 <_tzset_unlocked_r+0x2d0>)
 801da64:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 801da66:	601a      	str	r2, [r3, #0]
 801da68:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 801da6a:	1a9b      	subs	r3, r3, r2
 801da6c:	4a27      	ldr	r2, [pc, #156]	; (801db0c <_tzset_unlocked_r+0x2d8>)
 801da6e:	bf18      	it	ne
 801da70:	2301      	movne	r3, #1
 801da72:	6013      	str	r3, [r2, #0]
 801da74:	e6f8      	b.n	801d868 <_tzset_unlocked_r+0x34>
 801da76:	2b2b      	cmp	r3, #43	; 0x2b
 801da78:	bf08      	it	eq
 801da7a:	3401      	addeq	r4, #1
 801da7c:	2701      	movs	r7, #1
 801da7e:	e772      	b.n	801d966 <_tzset_unlocked_r+0x132>
 801da80:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801da84:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801da88:	213c      	movs	r1, #60	; 0x3c
 801da8a:	fb01 2203 	mla	r2, r1, r3, r2
 801da8e:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801da92:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801da96:	fb01 2303 	mla	r3, r1, r3, r2
 801da9a:	435f      	muls	r7, r3
 801da9c:	e77a      	b.n	801d994 <_tzset_unlocked_r+0x160>
 801da9e:	f04f 0901 	mov.w	r9, #1
 801daa2:	e77d      	b.n	801d9a0 <_tzset_unlocked_r+0x16c>
 801daa4:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 801daa8:	bf06      	itte	eq
 801daaa:	3401      	addeq	r4, #1
 801daac:	4643      	moveq	r3, r8
 801daae:	2344      	movne	r3, #68	; 0x44
 801dab0:	220a      	movs	r2, #10
 801dab2:	a90b      	add	r1, sp, #44	; 0x2c
 801dab4:	4620      	mov	r0, r4
 801dab6:	9305      	str	r3, [sp, #20]
 801dab8:	f7ff fdf8 	bl	801d6ac <strtoul>
 801dabc:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 801dac0:	9b05      	ldr	r3, [sp, #20]
 801dac2:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 801dac6:	45a0      	cmp	r8, r4
 801dac8:	d114      	bne.n	801daf4 <_tzset_unlocked_r+0x2c0>
 801daca:	234d      	movs	r3, #77	; 0x4d
 801dacc:	f1b9 0f00 	cmp.w	r9, #0
 801dad0:	d107      	bne.n	801dae2 <_tzset_unlocked_r+0x2ae>
 801dad2:	722b      	strb	r3, [r5, #8]
 801dad4:	2103      	movs	r1, #3
 801dad6:	2302      	movs	r3, #2
 801dad8:	e9c5 1303 	strd	r1, r3, [r5, #12]
 801dadc:	f8c5 9014 	str.w	r9, [r5, #20]
 801dae0:	e791      	b.n	801da06 <_tzset_unlocked_r+0x1d2>
 801dae2:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 801dae6:	220b      	movs	r2, #11
 801dae8:	2301      	movs	r3, #1
 801daea:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 801daee:	2300      	movs	r3, #0
 801daf0:	63eb      	str	r3, [r5, #60]	; 0x3c
 801daf2:	e788      	b.n	801da06 <_tzset_unlocked_r+0x1d2>
 801daf4:	b280      	uxth	r0, r0
 801daf6:	723b      	strb	r3, [r7, #8]
 801daf8:	6178      	str	r0, [r7, #20]
 801dafa:	e784      	b.n	801da06 <_tzset_unlocked_r+0x1d2>
 801dafc:	08022eb8 	.word	0x08022eb8
 801db00:	20005ecc 	.word	0x20005ecc
 801db04:	20005ed4 	.word	0x20005ed4
 801db08:	08022ebb 	.word	0x08022ebb
 801db0c:	20005ed0 	.word	0x20005ed0
 801db10:	20000260 	.word	0x20000260
 801db14:	20005ebf 	.word	0x20005ebf
 801db18:	08022ebf 	.word	0x08022ebf
 801db1c:	08022ee2 	.word	0x08022ee2
 801db20:	08022ece 	.word	0x08022ece
 801db24:	08022ee1 	.word	0x08022ee1
 801db28:	20005eb4 	.word	0x20005eb4

0801db2c <_vsniprintf_r>:
 801db2c:	b530      	push	{r4, r5, lr}
 801db2e:	1e14      	subs	r4, r2, #0
 801db30:	4605      	mov	r5, r0
 801db32:	b09b      	sub	sp, #108	; 0x6c
 801db34:	4618      	mov	r0, r3
 801db36:	da05      	bge.n	801db44 <_vsniprintf_r+0x18>
 801db38:	238b      	movs	r3, #139	; 0x8b
 801db3a:	602b      	str	r3, [r5, #0]
 801db3c:	f04f 30ff 	mov.w	r0, #4294967295
 801db40:	b01b      	add	sp, #108	; 0x6c
 801db42:	bd30      	pop	{r4, r5, pc}
 801db44:	f44f 7302 	mov.w	r3, #520	; 0x208
 801db48:	f8ad 300c 	strh.w	r3, [sp, #12]
 801db4c:	bf14      	ite	ne
 801db4e:	f104 33ff 	addne.w	r3, r4, #4294967295
 801db52:	4623      	moveq	r3, r4
 801db54:	9302      	str	r3, [sp, #8]
 801db56:	9305      	str	r3, [sp, #20]
 801db58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801db5c:	9100      	str	r1, [sp, #0]
 801db5e:	9104      	str	r1, [sp, #16]
 801db60:	f8ad 300e 	strh.w	r3, [sp, #14]
 801db64:	4602      	mov	r2, r0
 801db66:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801db68:	4669      	mov	r1, sp
 801db6a:	4628      	mov	r0, r5
 801db6c:	f002 fac2 	bl	80200f4 <_svfiprintf_r>
 801db70:	1c43      	adds	r3, r0, #1
 801db72:	bfbc      	itt	lt
 801db74:	238b      	movlt	r3, #139	; 0x8b
 801db76:	602b      	strlt	r3, [r5, #0]
 801db78:	2c00      	cmp	r4, #0
 801db7a:	d0e1      	beq.n	801db40 <_vsniprintf_r+0x14>
 801db7c:	9b00      	ldr	r3, [sp, #0]
 801db7e:	2200      	movs	r2, #0
 801db80:	701a      	strb	r2, [r3, #0]
 801db82:	e7dd      	b.n	801db40 <_vsniprintf_r+0x14>

0801db84 <vsniprintf>:
 801db84:	b507      	push	{r0, r1, r2, lr}
 801db86:	9300      	str	r3, [sp, #0]
 801db88:	4613      	mov	r3, r2
 801db8a:	460a      	mov	r2, r1
 801db8c:	4601      	mov	r1, r0
 801db8e:	4803      	ldr	r0, [pc, #12]	; (801db9c <vsniprintf+0x18>)
 801db90:	6800      	ldr	r0, [r0, #0]
 801db92:	f7ff ffcb 	bl	801db2c <_vsniprintf_r>
 801db96:	b003      	add	sp, #12
 801db98:	f85d fb04 	ldr.w	pc, [sp], #4
 801db9c:	200001fc 	.word	0x200001fc

0801dba0 <__swbuf_r>:
 801dba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dba2:	460e      	mov	r6, r1
 801dba4:	4614      	mov	r4, r2
 801dba6:	4605      	mov	r5, r0
 801dba8:	b118      	cbz	r0, 801dbb2 <__swbuf_r+0x12>
 801dbaa:	6983      	ldr	r3, [r0, #24]
 801dbac:	b90b      	cbnz	r3, 801dbb2 <__swbuf_r+0x12>
 801dbae:	f7fd f87f 	bl	801acb0 <__sinit>
 801dbb2:	4b21      	ldr	r3, [pc, #132]	; (801dc38 <__swbuf_r+0x98>)
 801dbb4:	429c      	cmp	r4, r3
 801dbb6:	d12b      	bne.n	801dc10 <__swbuf_r+0x70>
 801dbb8:	686c      	ldr	r4, [r5, #4]
 801dbba:	69a3      	ldr	r3, [r4, #24]
 801dbbc:	60a3      	str	r3, [r4, #8]
 801dbbe:	89a3      	ldrh	r3, [r4, #12]
 801dbc0:	071a      	lsls	r2, r3, #28
 801dbc2:	d52f      	bpl.n	801dc24 <__swbuf_r+0x84>
 801dbc4:	6923      	ldr	r3, [r4, #16]
 801dbc6:	b36b      	cbz	r3, 801dc24 <__swbuf_r+0x84>
 801dbc8:	6923      	ldr	r3, [r4, #16]
 801dbca:	6820      	ldr	r0, [r4, #0]
 801dbcc:	1ac0      	subs	r0, r0, r3
 801dbce:	6963      	ldr	r3, [r4, #20]
 801dbd0:	b2f6      	uxtb	r6, r6
 801dbd2:	4283      	cmp	r3, r0
 801dbd4:	4637      	mov	r7, r6
 801dbd6:	dc04      	bgt.n	801dbe2 <__swbuf_r+0x42>
 801dbd8:	4621      	mov	r1, r4
 801dbda:	4628      	mov	r0, r5
 801dbdc:	f000 fff2 	bl	801ebc4 <_fflush_r>
 801dbe0:	bb30      	cbnz	r0, 801dc30 <__swbuf_r+0x90>
 801dbe2:	68a3      	ldr	r3, [r4, #8]
 801dbe4:	3b01      	subs	r3, #1
 801dbe6:	60a3      	str	r3, [r4, #8]
 801dbe8:	6823      	ldr	r3, [r4, #0]
 801dbea:	1c5a      	adds	r2, r3, #1
 801dbec:	6022      	str	r2, [r4, #0]
 801dbee:	701e      	strb	r6, [r3, #0]
 801dbf0:	6963      	ldr	r3, [r4, #20]
 801dbf2:	3001      	adds	r0, #1
 801dbf4:	4283      	cmp	r3, r0
 801dbf6:	d004      	beq.n	801dc02 <__swbuf_r+0x62>
 801dbf8:	89a3      	ldrh	r3, [r4, #12]
 801dbfa:	07db      	lsls	r3, r3, #31
 801dbfc:	d506      	bpl.n	801dc0c <__swbuf_r+0x6c>
 801dbfe:	2e0a      	cmp	r6, #10
 801dc00:	d104      	bne.n	801dc0c <__swbuf_r+0x6c>
 801dc02:	4621      	mov	r1, r4
 801dc04:	4628      	mov	r0, r5
 801dc06:	f000 ffdd 	bl	801ebc4 <_fflush_r>
 801dc0a:	b988      	cbnz	r0, 801dc30 <__swbuf_r+0x90>
 801dc0c:	4638      	mov	r0, r7
 801dc0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801dc10:	4b0a      	ldr	r3, [pc, #40]	; (801dc3c <__swbuf_r+0x9c>)
 801dc12:	429c      	cmp	r4, r3
 801dc14:	d101      	bne.n	801dc1a <__swbuf_r+0x7a>
 801dc16:	68ac      	ldr	r4, [r5, #8]
 801dc18:	e7cf      	b.n	801dbba <__swbuf_r+0x1a>
 801dc1a:	4b09      	ldr	r3, [pc, #36]	; (801dc40 <__swbuf_r+0xa0>)
 801dc1c:	429c      	cmp	r4, r3
 801dc1e:	bf08      	it	eq
 801dc20:	68ec      	ldreq	r4, [r5, #12]
 801dc22:	e7ca      	b.n	801dbba <__swbuf_r+0x1a>
 801dc24:	4621      	mov	r1, r4
 801dc26:	4628      	mov	r0, r5
 801dc28:	f000 f81e 	bl	801dc68 <__swsetup_r>
 801dc2c:	2800      	cmp	r0, #0
 801dc2e:	d0cb      	beq.n	801dbc8 <__swbuf_r+0x28>
 801dc30:	f04f 37ff 	mov.w	r7, #4294967295
 801dc34:	e7ea      	b.n	801dc0c <__swbuf_r+0x6c>
 801dc36:	bf00      	nop
 801dc38:	08022cb4 	.word	0x08022cb4
 801dc3c:	08022cd4 	.word	0x08022cd4
 801dc40:	08022c94 	.word	0x08022c94

0801dc44 <_write_r>:
 801dc44:	b538      	push	{r3, r4, r5, lr}
 801dc46:	4d07      	ldr	r5, [pc, #28]	; (801dc64 <_write_r+0x20>)
 801dc48:	4604      	mov	r4, r0
 801dc4a:	4608      	mov	r0, r1
 801dc4c:	4611      	mov	r1, r2
 801dc4e:	2200      	movs	r2, #0
 801dc50:	602a      	str	r2, [r5, #0]
 801dc52:	461a      	mov	r2, r3
 801dc54:	f7e5 fb91 	bl	800337a <_write>
 801dc58:	1c43      	adds	r3, r0, #1
 801dc5a:	d102      	bne.n	801dc62 <_write_r+0x1e>
 801dc5c:	682b      	ldr	r3, [r5, #0]
 801dc5e:	b103      	cbz	r3, 801dc62 <_write_r+0x1e>
 801dc60:	6023      	str	r3, [r4, #0]
 801dc62:	bd38      	pop	{r3, r4, r5, pc}
 801dc64:	20008fd4 	.word	0x20008fd4

0801dc68 <__swsetup_r>:
 801dc68:	4b32      	ldr	r3, [pc, #200]	; (801dd34 <__swsetup_r+0xcc>)
 801dc6a:	b570      	push	{r4, r5, r6, lr}
 801dc6c:	681d      	ldr	r5, [r3, #0]
 801dc6e:	4606      	mov	r6, r0
 801dc70:	460c      	mov	r4, r1
 801dc72:	b125      	cbz	r5, 801dc7e <__swsetup_r+0x16>
 801dc74:	69ab      	ldr	r3, [r5, #24]
 801dc76:	b913      	cbnz	r3, 801dc7e <__swsetup_r+0x16>
 801dc78:	4628      	mov	r0, r5
 801dc7a:	f7fd f819 	bl	801acb0 <__sinit>
 801dc7e:	4b2e      	ldr	r3, [pc, #184]	; (801dd38 <__swsetup_r+0xd0>)
 801dc80:	429c      	cmp	r4, r3
 801dc82:	d10f      	bne.n	801dca4 <__swsetup_r+0x3c>
 801dc84:	686c      	ldr	r4, [r5, #4]
 801dc86:	89a3      	ldrh	r3, [r4, #12]
 801dc88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801dc8c:	0719      	lsls	r1, r3, #28
 801dc8e:	d42c      	bmi.n	801dcea <__swsetup_r+0x82>
 801dc90:	06dd      	lsls	r5, r3, #27
 801dc92:	d411      	bmi.n	801dcb8 <__swsetup_r+0x50>
 801dc94:	2309      	movs	r3, #9
 801dc96:	6033      	str	r3, [r6, #0]
 801dc98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801dc9c:	81a3      	strh	r3, [r4, #12]
 801dc9e:	f04f 30ff 	mov.w	r0, #4294967295
 801dca2:	e03e      	b.n	801dd22 <__swsetup_r+0xba>
 801dca4:	4b25      	ldr	r3, [pc, #148]	; (801dd3c <__swsetup_r+0xd4>)
 801dca6:	429c      	cmp	r4, r3
 801dca8:	d101      	bne.n	801dcae <__swsetup_r+0x46>
 801dcaa:	68ac      	ldr	r4, [r5, #8]
 801dcac:	e7eb      	b.n	801dc86 <__swsetup_r+0x1e>
 801dcae:	4b24      	ldr	r3, [pc, #144]	; (801dd40 <__swsetup_r+0xd8>)
 801dcb0:	429c      	cmp	r4, r3
 801dcb2:	bf08      	it	eq
 801dcb4:	68ec      	ldreq	r4, [r5, #12]
 801dcb6:	e7e6      	b.n	801dc86 <__swsetup_r+0x1e>
 801dcb8:	0758      	lsls	r0, r3, #29
 801dcba:	d512      	bpl.n	801dce2 <__swsetup_r+0x7a>
 801dcbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801dcbe:	b141      	cbz	r1, 801dcd2 <__swsetup_r+0x6a>
 801dcc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801dcc4:	4299      	cmp	r1, r3
 801dcc6:	d002      	beq.n	801dcce <__swsetup_r+0x66>
 801dcc8:	4630      	mov	r0, r6
 801dcca:	f7fd fc93 	bl	801b5f4 <_free_r>
 801dcce:	2300      	movs	r3, #0
 801dcd0:	6363      	str	r3, [r4, #52]	; 0x34
 801dcd2:	89a3      	ldrh	r3, [r4, #12]
 801dcd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801dcd8:	81a3      	strh	r3, [r4, #12]
 801dcda:	2300      	movs	r3, #0
 801dcdc:	6063      	str	r3, [r4, #4]
 801dcde:	6923      	ldr	r3, [r4, #16]
 801dce0:	6023      	str	r3, [r4, #0]
 801dce2:	89a3      	ldrh	r3, [r4, #12]
 801dce4:	f043 0308 	orr.w	r3, r3, #8
 801dce8:	81a3      	strh	r3, [r4, #12]
 801dcea:	6923      	ldr	r3, [r4, #16]
 801dcec:	b94b      	cbnz	r3, 801dd02 <__swsetup_r+0x9a>
 801dcee:	89a3      	ldrh	r3, [r4, #12]
 801dcf0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801dcf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801dcf8:	d003      	beq.n	801dd02 <__swsetup_r+0x9a>
 801dcfa:	4621      	mov	r1, r4
 801dcfc:	4630      	mov	r0, r6
 801dcfe:	f001 fc4f 	bl	801f5a0 <__smakebuf_r>
 801dd02:	89a0      	ldrh	r0, [r4, #12]
 801dd04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801dd08:	f010 0301 	ands.w	r3, r0, #1
 801dd0c:	d00a      	beq.n	801dd24 <__swsetup_r+0xbc>
 801dd0e:	2300      	movs	r3, #0
 801dd10:	60a3      	str	r3, [r4, #8]
 801dd12:	6963      	ldr	r3, [r4, #20]
 801dd14:	425b      	negs	r3, r3
 801dd16:	61a3      	str	r3, [r4, #24]
 801dd18:	6923      	ldr	r3, [r4, #16]
 801dd1a:	b943      	cbnz	r3, 801dd2e <__swsetup_r+0xc6>
 801dd1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801dd20:	d1ba      	bne.n	801dc98 <__swsetup_r+0x30>
 801dd22:	bd70      	pop	{r4, r5, r6, pc}
 801dd24:	0781      	lsls	r1, r0, #30
 801dd26:	bf58      	it	pl
 801dd28:	6963      	ldrpl	r3, [r4, #20]
 801dd2a:	60a3      	str	r3, [r4, #8]
 801dd2c:	e7f4      	b.n	801dd18 <__swsetup_r+0xb0>
 801dd2e:	2000      	movs	r0, #0
 801dd30:	e7f7      	b.n	801dd22 <__swsetup_r+0xba>
 801dd32:	bf00      	nop
 801dd34:	200001fc 	.word	0x200001fc
 801dd38:	08022cb4 	.word	0x08022cb4
 801dd3c:	08022cd4 	.word	0x08022cd4
 801dd40:	08022c94 	.word	0x08022c94

0801dd44 <__assert_func>:
 801dd44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801dd46:	4614      	mov	r4, r2
 801dd48:	461a      	mov	r2, r3
 801dd4a:	4b09      	ldr	r3, [pc, #36]	; (801dd70 <__assert_func+0x2c>)
 801dd4c:	681b      	ldr	r3, [r3, #0]
 801dd4e:	4605      	mov	r5, r0
 801dd50:	68d8      	ldr	r0, [r3, #12]
 801dd52:	b14c      	cbz	r4, 801dd68 <__assert_func+0x24>
 801dd54:	4b07      	ldr	r3, [pc, #28]	; (801dd74 <__assert_func+0x30>)
 801dd56:	9100      	str	r1, [sp, #0]
 801dd58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801dd5c:	4906      	ldr	r1, [pc, #24]	; (801dd78 <__assert_func+0x34>)
 801dd5e:	462b      	mov	r3, r5
 801dd60:	f000 ff6c 	bl	801ec3c <fiprintf>
 801dd64:	f7fc ff3e 	bl	801abe4 <abort>
 801dd68:	4b04      	ldr	r3, [pc, #16]	; (801dd7c <__assert_func+0x38>)
 801dd6a:	461c      	mov	r4, r3
 801dd6c:	e7f3      	b.n	801dd56 <__assert_func+0x12>
 801dd6e:	bf00      	nop
 801dd70:	200001fc 	.word	0x200001fc
 801dd74:	08022ef4 	.word	0x08022ef4
 801dd78:	08022f01 	.word	0x08022f01
 801dd7c:	08022f2f 	.word	0x08022f2f

0801dd80 <_close_r>:
 801dd80:	b538      	push	{r3, r4, r5, lr}
 801dd82:	4d06      	ldr	r5, [pc, #24]	; (801dd9c <_close_r+0x1c>)
 801dd84:	2300      	movs	r3, #0
 801dd86:	4604      	mov	r4, r0
 801dd88:	4608      	mov	r0, r1
 801dd8a:	602b      	str	r3, [r5, #0]
 801dd8c:	f7e5 fb11 	bl	80033b2 <_close>
 801dd90:	1c43      	adds	r3, r0, #1
 801dd92:	d102      	bne.n	801dd9a <_close_r+0x1a>
 801dd94:	682b      	ldr	r3, [r5, #0]
 801dd96:	b103      	cbz	r3, 801dd9a <_close_r+0x1a>
 801dd98:	6023      	str	r3, [r4, #0]
 801dd9a:	bd38      	pop	{r3, r4, r5, pc}
 801dd9c:	20008fd4 	.word	0x20008fd4

0801dda0 <div>:
 801dda0:	2900      	cmp	r1, #0
 801dda2:	b510      	push	{r4, lr}
 801dda4:	fb91 f4f2 	sdiv	r4, r1, r2
 801dda8:	fb02 1314 	mls	r3, r2, r4, r1
 801ddac:	db06      	blt.n	801ddbc <div+0x1c>
 801ddae:	2b00      	cmp	r3, #0
 801ddb0:	da01      	bge.n	801ddb6 <div+0x16>
 801ddb2:	3401      	adds	r4, #1
 801ddb4:	1a9b      	subs	r3, r3, r2
 801ddb6:	e9c0 4300 	strd	r4, r3, [r0]
 801ddba:	bd10      	pop	{r4, pc}
 801ddbc:	2b00      	cmp	r3, #0
 801ddbe:	bfc4      	itt	gt
 801ddc0:	f104 34ff 	addgt.w	r4, r4, #4294967295
 801ddc4:	189b      	addgt	r3, r3, r2
 801ddc6:	e7f6      	b.n	801ddb6 <div+0x16>

0801ddc8 <quorem>:
 801ddc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ddcc:	6903      	ldr	r3, [r0, #16]
 801ddce:	690c      	ldr	r4, [r1, #16]
 801ddd0:	42a3      	cmp	r3, r4
 801ddd2:	4607      	mov	r7, r0
 801ddd4:	f2c0 8081 	blt.w	801deda <quorem+0x112>
 801ddd8:	3c01      	subs	r4, #1
 801ddda:	f101 0814 	add.w	r8, r1, #20
 801ddde:	f100 0514 	add.w	r5, r0, #20
 801dde2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801dde6:	9301      	str	r3, [sp, #4]
 801dde8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801ddec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801ddf0:	3301      	adds	r3, #1
 801ddf2:	429a      	cmp	r2, r3
 801ddf4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801ddf8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801ddfc:	fbb2 f6f3 	udiv	r6, r2, r3
 801de00:	d331      	bcc.n	801de66 <quorem+0x9e>
 801de02:	f04f 0e00 	mov.w	lr, #0
 801de06:	4640      	mov	r0, r8
 801de08:	46ac      	mov	ip, r5
 801de0a:	46f2      	mov	sl, lr
 801de0c:	f850 2b04 	ldr.w	r2, [r0], #4
 801de10:	b293      	uxth	r3, r2
 801de12:	fb06 e303 	mla	r3, r6, r3, lr
 801de16:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801de1a:	b29b      	uxth	r3, r3
 801de1c:	ebaa 0303 	sub.w	r3, sl, r3
 801de20:	0c12      	lsrs	r2, r2, #16
 801de22:	f8dc a000 	ldr.w	sl, [ip]
 801de26:	fb06 e202 	mla	r2, r6, r2, lr
 801de2a:	fa13 f38a 	uxtah	r3, r3, sl
 801de2e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801de32:	fa1f fa82 	uxth.w	sl, r2
 801de36:	f8dc 2000 	ldr.w	r2, [ip]
 801de3a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801de3e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801de42:	b29b      	uxth	r3, r3
 801de44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801de48:	4581      	cmp	r9, r0
 801de4a:	f84c 3b04 	str.w	r3, [ip], #4
 801de4e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801de52:	d2db      	bcs.n	801de0c <quorem+0x44>
 801de54:	f855 300b 	ldr.w	r3, [r5, fp]
 801de58:	b92b      	cbnz	r3, 801de66 <quorem+0x9e>
 801de5a:	9b01      	ldr	r3, [sp, #4]
 801de5c:	3b04      	subs	r3, #4
 801de5e:	429d      	cmp	r5, r3
 801de60:	461a      	mov	r2, r3
 801de62:	d32e      	bcc.n	801dec2 <quorem+0xfa>
 801de64:	613c      	str	r4, [r7, #16]
 801de66:	4638      	mov	r0, r7
 801de68:	f001 fec0 	bl	801fbec <__mcmp>
 801de6c:	2800      	cmp	r0, #0
 801de6e:	db24      	blt.n	801deba <quorem+0xf2>
 801de70:	3601      	adds	r6, #1
 801de72:	4628      	mov	r0, r5
 801de74:	f04f 0c00 	mov.w	ip, #0
 801de78:	f858 2b04 	ldr.w	r2, [r8], #4
 801de7c:	f8d0 e000 	ldr.w	lr, [r0]
 801de80:	b293      	uxth	r3, r2
 801de82:	ebac 0303 	sub.w	r3, ip, r3
 801de86:	0c12      	lsrs	r2, r2, #16
 801de88:	fa13 f38e 	uxtah	r3, r3, lr
 801de8c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801de90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801de94:	b29b      	uxth	r3, r3
 801de96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801de9a:	45c1      	cmp	r9, r8
 801de9c:	f840 3b04 	str.w	r3, [r0], #4
 801dea0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801dea4:	d2e8      	bcs.n	801de78 <quorem+0xb0>
 801dea6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801deaa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801deae:	b922      	cbnz	r2, 801deba <quorem+0xf2>
 801deb0:	3b04      	subs	r3, #4
 801deb2:	429d      	cmp	r5, r3
 801deb4:	461a      	mov	r2, r3
 801deb6:	d30a      	bcc.n	801dece <quorem+0x106>
 801deb8:	613c      	str	r4, [r7, #16]
 801deba:	4630      	mov	r0, r6
 801debc:	b003      	add	sp, #12
 801debe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dec2:	6812      	ldr	r2, [r2, #0]
 801dec4:	3b04      	subs	r3, #4
 801dec6:	2a00      	cmp	r2, #0
 801dec8:	d1cc      	bne.n	801de64 <quorem+0x9c>
 801deca:	3c01      	subs	r4, #1
 801decc:	e7c7      	b.n	801de5e <quorem+0x96>
 801dece:	6812      	ldr	r2, [r2, #0]
 801ded0:	3b04      	subs	r3, #4
 801ded2:	2a00      	cmp	r2, #0
 801ded4:	d1f0      	bne.n	801deb8 <quorem+0xf0>
 801ded6:	3c01      	subs	r4, #1
 801ded8:	e7eb      	b.n	801deb2 <quorem+0xea>
 801deda:	2000      	movs	r0, #0
 801dedc:	e7ee      	b.n	801debc <quorem+0xf4>
	...

0801dee0 <_dtoa_r>:
 801dee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dee4:	ed2d 8b02 	vpush	{d8}
 801dee8:	ec57 6b10 	vmov	r6, r7, d0
 801deec:	b095      	sub	sp, #84	; 0x54
 801deee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801def0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801def4:	9105      	str	r1, [sp, #20]
 801def6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801defa:	4604      	mov	r4, r0
 801defc:	9209      	str	r2, [sp, #36]	; 0x24
 801defe:	930f      	str	r3, [sp, #60]	; 0x3c
 801df00:	b975      	cbnz	r5, 801df20 <_dtoa_r+0x40>
 801df02:	2010      	movs	r0, #16
 801df04:	f7fd f8b8 	bl	801b078 <malloc>
 801df08:	4602      	mov	r2, r0
 801df0a:	6260      	str	r0, [r4, #36]	; 0x24
 801df0c:	b920      	cbnz	r0, 801df18 <_dtoa_r+0x38>
 801df0e:	4bb2      	ldr	r3, [pc, #712]	; (801e1d8 <_dtoa_r+0x2f8>)
 801df10:	21ea      	movs	r1, #234	; 0xea
 801df12:	48b2      	ldr	r0, [pc, #712]	; (801e1dc <_dtoa_r+0x2fc>)
 801df14:	f7ff ff16 	bl	801dd44 <__assert_func>
 801df18:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801df1c:	6005      	str	r5, [r0, #0]
 801df1e:	60c5      	str	r5, [r0, #12]
 801df20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801df22:	6819      	ldr	r1, [r3, #0]
 801df24:	b151      	cbz	r1, 801df3c <_dtoa_r+0x5c>
 801df26:	685a      	ldr	r2, [r3, #4]
 801df28:	604a      	str	r2, [r1, #4]
 801df2a:	2301      	movs	r3, #1
 801df2c:	4093      	lsls	r3, r2
 801df2e:	608b      	str	r3, [r1, #8]
 801df30:	4620      	mov	r0, r4
 801df32:	f001 fbd3 	bl	801f6dc <_Bfree>
 801df36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801df38:	2200      	movs	r2, #0
 801df3a:	601a      	str	r2, [r3, #0]
 801df3c:	1e3b      	subs	r3, r7, #0
 801df3e:	bfb9      	ittee	lt
 801df40:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801df44:	9303      	strlt	r3, [sp, #12]
 801df46:	2300      	movge	r3, #0
 801df48:	f8c8 3000 	strge.w	r3, [r8]
 801df4c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 801df50:	4ba3      	ldr	r3, [pc, #652]	; (801e1e0 <_dtoa_r+0x300>)
 801df52:	bfbc      	itt	lt
 801df54:	2201      	movlt	r2, #1
 801df56:	f8c8 2000 	strlt.w	r2, [r8]
 801df5a:	ea33 0309 	bics.w	r3, r3, r9
 801df5e:	d11b      	bne.n	801df98 <_dtoa_r+0xb8>
 801df60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801df62:	f242 730f 	movw	r3, #9999	; 0x270f
 801df66:	6013      	str	r3, [r2, #0]
 801df68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801df6c:	4333      	orrs	r3, r6
 801df6e:	f000 857a 	beq.w	801ea66 <_dtoa_r+0xb86>
 801df72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801df74:	b963      	cbnz	r3, 801df90 <_dtoa_r+0xb0>
 801df76:	4b9b      	ldr	r3, [pc, #620]	; (801e1e4 <_dtoa_r+0x304>)
 801df78:	e024      	b.n	801dfc4 <_dtoa_r+0xe4>
 801df7a:	4b9b      	ldr	r3, [pc, #620]	; (801e1e8 <_dtoa_r+0x308>)
 801df7c:	9300      	str	r3, [sp, #0]
 801df7e:	3308      	adds	r3, #8
 801df80:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801df82:	6013      	str	r3, [r2, #0]
 801df84:	9800      	ldr	r0, [sp, #0]
 801df86:	b015      	add	sp, #84	; 0x54
 801df88:	ecbd 8b02 	vpop	{d8}
 801df8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801df90:	4b94      	ldr	r3, [pc, #592]	; (801e1e4 <_dtoa_r+0x304>)
 801df92:	9300      	str	r3, [sp, #0]
 801df94:	3303      	adds	r3, #3
 801df96:	e7f3      	b.n	801df80 <_dtoa_r+0xa0>
 801df98:	ed9d 7b02 	vldr	d7, [sp, #8]
 801df9c:	2200      	movs	r2, #0
 801df9e:	ec51 0b17 	vmov	r0, r1, d7
 801dfa2:	2300      	movs	r3, #0
 801dfa4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801dfa8:	f7e2 fdae 	bl	8000b08 <__aeabi_dcmpeq>
 801dfac:	4680      	mov	r8, r0
 801dfae:	b158      	cbz	r0, 801dfc8 <_dtoa_r+0xe8>
 801dfb0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801dfb2:	2301      	movs	r3, #1
 801dfb4:	6013      	str	r3, [r2, #0]
 801dfb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801dfb8:	2b00      	cmp	r3, #0
 801dfba:	f000 8551 	beq.w	801ea60 <_dtoa_r+0xb80>
 801dfbe:	488b      	ldr	r0, [pc, #556]	; (801e1ec <_dtoa_r+0x30c>)
 801dfc0:	6018      	str	r0, [r3, #0]
 801dfc2:	1e43      	subs	r3, r0, #1
 801dfc4:	9300      	str	r3, [sp, #0]
 801dfc6:	e7dd      	b.n	801df84 <_dtoa_r+0xa4>
 801dfc8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801dfcc:	aa12      	add	r2, sp, #72	; 0x48
 801dfce:	a913      	add	r1, sp, #76	; 0x4c
 801dfd0:	4620      	mov	r0, r4
 801dfd2:	f001 ff2b 	bl	801fe2c <__d2b>
 801dfd6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801dfda:	4683      	mov	fp, r0
 801dfdc:	2d00      	cmp	r5, #0
 801dfde:	d07c      	beq.n	801e0da <_dtoa_r+0x1fa>
 801dfe0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801dfe2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801dfe6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801dfea:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801dfee:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801dff2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801dff6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801dffa:	4b7d      	ldr	r3, [pc, #500]	; (801e1f0 <_dtoa_r+0x310>)
 801dffc:	2200      	movs	r2, #0
 801dffe:	4630      	mov	r0, r6
 801e000:	4639      	mov	r1, r7
 801e002:	f7e2 f961 	bl	80002c8 <__aeabi_dsub>
 801e006:	a36e      	add	r3, pc, #440	; (adr r3, 801e1c0 <_dtoa_r+0x2e0>)
 801e008:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e00c:	f7e2 fb14 	bl	8000638 <__aeabi_dmul>
 801e010:	a36d      	add	r3, pc, #436	; (adr r3, 801e1c8 <_dtoa_r+0x2e8>)
 801e012:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e016:	f7e2 f959 	bl	80002cc <__adddf3>
 801e01a:	4606      	mov	r6, r0
 801e01c:	4628      	mov	r0, r5
 801e01e:	460f      	mov	r7, r1
 801e020:	f7e2 faa0 	bl	8000564 <__aeabi_i2d>
 801e024:	a36a      	add	r3, pc, #424	; (adr r3, 801e1d0 <_dtoa_r+0x2f0>)
 801e026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e02a:	f7e2 fb05 	bl	8000638 <__aeabi_dmul>
 801e02e:	4602      	mov	r2, r0
 801e030:	460b      	mov	r3, r1
 801e032:	4630      	mov	r0, r6
 801e034:	4639      	mov	r1, r7
 801e036:	f7e2 f949 	bl	80002cc <__adddf3>
 801e03a:	4606      	mov	r6, r0
 801e03c:	460f      	mov	r7, r1
 801e03e:	f7e2 fdab 	bl	8000b98 <__aeabi_d2iz>
 801e042:	2200      	movs	r2, #0
 801e044:	4682      	mov	sl, r0
 801e046:	2300      	movs	r3, #0
 801e048:	4630      	mov	r0, r6
 801e04a:	4639      	mov	r1, r7
 801e04c:	f7e2 fd66 	bl	8000b1c <__aeabi_dcmplt>
 801e050:	b148      	cbz	r0, 801e066 <_dtoa_r+0x186>
 801e052:	4650      	mov	r0, sl
 801e054:	f7e2 fa86 	bl	8000564 <__aeabi_i2d>
 801e058:	4632      	mov	r2, r6
 801e05a:	463b      	mov	r3, r7
 801e05c:	f7e2 fd54 	bl	8000b08 <__aeabi_dcmpeq>
 801e060:	b908      	cbnz	r0, 801e066 <_dtoa_r+0x186>
 801e062:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e066:	f1ba 0f16 	cmp.w	sl, #22
 801e06a:	d854      	bhi.n	801e116 <_dtoa_r+0x236>
 801e06c:	4b61      	ldr	r3, [pc, #388]	; (801e1f4 <_dtoa_r+0x314>)
 801e06e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801e072:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e076:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801e07a:	f7e2 fd4f 	bl	8000b1c <__aeabi_dcmplt>
 801e07e:	2800      	cmp	r0, #0
 801e080:	d04b      	beq.n	801e11a <_dtoa_r+0x23a>
 801e082:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e086:	2300      	movs	r3, #0
 801e088:	930e      	str	r3, [sp, #56]	; 0x38
 801e08a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801e08c:	1b5d      	subs	r5, r3, r5
 801e08e:	1e6b      	subs	r3, r5, #1
 801e090:	9304      	str	r3, [sp, #16]
 801e092:	bf43      	ittte	mi
 801e094:	2300      	movmi	r3, #0
 801e096:	f1c5 0801 	rsbmi	r8, r5, #1
 801e09a:	9304      	strmi	r3, [sp, #16]
 801e09c:	f04f 0800 	movpl.w	r8, #0
 801e0a0:	f1ba 0f00 	cmp.w	sl, #0
 801e0a4:	db3b      	blt.n	801e11e <_dtoa_r+0x23e>
 801e0a6:	9b04      	ldr	r3, [sp, #16]
 801e0a8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801e0ac:	4453      	add	r3, sl
 801e0ae:	9304      	str	r3, [sp, #16]
 801e0b0:	2300      	movs	r3, #0
 801e0b2:	9306      	str	r3, [sp, #24]
 801e0b4:	9b05      	ldr	r3, [sp, #20]
 801e0b6:	2b09      	cmp	r3, #9
 801e0b8:	d869      	bhi.n	801e18e <_dtoa_r+0x2ae>
 801e0ba:	2b05      	cmp	r3, #5
 801e0bc:	bfc4      	itt	gt
 801e0be:	3b04      	subgt	r3, #4
 801e0c0:	9305      	strgt	r3, [sp, #20]
 801e0c2:	9b05      	ldr	r3, [sp, #20]
 801e0c4:	f1a3 0302 	sub.w	r3, r3, #2
 801e0c8:	bfcc      	ite	gt
 801e0ca:	2500      	movgt	r5, #0
 801e0cc:	2501      	movle	r5, #1
 801e0ce:	2b03      	cmp	r3, #3
 801e0d0:	d869      	bhi.n	801e1a6 <_dtoa_r+0x2c6>
 801e0d2:	e8df f003 	tbb	[pc, r3]
 801e0d6:	4e2c      	.short	0x4e2c
 801e0d8:	5a4c      	.short	0x5a4c
 801e0da:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801e0de:	441d      	add	r5, r3
 801e0e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801e0e4:	2b20      	cmp	r3, #32
 801e0e6:	bfc1      	itttt	gt
 801e0e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801e0ec:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801e0f0:	fa09 f303 	lslgt.w	r3, r9, r3
 801e0f4:	fa26 f000 	lsrgt.w	r0, r6, r0
 801e0f8:	bfda      	itte	le
 801e0fa:	f1c3 0320 	rsble	r3, r3, #32
 801e0fe:	fa06 f003 	lslle.w	r0, r6, r3
 801e102:	4318      	orrgt	r0, r3
 801e104:	f7e2 fa1e 	bl	8000544 <__aeabi_ui2d>
 801e108:	2301      	movs	r3, #1
 801e10a:	4606      	mov	r6, r0
 801e10c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801e110:	3d01      	subs	r5, #1
 801e112:	9310      	str	r3, [sp, #64]	; 0x40
 801e114:	e771      	b.n	801dffa <_dtoa_r+0x11a>
 801e116:	2301      	movs	r3, #1
 801e118:	e7b6      	b.n	801e088 <_dtoa_r+0x1a8>
 801e11a:	900e      	str	r0, [sp, #56]	; 0x38
 801e11c:	e7b5      	b.n	801e08a <_dtoa_r+0x1aa>
 801e11e:	f1ca 0300 	rsb	r3, sl, #0
 801e122:	9306      	str	r3, [sp, #24]
 801e124:	2300      	movs	r3, #0
 801e126:	eba8 080a 	sub.w	r8, r8, sl
 801e12a:	930d      	str	r3, [sp, #52]	; 0x34
 801e12c:	e7c2      	b.n	801e0b4 <_dtoa_r+0x1d4>
 801e12e:	2300      	movs	r3, #0
 801e130:	9308      	str	r3, [sp, #32]
 801e132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e134:	2b00      	cmp	r3, #0
 801e136:	dc39      	bgt.n	801e1ac <_dtoa_r+0x2cc>
 801e138:	f04f 0901 	mov.w	r9, #1
 801e13c:	f8cd 9004 	str.w	r9, [sp, #4]
 801e140:	464b      	mov	r3, r9
 801e142:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801e146:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801e148:	2200      	movs	r2, #0
 801e14a:	6042      	str	r2, [r0, #4]
 801e14c:	2204      	movs	r2, #4
 801e14e:	f102 0614 	add.w	r6, r2, #20
 801e152:	429e      	cmp	r6, r3
 801e154:	6841      	ldr	r1, [r0, #4]
 801e156:	d92f      	bls.n	801e1b8 <_dtoa_r+0x2d8>
 801e158:	4620      	mov	r0, r4
 801e15a:	f001 fa7f 	bl	801f65c <_Balloc>
 801e15e:	9000      	str	r0, [sp, #0]
 801e160:	2800      	cmp	r0, #0
 801e162:	d14b      	bne.n	801e1fc <_dtoa_r+0x31c>
 801e164:	4b24      	ldr	r3, [pc, #144]	; (801e1f8 <_dtoa_r+0x318>)
 801e166:	4602      	mov	r2, r0
 801e168:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801e16c:	e6d1      	b.n	801df12 <_dtoa_r+0x32>
 801e16e:	2301      	movs	r3, #1
 801e170:	e7de      	b.n	801e130 <_dtoa_r+0x250>
 801e172:	2300      	movs	r3, #0
 801e174:	9308      	str	r3, [sp, #32]
 801e176:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e178:	eb0a 0903 	add.w	r9, sl, r3
 801e17c:	f109 0301 	add.w	r3, r9, #1
 801e180:	2b01      	cmp	r3, #1
 801e182:	9301      	str	r3, [sp, #4]
 801e184:	bfb8      	it	lt
 801e186:	2301      	movlt	r3, #1
 801e188:	e7dd      	b.n	801e146 <_dtoa_r+0x266>
 801e18a:	2301      	movs	r3, #1
 801e18c:	e7f2      	b.n	801e174 <_dtoa_r+0x294>
 801e18e:	2501      	movs	r5, #1
 801e190:	2300      	movs	r3, #0
 801e192:	9305      	str	r3, [sp, #20]
 801e194:	9508      	str	r5, [sp, #32]
 801e196:	f04f 39ff 	mov.w	r9, #4294967295
 801e19a:	2200      	movs	r2, #0
 801e19c:	f8cd 9004 	str.w	r9, [sp, #4]
 801e1a0:	2312      	movs	r3, #18
 801e1a2:	9209      	str	r2, [sp, #36]	; 0x24
 801e1a4:	e7cf      	b.n	801e146 <_dtoa_r+0x266>
 801e1a6:	2301      	movs	r3, #1
 801e1a8:	9308      	str	r3, [sp, #32]
 801e1aa:	e7f4      	b.n	801e196 <_dtoa_r+0x2b6>
 801e1ac:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801e1b0:	f8cd 9004 	str.w	r9, [sp, #4]
 801e1b4:	464b      	mov	r3, r9
 801e1b6:	e7c6      	b.n	801e146 <_dtoa_r+0x266>
 801e1b8:	3101      	adds	r1, #1
 801e1ba:	6041      	str	r1, [r0, #4]
 801e1bc:	0052      	lsls	r2, r2, #1
 801e1be:	e7c6      	b.n	801e14e <_dtoa_r+0x26e>
 801e1c0:	636f4361 	.word	0x636f4361
 801e1c4:	3fd287a7 	.word	0x3fd287a7
 801e1c8:	8b60c8b3 	.word	0x8b60c8b3
 801e1cc:	3fc68a28 	.word	0x3fc68a28
 801e1d0:	509f79fb 	.word	0x509f79fb
 801e1d4:	3fd34413 	.word	0x3fd34413
 801e1d8:	08022cf8 	.word	0x08022cf8
 801e1dc:	08022f3d 	.word	0x08022f3d
 801e1e0:	7ff00000 	.word	0x7ff00000
 801e1e4:	08022f39 	.word	0x08022f39
 801e1e8:	08022f30 	.word	0x08022f30
 801e1ec:	080231a2 	.word	0x080231a2
 801e1f0:	3ff80000 	.word	0x3ff80000
 801e1f4:	080230b8 	.word	0x080230b8
 801e1f8:	08022f9c 	.word	0x08022f9c
 801e1fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e1fe:	9a00      	ldr	r2, [sp, #0]
 801e200:	601a      	str	r2, [r3, #0]
 801e202:	9b01      	ldr	r3, [sp, #4]
 801e204:	2b0e      	cmp	r3, #14
 801e206:	f200 80ad 	bhi.w	801e364 <_dtoa_r+0x484>
 801e20a:	2d00      	cmp	r5, #0
 801e20c:	f000 80aa 	beq.w	801e364 <_dtoa_r+0x484>
 801e210:	f1ba 0f00 	cmp.w	sl, #0
 801e214:	dd36      	ble.n	801e284 <_dtoa_r+0x3a4>
 801e216:	4ac3      	ldr	r2, [pc, #780]	; (801e524 <_dtoa_r+0x644>)
 801e218:	f00a 030f 	and.w	r3, sl, #15
 801e21c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801e220:	ed93 7b00 	vldr	d7, [r3]
 801e224:	f41a 7f80 	tst.w	sl, #256	; 0x100
 801e228:	ea4f 172a 	mov.w	r7, sl, asr #4
 801e22c:	eeb0 8a47 	vmov.f32	s16, s14
 801e230:	eef0 8a67 	vmov.f32	s17, s15
 801e234:	d016      	beq.n	801e264 <_dtoa_r+0x384>
 801e236:	4bbc      	ldr	r3, [pc, #752]	; (801e528 <_dtoa_r+0x648>)
 801e238:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801e23c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801e240:	f7e2 fb24 	bl	800088c <__aeabi_ddiv>
 801e244:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e248:	f007 070f 	and.w	r7, r7, #15
 801e24c:	2503      	movs	r5, #3
 801e24e:	4eb6      	ldr	r6, [pc, #728]	; (801e528 <_dtoa_r+0x648>)
 801e250:	b957      	cbnz	r7, 801e268 <_dtoa_r+0x388>
 801e252:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e256:	ec53 2b18 	vmov	r2, r3, d8
 801e25a:	f7e2 fb17 	bl	800088c <__aeabi_ddiv>
 801e25e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e262:	e029      	b.n	801e2b8 <_dtoa_r+0x3d8>
 801e264:	2502      	movs	r5, #2
 801e266:	e7f2      	b.n	801e24e <_dtoa_r+0x36e>
 801e268:	07f9      	lsls	r1, r7, #31
 801e26a:	d508      	bpl.n	801e27e <_dtoa_r+0x39e>
 801e26c:	ec51 0b18 	vmov	r0, r1, d8
 801e270:	e9d6 2300 	ldrd	r2, r3, [r6]
 801e274:	f7e2 f9e0 	bl	8000638 <__aeabi_dmul>
 801e278:	ec41 0b18 	vmov	d8, r0, r1
 801e27c:	3501      	adds	r5, #1
 801e27e:	107f      	asrs	r7, r7, #1
 801e280:	3608      	adds	r6, #8
 801e282:	e7e5      	b.n	801e250 <_dtoa_r+0x370>
 801e284:	f000 80a6 	beq.w	801e3d4 <_dtoa_r+0x4f4>
 801e288:	f1ca 0600 	rsb	r6, sl, #0
 801e28c:	4ba5      	ldr	r3, [pc, #660]	; (801e524 <_dtoa_r+0x644>)
 801e28e:	4fa6      	ldr	r7, [pc, #664]	; (801e528 <_dtoa_r+0x648>)
 801e290:	f006 020f 	and.w	r2, r6, #15
 801e294:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801e298:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e29c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801e2a0:	f7e2 f9ca 	bl	8000638 <__aeabi_dmul>
 801e2a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e2a8:	1136      	asrs	r6, r6, #4
 801e2aa:	2300      	movs	r3, #0
 801e2ac:	2502      	movs	r5, #2
 801e2ae:	2e00      	cmp	r6, #0
 801e2b0:	f040 8085 	bne.w	801e3be <_dtoa_r+0x4de>
 801e2b4:	2b00      	cmp	r3, #0
 801e2b6:	d1d2      	bne.n	801e25e <_dtoa_r+0x37e>
 801e2b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801e2ba:	2b00      	cmp	r3, #0
 801e2bc:	f000 808c 	beq.w	801e3d8 <_dtoa_r+0x4f8>
 801e2c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801e2c4:	4b99      	ldr	r3, [pc, #612]	; (801e52c <_dtoa_r+0x64c>)
 801e2c6:	2200      	movs	r2, #0
 801e2c8:	4630      	mov	r0, r6
 801e2ca:	4639      	mov	r1, r7
 801e2cc:	f7e2 fc26 	bl	8000b1c <__aeabi_dcmplt>
 801e2d0:	2800      	cmp	r0, #0
 801e2d2:	f000 8081 	beq.w	801e3d8 <_dtoa_r+0x4f8>
 801e2d6:	9b01      	ldr	r3, [sp, #4]
 801e2d8:	2b00      	cmp	r3, #0
 801e2da:	d07d      	beq.n	801e3d8 <_dtoa_r+0x4f8>
 801e2dc:	f1b9 0f00 	cmp.w	r9, #0
 801e2e0:	dd3c      	ble.n	801e35c <_dtoa_r+0x47c>
 801e2e2:	f10a 33ff 	add.w	r3, sl, #4294967295
 801e2e6:	9307      	str	r3, [sp, #28]
 801e2e8:	2200      	movs	r2, #0
 801e2ea:	4b91      	ldr	r3, [pc, #580]	; (801e530 <_dtoa_r+0x650>)
 801e2ec:	4630      	mov	r0, r6
 801e2ee:	4639      	mov	r1, r7
 801e2f0:	f7e2 f9a2 	bl	8000638 <__aeabi_dmul>
 801e2f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e2f8:	3501      	adds	r5, #1
 801e2fa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 801e2fe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801e302:	4628      	mov	r0, r5
 801e304:	f7e2 f92e 	bl	8000564 <__aeabi_i2d>
 801e308:	4632      	mov	r2, r6
 801e30a:	463b      	mov	r3, r7
 801e30c:	f7e2 f994 	bl	8000638 <__aeabi_dmul>
 801e310:	4b88      	ldr	r3, [pc, #544]	; (801e534 <_dtoa_r+0x654>)
 801e312:	2200      	movs	r2, #0
 801e314:	f7e1 ffda 	bl	80002cc <__adddf3>
 801e318:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801e31c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e320:	9303      	str	r3, [sp, #12]
 801e322:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801e324:	2b00      	cmp	r3, #0
 801e326:	d15c      	bne.n	801e3e2 <_dtoa_r+0x502>
 801e328:	4b83      	ldr	r3, [pc, #524]	; (801e538 <_dtoa_r+0x658>)
 801e32a:	2200      	movs	r2, #0
 801e32c:	4630      	mov	r0, r6
 801e32e:	4639      	mov	r1, r7
 801e330:	f7e1 ffca 	bl	80002c8 <__aeabi_dsub>
 801e334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e338:	4606      	mov	r6, r0
 801e33a:	460f      	mov	r7, r1
 801e33c:	f7e2 fc0c 	bl	8000b58 <__aeabi_dcmpgt>
 801e340:	2800      	cmp	r0, #0
 801e342:	f040 8296 	bne.w	801e872 <_dtoa_r+0x992>
 801e346:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801e34a:	4630      	mov	r0, r6
 801e34c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801e350:	4639      	mov	r1, r7
 801e352:	f7e2 fbe3 	bl	8000b1c <__aeabi_dcmplt>
 801e356:	2800      	cmp	r0, #0
 801e358:	f040 8288 	bne.w	801e86c <_dtoa_r+0x98c>
 801e35c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801e360:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e364:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801e366:	2b00      	cmp	r3, #0
 801e368:	f2c0 8158 	blt.w	801e61c <_dtoa_r+0x73c>
 801e36c:	f1ba 0f0e 	cmp.w	sl, #14
 801e370:	f300 8154 	bgt.w	801e61c <_dtoa_r+0x73c>
 801e374:	4b6b      	ldr	r3, [pc, #428]	; (801e524 <_dtoa_r+0x644>)
 801e376:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801e37a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801e37e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e380:	2b00      	cmp	r3, #0
 801e382:	f280 80e3 	bge.w	801e54c <_dtoa_r+0x66c>
 801e386:	9b01      	ldr	r3, [sp, #4]
 801e388:	2b00      	cmp	r3, #0
 801e38a:	f300 80df 	bgt.w	801e54c <_dtoa_r+0x66c>
 801e38e:	f040 826d 	bne.w	801e86c <_dtoa_r+0x98c>
 801e392:	4b69      	ldr	r3, [pc, #420]	; (801e538 <_dtoa_r+0x658>)
 801e394:	2200      	movs	r2, #0
 801e396:	4640      	mov	r0, r8
 801e398:	4649      	mov	r1, r9
 801e39a:	f7e2 f94d 	bl	8000638 <__aeabi_dmul>
 801e39e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e3a2:	f7e2 fbcf 	bl	8000b44 <__aeabi_dcmpge>
 801e3a6:	9e01      	ldr	r6, [sp, #4]
 801e3a8:	4637      	mov	r7, r6
 801e3aa:	2800      	cmp	r0, #0
 801e3ac:	f040 8243 	bne.w	801e836 <_dtoa_r+0x956>
 801e3b0:	9d00      	ldr	r5, [sp, #0]
 801e3b2:	2331      	movs	r3, #49	; 0x31
 801e3b4:	f805 3b01 	strb.w	r3, [r5], #1
 801e3b8:	f10a 0a01 	add.w	sl, sl, #1
 801e3bc:	e23f      	b.n	801e83e <_dtoa_r+0x95e>
 801e3be:	07f2      	lsls	r2, r6, #31
 801e3c0:	d505      	bpl.n	801e3ce <_dtoa_r+0x4ee>
 801e3c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e3c6:	f7e2 f937 	bl	8000638 <__aeabi_dmul>
 801e3ca:	3501      	adds	r5, #1
 801e3cc:	2301      	movs	r3, #1
 801e3ce:	1076      	asrs	r6, r6, #1
 801e3d0:	3708      	adds	r7, #8
 801e3d2:	e76c      	b.n	801e2ae <_dtoa_r+0x3ce>
 801e3d4:	2502      	movs	r5, #2
 801e3d6:	e76f      	b.n	801e2b8 <_dtoa_r+0x3d8>
 801e3d8:	9b01      	ldr	r3, [sp, #4]
 801e3da:	f8cd a01c 	str.w	sl, [sp, #28]
 801e3de:	930c      	str	r3, [sp, #48]	; 0x30
 801e3e0:	e78d      	b.n	801e2fe <_dtoa_r+0x41e>
 801e3e2:	9900      	ldr	r1, [sp, #0]
 801e3e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 801e3e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801e3e8:	4b4e      	ldr	r3, [pc, #312]	; (801e524 <_dtoa_r+0x644>)
 801e3ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e3ee:	4401      	add	r1, r0
 801e3f0:	9102      	str	r1, [sp, #8]
 801e3f2:	9908      	ldr	r1, [sp, #32]
 801e3f4:	eeb0 8a47 	vmov.f32	s16, s14
 801e3f8:	eef0 8a67 	vmov.f32	s17, s15
 801e3fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801e400:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801e404:	2900      	cmp	r1, #0
 801e406:	d045      	beq.n	801e494 <_dtoa_r+0x5b4>
 801e408:	494c      	ldr	r1, [pc, #304]	; (801e53c <_dtoa_r+0x65c>)
 801e40a:	2000      	movs	r0, #0
 801e40c:	f7e2 fa3e 	bl	800088c <__aeabi_ddiv>
 801e410:	ec53 2b18 	vmov	r2, r3, d8
 801e414:	f7e1 ff58 	bl	80002c8 <__aeabi_dsub>
 801e418:	9d00      	ldr	r5, [sp, #0]
 801e41a:	ec41 0b18 	vmov	d8, r0, r1
 801e41e:	4639      	mov	r1, r7
 801e420:	4630      	mov	r0, r6
 801e422:	f7e2 fbb9 	bl	8000b98 <__aeabi_d2iz>
 801e426:	900c      	str	r0, [sp, #48]	; 0x30
 801e428:	f7e2 f89c 	bl	8000564 <__aeabi_i2d>
 801e42c:	4602      	mov	r2, r0
 801e42e:	460b      	mov	r3, r1
 801e430:	4630      	mov	r0, r6
 801e432:	4639      	mov	r1, r7
 801e434:	f7e1 ff48 	bl	80002c8 <__aeabi_dsub>
 801e438:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801e43a:	3330      	adds	r3, #48	; 0x30
 801e43c:	f805 3b01 	strb.w	r3, [r5], #1
 801e440:	ec53 2b18 	vmov	r2, r3, d8
 801e444:	4606      	mov	r6, r0
 801e446:	460f      	mov	r7, r1
 801e448:	f7e2 fb68 	bl	8000b1c <__aeabi_dcmplt>
 801e44c:	2800      	cmp	r0, #0
 801e44e:	d165      	bne.n	801e51c <_dtoa_r+0x63c>
 801e450:	4632      	mov	r2, r6
 801e452:	463b      	mov	r3, r7
 801e454:	4935      	ldr	r1, [pc, #212]	; (801e52c <_dtoa_r+0x64c>)
 801e456:	2000      	movs	r0, #0
 801e458:	f7e1 ff36 	bl	80002c8 <__aeabi_dsub>
 801e45c:	ec53 2b18 	vmov	r2, r3, d8
 801e460:	f7e2 fb5c 	bl	8000b1c <__aeabi_dcmplt>
 801e464:	2800      	cmp	r0, #0
 801e466:	f040 80b9 	bne.w	801e5dc <_dtoa_r+0x6fc>
 801e46a:	9b02      	ldr	r3, [sp, #8]
 801e46c:	429d      	cmp	r5, r3
 801e46e:	f43f af75 	beq.w	801e35c <_dtoa_r+0x47c>
 801e472:	4b2f      	ldr	r3, [pc, #188]	; (801e530 <_dtoa_r+0x650>)
 801e474:	ec51 0b18 	vmov	r0, r1, d8
 801e478:	2200      	movs	r2, #0
 801e47a:	f7e2 f8dd 	bl	8000638 <__aeabi_dmul>
 801e47e:	4b2c      	ldr	r3, [pc, #176]	; (801e530 <_dtoa_r+0x650>)
 801e480:	ec41 0b18 	vmov	d8, r0, r1
 801e484:	2200      	movs	r2, #0
 801e486:	4630      	mov	r0, r6
 801e488:	4639      	mov	r1, r7
 801e48a:	f7e2 f8d5 	bl	8000638 <__aeabi_dmul>
 801e48e:	4606      	mov	r6, r0
 801e490:	460f      	mov	r7, r1
 801e492:	e7c4      	b.n	801e41e <_dtoa_r+0x53e>
 801e494:	ec51 0b17 	vmov	r0, r1, d7
 801e498:	f7e2 f8ce 	bl	8000638 <__aeabi_dmul>
 801e49c:	9b02      	ldr	r3, [sp, #8]
 801e49e:	9d00      	ldr	r5, [sp, #0]
 801e4a0:	930c      	str	r3, [sp, #48]	; 0x30
 801e4a2:	ec41 0b18 	vmov	d8, r0, r1
 801e4a6:	4639      	mov	r1, r7
 801e4a8:	4630      	mov	r0, r6
 801e4aa:	f7e2 fb75 	bl	8000b98 <__aeabi_d2iz>
 801e4ae:	9011      	str	r0, [sp, #68]	; 0x44
 801e4b0:	f7e2 f858 	bl	8000564 <__aeabi_i2d>
 801e4b4:	4602      	mov	r2, r0
 801e4b6:	460b      	mov	r3, r1
 801e4b8:	4630      	mov	r0, r6
 801e4ba:	4639      	mov	r1, r7
 801e4bc:	f7e1 ff04 	bl	80002c8 <__aeabi_dsub>
 801e4c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801e4c2:	3330      	adds	r3, #48	; 0x30
 801e4c4:	f805 3b01 	strb.w	r3, [r5], #1
 801e4c8:	9b02      	ldr	r3, [sp, #8]
 801e4ca:	429d      	cmp	r5, r3
 801e4cc:	4606      	mov	r6, r0
 801e4ce:	460f      	mov	r7, r1
 801e4d0:	f04f 0200 	mov.w	r2, #0
 801e4d4:	d134      	bne.n	801e540 <_dtoa_r+0x660>
 801e4d6:	4b19      	ldr	r3, [pc, #100]	; (801e53c <_dtoa_r+0x65c>)
 801e4d8:	ec51 0b18 	vmov	r0, r1, d8
 801e4dc:	f7e1 fef6 	bl	80002cc <__adddf3>
 801e4e0:	4602      	mov	r2, r0
 801e4e2:	460b      	mov	r3, r1
 801e4e4:	4630      	mov	r0, r6
 801e4e6:	4639      	mov	r1, r7
 801e4e8:	f7e2 fb36 	bl	8000b58 <__aeabi_dcmpgt>
 801e4ec:	2800      	cmp	r0, #0
 801e4ee:	d175      	bne.n	801e5dc <_dtoa_r+0x6fc>
 801e4f0:	ec53 2b18 	vmov	r2, r3, d8
 801e4f4:	4911      	ldr	r1, [pc, #68]	; (801e53c <_dtoa_r+0x65c>)
 801e4f6:	2000      	movs	r0, #0
 801e4f8:	f7e1 fee6 	bl	80002c8 <__aeabi_dsub>
 801e4fc:	4602      	mov	r2, r0
 801e4fe:	460b      	mov	r3, r1
 801e500:	4630      	mov	r0, r6
 801e502:	4639      	mov	r1, r7
 801e504:	f7e2 fb0a 	bl	8000b1c <__aeabi_dcmplt>
 801e508:	2800      	cmp	r0, #0
 801e50a:	f43f af27 	beq.w	801e35c <_dtoa_r+0x47c>
 801e50e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801e510:	1e6b      	subs	r3, r5, #1
 801e512:	930c      	str	r3, [sp, #48]	; 0x30
 801e514:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801e518:	2b30      	cmp	r3, #48	; 0x30
 801e51a:	d0f8      	beq.n	801e50e <_dtoa_r+0x62e>
 801e51c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801e520:	e04a      	b.n	801e5b8 <_dtoa_r+0x6d8>
 801e522:	bf00      	nop
 801e524:	080230b8 	.word	0x080230b8
 801e528:	08023090 	.word	0x08023090
 801e52c:	3ff00000 	.word	0x3ff00000
 801e530:	40240000 	.word	0x40240000
 801e534:	401c0000 	.word	0x401c0000
 801e538:	40140000 	.word	0x40140000
 801e53c:	3fe00000 	.word	0x3fe00000
 801e540:	4baf      	ldr	r3, [pc, #700]	; (801e800 <_dtoa_r+0x920>)
 801e542:	f7e2 f879 	bl	8000638 <__aeabi_dmul>
 801e546:	4606      	mov	r6, r0
 801e548:	460f      	mov	r7, r1
 801e54a:	e7ac      	b.n	801e4a6 <_dtoa_r+0x5c6>
 801e54c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801e550:	9d00      	ldr	r5, [sp, #0]
 801e552:	4642      	mov	r2, r8
 801e554:	464b      	mov	r3, r9
 801e556:	4630      	mov	r0, r6
 801e558:	4639      	mov	r1, r7
 801e55a:	f7e2 f997 	bl	800088c <__aeabi_ddiv>
 801e55e:	f7e2 fb1b 	bl	8000b98 <__aeabi_d2iz>
 801e562:	9002      	str	r0, [sp, #8]
 801e564:	f7e1 fffe 	bl	8000564 <__aeabi_i2d>
 801e568:	4642      	mov	r2, r8
 801e56a:	464b      	mov	r3, r9
 801e56c:	f7e2 f864 	bl	8000638 <__aeabi_dmul>
 801e570:	4602      	mov	r2, r0
 801e572:	460b      	mov	r3, r1
 801e574:	4630      	mov	r0, r6
 801e576:	4639      	mov	r1, r7
 801e578:	f7e1 fea6 	bl	80002c8 <__aeabi_dsub>
 801e57c:	9e02      	ldr	r6, [sp, #8]
 801e57e:	9f01      	ldr	r7, [sp, #4]
 801e580:	3630      	adds	r6, #48	; 0x30
 801e582:	f805 6b01 	strb.w	r6, [r5], #1
 801e586:	9e00      	ldr	r6, [sp, #0]
 801e588:	1bae      	subs	r6, r5, r6
 801e58a:	42b7      	cmp	r7, r6
 801e58c:	4602      	mov	r2, r0
 801e58e:	460b      	mov	r3, r1
 801e590:	d137      	bne.n	801e602 <_dtoa_r+0x722>
 801e592:	f7e1 fe9b 	bl	80002cc <__adddf3>
 801e596:	4642      	mov	r2, r8
 801e598:	464b      	mov	r3, r9
 801e59a:	4606      	mov	r6, r0
 801e59c:	460f      	mov	r7, r1
 801e59e:	f7e2 fadb 	bl	8000b58 <__aeabi_dcmpgt>
 801e5a2:	b9c8      	cbnz	r0, 801e5d8 <_dtoa_r+0x6f8>
 801e5a4:	4642      	mov	r2, r8
 801e5a6:	464b      	mov	r3, r9
 801e5a8:	4630      	mov	r0, r6
 801e5aa:	4639      	mov	r1, r7
 801e5ac:	f7e2 faac 	bl	8000b08 <__aeabi_dcmpeq>
 801e5b0:	b110      	cbz	r0, 801e5b8 <_dtoa_r+0x6d8>
 801e5b2:	9b02      	ldr	r3, [sp, #8]
 801e5b4:	07d9      	lsls	r1, r3, #31
 801e5b6:	d40f      	bmi.n	801e5d8 <_dtoa_r+0x6f8>
 801e5b8:	4620      	mov	r0, r4
 801e5ba:	4659      	mov	r1, fp
 801e5bc:	f001 f88e 	bl	801f6dc <_Bfree>
 801e5c0:	2300      	movs	r3, #0
 801e5c2:	702b      	strb	r3, [r5, #0]
 801e5c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801e5c6:	f10a 0001 	add.w	r0, sl, #1
 801e5ca:	6018      	str	r0, [r3, #0]
 801e5cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e5ce:	2b00      	cmp	r3, #0
 801e5d0:	f43f acd8 	beq.w	801df84 <_dtoa_r+0xa4>
 801e5d4:	601d      	str	r5, [r3, #0]
 801e5d6:	e4d5      	b.n	801df84 <_dtoa_r+0xa4>
 801e5d8:	f8cd a01c 	str.w	sl, [sp, #28]
 801e5dc:	462b      	mov	r3, r5
 801e5de:	461d      	mov	r5, r3
 801e5e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801e5e4:	2a39      	cmp	r2, #57	; 0x39
 801e5e6:	d108      	bne.n	801e5fa <_dtoa_r+0x71a>
 801e5e8:	9a00      	ldr	r2, [sp, #0]
 801e5ea:	429a      	cmp	r2, r3
 801e5ec:	d1f7      	bne.n	801e5de <_dtoa_r+0x6fe>
 801e5ee:	9a07      	ldr	r2, [sp, #28]
 801e5f0:	9900      	ldr	r1, [sp, #0]
 801e5f2:	3201      	adds	r2, #1
 801e5f4:	9207      	str	r2, [sp, #28]
 801e5f6:	2230      	movs	r2, #48	; 0x30
 801e5f8:	700a      	strb	r2, [r1, #0]
 801e5fa:	781a      	ldrb	r2, [r3, #0]
 801e5fc:	3201      	adds	r2, #1
 801e5fe:	701a      	strb	r2, [r3, #0]
 801e600:	e78c      	b.n	801e51c <_dtoa_r+0x63c>
 801e602:	4b7f      	ldr	r3, [pc, #508]	; (801e800 <_dtoa_r+0x920>)
 801e604:	2200      	movs	r2, #0
 801e606:	f7e2 f817 	bl	8000638 <__aeabi_dmul>
 801e60a:	2200      	movs	r2, #0
 801e60c:	2300      	movs	r3, #0
 801e60e:	4606      	mov	r6, r0
 801e610:	460f      	mov	r7, r1
 801e612:	f7e2 fa79 	bl	8000b08 <__aeabi_dcmpeq>
 801e616:	2800      	cmp	r0, #0
 801e618:	d09b      	beq.n	801e552 <_dtoa_r+0x672>
 801e61a:	e7cd      	b.n	801e5b8 <_dtoa_r+0x6d8>
 801e61c:	9a08      	ldr	r2, [sp, #32]
 801e61e:	2a00      	cmp	r2, #0
 801e620:	f000 80c4 	beq.w	801e7ac <_dtoa_r+0x8cc>
 801e624:	9a05      	ldr	r2, [sp, #20]
 801e626:	2a01      	cmp	r2, #1
 801e628:	f300 80a8 	bgt.w	801e77c <_dtoa_r+0x89c>
 801e62c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801e62e:	2a00      	cmp	r2, #0
 801e630:	f000 80a0 	beq.w	801e774 <_dtoa_r+0x894>
 801e634:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801e638:	9e06      	ldr	r6, [sp, #24]
 801e63a:	4645      	mov	r5, r8
 801e63c:	9a04      	ldr	r2, [sp, #16]
 801e63e:	2101      	movs	r1, #1
 801e640:	441a      	add	r2, r3
 801e642:	4620      	mov	r0, r4
 801e644:	4498      	add	r8, r3
 801e646:	9204      	str	r2, [sp, #16]
 801e648:	f001 f94e 	bl	801f8e8 <__i2b>
 801e64c:	4607      	mov	r7, r0
 801e64e:	2d00      	cmp	r5, #0
 801e650:	dd0b      	ble.n	801e66a <_dtoa_r+0x78a>
 801e652:	9b04      	ldr	r3, [sp, #16]
 801e654:	2b00      	cmp	r3, #0
 801e656:	dd08      	ble.n	801e66a <_dtoa_r+0x78a>
 801e658:	42ab      	cmp	r3, r5
 801e65a:	9a04      	ldr	r2, [sp, #16]
 801e65c:	bfa8      	it	ge
 801e65e:	462b      	movge	r3, r5
 801e660:	eba8 0803 	sub.w	r8, r8, r3
 801e664:	1aed      	subs	r5, r5, r3
 801e666:	1ad3      	subs	r3, r2, r3
 801e668:	9304      	str	r3, [sp, #16]
 801e66a:	9b06      	ldr	r3, [sp, #24]
 801e66c:	b1fb      	cbz	r3, 801e6ae <_dtoa_r+0x7ce>
 801e66e:	9b08      	ldr	r3, [sp, #32]
 801e670:	2b00      	cmp	r3, #0
 801e672:	f000 809f 	beq.w	801e7b4 <_dtoa_r+0x8d4>
 801e676:	2e00      	cmp	r6, #0
 801e678:	dd11      	ble.n	801e69e <_dtoa_r+0x7be>
 801e67a:	4639      	mov	r1, r7
 801e67c:	4632      	mov	r2, r6
 801e67e:	4620      	mov	r0, r4
 801e680:	f001 f9ee 	bl	801fa60 <__pow5mult>
 801e684:	465a      	mov	r2, fp
 801e686:	4601      	mov	r1, r0
 801e688:	4607      	mov	r7, r0
 801e68a:	4620      	mov	r0, r4
 801e68c:	f001 f942 	bl	801f914 <__multiply>
 801e690:	4659      	mov	r1, fp
 801e692:	9007      	str	r0, [sp, #28]
 801e694:	4620      	mov	r0, r4
 801e696:	f001 f821 	bl	801f6dc <_Bfree>
 801e69a:	9b07      	ldr	r3, [sp, #28]
 801e69c:	469b      	mov	fp, r3
 801e69e:	9b06      	ldr	r3, [sp, #24]
 801e6a0:	1b9a      	subs	r2, r3, r6
 801e6a2:	d004      	beq.n	801e6ae <_dtoa_r+0x7ce>
 801e6a4:	4659      	mov	r1, fp
 801e6a6:	4620      	mov	r0, r4
 801e6a8:	f001 f9da 	bl	801fa60 <__pow5mult>
 801e6ac:	4683      	mov	fp, r0
 801e6ae:	2101      	movs	r1, #1
 801e6b0:	4620      	mov	r0, r4
 801e6b2:	f001 f919 	bl	801f8e8 <__i2b>
 801e6b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801e6b8:	2b00      	cmp	r3, #0
 801e6ba:	4606      	mov	r6, r0
 801e6bc:	dd7c      	ble.n	801e7b8 <_dtoa_r+0x8d8>
 801e6be:	461a      	mov	r2, r3
 801e6c0:	4601      	mov	r1, r0
 801e6c2:	4620      	mov	r0, r4
 801e6c4:	f001 f9cc 	bl	801fa60 <__pow5mult>
 801e6c8:	9b05      	ldr	r3, [sp, #20]
 801e6ca:	2b01      	cmp	r3, #1
 801e6cc:	4606      	mov	r6, r0
 801e6ce:	dd76      	ble.n	801e7be <_dtoa_r+0x8de>
 801e6d0:	2300      	movs	r3, #0
 801e6d2:	9306      	str	r3, [sp, #24]
 801e6d4:	6933      	ldr	r3, [r6, #16]
 801e6d6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801e6da:	6918      	ldr	r0, [r3, #16]
 801e6dc:	f001 f8b4 	bl	801f848 <__hi0bits>
 801e6e0:	f1c0 0020 	rsb	r0, r0, #32
 801e6e4:	9b04      	ldr	r3, [sp, #16]
 801e6e6:	4418      	add	r0, r3
 801e6e8:	f010 001f 	ands.w	r0, r0, #31
 801e6ec:	f000 8086 	beq.w	801e7fc <_dtoa_r+0x91c>
 801e6f0:	f1c0 0320 	rsb	r3, r0, #32
 801e6f4:	2b04      	cmp	r3, #4
 801e6f6:	dd7f      	ble.n	801e7f8 <_dtoa_r+0x918>
 801e6f8:	f1c0 001c 	rsb	r0, r0, #28
 801e6fc:	9b04      	ldr	r3, [sp, #16]
 801e6fe:	4403      	add	r3, r0
 801e700:	4480      	add	r8, r0
 801e702:	4405      	add	r5, r0
 801e704:	9304      	str	r3, [sp, #16]
 801e706:	f1b8 0f00 	cmp.w	r8, #0
 801e70a:	dd05      	ble.n	801e718 <_dtoa_r+0x838>
 801e70c:	4659      	mov	r1, fp
 801e70e:	4642      	mov	r2, r8
 801e710:	4620      	mov	r0, r4
 801e712:	f001 f9ff 	bl	801fb14 <__lshift>
 801e716:	4683      	mov	fp, r0
 801e718:	9b04      	ldr	r3, [sp, #16]
 801e71a:	2b00      	cmp	r3, #0
 801e71c:	dd05      	ble.n	801e72a <_dtoa_r+0x84a>
 801e71e:	4631      	mov	r1, r6
 801e720:	461a      	mov	r2, r3
 801e722:	4620      	mov	r0, r4
 801e724:	f001 f9f6 	bl	801fb14 <__lshift>
 801e728:	4606      	mov	r6, r0
 801e72a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801e72c:	2b00      	cmp	r3, #0
 801e72e:	d069      	beq.n	801e804 <_dtoa_r+0x924>
 801e730:	4631      	mov	r1, r6
 801e732:	4658      	mov	r0, fp
 801e734:	f001 fa5a 	bl	801fbec <__mcmp>
 801e738:	2800      	cmp	r0, #0
 801e73a:	da63      	bge.n	801e804 <_dtoa_r+0x924>
 801e73c:	2300      	movs	r3, #0
 801e73e:	4659      	mov	r1, fp
 801e740:	220a      	movs	r2, #10
 801e742:	4620      	mov	r0, r4
 801e744:	f000 ffec 	bl	801f720 <__multadd>
 801e748:	9b08      	ldr	r3, [sp, #32]
 801e74a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e74e:	4683      	mov	fp, r0
 801e750:	2b00      	cmp	r3, #0
 801e752:	f000 818f 	beq.w	801ea74 <_dtoa_r+0xb94>
 801e756:	4639      	mov	r1, r7
 801e758:	2300      	movs	r3, #0
 801e75a:	220a      	movs	r2, #10
 801e75c:	4620      	mov	r0, r4
 801e75e:	f000 ffdf 	bl	801f720 <__multadd>
 801e762:	f1b9 0f00 	cmp.w	r9, #0
 801e766:	4607      	mov	r7, r0
 801e768:	f300 808e 	bgt.w	801e888 <_dtoa_r+0x9a8>
 801e76c:	9b05      	ldr	r3, [sp, #20]
 801e76e:	2b02      	cmp	r3, #2
 801e770:	dc50      	bgt.n	801e814 <_dtoa_r+0x934>
 801e772:	e089      	b.n	801e888 <_dtoa_r+0x9a8>
 801e774:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801e776:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801e77a:	e75d      	b.n	801e638 <_dtoa_r+0x758>
 801e77c:	9b01      	ldr	r3, [sp, #4]
 801e77e:	1e5e      	subs	r6, r3, #1
 801e780:	9b06      	ldr	r3, [sp, #24]
 801e782:	42b3      	cmp	r3, r6
 801e784:	bfbf      	itttt	lt
 801e786:	9b06      	ldrlt	r3, [sp, #24]
 801e788:	9606      	strlt	r6, [sp, #24]
 801e78a:	1af2      	sublt	r2, r6, r3
 801e78c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801e78e:	bfb6      	itet	lt
 801e790:	189b      	addlt	r3, r3, r2
 801e792:	1b9e      	subge	r6, r3, r6
 801e794:	930d      	strlt	r3, [sp, #52]	; 0x34
 801e796:	9b01      	ldr	r3, [sp, #4]
 801e798:	bfb8      	it	lt
 801e79a:	2600      	movlt	r6, #0
 801e79c:	2b00      	cmp	r3, #0
 801e79e:	bfb5      	itete	lt
 801e7a0:	eba8 0503 	sublt.w	r5, r8, r3
 801e7a4:	9b01      	ldrge	r3, [sp, #4]
 801e7a6:	2300      	movlt	r3, #0
 801e7a8:	4645      	movge	r5, r8
 801e7aa:	e747      	b.n	801e63c <_dtoa_r+0x75c>
 801e7ac:	9e06      	ldr	r6, [sp, #24]
 801e7ae:	9f08      	ldr	r7, [sp, #32]
 801e7b0:	4645      	mov	r5, r8
 801e7b2:	e74c      	b.n	801e64e <_dtoa_r+0x76e>
 801e7b4:	9a06      	ldr	r2, [sp, #24]
 801e7b6:	e775      	b.n	801e6a4 <_dtoa_r+0x7c4>
 801e7b8:	9b05      	ldr	r3, [sp, #20]
 801e7ba:	2b01      	cmp	r3, #1
 801e7bc:	dc18      	bgt.n	801e7f0 <_dtoa_r+0x910>
 801e7be:	9b02      	ldr	r3, [sp, #8]
 801e7c0:	b9b3      	cbnz	r3, 801e7f0 <_dtoa_r+0x910>
 801e7c2:	9b03      	ldr	r3, [sp, #12]
 801e7c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e7c8:	b9a3      	cbnz	r3, 801e7f4 <_dtoa_r+0x914>
 801e7ca:	9b03      	ldr	r3, [sp, #12]
 801e7cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801e7d0:	0d1b      	lsrs	r3, r3, #20
 801e7d2:	051b      	lsls	r3, r3, #20
 801e7d4:	b12b      	cbz	r3, 801e7e2 <_dtoa_r+0x902>
 801e7d6:	9b04      	ldr	r3, [sp, #16]
 801e7d8:	3301      	adds	r3, #1
 801e7da:	9304      	str	r3, [sp, #16]
 801e7dc:	f108 0801 	add.w	r8, r8, #1
 801e7e0:	2301      	movs	r3, #1
 801e7e2:	9306      	str	r3, [sp, #24]
 801e7e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801e7e6:	2b00      	cmp	r3, #0
 801e7e8:	f47f af74 	bne.w	801e6d4 <_dtoa_r+0x7f4>
 801e7ec:	2001      	movs	r0, #1
 801e7ee:	e779      	b.n	801e6e4 <_dtoa_r+0x804>
 801e7f0:	2300      	movs	r3, #0
 801e7f2:	e7f6      	b.n	801e7e2 <_dtoa_r+0x902>
 801e7f4:	9b02      	ldr	r3, [sp, #8]
 801e7f6:	e7f4      	b.n	801e7e2 <_dtoa_r+0x902>
 801e7f8:	d085      	beq.n	801e706 <_dtoa_r+0x826>
 801e7fa:	4618      	mov	r0, r3
 801e7fc:	301c      	adds	r0, #28
 801e7fe:	e77d      	b.n	801e6fc <_dtoa_r+0x81c>
 801e800:	40240000 	.word	0x40240000
 801e804:	9b01      	ldr	r3, [sp, #4]
 801e806:	2b00      	cmp	r3, #0
 801e808:	dc38      	bgt.n	801e87c <_dtoa_r+0x99c>
 801e80a:	9b05      	ldr	r3, [sp, #20]
 801e80c:	2b02      	cmp	r3, #2
 801e80e:	dd35      	ble.n	801e87c <_dtoa_r+0x99c>
 801e810:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801e814:	f1b9 0f00 	cmp.w	r9, #0
 801e818:	d10d      	bne.n	801e836 <_dtoa_r+0x956>
 801e81a:	4631      	mov	r1, r6
 801e81c:	464b      	mov	r3, r9
 801e81e:	2205      	movs	r2, #5
 801e820:	4620      	mov	r0, r4
 801e822:	f000 ff7d 	bl	801f720 <__multadd>
 801e826:	4601      	mov	r1, r0
 801e828:	4606      	mov	r6, r0
 801e82a:	4658      	mov	r0, fp
 801e82c:	f001 f9de 	bl	801fbec <__mcmp>
 801e830:	2800      	cmp	r0, #0
 801e832:	f73f adbd 	bgt.w	801e3b0 <_dtoa_r+0x4d0>
 801e836:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e838:	9d00      	ldr	r5, [sp, #0]
 801e83a:	ea6f 0a03 	mvn.w	sl, r3
 801e83e:	f04f 0800 	mov.w	r8, #0
 801e842:	4631      	mov	r1, r6
 801e844:	4620      	mov	r0, r4
 801e846:	f000 ff49 	bl	801f6dc <_Bfree>
 801e84a:	2f00      	cmp	r7, #0
 801e84c:	f43f aeb4 	beq.w	801e5b8 <_dtoa_r+0x6d8>
 801e850:	f1b8 0f00 	cmp.w	r8, #0
 801e854:	d005      	beq.n	801e862 <_dtoa_r+0x982>
 801e856:	45b8      	cmp	r8, r7
 801e858:	d003      	beq.n	801e862 <_dtoa_r+0x982>
 801e85a:	4641      	mov	r1, r8
 801e85c:	4620      	mov	r0, r4
 801e85e:	f000 ff3d 	bl	801f6dc <_Bfree>
 801e862:	4639      	mov	r1, r7
 801e864:	4620      	mov	r0, r4
 801e866:	f000 ff39 	bl	801f6dc <_Bfree>
 801e86a:	e6a5      	b.n	801e5b8 <_dtoa_r+0x6d8>
 801e86c:	2600      	movs	r6, #0
 801e86e:	4637      	mov	r7, r6
 801e870:	e7e1      	b.n	801e836 <_dtoa_r+0x956>
 801e872:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801e874:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801e878:	4637      	mov	r7, r6
 801e87a:	e599      	b.n	801e3b0 <_dtoa_r+0x4d0>
 801e87c:	9b08      	ldr	r3, [sp, #32]
 801e87e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801e882:	2b00      	cmp	r3, #0
 801e884:	f000 80fd 	beq.w	801ea82 <_dtoa_r+0xba2>
 801e888:	2d00      	cmp	r5, #0
 801e88a:	dd05      	ble.n	801e898 <_dtoa_r+0x9b8>
 801e88c:	4639      	mov	r1, r7
 801e88e:	462a      	mov	r2, r5
 801e890:	4620      	mov	r0, r4
 801e892:	f001 f93f 	bl	801fb14 <__lshift>
 801e896:	4607      	mov	r7, r0
 801e898:	9b06      	ldr	r3, [sp, #24]
 801e89a:	2b00      	cmp	r3, #0
 801e89c:	d05c      	beq.n	801e958 <_dtoa_r+0xa78>
 801e89e:	6879      	ldr	r1, [r7, #4]
 801e8a0:	4620      	mov	r0, r4
 801e8a2:	f000 fedb 	bl	801f65c <_Balloc>
 801e8a6:	4605      	mov	r5, r0
 801e8a8:	b928      	cbnz	r0, 801e8b6 <_dtoa_r+0x9d6>
 801e8aa:	4b80      	ldr	r3, [pc, #512]	; (801eaac <_dtoa_r+0xbcc>)
 801e8ac:	4602      	mov	r2, r0
 801e8ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 801e8b2:	f7ff bb2e 	b.w	801df12 <_dtoa_r+0x32>
 801e8b6:	693a      	ldr	r2, [r7, #16]
 801e8b8:	3202      	adds	r2, #2
 801e8ba:	0092      	lsls	r2, r2, #2
 801e8bc:	f107 010c 	add.w	r1, r7, #12
 801e8c0:	300c      	adds	r0, #12
 801e8c2:	f7fc fbe9 	bl	801b098 <memcpy>
 801e8c6:	2201      	movs	r2, #1
 801e8c8:	4629      	mov	r1, r5
 801e8ca:	4620      	mov	r0, r4
 801e8cc:	f001 f922 	bl	801fb14 <__lshift>
 801e8d0:	9b00      	ldr	r3, [sp, #0]
 801e8d2:	3301      	adds	r3, #1
 801e8d4:	9301      	str	r3, [sp, #4]
 801e8d6:	9b00      	ldr	r3, [sp, #0]
 801e8d8:	444b      	add	r3, r9
 801e8da:	9307      	str	r3, [sp, #28]
 801e8dc:	9b02      	ldr	r3, [sp, #8]
 801e8de:	f003 0301 	and.w	r3, r3, #1
 801e8e2:	46b8      	mov	r8, r7
 801e8e4:	9306      	str	r3, [sp, #24]
 801e8e6:	4607      	mov	r7, r0
 801e8e8:	9b01      	ldr	r3, [sp, #4]
 801e8ea:	4631      	mov	r1, r6
 801e8ec:	3b01      	subs	r3, #1
 801e8ee:	4658      	mov	r0, fp
 801e8f0:	9302      	str	r3, [sp, #8]
 801e8f2:	f7ff fa69 	bl	801ddc8 <quorem>
 801e8f6:	4603      	mov	r3, r0
 801e8f8:	3330      	adds	r3, #48	; 0x30
 801e8fa:	9004      	str	r0, [sp, #16]
 801e8fc:	4641      	mov	r1, r8
 801e8fe:	4658      	mov	r0, fp
 801e900:	9308      	str	r3, [sp, #32]
 801e902:	f001 f973 	bl	801fbec <__mcmp>
 801e906:	463a      	mov	r2, r7
 801e908:	4681      	mov	r9, r0
 801e90a:	4631      	mov	r1, r6
 801e90c:	4620      	mov	r0, r4
 801e90e:	f001 f989 	bl	801fc24 <__mdiff>
 801e912:	68c2      	ldr	r2, [r0, #12]
 801e914:	9b08      	ldr	r3, [sp, #32]
 801e916:	4605      	mov	r5, r0
 801e918:	bb02      	cbnz	r2, 801e95c <_dtoa_r+0xa7c>
 801e91a:	4601      	mov	r1, r0
 801e91c:	4658      	mov	r0, fp
 801e91e:	f001 f965 	bl	801fbec <__mcmp>
 801e922:	9b08      	ldr	r3, [sp, #32]
 801e924:	4602      	mov	r2, r0
 801e926:	4629      	mov	r1, r5
 801e928:	4620      	mov	r0, r4
 801e92a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801e92e:	f000 fed5 	bl	801f6dc <_Bfree>
 801e932:	9b05      	ldr	r3, [sp, #20]
 801e934:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e936:	9d01      	ldr	r5, [sp, #4]
 801e938:	ea43 0102 	orr.w	r1, r3, r2
 801e93c:	9b06      	ldr	r3, [sp, #24]
 801e93e:	430b      	orrs	r3, r1
 801e940:	9b08      	ldr	r3, [sp, #32]
 801e942:	d10d      	bne.n	801e960 <_dtoa_r+0xa80>
 801e944:	2b39      	cmp	r3, #57	; 0x39
 801e946:	d029      	beq.n	801e99c <_dtoa_r+0xabc>
 801e948:	f1b9 0f00 	cmp.w	r9, #0
 801e94c:	dd01      	ble.n	801e952 <_dtoa_r+0xa72>
 801e94e:	9b04      	ldr	r3, [sp, #16]
 801e950:	3331      	adds	r3, #49	; 0x31
 801e952:	9a02      	ldr	r2, [sp, #8]
 801e954:	7013      	strb	r3, [r2, #0]
 801e956:	e774      	b.n	801e842 <_dtoa_r+0x962>
 801e958:	4638      	mov	r0, r7
 801e95a:	e7b9      	b.n	801e8d0 <_dtoa_r+0x9f0>
 801e95c:	2201      	movs	r2, #1
 801e95e:	e7e2      	b.n	801e926 <_dtoa_r+0xa46>
 801e960:	f1b9 0f00 	cmp.w	r9, #0
 801e964:	db06      	blt.n	801e974 <_dtoa_r+0xa94>
 801e966:	9905      	ldr	r1, [sp, #20]
 801e968:	ea41 0909 	orr.w	r9, r1, r9
 801e96c:	9906      	ldr	r1, [sp, #24]
 801e96e:	ea59 0101 	orrs.w	r1, r9, r1
 801e972:	d120      	bne.n	801e9b6 <_dtoa_r+0xad6>
 801e974:	2a00      	cmp	r2, #0
 801e976:	ddec      	ble.n	801e952 <_dtoa_r+0xa72>
 801e978:	4659      	mov	r1, fp
 801e97a:	2201      	movs	r2, #1
 801e97c:	4620      	mov	r0, r4
 801e97e:	9301      	str	r3, [sp, #4]
 801e980:	f001 f8c8 	bl	801fb14 <__lshift>
 801e984:	4631      	mov	r1, r6
 801e986:	4683      	mov	fp, r0
 801e988:	f001 f930 	bl	801fbec <__mcmp>
 801e98c:	2800      	cmp	r0, #0
 801e98e:	9b01      	ldr	r3, [sp, #4]
 801e990:	dc02      	bgt.n	801e998 <_dtoa_r+0xab8>
 801e992:	d1de      	bne.n	801e952 <_dtoa_r+0xa72>
 801e994:	07da      	lsls	r2, r3, #31
 801e996:	d5dc      	bpl.n	801e952 <_dtoa_r+0xa72>
 801e998:	2b39      	cmp	r3, #57	; 0x39
 801e99a:	d1d8      	bne.n	801e94e <_dtoa_r+0xa6e>
 801e99c:	9a02      	ldr	r2, [sp, #8]
 801e99e:	2339      	movs	r3, #57	; 0x39
 801e9a0:	7013      	strb	r3, [r2, #0]
 801e9a2:	462b      	mov	r3, r5
 801e9a4:	461d      	mov	r5, r3
 801e9a6:	3b01      	subs	r3, #1
 801e9a8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801e9ac:	2a39      	cmp	r2, #57	; 0x39
 801e9ae:	d050      	beq.n	801ea52 <_dtoa_r+0xb72>
 801e9b0:	3201      	adds	r2, #1
 801e9b2:	701a      	strb	r2, [r3, #0]
 801e9b4:	e745      	b.n	801e842 <_dtoa_r+0x962>
 801e9b6:	2a00      	cmp	r2, #0
 801e9b8:	dd03      	ble.n	801e9c2 <_dtoa_r+0xae2>
 801e9ba:	2b39      	cmp	r3, #57	; 0x39
 801e9bc:	d0ee      	beq.n	801e99c <_dtoa_r+0xabc>
 801e9be:	3301      	adds	r3, #1
 801e9c0:	e7c7      	b.n	801e952 <_dtoa_r+0xa72>
 801e9c2:	9a01      	ldr	r2, [sp, #4]
 801e9c4:	9907      	ldr	r1, [sp, #28]
 801e9c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 801e9ca:	428a      	cmp	r2, r1
 801e9cc:	d02a      	beq.n	801ea24 <_dtoa_r+0xb44>
 801e9ce:	4659      	mov	r1, fp
 801e9d0:	2300      	movs	r3, #0
 801e9d2:	220a      	movs	r2, #10
 801e9d4:	4620      	mov	r0, r4
 801e9d6:	f000 fea3 	bl	801f720 <__multadd>
 801e9da:	45b8      	cmp	r8, r7
 801e9dc:	4683      	mov	fp, r0
 801e9de:	f04f 0300 	mov.w	r3, #0
 801e9e2:	f04f 020a 	mov.w	r2, #10
 801e9e6:	4641      	mov	r1, r8
 801e9e8:	4620      	mov	r0, r4
 801e9ea:	d107      	bne.n	801e9fc <_dtoa_r+0xb1c>
 801e9ec:	f000 fe98 	bl	801f720 <__multadd>
 801e9f0:	4680      	mov	r8, r0
 801e9f2:	4607      	mov	r7, r0
 801e9f4:	9b01      	ldr	r3, [sp, #4]
 801e9f6:	3301      	adds	r3, #1
 801e9f8:	9301      	str	r3, [sp, #4]
 801e9fa:	e775      	b.n	801e8e8 <_dtoa_r+0xa08>
 801e9fc:	f000 fe90 	bl	801f720 <__multadd>
 801ea00:	4639      	mov	r1, r7
 801ea02:	4680      	mov	r8, r0
 801ea04:	2300      	movs	r3, #0
 801ea06:	220a      	movs	r2, #10
 801ea08:	4620      	mov	r0, r4
 801ea0a:	f000 fe89 	bl	801f720 <__multadd>
 801ea0e:	4607      	mov	r7, r0
 801ea10:	e7f0      	b.n	801e9f4 <_dtoa_r+0xb14>
 801ea12:	f1b9 0f00 	cmp.w	r9, #0
 801ea16:	9a00      	ldr	r2, [sp, #0]
 801ea18:	bfcc      	ite	gt
 801ea1a:	464d      	movgt	r5, r9
 801ea1c:	2501      	movle	r5, #1
 801ea1e:	4415      	add	r5, r2
 801ea20:	f04f 0800 	mov.w	r8, #0
 801ea24:	4659      	mov	r1, fp
 801ea26:	2201      	movs	r2, #1
 801ea28:	4620      	mov	r0, r4
 801ea2a:	9301      	str	r3, [sp, #4]
 801ea2c:	f001 f872 	bl	801fb14 <__lshift>
 801ea30:	4631      	mov	r1, r6
 801ea32:	4683      	mov	fp, r0
 801ea34:	f001 f8da 	bl	801fbec <__mcmp>
 801ea38:	2800      	cmp	r0, #0
 801ea3a:	dcb2      	bgt.n	801e9a2 <_dtoa_r+0xac2>
 801ea3c:	d102      	bne.n	801ea44 <_dtoa_r+0xb64>
 801ea3e:	9b01      	ldr	r3, [sp, #4]
 801ea40:	07db      	lsls	r3, r3, #31
 801ea42:	d4ae      	bmi.n	801e9a2 <_dtoa_r+0xac2>
 801ea44:	462b      	mov	r3, r5
 801ea46:	461d      	mov	r5, r3
 801ea48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ea4c:	2a30      	cmp	r2, #48	; 0x30
 801ea4e:	d0fa      	beq.n	801ea46 <_dtoa_r+0xb66>
 801ea50:	e6f7      	b.n	801e842 <_dtoa_r+0x962>
 801ea52:	9a00      	ldr	r2, [sp, #0]
 801ea54:	429a      	cmp	r2, r3
 801ea56:	d1a5      	bne.n	801e9a4 <_dtoa_r+0xac4>
 801ea58:	f10a 0a01 	add.w	sl, sl, #1
 801ea5c:	2331      	movs	r3, #49	; 0x31
 801ea5e:	e779      	b.n	801e954 <_dtoa_r+0xa74>
 801ea60:	4b13      	ldr	r3, [pc, #76]	; (801eab0 <_dtoa_r+0xbd0>)
 801ea62:	f7ff baaf 	b.w	801dfc4 <_dtoa_r+0xe4>
 801ea66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ea68:	2b00      	cmp	r3, #0
 801ea6a:	f47f aa86 	bne.w	801df7a <_dtoa_r+0x9a>
 801ea6e:	4b11      	ldr	r3, [pc, #68]	; (801eab4 <_dtoa_r+0xbd4>)
 801ea70:	f7ff baa8 	b.w	801dfc4 <_dtoa_r+0xe4>
 801ea74:	f1b9 0f00 	cmp.w	r9, #0
 801ea78:	dc03      	bgt.n	801ea82 <_dtoa_r+0xba2>
 801ea7a:	9b05      	ldr	r3, [sp, #20]
 801ea7c:	2b02      	cmp	r3, #2
 801ea7e:	f73f aec9 	bgt.w	801e814 <_dtoa_r+0x934>
 801ea82:	9d00      	ldr	r5, [sp, #0]
 801ea84:	4631      	mov	r1, r6
 801ea86:	4658      	mov	r0, fp
 801ea88:	f7ff f99e 	bl	801ddc8 <quorem>
 801ea8c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801ea90:	f805 3b01 	strb.w	r3, [r5], #1
 801ea94:	9a00      	ldr	r2, [sp, #0]
 801ea96:	1aaa      	subs	r2, r5, r2
 801ea98:	4591      	cmp	r9, r2
 801ea9a:	ddba      	ble.n	801ea12 <_dtoa_r+0xb32>
 801ea9c:	4659      	mov	r1, fp
 801ea9e:	2300      	movs	r3, #0
 801eaa0:	220a      	movs	r2, #10
 801eaa2:	4620      	mov	r0, r4
 801eaa4:	f000 fe3c 	bl	801f720 <__multadd>
 801eaa8:	4683      	mov	fp, r0
 801eaaa:	e7eb      	b.n	801ea84 <_dtoa_r+0xba4>
 801eaac:	08022f9c 	.word	0x08022f9c
 801eab0:	080231a1 	.word	0x080231a1
 801eab4:	08022f30 	.word	0x08022f30

0801eab8 <__sflush_r>:
 801eab8:	898a      	ldrh	r2, [r1, #12]
 801eaba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801eabe:	4605      	mov	r5, r0
 801eac0:	0710      	lsls	r0, r2, #28
 801eac2:	460c      	mov	r4, r1
 801eac4:	d458      	bmi.n	801eb78 <__sflush_r+0xc0>
 801eac6:	684b      	ldr	r3, [r1, #4]
 801eac8:	2b00      	cmp	r3, #0
 801eaca:	dc05      	bgt.n	801ead8 <__sflush_r+0x20>
 801eacc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801eace:	2b00      	cmp	r3, #0
 801ead0:	dc02      	bgt.n	801ead8 <__sflush_r+0x20>
 801ead2:	2000      	movs	r0, #0
 801ead4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ead8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801eada:	2e00      	cmp	r6, #0
 801eadc:	d0f9      	beq.n	801ead2 <__sflush_r+0x1a>
 801eade:	2300      	movs	r3, #0
 801eae0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801eae4:	682f      	ldr	r7, [r5, #0]
 801eae6:	602b      	str	r3, [r5, #0]
 801eae8:	d032      	beq.n	801eb50 <__sflush_r+0x98>
 801eaea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801eaec:	89a3      	ldrh	r3, [r4, #12]
 801eaee:	075a      	lsls	r2, r3, #29
 801eaf0:	d505      	bpl.n	801eafe <__sflush_r+0x46>
 801eaf2:	6863      	ldr	r3, [r4, #4]
 801eaf4:	1ac0      	subs	r0, r0, r3
 801eaf6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801eaf8:	b10b      	cbz	r3, 801eafe <__sflush_r+0x46>
 801eafa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801eafc:	1ac0      	subs	r0, r0, r3
 801eafe:	2300      	movs	r3, #0
 801eb00:	4602      	mov	r2, r0
 801eb02:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801eb04:	6a21      	ldr	r1, [r4, #32]
 801eb06:	4628      	mov	r0, r5
 801eb08:	47b0      	blx	r6
 801eb0a:	1c43      	adds	r3, r0, #1
 801eb0c:	89a3      	ldrh	r3, [r4, #12]
 801eb0e:	d106      	bne.n	801eb1e <__sflush_r+0x66>
 801eb10:	6829      	ldr	r1, [r5, #0]
 801eb12:	291d      	cmp	r1, #29
 801eb14:	d82c      	bhi.n	801eb70 <__sflush_r+0xb8>
 801eb16:	4a2a      	ldr	r2, [pc, #168]	; (801ebc0 <__sflush_r+0x108>)
 801eb18:	40ca      	lsrs	r2, r1
 801eb1a:	07d6      	lsls	r6, r2, #31
 801eb1c:	d528      	bpl.n	801eb70 <__sflush_r+0xb8>
 801eb1e:	2200      	movs	r2, #0
 801eb20:	6062      	str	r2, [r4, #4]
 801eb22:	04d9      	lsls	r1, r3, #19
 801eb24:	6922      	ldr	r2, [r4, #16]
 801eb26:	6022      	str	r2, [r4, #0]
 801eb28:	d504      	bpl.n	801eb34 <__sflush_r+0x7c>
 801eb2a:	1c42      	adds	r2, r0, #1
 801eb2c:	d101      	bne.n	801eb32 <__sflush_r+0x7a>
 801eb2e:	682b      	ldr	r3, [r5, #0]
 801eb30:	b903      	cbnz	r3, 801eb34 <__sflush_r+0x7c>
 801eb32:	6560      	str	r0, [r4, #84]	; 0x54
 801eb34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801eb36:	602f      	str	r7, [r5, #0]
 801eb38:	2900      	cmp	r1, #0
 801eb3a:	d0ca      	beq.n	801ead2 <__sflush_r+0x1a>
 801eb3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801eb40:	4299      	cmp	r1, r3
 801eb42:	d002      	beq.n	801eb4a <__sflush_r+0x92>
 801eb44:	4628      	mov	r0, r5
 801eb46:	f7fc fd55 	bl	801b5f4 <_free_r>
 801eb4a:	2000      	movs	r0, #0
 801eb4c:	6360      	str	r0, [r4, #52]	; 0x34
 801eb4e:	e7c1      	b.n	801ead4 <__sflush_r+0x1c>
 801eb50:	6a21      	ldr	r1, [r4, #32]
 801eb52:	2301      	movs	r3, #1
 801eb54:	4628      	mov	r0, r5
 801eb56:	47b0      	blx	r6
 801eb58:	1c41      	adds	r1, r0, #1
 801eb5a:	d1c7      	bne.n	801eaec <__sflush_r+0x34>
 801eb5c:	682b      	ldr	r3, [r5, #0]
 801eb5e:	2b00      	cmp	r3, #0
 801eb60:	d0c4      	beq.n	801eaec <__sflush_r+0x34>
 801eb62:	2b1d      	cmp	r3, #29
 801eb64:	d001      	beq.n	801eb6a <__sflush_r+0xb2>
 801eb66:	2b16      	cmp	r3, #22
 801eb68:	d101      	bne.n	801eb6e <__sflush_r+0xb6>
 801eb6a:	602f      	str	r7, [r5, #0]
 801eb6c:	e7b1      	b.n	801ead2 <__sflush_r+0x1a>
 801eb6e:	89a3      	ldrh	r3, [r4, #12]
 801eb70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801eb74:	81a3      	strh	r3, [r4, #12]
 801eb76:	e7ad      	b.n	801ead4 <__sflush_r+0x1c>
 801eb78:	690f      	ldr	r7, [r1, #16]
 801eb7a:	2f00      	cmp	r7, #0
 801eb7c:	d0a9      	beq.n	801ead2 <__sflush_r+0x1a>
 801eb7e:	0793      	lsls	r3, r2, #30
 801eb80:	680e      	ldr	r6, [r1, #0]
 801eb82:	bf08      	it	eq
 801eb84:	694b      	ldreq	r3, [r1, #20]
 801eb86:	600f      	str	r7, [r1, #0]
 801eb88:	bf18      	it	ne
 801eb8a:	2300      	movne	r3, #0
 801eb8c:	eba6 0807 	sub.w	r8, r6, r7
 801eb90:	608b      	str	r3, [r1, #8]
 801eb92:	f1b8 0f00 	cmp.w	r8, #0
 801eb96:	dd9c      	ble.n	801ead2 <__sflush_r+0x1a>
 801eb98:	6a21      	ldr	r1, [r4, #32]
 801eb9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801eb9c:	4643      	mov	r3, r8
 801eb9e:	463a      	mov	r2, r7
 801eba0:	4628      	mov	r0, r5
 801eba2:	47b0      	blx	r6
 801eba4:	2800      	cmp	r0, #0
 801eba6:	dc06      	bgt.n	801ebb6 <__sflush_r+0xfe>
 801eba8:	89a3      	ldrh	r3, [r4, #12]
 801ebaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ebae:	81a3      	strh	r3, [r4, #12]
 801ebb0:	f04f 30ff 	mov.w	r0, #4294967295
 801ebb4:	e78e      	b.n	801ead4 <__sflush_r+0x1c>
 801ebb6:	4407      	add	r7, r0
 801ebb8:	eba8 0800 	sub.w	r8, r8, r0
 801ebbc:	e7e9      	b.n	801eb92 <__sflush_r+0xda>
 801ebbe:	bf00      	nop
 801ebc0:	20400001 	.word	0x20400001

0801ebc4 <_fflush_r>:
 801ebc4:	b538      	push	{r3, r4, r5, lr}
 801ebc6:	690b      	ldr	r3, [r1, #16]
 801ebc8:	4605      	mov	r5, r0
 801ebca:	460c      	mov	r4, r1
 801ebcc:	b913      	cbnz	r3, 801ebd4 <_fflush_r+0x10>
 801ebce:	2500      	movs	r5, #0
 801ebd0:	4628      	mov	r0, r5
 801ebd2:	bd38      	pop	{r3, r4, r5, pc}
 801ebd4:	b118      	cbz	r0, 801ebde <_fflush_r+0x1a>
 801ebd6:	6983      	ldr	r3, [r0, #24]
 801ebd8:	b90b      	cbnz	r3, 801ebde <_fflush_r+0x1a>
 801ebda:	f7fc f869 	bl	801acb0 <__sinit>
 801ebde:	4b14      	ldr	r3, [pc, #80]	; (801ec30 <_fflush_r+0x6c>)
 801ebe0:	429c      	cmp	r4, r3
 801ebe2:	d11b      	bne.n	801ec1c <_fflush_r+0x58>
 801ebe4:	686c      	ldr	r4, [r5, #4]
 801ebe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ebea:	2b00      	cmp	r3, #0
 801ebec:	d0ef      	beq.n	801ebce <_fflush_r+0xa>
 801ebee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801ebf0:	07d0      	lsls	r0, r2, #31
 801ebf2:	d404      	bmi.n	801ebfe <_fflush_r+0x3a>
 801ebf4:	0599      	lsls	r1, r3, #22
 801ebf6:	d402      	bmi.n	801ebfe <_fflush_r+0x3a>
 801ebf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ebfa:	f7fc fa39 	bl	801b070 <__retarget_lock_acquire_recursive>
 801ebfe:	4628      	mov	r0, r5
 801ec00:	4621      	mov	r1, r4
 801ec02:	f7ff ff59 	bl	801eab8 <__sflush_r>
 801ec06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801ec08:	07da      	lsls	r2, r3, #31
 801ec0a:	4605      	mov	r5, r0
 801ec0c:	d4e0      	bmi.n	801ebd0 <_fflush_r+0xc>
 801ec0e:	89a3      	ldrh	r3, [r4, #12]
 801ec10:	059b      	lsls	r3, r3, #22
 801ec12:	d4dd      	bmi.n	801ebd0 <_fflush_r+0xc>
 801ec14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ec16:	f7fc fa2d 	bl	801b074 <__retarget_lock_release_recursive>
 801ec1a:	e7d9      	b.n	801ebd0 <_fflush_r+0xc>
 801ec1c:	4b05      	ldr	r3, [pc, #20]	; (801ec34 <_fflush_r+0x70>)
 801ec1e:	429c      	cmp	r4, r3
 801ec20:	d101      	bne.n	801ec26 <_fflush_r+0x62>
 801ec22:	68ac      	ldr	r4, [r5, #8]
 801ec24:	e7df      	b.n	801ebe6 <_fflush_r+0x22>
 801ec26:	4b04      	ldr	r3, [pc, #16]	; (801ec38 <_fflush_r+0x74>)
 801ec28:	429c      	cmp	r4, r3
 801ec2a:	bf08      	it	eq
 801ec2c:	68ec      	ldreq	r4, [r5, #12]
 801ec2e:	e7da      	b.n	801ebe6 <_fflush_r+0x22>
 801ec30:	08022cb4 	.word	0x08022cb4
 801ec34:	08022cd4 	.word	0x08022cd4
 801ec38:	08022c94 	.word	0x08022c94

0801ec3c <fiprintf>:
 801ec3c:	b40e      	push	{r1, r2, r3}
 801ec3e:	b503      	push	{r0, r1, lr}
 801ec40:	4601      	mov	r1, r0
 801ec42:	ab03      	add	r3, sp, #12
 801ec44:	4805      	ldr	r0, [pc, #20]	; (801ec5c <fiprintf+0x20>)
 801ec46:	f853 2b04 	ldr.w	r2, [r3], #4
 801ec4a:	6800      	ldr	r0, [r0, #0]
 801ec4c:	9301      	str	r3, [sp, #4]
 801ec4e:	f001 fd4d 	bl	80206ec <_vfiprintf_r>
 801ec52:	b002      	add	sp, #8
 801ec54:	f85d eb04 	ldr.w	lr, [sp], #4
 801ec58:	b003      	add	sp, #12
 801ec5a:	4770      	bx	lr
 801ec5c:	200001fc 	.word	0x200001fc

0801ec60 <rshift>:
 801ec60:	6903      	ldr	r3, [r0, #16]
 801ec62:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801ec66:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ec6a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801ec6e:	f100 0414 	add.w	r4, r0, #20
 801ec72:	dd45      	ble.n	801ed00 <rshift+0xa0>
 801ec74:	f011 011f 	ands.w	r1, r1, #31
 801ec78:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801ec7c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801ec80:	d10c      	bne.n	801ec9c <rshift+0x3c>
 801ec82:	f100 0710 	add.w	r7, r0, #16
 801ec86:	4629      	mov	r1, r5
 801ec88:	42b1      	cmp	r1, r6
 801ec8a:	d334      	bcc.n	801ecf6 <rshift+0x96>
 801ec8c:	1a9b      	subs	r3, r3, r2
 801ec8e:	009b      	lsls	r3, r3, #2
 801ec90:	1eea      	subs	r2, r5, #3
 801ec92:	4296      	cmp	r6, r2
 801ec94:	bf38      	it	cc
 801ec96:	2300      	movcc	r3, #0
 801ec98:	4423      	add	r3, r4
 801ec9a:	e015      	b.n	801ecc8 <rshift+0x68>
 801ec9c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801eca0:	f1c1 0820 	rsb	r8, r1, #32
 801eca4:	40cf      	lsrs	r7, r1
 801eca6:	f105 0e04 	add.w	lr, r5, #4
 801ecaa:	46a1      	mov	r9, r4
 801ecac:	4576      	cmp	r6, lr
 801ecae:	46f4      	mov	ip, lr
 801ecb0:	d815      	bhi.n	801ecde <rshift+0x7e>
 801ecb2:	1a9b      	subs	r3, r3, r2
 801ecb4:	009a      	lsls	r2, r3, #2
 801ecb6:	3a04      	subs	r2, #4
 801ecb8:	3501      	adds	r5, #1
 801ecba:	42ae      	cmp	r6, r5
 801ecbc:	bf38      	it	cc
 801ecbe:	2200      	movcc	r2, #0
 801ecc0:	18a3      	adds	r3, r4, r2
 801ecc2:	50a7      	str	r7, [r4, r2]
 801ecc4:	b107      	cbz	r7, 801ecc8 <rshift+0x68>
 801ecc6:	3304      	adds	r3, #4
 801ecc8:	1b1a      	subs	r2, r3, r4
 801ecca:	42a3      	cmp	r3, r4
 801eccc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801ecd0:	bf08      	it	eq
 801ecd2:	2300      	moveq	r3, #0
 801ecd4:	6102      	str	r2, [r0, #16]
 801ecd6:	bf08      	it	eq
 801ecd8:	6143      	streq	r3, [r0, #20]
 801ecda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ecde:	f8dc c000 	ldr.w	ip, [ip]
 801ece2:	fa0c fc08 	lsl.w	ip, ip, r8
 801ece6:	ea4c 0707 	orr.w	r7, ip, r7
 801ecea:	f849 7b04 	str.w	r7, [r9], #4
 801ecee:	f85e 7b04 	ldr.w	r7, [lr], #4
 801ecf2:	40cf      	lsrs	r7, r1
 801ecf4:	e7da      	b.n	801ecac <rshift+0x4c>
 801ecf6:	f851 cb04 	ldr.w	ip, [r1], #4
 801ecfa:	f847 cf04 	str.w	ip, [r7, #4]!
 801ecfe:	e7c3      	b.n	801ec88 <rshift+0x28>
 801ed00:	4623      	mov	r3, r4
 801ed02:	e7e1      	b.n	801ecc8 <rshift+0x68>

0801ed04 <__hexdig_fun>:
 801ed04:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801ed08:	2b09      	cmp	r3, #9
 801ed0a:	d802      	bhi.n	801ed12 <__hexdig_fun+0xe>
 801ed0c:	3820      	subs	r0, #32
 801ed0e:	b2c0      	uxtb	r0, r0
 801ed10:	4770      	bx	lr
 801ed12:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801ed16:	2b05      	cmp	r3, #5
 801ed18:	d801      	bhi.n	801ed1e <__hexdig_fun+0x1a>
 801ed1a:	3847      	subs	r0, #71	; 0x47
 801ed1c:	e7f7      	b.n	801ed0e <__hexdig_fun+0xa>
 801ed1e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801ed22:	2b05      	cmp	r3, #5
 801ed24:	d801      	bhi.n	801ed2a <__hexdig_fun+0x26>
 801ed26:	3827      	subs	r0, #39	; 0x27
 801ed28:	e7f1      	b.n	801ed0e <__hexdig_fun+0xa>
 801ed2a:	2000      	movs	r0, #0
 801ed2c:	4770      	bx	lr
	...

0801ed30 <__gethex>:
 801ed30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ed34:	ed2d 8b02 	vpush	{d8}
 801ed38:	b089      	sub	sp, #36	; 0x24
 801ed3a:	ee08 0a10 	vmov	s16, r0
 801ed3e:	9304      	str	r3, [sp, #16]
 801ed40:	4bbc      	ldr	r3, [pc, #752]	; (801f034 <__gethex+0x304>)
 801ed42:	681b      	ldr	r3, [r3, #0]
 801ed44:	9301      	str	r3, [sp, #4]
 801ed46:	4618      	mov	r0, r3
 801ed48:	468b      	mov	fp, r1
 801ed4a:	4690      	mov	r8, r2
 801ed4c:	f7e1 fa5a 	bl	8000204 <strlen>
 801ed50:	9b01      	ldr	r3, [sp, #4]
 801ed52:	f8db 2000 	ldr.w	r2, [fp]
 801ed56:	4403      	add	r3, r0
 801ed58:	4682      	mov	sl, r0
 801ed5a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801ed5e:	9305      	str	r3, [sp, #20]
 801ed60:	1c93      	adds	r3, r2, #2
 801ed62:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801ed66:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801ed6a:	32fe      	adds	r2, #254	; 0xfe
 801ed6c:	18d1      	adds	r1, r2, r3
 801ed6e:	461f      	mov	r7, r3
 801ed70:	f813 0b01 	ldrb.w	r0, [r3], #1
 801ed74:	9100      	str	r1, [sp, #0]
 801ed76:	2830      	cmp	r0, #48	; 0x30
 801ed78:	d0f8      	beq.n	801ed6c <__gethex+0x3c>
 801ed7a:	f7ff ffc3 	bl	801ed04 <__hexdig_fun>
 801ed7e:	4604      	mov	r4, r0
 801ed80:	2800      	cmp	r0, #0
 801ed82:	d13a      	bne.n	801edfa <__gethex+0xca>
 801ed84:	9901      	ldr	r1, [sp, #4]
 801ed86:	4652      	mov	r2, sl
 801ed88:	4638      	mov	r0, r7
 801ed8a:	f7fd fd42 	bl	801c812 <strncmp>
 801ed8e:	4605      	mov	r5, r0
 801ed90:	2800      	cmp	r0, #0
 801ed92:	d168      	bne.n	801ee66 <__gethex+0x136>
 801ed94:	f817 000a 	ldrb.w	r0, [r7, sl]
 801ed98:	eb07 060a 	add.w	r6, r7, sl
 801ed9c:	f7ff ffb2 	bl	801ed04 <__hexdig_fun>
 801eda0:	2800      	cmp	r0, #0
 801eda2:	d062      	beq.n	801ee6a <__gethex+0x13a>
 801eda4:	4633      	mov	r3, r6
 801eda6:	7818      	ldrb	r0, [r3, #0]
 801eda8:	2830      	cmp	r0, #48	; 0x30
 801edaa:	461f      	mov	r7, r3
 801edac:	f103 0301 	add.w	r3, r3, #1
 801edb0:	d0f9      	beq.n	801eda6 <__gethex+0x76>
 801edb2:	f7ff ffa7 	bl	801ed04 <__hexdig_fun>
 801edb6:	2301      	movs	r3, #1
 801edb8:	fab0 f480 	clz	r4, r0
 801edbc:	0964      	lsrs	r4, r4, #5
 801edbe:	4635      	mov	r5, r6
 801edc0:	9300      	str	r3, [sp, #0]
 801edc2:	463a      	mov	r2, r7
 801edc4:	4616      	mov	r6, r2
 801edc6:	3201      	adds	r2, #1
 801edc8:	7830      	ldrb	r0, [r6, #0]
 801edca:	f7ff ff9b 	bl	801ed04 <__hexdig_fun>
 801edce:	2800      	cmp	r0, #0
 801edd0:	d1f8      	bne.n	801edc4 <__gethex+0x94>
 801edd2:	9901      	ldr	r1, [sp, #4]
 801edd4:	4652      	mov	r2, sl
 801edd6:	4630      	mov	r0, r6
 801edd8:	f7fd fd1b 	bl	801c812 <strncmp>
 801eddc:	b980      	cbnz	r0, 801ee00 <__gethex+0xd0>
 801edde:	b94d      	cbnz	r5, 801edf4 <__gethex+0xc4>
 801ede0:	eb06 050a 	add.w	r5, r6, sl
 801ede4:	462a      	mov	r2, r5
 801ede6:	4616      	mov	r6, r2
 801ede8:	3201      	adds	r2, #1
 801edea:	7830      	ldrb	r0, [r6, #0]
 801edec:	f7ff ff8a 	bl	801ed04 <__hexdig_fun>
 801edf0:	2800      	cmp	r0, #0
 801edf2:	d1f8      	bne.n	801ede6 <__gethex+0xb6>
 801edf4:	1bad      	subs	r5, r5, r6
 801edf6:	00ad      	lsls	r5, r5, #2
 801edf8:	e004      	b.n	801ee04 <__gethex+0xd4>
 801edfa:	2400      	movs	r4, #0
 801edfc:	4625      	mov	r5, r4
 801edfe:	e7e0      	b.n	801edc2 <__gethex+0x92>
 801ee00:	2d00      	cmp	r5, #0
 801ee02:	d1f7      	bne.n	801edf4 <__gethex+0xc4>
 801ee04:	7833      	ldrb	r3, [r6, #0]
 801ee06:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801ee0a:	2b50      	cmp	r3, #80	; 0x50
 801ee0c:	d13b      	bne.n	801ee86 <__gethex+0x156>
 801ee0e:	7873      	ldrb	r3, [r6, #1]
 801ee10:	2b2b      	cmp	r3, #43	; 0x2b
 801ee12:	d02c      	beq.n	801ee6e <__gethex+0x13e>
 801ee14:	2b2d      	cmp	r3, #45	; 0x2d
 801ee16:	d02e      	beq.n	801ee76 <__gethex+0x146>
 801ee18:	1c71      	adds	r1, r6, #1
 801ee1a:	f04f 0900 	mov.w	r9, #0
 801ee1e:	7808      	ldrb	r0, [r1, #0]
 801ee20:	f7ff ff70 	bl	801ed04 <__hexdig_fun>
 801ee24:	1e43      	subs	r3, r0, #1
 801ee26:	b2db      	uxtb	r3, r3
 801ee28:	2b18      	cmp	r3, #24
 801ee2a:	d82c      	bhi.n	801ee86 <__gethex+0x156>
 801ee2c:	f1a0 0210 	sub.w	r2, r0, #16
 801ee30:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801ee34:	f7ff ff66 	bl	801ed04 <__hexdig_fun>
 801ee38:	1e43      	subs	r3, r0, #1
 801ee3a:	b2db      	uxtb	r3, r3
 801ee3c:	2b18      	cmp	r3, #24
 801ee3e:	d91d      	bls.n	801ee7c <__gethex+0x14c>
 801ee40:	f1b9 0f00 	cmp.w	r9, #0
 801ee44:	d000      	beq.n	801ee48 <__gethex+0x118>
 801ee46:	4252      	negs	r2, r2
 801ee48:	4415      	add	r5, r2
 801ee4a:	f8cb 1000 	str.w	r1, [fp]
 801ee4e:	b1e4      	cbz	r4, 801ee8a <__gethex+0x15a>
 801ee50:	9b00      	ldr	r3, [sp, #0]
 801ee52:	2b00      	cmp	r3, #0
 801ee54:	bf14      	ite	ne
 801ee56:	2700      	movne	r7, #0
 801ee58:	2706      	moveq	r7, #6
 801ee5a:	4638      	mov	r0, r7
 801ee5c:	b009      	add	sp, #36	; 0x24
 801ee5e:	ecbd 8b02 	vpop	{d8}
 801ee62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee66:	463e      	mov	r6, r7
 801ee68:	4625      	mov	r5, r4
 801ee6a:	2401      	movs	r4, #1
 801ee6c:	e7ca      	b.n	801ee04 <__gethex+0xd4>
 801ee6e:	f04f 0900 	mov.w	r9, #0
 801ee72:	1cb1      	adds	r1, r6, #2
 801ee74:	e7d3      	b.n	801ee1e <__gethex+0xee>
 801ee76:	f04f 0901 	mov.w	r9, #1
 801ee7a:	e7fa      	b.n	801ee72 <__gethex+0x142>
 801ee7c:	230a      	movs	r3, #10
 801ee7e:	fb03 0202 	mla	r2, r3, r2, r0
 801ee82:	3a10      	subs	r2, #16
 801ee84:	e7d4      	b.n	801ee30 <__gethex+0x100>
 801ee86:	4631      	mov	r1, r6
 801ee88:	e7df      	b.n	801ee4a <__gethex+0x11a>
 801ee8a:	1bf3      	subs	r3, r6, r7
 801ee8c:	3b01      	subs	r3, #1
 801ee8e:	4621      	mov	r1, r4
 801ee90:	2b07      	cmp	r3, #7
 801ee92:	dc0b      	bgt.n	801eeac <__gethex+0x17c>
 801ee94:	ee18 0a10 	vmov	r0, s16
 801ee98:	f000 fbe0 	bl	801f65c <_Balloc>
 801ee9c:	4604      	mov	r4, r0
 801ee9e:	b940      	cbnz	r0, 801eeb2 <__gethex+0x182>
 801eea0:	4b65      	ldr	r3, [pc, #404]	; (801f038 <__gethex+0x308>)
 801eea2:	4602      	mov	r2, r0
 801eea4:	21de      	movs	r1, #222	; 0xde
 801eea6:	4865      	ldr	r0, [pc, #404]	; (801f03c <__gethex+0x30c>)
 801eea8:	f7fe ff4c 	bl	801dd44 <__assert_func>
 801eeac:	3101      	adds	r1, #1
 801eeae:	105b      	asrs	r3, r3, #1
 801eeb0:	e7ee      	b.n	801ee90 <__gethex+0x160>
 801eeb2:	f100 0914 	add.w	r9, r0, #20
 801eeb6:	f04f 0b00 	mov.w	fp, #0
 801eeba:	f1ca 0301 	rsb	r3, sl, #1
 801eebe:	f8cd 9008 	str.w	r9, [sp, #8]
 801eec2:	f8cd b000 	str.w	fp, [sp]
 801eec6:	9306      	str	r3, [sp, #24]
 801eec8:	42b7      	cmp	r7, r6
 801eeca:	d340      	bcc.n	801ef4e <__gethex+0x21e>
 801eecc:	9802      	ldr	r0, [sp, #8]
 801eece:	9b00      	ldr	r3, [sp, #0]
 801eed0:	f840 3b04 	str.w	r3, [r0], #4
 801eed4:	eba0 0009 	sub.w	r0, r0, r9
 801eed8:	1080      	asrs	r0, r0, #2
 801eeda:	0146      	lsls	r6, r0, #5
 801eedc:	6120      	str	r0, [r4, #16]
 801eede:	4618      	mov	r0, r3
 801eee0:	f000 fcb2 	bl	801f848 <__hi0bits>
 801eee4:	1a30      	subs	r0, r6, r0
 801eee6:	f8d8 6000 	ldr.w	r6, [r8]
 801eeea:	42b0      	cmp	r0, r6
 801eeec:	dd63      	ble.n	801efb6 <__gethex+0x286>
 801eeee:	1b87      	subs	r7, r0, r6
 801eef0:	4639      	mov	r1, r7
 801eef2:	4620      	mov	r0, r4
 801eef4:	f001 f84c 	bl	801ff90 <__any_on>
 801eef8:	4682      	mov	sl, r0
 801eefa:	b1a8      	cbz	r0, 801ef28 <__gethex+0x1f8>
 801eefc:	1e7b      	subs	r3, r7, #1
 801eefe:	1159      	asrs	r1, r3, #5
 801ef00:	f003 021f 	and.w	r2, r3, #31
 801ef04:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801ef08:	f04f 0a01 	mov.w	sl, #1
 801ef0c:	fa0a f202 	lsl.w	r2, sl, r2
 801ef10:	420a      	tst	r2, r1
 801ef12:	d009      	beq.n	801ef28 <__gethex+0x1f8>
 801ef14:	4553      	cmp	r3, sl
 801ef16:	dd05      	ble.n	801ef24 <__gethex+0x1f4>
 801ef18:	1eb9      	subs	r1, r7, #2
 801ef1a:	4620      	mov	r0, r4
 801ef1c:	f001 f838 	bl	801ff90 <__any_on>
 801ef20:	2800      	cmp	r0, #0
 801ef22:	d145      	bne.n	801efb0 <__gethex+0x280>
 801ef24:	f04f 0a02 	mov.w	sl, #2
 801ef28:	4639      	mov	r1, r7
 801ef2a:	4620      	mov	r0, r4
 801ef2c:	f7ff fe98 	bl	801ec60 <rshift>
 801ef30:	443d      	add	r5, r7
 801ef32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ef36:	42ab      	cmp	r3, r5
 801ef38:	da4c      	bge.n	801efd4 <__gethex+0x2a4>
 801ef3a:	ee18 0a10 	vmov	r0, s16
 801ef3e:	4621      	mov	r1, r4
 801ef40:	f000 fbcc 	bl	801f6dc <_Bfree>
 801ef44:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801ef46:	2300      	movs	r3, #0
 801ef48:	6013      	str	r3, [r2, #0]
 801ef4a:	27a3      	movs	r7, #163	; 0xa3
 801ef4c:	e785      	b.n	801ee5a <__gethex+0x12a>
 801ef4e:	1e73      	subs	r3, r6, #1
 801ef50:	9a05      	ldr	r2, [sp, #20]
 801ef52:	9303      	str	r3, [sp, #12]
 801ef54:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801ef58:	4293      	cmp	r3, r2
 801ef5a:	d019      	beq.n	801ef90 <__gethex+0x260>
 801ef5c:	f1bb 0f20 	cmp.w	fp, #32
 801ef60:	d107      	bne.n	801ef72 <__gethex+0x242>
 801ef62:	9b02      	ldr	r3, [sp, #8]
 801ef64:	9a00      	ldr	r2, [sp, #0]
 801ef66:	f843 2b04 	str.w	r2, [r3], #4
 801ef6a:	9302      	str	r3, [sp, #8]
 801ef6c:	2300      	movs	r3, #0
 801ef6e:	9300      	str	r3, [sp, #0]
 801ef70:	469b      	mov	fp, r3
 801ef72:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801ef76:	f7ff fec5 	bl	801ed04 <__hexdig_fun>
 801ef7a:	9b00      	ldr	r3, [sp, #0]
 801ef7c:	f000 000f 	and.w	r0, r0, #15
 801ef80:	fa00 f00b 	lsl.w	r0, r0, fp
 801ef84:	4303      	orrs	r3, r0
 801ef86:	9300      	str	r3, [sp, #0]
 801ef88:	f10b 0b04 	add.w	fp, fp, #4
 801ef8c:	9b03      	ldr	r3, [sp, #12]
 801ef8e:	e00d      	b.n	801efac <__gethex+0x27c>
 801ef90:	9b03      	ldr	r3, [sp, #12]
 801ef92:	9a06      	ldr	r2, [sp, #24]
 801ef94:	4413      	add	r3, r2
 801ef96:	42bb      	cmp	r3, r7
 801ef98:	d3e0      	bcc.n	801ef5c <__gethex+0x22c>
 801ef9a:	4618      	mov	r0, r3
 801ef9c:	9901      	ldr	r1, [sp, #4]
 801ef9e:	9307      	str	r3, [sp, #28]
 801efa0:	4652      	mov	r2, sl
 801efa2:	f7fd fc36 	bl	801c812 <strncmp>
 801efa6:	9b07      	ldr	r3, [sp, #28]
 801efa8:	2800      	cmp	r0, #0
 801efaa:	d1d7      	bne.n	801ef5c <__gethex+0x22c>
 801efac:	461e      	mov	r6, r3
 801efae:	e78b      	b.n	801eec8 <__gethex+0x198>
 801efb0:	f04f 0a03 	mov.w	sl, #3
 801efb4:	e7b8      	b.n	801ef28 <__gethex+0x1f8>
 801efb6:	da0a      	bge.n	801efce <__gethex+0x29e>
 801efb8:	1a37      	subs	r7, r6, r0
 801efba:	4621      	mov	r1, r4
 801efbc:	ee18 0a10 	vmov	r0, s16
 801efc0:	463a      	mov	r2, r7
 801efc2:	f000 fda7 	bl	801fb14 <__lshift>
 801efc6:	1bed      	subs	r5, r5, r7
 801efc8:	4604      	mov	r4, r0
 801efca:	f100 0914 	add.w	r9, r0, #20
 801efce:	f04f 0a00 	mov.w	sl, #0
 801efd2:	e7ae      	b.n	801ef32 <__gethex+0x202>
 801efd4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801efd8:	42a8      	cmp	r0, r5
 801efda:	dd72      	ble.n	801f0c2 <__gethex+0x392>
 801efdc:	1b45      	subs	r5, r0, r5
 801efde:	42ae      	cmp	r6, r5
 801efe0:	dc36      	bgt.n	801f050 <__gethex+0x320>
 801efe2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801efe6:	2b02      	cmp	r3, #2
 801efe8:	d02a      	beq.n	801f040 <__gethex+0x310>
 801efea:	2b03      	cmp	r3, #3
 801efec:	d02c      	beq.n	801f048 <__gethex+0x318>
 801efee:	2b01      	cmp	r3, #1
 801eff0:	d115      	bne.n	801f01e <__gethex+0x2ee>
 801eff2:	42ae      	cmp	r6, r5
 801eff4:	d113      	bne.n	801f01e <__gethex+0x2ee>
 801eff6:	2e01      	cmp	r6, #1
 801eff8:	d10b      	bne.n	801f012 <__gethex+0x2e2>
 801effa:	9a04      	ldr	r2, [sp, #16]
 801effc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801f000:	6013      	str	r3, [r2, #0]
 801f002:	2301      	movs	r3, #1
 801f004:	6123      	str	r3, [r4, #16]
 801f006:	f8c9 3000 	str.w	r3, [r9]
 801f00a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801f00c:	2762      	movs	r7, #98	; 0x62
 801f00e:	601c      	str	r4, [r3, #0]
 801f010:	e723      	b.n	801ee5a <__gethex+0x12a>
 801f012:	1e71      	subs	r1, r6, #1
 801f014:	4620      	mov	r0, r4
 801f016:	f000 ffbb 	bl	801ff90 <__any_on>
 801f01a:	2800      	cmp	r0, #0
 801f01c:	d1ed      	bne.n	801effa <__gethex+0x2ca>
 801f01e:	ee18 0a10 	vmov	r0, s16
 801f022:	4621      	mov	r1, r4
 801f024:	f000 fb5a 	bl	801f6dc <_Bfree>
 801f028:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801f02a:	2300      	movs	r3, #0
 801f02c:	6013      	str	r3, [r2, #0]
 801f02e:	2750      	movs	r7, #80	; 0x50
 801f030:	e713      	b.n	801ee5a <__gethex+0x12a>
 801f032:	bf00      	nop
 801f034:	08023018 	.word	0x08023018
 801f038:	08022f9c 	.word	0x08022f9c
 801f03c:	08022fad 	.word	0x08022fad
 801f040:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f042:	2b00      	cmp	r3, #0
 801f044:	d1eb      	bne.n	801f01e <__gethex+0x2ee>
 801f046:	e7d8      	b.n	801effa <__gethex+0x2ca>
 801f048:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f04a:	2b00      	cmp	r3, #0
 801f04c:	d1d5      	bne.n	801effa <__gethex+0x2ca>
 801f04e:	e7e6      	b.n	801f01e <__gethex+0x2ee>
 801f050:	1e6f      	subs	r7, r5, #1
 801f052:	f1ba 0f00 	cmp.w	sl, #0
 801f056:	d131      	bne.n	801f0bc <__gethex+0x38c>
 801f058:	b127      	cbz	r7, 801f064 <__gethex+0x334>
 801f05a:	4639      	mov	r1, r7
 801f05c:	4620      	mov	r0, r4
 801f05e:	f000 ff97 	bl	801ff90 <__any_on>
 801f062:	4682      	mov	sl, r0
 801f064:	117b      	asrs	r3, r7, #5
 801f066:	2101      	movs	r1, #1
 801f068:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801f06c:	f007 071f 	and.w	r7, r7, #31
 801f070:	fa01 f707 	lsl.w	r7, r1, r7
 801f074:	421f      	tst	r7, r3
 801f076:	4629      	mov	r1, r5
 801f078:	4620      	mov	r0, r4
 801f07a:	bf18      	it	ne
 801f07c:	f04a 0a02 	orrne.w	sl, sl, #2
 801f080:	1b76      	subs	r6, r6, r5
 801f082:	f7ff fded 	bl	801ec60 <rshift>
 801f086:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801f08a:	2702      	movs	r7, #2
 801f08c:	f1ba 0f00 	cmp.w	sl, #0
 801f090:	d048      	beq.n	801f124 <__gethex+0x3f4>
 801f092:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801f096:	2b02      	cmp	r3, #2
 801f098:	d015      	beq.n	801f0c6 <__gethex+0x396>
 801f09a:	2b03      	cmp	r3, #3
 801f09c:	d017      	beq.n	801f0ce <__gethex+0x39e>
 801f09e:	2b01      	cmp	r3, #1
 801f0a0:	d109      	bne.n	801f0b6 <__gethex+0x386>
 801f0a2:	f01a 0f02 	tst.w	sl, #2
 801f0a6:	d006      	beq.n	801f0b6 <__gethex+0x386>
 801f0a8:	f8d9 0000 	ldr.w	r0, [r9]
 801f0ac:	ea4a 0a00 	orr.w	sl, sl, r0
 801f0b0:	f01a 0f01 	tst.w	sl, #1
 801f0b4:	d10e      	bne.n	801f0d4 <__gethex+0x3a4>
 801f0b6:	f047 0710 	orr.w	r7, r7, #16
 801f0ba:	e033      	b.n	801f124 <__gethex+0x3f4>
 801f0bc:	f04f 0a01 	mov.w	sl, #1
 801f0c0:	e7d0      	b.n	801f064 <__gethex+0x334>
 801f0c2:	2701      	movs	r7, #1
 801f0c4:	e7e2      	b.n	801f08c <__gethex+0x35c>
 801f0c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f0c8:	f1c3 0301 	rsb	r3, r3, #1
 801f0cc:	9315      	str	r3, [sp, #84]	; 0x54
 801f0ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f0d0:	2b00      	cmp	r3, #0
 801f0d2:	d0f0      	beq.n	801f0b6 <__gethex+0x386>
 801f0d4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801f0d8:	f104 0314 	add.w	r3, r4, #20
 801f0dc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801f0e0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801f0e4:	f04f 0c00 	mov.w	ip, #0
 801f0e8:	4618      	mov	r0, r3
 801f0ea:	f853 2b04 	ldr.w	r2, [r3], #4
 801f0ee:	f1b2 3fff 	cmp.w	r2, #4294967295
 801f0f2:	d01c      	beq.n	801f12e <__gethex+0x3fe>
 801f0f4:	3201      	adds	r2, #1
 801f0f6:	6002      	str	r2, [r0, #0]
 801f0f8:	2f02      	cmp	r7, #2
 801f0fa:	f104 0314 	add.w	r3, r4, #20
 801f0fe:	d13f      	bne.n	801f180 <__gethex+0x450>
 801f100:	f8d8 2000 	ldr.w	r2, [r8]
 801f104:	3a01      	subs	r2, #1
 801f106:	42b2      	cmp	r2, r6
 801f108:	d10a      	bne.n	801f120 <__gethex+0x3f0>
 801f10a:	1171      	asrs	r1, r6, #5
 801f10c:	2201      	movs	r2, #1
 801f10e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801f112:	f006 061f 	and.w	r6, r6, #31
 801f116:	fa02 f606 	lsl.w	r6, r2, r6
 801f11a:	421e      	tst	r6, r3
 801f11c:	bf18      	it	ne
 801f11e:	4617      	movne	r7, r2
 801f120:	f047 0720 	orr.w	r7, r7, #32
 801f124:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801f126:	601c      	str	r4, [r3, #0]
 801f128:	9b04      	ldr	r3, [sp, #16]
 801f12a:	601d      	str	r5, [r3, #0]
 801f12c:	e695      	b.n	801ee5a <__gethex+0x12a>
 801f12e:	4299      	cmp	r1, r3
 801f130:	f843 cc04 	str.w	ip, [r3, #-4]
 801f134:	d8d8      	bhi.n	801f0e8 <__gethex+0x3b8>
 801f136:	68a3      	ldr	r3, [r4, #8]
 801f138:	459b      	cmp	fp, r3
 801f13a:	db19      	blt.n	801f170 <__gethex+0x440>
 801f13c:	6861      	ldr	r1, [r4, #4]
 801f13e:	ee18 0a10 	vmov	r0, s16
 801f142:	3101      	adds	r1, #1
 801f144:	f000 fa8a 	bl	801f65c <_Balloc>
 801f148:	4681      	mov	r9, r0
 801f14a:	b918      	cbnz	r0, 801f154 <__gethex+0x424>
 801f14c:	4b1a      	ldr	r3, [pc, #104]	; (801f1b8 <__gethex+0x488>)
 801f14e:	4602      	mov	r2, r0
 801f150:	2184      	movs	r1, #132	; 0x84
 801f152:	e6a8      	b.n	801eea6 <__gethex+0x176>
 801f154:	6922      	ldr	r2, [r4, #16]
 801f156:	3202      	adds	r2, #2
 801f158:	f104 010c 	add.w	r1, r4, #12
 801f15c:	0092      	lsls	r2, r2, #2
 801f15e:	300c      	adds	r0, #12
 801f160:	f7fb ff9a 	bl	801b098 <memcpy>
 801f164:	4621      	mov	r1, r4
 801f166:	ee18 0a10 	vmov	r0, s16
 801f16a:	f000 fab7 	bl	801f6dc <_Bfree>
 801f16e:	464c      	mov	r4, r9
 801f170:	6923      	ldr	r3, [r4, #16]
 801f172:	1c5a      	adds	r2, r3, #1
 801f174:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801f178:	6122      	str	r2, [r4, #16]
 801f17a:	2201      	movs	r2, #1
 801f17c:	615a      	str	r2, [r3, #20]
 801f17e:	e7bb      	b.n	801f0f8 <__gethex+0x3c8>
 801f180:	6922      	ldr	r2, [r4, #16]
 801f182:	455a      	cmp	r2, fp
 801f184:	dd0b      	ble.n	801f19e <__gethex+0x46e>
 801f186:	2101      	movs	r1, #1
 801f188:	4620      	mov	r0, r4
 801f18a:	f7ff fd69 	bl	801ec60 <rshift>
 801f18e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801f192:	3501      	adds	r5, #1
 801f194:	42ab      	cmp	r3, r5
 801f196:	f6ff aed0 	blt.w	801ef3a <__gethex+0x20a>
 801f19a:	2701      	movs	r7, #1
 801f19c:	e7c0      	b.n	801f120 <__gethex+0x3f0>
 801f19e:	f016 061f 	ands.w	r6, r6, #31
 801f1a2:	d0fa      	beq.n	801f19a <__gethex+0x46a>
 801f1a4:	449a      	add	sl, r3
 801f1a6:	f1c6 0620 	rsb	r6, r6, #32
 801f1aa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801f1ae:	f000 fb4b 	bl	801f848 <__hi0bits>
 801f1b2:	42b0      	cmp	r0, r6
 801f1b4:	dbe7      	blt.n	801f186 <__gethex+0x456>
 801f1b6:	e7f0      	b.n	801f19a <__gethex+0x46a>
 801f1b8:	08022f9c 	.word	0x08022f9c

0801f1bc <L_shift>:
 801f1bc:	f1c2 0208 	rsb	r2, r2, #8
 801f1c0:	0092      	lsls	r2, r2, #2
 801f1c2:	b570      	push	{r4, r5, r6, lr}
 801f1c4:	f1c2 0620 	rsb	r6, r2, #32
 801f1c8:	6843      	ldr	r3, [r0, #4]
 801f1ca:	6804      	ldr	r4, [r0, #0]
 801f1cc:	fa03 f506 	lsl.w	r5, r3, r6
 801f1d0:	432c      	orrs	r4, r5
 801f1d2:	40d3      	lsrs	r3, r2
 801f1d4:	6004      	str	r4, [r0, #0]
 801f1d6:	f840 3f04 	str.w	r3, [r0, #4]!
 801f1da:	4288      	cmp	r0, r1
 801f1dc:	d3f4      	bcc.n	801f1c8 <L_shift+0xc>
 801f1de:	bd70      	pop	{r4, r5, r6, pc}

0801f1e0 <__match>:
 801f1e0:	b530      	push	{r4, r5, lr}
 801f1e2:	6803      	ldr	r3, [r0, #0]
 801f1e4:	3301      	adds	r3, #1
 801f1e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f1ea:	b914      	cbnz	r4, 801f1f2 <__match+0x12>
 801f1ec:	6003      	str	r3, [r0, #0]
 801f1ee:	2001      	movs	r0, #1
 801f1f0:	bd30      	pop	{r4, r5, pc}
 801f1f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f1f6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801f1fa:	2d19      	cmp	r5, #25
 801f1fc:	bf98      	it	ls
 801f1fe:	3220      	addls	r2, #32
 801f200:	42a2      	cmp	r2, r4
 801f202:	d0f0      	beq.n	801f1e6 <__match+0x6>
 801f204:	2000      	movs	r0, #0
 801f206:	e7f3      	b.n	801f1f0 <__match+0x10>

0801f208 <__hexnan>:
 801f208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f20c:	680b      	ldr	r3, [r1, #0]
 801f20e:	6801      	ldr	r1, [r0, #0]
 801f210:	115e      	asrs	r6, r3, #5
 801f212:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801f216:	f013 031f 	ands.w	r3, r3, #31
 801f21a:	b087      	sub	sp, #28
 801f21c:	bf18      	it	ne
 801f21e:	3604      	addne	r6, #4
 801f220:	2500      	movs	r5, #0
 801f222:	1f37      	subs	r7, r6, #4
 801f224:	4682      	mov	sl, r0
 801f226:	4690      	mov	r8, r2
 801f228:	9301      	str	r3, [sp, #4]
 801f22a:	f846 5c04 	str.w	r5, [r6, #-4]
 801f22e:	46b9      	mov	r9, r7
 801f230:	463c      	mov	r4, r7
 801f232:	9502      	str	r5, [sp, #8]
 801f234:	46ab      	mov	fp, r5
 801f236:	784a      	ldrb	r2, [r1, #1]
 801f238:	1c4b      	adds	r3, r1, #1
 801f23a:	9303      	str	r3, [sp, #12]
 801f23c:	b342      	cbz	r2, 801f290 <__hexnan+0x88>
 801f23e:	4610      	mov	r0, r2
 801f240:	9105      	str	r1, [sp, #20]
 801f242:	9204      	str	r2, [sp, #16]
 801f244:	f7ff fd5e 	bl	801ed04 <__hexdig_fun>
 801f248:	2800      	cmp	r0, #0
 801f24a:	d14f      	bne.n	801f2ec <__hexnan+0xe4>
 801f24c:	9a04      	ldr	r2, [sp, #16]
 801f24e:	9905      	ldr	r1, [sp, #20]
 801f250:	2a20      	cmp	r2, #32
 801f252:	d818      	bhi.n	801f286 <__hexnan+0x7e>
 801f254:	9b02      	ldr	r3, [sp, #8]
 801f256:	459b      	cmp	fp, r3
 801f258:	dd13      	ble.n	801f282 <__hexnan+0x7a>
 801f25a:	454c      	cmp	r4, r9
 801f25c:	d206      	bcs.n	801f26c <__hexnan+0x64>
 801f25e:	2d07      	cmp	r5, #7
 801f260:	dc04      	bgt.n	801f26c <__hexnan+0x64>
 801f262:	462a      	mov	r2, r5
 801f264:	4649      	mov	r1, r9
 801f266:	4620      	mov	r0, r4
 801f268:	f7ff ffa8 	bl	801f1bc <L_shift>
 801f26c:	4544      	cmp	r4, r8
 801f26e:	d950      	bls.n	801f312 <__hexnan+0x10a>
 801f270:	2300      	movs	r3, #0
 801f272:	f1a4 0904 	sub.w	r9, r4, #4
 801f276:	f844 3c04 	str.w	r3, [r4, #-4]
 801f27a:	f8cd b008 	str.w	fp, [sp, #8]
 801f27e:	464c      	mov	r4, r9
 801f280:	461d      	mov	r5, r3
 801f282:	9903      	ldr	r1, [sp, #12]
 801f284:	e7d7      	b.n	801f236 <__hexnan+0x2e>
 801f286:	2a29      	cmp	r2, #41	; 0x29
 801f288:	d156      	bne.n	801f338 <__hexnan+0x130>
 801f28a:	3102      	adds	r1, #2
 801f28c:	f8ca 1000 	str.w	r1, [sl]
 801f290:	f1bb 0f00 	cmp.w	fp, #0
 801f294:	d050      	beq.n	801f338 <__hexnan+0x130>
 801f296:	454c      	cmp	r4, r9
 801f298:	d206      	bcs.n	801f2a8 <__hexnan+0xa0>
 801f29a:	2d07      	cmp	r5, #7
 801f29c:	dc04      	bgt.n	801f2a8 <__hexnan+0xa0>
 801f29e:	462a      	mov	r2, r5
 801f2a0:	4649      	mov	r1, r9
 801f2a2:	4620      	mov	r0, r4
 801f2a4:	f7ff ff8a 	bl	801f1bc <L_shift>
 801f2a8:	4544      	cmp	r4, r8
 801f2aa:	d934      	bls.n	801f316 <__hexnan+0x10e>
 801f2ac:	f1a8 0204 	sub.w	r2, r8, #4
 801f2b0:	4623      	mov	r3, r4
 801f2b2:	f853 1b04 	ldr.w	r1, [r3], #4
 801f2b6:	f842 1f04 	str.w	r1, [r2, #4]!
 801f2ba:	429f      	cmp	r7, r3
 801f2bc:	d2f9      	bcs.n	801f2b2 <__hexnan+0xaa>
 801f2be:	1b3b      	subs	r3, r7, r4
 801f2c0:	f023 0303 	bic.w	r3, r3, #3
 801f2c4:	3304      	adds	r3, #4
 801f2c6:	3401      	adds	r4, #1
 801f2c8:	3e03      	subs	r6, #3
 801f2ca:	42b4      	cmp	r4, r6
 801f2cc:	bf88      	it	hi
 801f2ce:	2304      	movhi	r3, #4
 801f2d0:	4443      	add	r3, r8
 801f2d2:	2200      	movs	r2, #0
 801f2d4:	f843 2b04 	str.w	r2, [r3], #4
 801f2d8:	429f      	cmp	r7, r3
 801f2da:	d2fb      	bcs.n	801f2d4 <__hexnan+0xcc>
 801f2dc:	683b      	ldr	r3, [r7, #0]
 801f2de:	b91b      	cbnz	r3, 801f2e8 <__hexnan+0xe0>
 801f2e0:	4547      	cmp	r7, r8
 801f2e2:	d127      	bne.n	801f334 <__hexnan+0x12c>
 801f2e4:	2301      	movs	r3, #1
 801f2e6:	603b      	str	r3, [r7, #0]
 801f2e8:	2005      	movs	r0, #5
 801f2ea:	e026      	b.n	801f33a <__hexnan+0x132>
 801f2ec:	3501      	adds	r5, #1
 801f2ee:	2d08      	cmp	r5, #8
 801f2f0:	f10b 0b01 	add.w	fp, fp, #1
 801f2f4:	dd06      	ble.n	801f304 <__hexnan+0xfc>
 801f2f6:	4544      	cmp	r4, r8
 801f2f8:	d9c3      	bls.n	801f282 <__hexnan+0x7a>
 801f2fa:	2300      	movs	r3, #0
 801f2fc:	f844 3c04 	str.w	r3, [r4, #-4]
 801f300:	2501      	movs	r5, #1
 801f302:	3c04      	subs	r4, #4
 801f304:	6822      	ldr	r2, [r4, #0]
 801f306:	f000 000f 	and.w	r0, r0, #15
 801f30a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801f30e:	6022      	str	r2, [r4, #0]
 801f310:	e7b7      	b.n	801f282 <__hexnan+0x7a>
 801f312:	2508      	movs	r5, #8
 801f314:	e7b5      	b.n	801f282 <__hexnan+0x7a>
 801f316:	9b01      	ldr	r3, [sp, #4]
 801f318:	2b00      	cmp	r3, #0
 801f31a:	d0df      	beq.n	801f2dc <__hexnan+0xd4>
 801f31c:	f04f 32ff 	mov.w	r2, #4294967295
 801f320:	f1c3 0320 	rsb	r3, r3, #32
 801f324:	fa22 f303 	lsr.w	r3, r2, r3
 801f328:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801f32c:	401a      	ands	r2, r3
 801f32e:	f846 2c04 	str.w	r2, [r6, #-4]
 801f332:	e7d3      	b.n	801f2dc <__hexnan+0xd4>
 801f334:	3f04      	subs	r7, #4
 801f336:	e7d1      	b.n	801f2dc <__hexnan+0xd4>
 801f338:	2004      	movs	r0, #4
 801f33a:	b007      	add	sp, #28
 801f33c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801f340 <_findenv_r>:
 801f340:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f344:	4607      	mov	r7, r0
 801f346:	4689      	mov	r9, r1
 801f348:	4616      	mov	r6, r2
 801f34a:	f001 fcdf 	bl	8020d0c <__env_lock>
 801f34e:	4b18      	ldr	r3, [pc, #96]	; (801f3b0 <_findenv_r+0x70>)
 801f350:	681c      	ldr	r4, [r3, #0]
 801f352:	469a      	mov	sl, r3
 801f354:	b134      	cbz	r4, 801f364 <_findenv_r+0x24>
 801f356:	464b      	mov	r3, r9
 801f358:	4698      	mov	r8, r3
 801f35a:	f813 1b01 	ldrb.w	r1, [r3], #1
 801f35e:	b139      	cbz	r1, 801f370 <_findenv_r+0x30>
 801f360:	293d      	cmp	r1, #61	; 0x3d
 801f362:	d1f9      	bne.n	801f358 <_findenv_r+0x18>
 801f364:	4638      	mov	r0, r7
 801f366:	f001 fcd7 	bl	8020d18 <__env_unlock>
 801f36a:	2000      	movs	r0, #0
 801f36c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f370:	eba8 0809 	sub.w	r8, r8, r9
 801f374:	46a3      	mov	fp, r4
 801f376:	f854 0b04 	ldr.w	r0, [r4], #4
 801f37a:	2800      	cmp	r0, #0
 801f37c:	d0f2      	beq.n	801f364 <_findenv_r+0x24>
 801f37e:	4642      	mov	r2, r8
 801f380:	4649      	mov	r1, r9
 801f382:	f7fd fa46 	bl	801c812 <strncmp>
 801f386:	2800      	cmp	r0, #0
 801f388:	d1f4      	bne.n	801f374 <_findenv_r+0x34>
 801f38a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801f38e:	eb03 0508 	add.w	r5, r3, r8
 801f392:	f813 3008 	ldrb.w	r3, [r3, r8]
 801f396:	2b3d      	cmp	r3, #61	; 0x3d
 801f398:	d1ec      	bne.n	801f374 <_findenv_r+0x34>
 801f39a:	f8da 3000 	ldr.w	r3, [sl]
 801f39e:	ebab 0303 	sub.w	r3, fp, r3
 801f3a2:	109b      	asrs	r3, r3, #2
 801f3a4:	4638      	mov	r0, r7
 801f3a6:	6033      	str	r3, [r6, #0]
 801f3a8:	f001 fcb6 	bl	8020d18 <__env_unlock>
 801f3ac:	1c68      	adds	r0, r5, #1
 801f3ae:	e7dd      	b.n	801f36c <_findenv_r+0x2c>
 801f3b0:	20000000 	.word	0x20000000

0801f3b4 <_getenv_r>:
 801f3b4:	b507      	push	{r0, r1, r2, lr}
 801f3b6:	aa01      	add	r2, sp, #4
 801f3b8:	f7ff ffc2 	bl	801f340 <_findenv_r>
 801f3bc:	b003      	add	sp, #12
 801f3be:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0801f3c4 <__gettzinfo>:
 801f3c4:	4800      	ldr	r0, [pc, #0]	; (801f3c8 <__gettzinfo+0x4>)
 801f3c6:	4770      	bx	lr
 801f3c8:	20000268 	.word	0x20000268

0801f3cc <gmtime_r>:
 801f3cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f3d0:	e9d0 6700 	ldrd	r6, r7, [r0]
 801f3d4:	460c      	mov	r4, r1
 801f3d6:	4a51      	ldr	r2, [pc, #324]	; (801f51c <gmtime_r+0x150>)
 801f3d8:	2300      	movs	r3, #0
 801f3da:	4630      	mov	r0, r6
 801f3dc:	4639      	mov	r1, r7
 801f3de:	f7e1 fc73 	bl	8000cc8 <__aeabi_ldivmod>
 801f3e2:	4639      	mov	r1, r7
 801f3e4:	4605      	mov	r5, r0
 801f3e6:	4a4d      	ldr	r2, [pc, #308]	; (801f51c <gmtime_r+0x150>)
 801f3e8:	4630      	mov	r0, r6
 801f3ea:	2300      	movs	r3, #0
 801f3ec:	f7e1 fc6c 	bl	8000cc8 <__aeabi_ldivmod>
 801f3f0:	2a00      	cmp	r2, #0
 801f3f2:	bfbc      	itt	lt
 801f3f4:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 801f3f8:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 801f3fc:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801f400:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 801f404:	fbb2 f3f1 	udiv	r3, r2, r1
 801f408:	fb01 2213 	mls	r2, r1, r3, r2
 801f40c:	f04f 013c 	mov.w	r1, #60	; 0x3c
 801f410:	bfac      	ite	ge
 801f412:	f600 206c 	addwge	r0, r0, #2668	; 0xa6c
 801f416:	f600 206b 	addwlt	r0, r0, #2667	; 0xa6b
 801f41a:	60a3      	str	r3, [r4, #8]
 801f41c:	fbb2 f3f1 	udiv	r3, r2, r1
 801f420:	fb01 2213 	mls	r2, r1, r3, r2
 801f424:	6063      	str	r3, [r4, #4]
 801f426:	6022      	str	r2, [r4, #0]
 801f428:	1cc3      	adds	r3, r0, #3
 801f42a:	2207      	movs	r2, #7
 801f42c:	fb93 f2f2 	sdiv	r2, r3, r2
 801f430:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801f434:	1a9b      	subs	r3, r3, r2
 801f436:	bf48      	it	mi
 801f438:	3307      	addmi	r3, #7
 801f43a:	2800      	cmp	r0, #0
 801f43c:	61a3      	str	r3, [r4, #24]
 801f43e:	bfb8      	it	lt
 801f440:	f5a0 330e 	sublt.w	r3, r0, #145408	; 0x23800
 801f444:	4936      	ldr	r1, [pc, #216]	; (801f520 <gmtime_r+0x154>)
 801f446:	bfae      	itee	ge
 801f448:	fb90 f1f1 	sdivge	r1, r0, r1
 801f44c:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 801f450:	fb93 f1f1 	sdivlt	r1, r3, r1
 801f454:	4b33      	ldr	r3, [pc, #204]	; (801f524 <gmtime_r+0x158>)
 801f456:	fb03 0001 	mla	r0, r3, r1, r0
 801f45a:	f648 62ac 	movw	r2, #36524	; 0x8eac
 801f45e:	fbb0 f2f2 	udiv	r2, r0, r2
 801f462:	4402      	add	r2, r0
 801f464:	f240 5cb4 	movw	ip, #1460	; 0x5b4
 801f468:	fbb0 f3fc 	udiv	r3, r0, ip
 801f46c:	1ad2      	subs	r2, r2, r3
 801f46e:	f240 176d 	movw	r7, #365	; 0x16d
 801f472:	4b2d      	ldr	r3, [pc, #180]	; (801f528 <gmtime_r+0x15c>)
 801f474:	fbb0 f3f3 	udiv	r3, r0, r3
 801f478:	2664      	movs	r6, #100	; 0x64
 801f47a:	1ad3      	subs	r3, r2, r3
 801f47c:	fbb3 f5f7 	udiv	r5, r3, r7
 801f480:	fbb3 f3fc 	udiv	r3, r3, ip
 801f484:	fbb5 f2f6 	udiv	r2, r5, r6
 801f488:	1ad3      	subs	r3, r2, r3
 801f48a:	4403      	add	r3, r0
 801f48c:	fb07 3315 	mls	r3, r7, r5, r3
 801f490:	2099      	movs	r0, #153	; 0x99
 801f492:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 801f496:	f10c 0c02 	add.w	ip, ip, #2
 801f49a:	f103 0e01 	add.w	lr, r3, #1
 801f49e:	fbbc f7f0 	udiv	r7, ip, r0
 801f4a2:	4378      	muls	r0, r7
 801f4a4:	3002      	adds	r0, #2
 801f4a6:	f04f 0805 	mov.w	r8, #5
 801f4aa:	fbb0 f0f8 	udiv	r0, r0, r8
 801f4ae:	ebae 0000 	sub.w	r0, lr, r0
 801f4b2:	f240 5ef9 	movw	lr, #1529	; 0x5f9
 801f4b6:	45f4      	cmp	ip, lr
 801f4b8:	bf94      	ite	ls
 801f4ba:	f04f 0c02 	movls.w	ip, #2
 801f4be:	f06f 0c09 	mvnhi.w	ip, #9
 801f4c2:	4467      	add	r7, ip
 801f4c4:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 801f4c8:	fb0c 5101 	mla	r1, ip, r1, r5
 801f4cc:	2f01      	cmp	r7, #1
 801f4ce:	bf98      	it	ls
 801f4d0:	3101      	addls	r1, #1
 801f4d2:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 801f4d6:	d30c      	bcc.n	801f4f2 <gmtime_r+0x126>
 801f4d8:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 801f4dc:	61e3      	str	r3, [r4, #28]
 801f4de:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 801f4e2:	2300      	movs	r3, #0
 801f4e4:	60e0      	str	r0, [r4, #12]
 801f4e6:	e9c4 7104 	strd	r7, r1, [r4, #16]
 801f4ea:	6223      	str	r3, [r4, #32]
 801f4ec:	4620      	mov	r0, r4
 801f4ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f4f2:	f015 0f03 	tst.w	r5, #3
 801f4f6:	d102      	bne.n	801f4fe <gmtime_r+0x132>
 801f4f8:	fb06 5212 	mls	r2, r6, r2, r5
 801f4fc:	b95a      	cbnz	r2, 801f516 <gmtime_r+0x14a>
 801f4fe:	f44f 76c8 	mov.w	r6, #400	; 0x190
 801f502:	fbb5 f2f6 	udiv	r2, r5, r6
 801f506:	fb06 5212 	mls	r2, r6, r2, r5
 801f50a:	fab2 f282 	clz	r2, r2
 801f50e:	0952      	lsrs	r2, r2, #5
 801f510:	333b      	adds	r3, #59	; 0x3b
 801f512:	4413      	add	r3, r2
 801f514:	e7e2      	b.n	801f4dc <gmtime_r+0x110>
 801f516:	2201      	movs	r2, #1
 801f518:	e7fa      	b.n	801f510 <gmtime_r+0x144>
 801f51a:	bf00      	nop
 801f51c:	00015180 	.word	0x00015180
 801f520:	00023ab1 	.word	0x00023ab1
 801f524:	fffdc54f 	.word	0xfffdc54f
 801f528:	00023ab0 	.word	0x00023ab0

0801f52c <_localeconv_r>:
 801f52c:	4800      	ldr	r0, [pc, #0]	; (801f530 <_localeconv_r+0x4>)
 801f52e:	4770      	bx	lr
 801f530:	200003b4 	.word	0x200003b4

0801f534 <_lseek_r>:
 801f534:	b538      	push	{r3, r4, r5, lr}
 801f536:	4d07      	ldr	r5, [pc, #28]	; (801f554 <_lseek_r+0x20>)
 801f538:	4604      	mov	r4, r0
 801f53a:	4608      	mov	r0, r1
 801f53c:	4611      	mov	r1, r2
 801f53e:	2200      	movs	r2, #0
 801f540:	602a      	str	r2, [r5, #0]
 801f542:	461a      	mov	r2, r3
 801f544:	f7e3 ff5c 	bl	8003400 <_lseek>
 801f548:	1c43      	adds	r3, r0, #1
 801f54a:	d102      	bne.n	801f552 <_lseek_r+0x1e>
 801f54c:	682b      	ldr	r3, [r5, #0]
 801f54e:	b103      	cbz	r3, 801f552 <_lseek_r+0x1e>
 801f550:	6023      	str	r3, [r4, #0]
 801f552:	bd38      	pop	{r3, r4, r5, pc}
 801f554:	20008fd4 	.word	0x20008fd4

0801f558 <__swhatbuf_r>:
 801f558:	b570      	push	{r4, r5, r6, lr}
 801f55a:	460e      	mov	r6, r1
 801f55c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f560:	2900      	cmp	r1, #0
 801f562:	b096      	sub	sp, #88	; 0x58
 801f564:	4614      	mov	r4, r2
 801f566:	461d      	mov	r5, r3
 801f568:	da07      	bge.n	801f57a <__swhatbuf_r+0x22>
 801f56a:	2300      	movs	r3, #0
 801f56c:	602b      	str	r3, [r5, #0]
 801f56e:	89b3      	ldrh	r3, [r6, #12]
 801f570:	061a      	lsls	r2, r3, #24
 801f572:	d410      	bmi.n	801f596 <__swhatbuf_r+0x3e>
 801f574:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801f578:	e00e      	b.n	801f598 <__swhatbuf_r+0x40>
 801f57a:	466a      	mov	r2, sp
 801f57c:	f001 fbd2 	bl	8020d24 <_fstat_r>
 801f580:	2800      	cmp	r0, #0
 801f582:	dbf2      	blt.n	801f56a <__swhatbuf_r+0x12>
 801f584:	9a01      	ldr	r2, [sp, #4]
 801f586:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801f58a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801f58e:	425a      	negs	r2, r3
 801f590:	415a      	adcs	r2, r3
 801f592:	602a      	str	r2, [r5, #0]
 801f594:	e7ee      	b.n	801f574 <__swhatbuf_r+0x1c>
 801f596:	2340      	movs	r3, #64	; 0x40
 801f598:	2000      	movs	r0, #0
 801f59a:	6023      	str	r3, [r4, #0]
 801f59c:	b016      	add	sp, #88	; 0x58
 801f59e:	bd70      	pop	{r4, r5, r6, pc}

0801f5a0 <__smakebuf_r>:
 801f5a0:	898b      	ldrh	r3, [r1, #12]
 801f5a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801f5a4:	079d      	lsls	r5, r3, #30
 801f5a6:	4606      	mov	r6, r0
 801f5a8:	460c      	mov	r4, r1
 801f5aa:	d507      	bpl.n	801f5bc <__smakebuf_r+0x1c>
 801f5ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801f5b0:	6023      	str	r3, [r4, #0]
 801f5b2:	6123      	str	r3, [r4, #16]
 801f5b4:	2301      	movs	r3, #1
 801f5b6:	6163      	str	r3, [r4, #20]
 801f5b8:	b002      	add	sp, #8
 801f5ba:	bd70      	pop	{r4, r5, r6, pc}
 801f5bc:	ab01      	add	r3, sp, #4
 801f5be:	466a      	mov	r2, sp
 801f5c0:	f7ff ffca 	bl	801f558 <__swhatbuf_r>
 801f5c4:	9900      	ldr	r1, [sp, #0]
 801f5c6:	4605      	mov	r5, r0
 801f5c8:	4630      	mov	r0, r6
 801f5ca:	f7fc f863 	bl	801b694 <_malloc_r>
 801f5ce:	b948      	cbnz	r0, 801f5e4 <__smakebuf_r+0x44>
 801f5d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f5d4:	059a      	lsls	r2, r3, #22
 801f5d6:	d4ef      	bmi.n	801f5b8 <__smakebuf_r+0x18>
 801f5d8:	f023 0303 	bic.w	r3, r3, #3
 801f5dc:	f043 0302 	orr.w	r3, r3, #2
 801f5e0:	81a3      	strh	r3, [r4, #12]
 801f5e2:	e7e3      	b.n	801f5ac <__smakebuf_r+0xc>
 801f5e4:	4b0d      	ldr	r3, [pc, #52]	; (801f61c <__smakebuf_r+0x7c>)
 801f5e6:	62b3      	str	r3, [r6, #40]	; 0x28
 801f5e8:	89a3      	ldrh	r3, [r4, #12]
 801f5ea:	6020      	str	r0, [r4, #0]
 801f5ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801f5f0:	81a3      	strh	r3, [r4, #12]
 801f5f2:	9b00      	ldr	r3, [sp, #0]
 801f5f4:	6163      	str	r3, [r4, #20]
 801f5f6:	9b01      	ldr	r3, [sp, #4]
 801f5f8:	6120      	str	r0, [r4, #16]
 801f5fa:	b15b      	cbz	r3, 801f614 <__smakebuf_r+0x74>
 801f5fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f600:	4630      	mov	r0, r6
 801f602:	f001 fba1 	bl	8020d48 <_isatty_r>
 801f606:	b128      	cbz	r0, 801f614 <__smakebuf_r+0x74>
 801f608:	89a3      	ldrh	r3, [r4, #12]
 801f60a:	f023 0303 	bic.w	r3, r3, #3
 801f60e:	f043 0301 	orr.w	r3, r3, #1
 801f612:	81a3      	strh	r3, [r4, #12]
 801f614:	89a0      	ldrh	r0, [r4, #12]
 801f616:	4305      	orrs	r5, r0
 801f618:	81a5      	strh	r5, [r4, #12]
 801f61a:	e7cd      	b.n	801f5b8 <__smakebuf_r+0x18>
 801f61c:	0801ac49 	.word	0x0801ac49

0801f620 <__ascii_mbtowc>:
 801f620:	b082      	sub	sp, #8
 801f622:	b901      	cbnz	r1, 801f626 <__ascii_mbtowc+0x6>
 801f624:	a901      	add	r1, sp, #4
 801f626:	b142      	cbz	r2, 801f63a <__ascii_mbtowc+0x1a>
 801f628:	b14b      	cbz	r3, 801f63e <__ascii_mbtowc+0x1e>
 801f62a:	7813      	ldrb	r3, [r2, #0]
 801f62c:	600b      	str	r3, [r1, #0]
 801f62e:	7812      	ldrb	r2, [r2, #0]
 801f630:	1e10      	subs	r0, r2, #0
 801f632:	bf18      	it	ne
 801f634:	2001      	movne	r0, #1
 801f636:	b002      	add	sp, #8
 801f638:	4770      	bx	lr
 801f63a:	4610      	mov	r0, r2
 801f63c:	e7fb      	b.n	801f636 <__ascii_mbtowc+0x16>
 801f63e:	f06f 0001 	mvn.w	r0, #1
 801f642:	e7f8      	b.n	801f636 <__ascii_mbtowc+0x16>

0801f644 <__malloc_lock>:
 801f644:	4801      	ldr	r0, [pc, #4]	; (801f64c <__malloc_lock+0x8>)
 801f646:	f7fb bd13 	b.w	801b070 <__retarget_lock_acquire_recursive>
 801f64a:	bf00      	nop
 801f64c:	20008fcc 	.word	0x20008fcc

0801f650 <__malloc_unlock>:
 801f650:	4801      	ldr	r0, [pc, #4]	; (801f658 <__malloc_unlock+0x8>)
 801f652:	f7fb bd0f 	b.w	801b074 <__retarget_lock_release_recursive>
 801f656:	bf00      	nop
 801f658:	20008fcc 	.word	0x20008fcc

0801f65c <_Balloc>:
 801f65c:	b570      	push	{r4, r5, r6, lr}
 801f65e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801f660:	4604      	mov	r4, r0
 801f662:	460d      	mov	r5, r1
 801f664:	b976      	cbnz	r6, 801f684 <_Balloc+0x28>
 801f666:	2010      	movs	r0, #16
 801f668:	f7fb fd06 	bl	801b078 <malloc>
 801f66c:	4602      	mov	r2, r0
 801f66e:	6260      	str	r0, [r4, #36]	; 0x24
 801f670:	b920      	cbnz	r0, 801f67c <_Balloc+0x20>
 801f672:	4b18      	ldr	r3, [pc, #96]	; (801f6d4 <_Balloc+0x78>)
 801f674:	4818      	ldr	r0, [pc, #96]	; (801f6d8 <_Balloc+0x7c>)
 801f676:	2166      	movs	r1, #102	; 0x66
 801f678:	f7fe fb64 	bl	801dd44 <__assert_func>
 801f67c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801f680:	6006      	str	r6, [r0, #0]
 801f682:	60c6      	str	r6, [r0, #12]
 801f684:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801f686:	68f3      	ldr	r3, [r6, #12]
 801f688:	b183      	cbz	r3, 801f6ac <_Balloc+0x50>
 801f68a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801f68c:	68db      	ldr	r3, [r3, #12]
 801f68e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801f692:	b9b8      	cbnz	r0, 801f6c4 <_Balloc+0x68>
 801f694:	2101      	movs	r1, #1
 801f696:	fa01 f605 	lsl.w	r6, r1, r5
 801f69a:	1d72      	adds	r2, r6, #5
 801f69c:	0092      	lsls	r2, r2, #2
 801f69e:	4620      	mov	r0, r4
 801f6a0:	f000 fc97 	bl	801ffd2 <_calloc_r>
 801f6a4:	b160      	cbz	r0, 801f6c0 <_Balloc+0x64>
 801f6a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801f6aa:	e00e      	b.n	801f6ca <_Balloc+0x6e>
 801f6ac:	2221      	movs	r2, #33	; 0x21
 801f6ae:	2104      	movs	r1, #4
 801f6b0:	4620      	mov	r0, r4
 801f6b2:	f000 fc8e 	bl	801ffd2 <_calloc_r>
 801f6b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801f6b8:	60f0      	str	r0, [r6, #12]
 801f6ba:	68db      	ldr	r3, [r3, #12]
 801f6bc:	2b00      	cmp	r3, #0
 801f6be:	d1e4      	bne.n	801f68a <_Balloc+0x2e>
 801f6c0:	2000      	movs	r0, #0
 801f6c2:	bd70      	pop	{r4, r5, r6, pc}
 801f6c4:	6802      	ldr	r2, [r0, #0]
 801f6c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801f6ca:	2300      	movs	r3, #0
 801f6cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801f6d0:	e7f7      	b.n	801f6c2 <_Balloc+0x66>
 801f6d2:	bf00      	nop
 801f6d4:	08022cf8 	.word	0x08022cf8
 801f6d8:	0802302c 	.word	0x0802302c

0801f6dc <_Bfree>:
 801f6dc:	b570      	push	{r4, r5, r6, lr}
 801f6de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801f6e0:	4605      	mov	r5, r0
 801f6e2:	460c      	mov	r4, r1
 801f6e4:	b976      	cbnz	r6, 801f704 <_Bfree+0x28>
 801f6e6:	2010      	movs	r0, #16
 801f6e8:	f7fb fcc6 	bl	801b078 <malloc>
 801f6ec:	4602      	mov	r2, r0
 801f6ee:	6268      	str	r0, [r5, #36]	; 0x24
 801f6f0:	b920      	cbnz	r0, 801f6fc <_Bfree+0x20>
 801f6f2:	4b09      	ldr	r3, [pc, #36]	; (801f718 <_Bfree+0x3c>)
 801f6f4:	4809      	ldr	r0, [pc, #36]	; (801f71c <_Bfree+0x40>)
 801f6f6:	218a      	movs	r1, #138	; 0x8a
 801f6f8:	f7fe fb24 	bl	801dd44 <__assert_func>
 801f6fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801f700:	6006      	str	r6, [r0, #0]
 801f702:	60c6      	str	r6, [r0, #12]
 801f704:	b13c      	cbz	r4, 801f716 <_Bfree+0x3a>
 801f706:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801f708:	6862      	ldr	r2, [r4, #4]
 801f70a:	68db      	ldr	r3, [r3, #12]
 801f70c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801f710:	6021      	str	r1, [r4, #0]
 801f712:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801f716:	bd70      	pop	{r4, r5, r6, pc}
 801f718:	08022cf8 	.word	0x08022cf8
 801f71c:	0802302c 	.word	0x0802302c

0801f720 <__multadd>:
 801f720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f724:	690e      	ldr	r6, [r1, #16]
 801f726:	4607      	mov	r7, r0
 801f728:	4698      	mov	r8, r3
 801f72a:	460c      	mov	r4, r1
 801f72c:	f101 0014 	add.w	r0, r1, #20
 801f730:	2300      	movs	r3, #0
 801f732:	6805      	ldr	r5, [r0, #0]
 801f734:	b2a9      	uxth	r1, r5
 801f736:	fb02 8101 	mla	r1, r2, r1, r8
 801f73a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801f73e:	0c2d      	lsrs	r5, r5, #16
 801f740:	fb02 c505 	mla	r5, r2, r5, ip
 801f744:	b289      	uxth	r1, r1
 801f746:	3301      	adds	r3, #1
 801f748:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801f74c:	429e      	cmp	r6, r3
 801f74e:	f840 1b04 	str.w	r1, [r0], #4
 801f752:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801f756:	dcec      	bgt.n	801f732 <__multadd+0x12>
 801f758:	f1b8 0f00 	cmp.w	r8, #0
 801f75c:	d022      	beq.n	801f7a4 <__multadd+0x84>
 801f75e:	68a3      	ldr	r3, [r4, #8]
 801f760:	42b3      	cmp	r3, r6
 801f762:	dc19      	bgt.n	801f798 <__multadd+0x78>
 801f764:	6861      	ldr	r1, [r4, #4]
 801f766:	4638      	mov	r0, r7
 801f768:	3101      	adds	r1, #1
 801f76a:	f7ff ff77 	bl	801f65c <_Balloc>
 801f76e:	4605      	mov	r5, r0
 801f770:	b928      	cbnz	r0, 801f77e <__multadd+0x5e>
 801f772:	4602      	mov	r2, r0
 801f774:	4b0d      	ldr	r3, [pc, #52]	; (801f7ac <__multadd+0x8c>)
 801f776:	480e      	ldr	r0, [pc, #56]	; (801f7b0 <__multadd+0x90>)
 801f778:	21b5      	movs	r1, #181	; 0xb5
 801f77a:	f7fe fae3 	bl	801dd44 <__assert_func>
 801f77e:	6922      	ldr	r2, [r4, #16]
 801f780:	3202      	adds	r2, #2
 801f782:	f104 010c 	add.w	r1, r4, #12
 801f786:	0092      	lsls	r2, r2, #2
 801f788:	300c      	adds	r0, #12
 801f78a:	f7fb fc85 	bl	801b098 <memcpy>
 801f78e:	4621      	mov	r1, r4
 801f790:	4638      	mov	r0, r7
 801f792:	f7ff ffa3 	bl	801f6dc <_Bfree>
 801f796:	462c      	mov	r4, r5
 801f798:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801f79c:	3601      	adds	r6, #1
 801f79e:	f8c3 8014 	str.w	r8, [r3, #20]
 801f7a2:	6126      	str	r6, [r4, #16]
 801f7a4:	4620      	mov	r0, r4
 801f7a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f7aa:	bf00      	nop
 801f7ac:	08022f9c 	.word	0x08022f9c
 801f7b0:	0802302c 	.word	0x0802302c

0801f7b4 <__s2b>:
 801f7b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f7b8:	460c      	mov	r4, r1
 801f7ba:	4615      	mov	r5, r2
 801f7bc:	461f      	mov	r7, r3
 801f7be:	2209      	movs	r2, #9
 801f7c0:	3308      	adds	r3, #8
 801f7c2:	4606      	mov	r6, r0
 801f7c4:	fb93 f3f2 	sdiv	r3, r3, r2
 801f7c8:	2100      	movs	r1, #0
 801f7ca:	2201      	movs	r2, #1
 801f7cc:	429a      	cmp	r2, r3
 801f7ce:	db09      	blt.n	801f7e4 <__s2b+0x30>
 801f7d0:	4630      	mov	r0, r6
 801f7d2:	f7ff ff43 	bl	801f65c <_Balloc>
 801f7d6:	b940      	cbnz	r0, 801f7ea <__s2b+0x36>
 801f7d8:	4602      	mov	r2, r0
 801f7da:	4b19      	ldr	r3, [pc, #100]	; (801f840 <__s2b+0x8c>)
 801f7dc:	4819      	ldr	r0, [pc, #100]	; (801f844 <__s2b+0x90>)
 801f7de:	21ce      	movs	r1, #206	; 0xce
 801f7e0:	f7fe fab0 	bl	801dd44 <__assert_func>
 801f7e4:	0052      	lsls	r2, r2, #1
 801f7e6:	3101      	adds	r1, #1
 801f7e8:	e7f0      	b.n	801f7cc <__s2b+0x18>
 801f7ea:	9b08      	ldr	r3, [sp, #32]
 801f7ec:	6143      	str	r3, [r0, #20]
 801f7ee:	2d09      	cmp	r5, #9
 801f7f0:	f04f 0301 	mov.w	r3, #1
 801f7f4:	6103      	str	r3, [r0, #16]
 801f7f6:	dd16      	ble.n	801f826 <__s2b+0x72>
 801f7f8:	f104 0909 	add.w	r9, r4, #9
 801f7fc:	46c8      	mov	r8, r9
 801f7fe:	442c      	add	r4, r5
 801f800:	f818 3b01 	ldrb.w	r3, [r8], #1
 801f804:	4601      	mov	r1, r0
 801f806:	3b30      	subs	r3, #48	; 0x30
 801f808:	220a      	movs	r2, #10
 801f80a:	4630      	mov	r0, r6
 801f80c:	f7ff ff88 	bl	801f720 <__multadd>
 801f810:	45a0      	cmp	r8, r4
 801f812:	d1f5      	bne.n	801f800 <__s2b+0x4c>
 801f814:	f1a5 0408 	sub.w	r4, r5, #8
 801f818:	444c      	add	r4, r9
 801f81a:	1b2d      	subs	r5, r5, r4
 801f81c:	1963      	adds	r3, r4, r5
 801f81e:	42bb      	cmp	r3, r7
 801f820:	db04      	blt.n	801f82c <__s2b+0x78>
 801f822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f826:	340a      	adds	r4, #10
 801f828:	2509      	movs	r5, #9
 801f82a:	e7f6      	b.n	801f81a <__s2b+0x66>
 801f82c:	f814 3b01 	ldrb.w	r3, [r4], #1
 801f830:	4601      	mov	r1, r0
 801f832:	3b30      	subs	r3, #48	; 0x30
 801f834:	220a      	movs	r2, #10
 801f836:	4630      	mov	r0, r6
 801f838:	f7ff ff72 	bl	801f720 <__multadd>
 801f83c:	e7ee      	b.n	801f81c <__s2b+0x68>
 801f83e:	bf00      	nop
 801f840:	08022f9c 	.word	0x08022f9c
 801f844:	0802302c 	.word	0x0802302c

0801f848 <__hi0bits>:
 801f848:	0c03      	lsrs	r3, r0, #16
 801f84a:	041b      	lsls	r3, r3, #16
 801f84c:	b9d3      	cbnz	r3, 801f884 <__hi0bits+0x3c>
 801f84e:	0400      	lsls	r0, r0, #16
 801f850:	2310      	movs	r3, #16
 801f852:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801f856:	bf04      	itt	eq
 801f858:	0200      	lsleq	r0, r0, #8
 801f85a:	3308      	addeq	r3, #8
 801f85c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801f860:	bf04      	itt	eq
 801f862:	0100      	lsleq	r0, r0, #4
 801f864:	3304      	addeq	r3, #4
 801f866:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801f86a:	bf04      	itt	eq
 801f86c:	0080      	lsleq	r0, r0, #2
 801f86e:	3302      	addeq	r3, #2
 801f870:	2800      	cmp	r0, #0
 801f872:	db05      	blt.n	801f880 <__hi0bits+0x38>
 801f874:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801f878:	f103 0301 	add.w	r3, r3, #1
 801f87c:	bf08      	it	eq
 801f87e:	2320      	moveq	r3, #32
 801f880:	4618      	mov	r0, r3
 801f882:	4770      	bx	lr
 801f884:	2300      	movs	r3, #0
 801f886:	e7e4      	b.n	801f852 <__hi0bits+0xa>

0801f888 <__lo0bits>:
 801f888:	6803      	ldr	r3, [r0, #0]
 801f88a:	f013 0207 	ands.w	r2, r3, #7
 801f88e:	4601      	mov	r1, r0
 801f890:	d00b      	beq.n	801f8aa <__lo0bits+0x22>
 801f892:	07da      	lsls	r2, r3, #31
 801f894:	d424      	bmi.n	801f8e0 <__lo0bits+0x58>
 801f896:	0798      	lsls	r0, r3, #30
 801f898:	bf49      	itett	mi
 801f89a:	085b      	lsrmi	r3, r3, #1
 801f89c:	089b      	lsrpl	r3, r3, #2
 801f89e:	2001      	movmi	r0, #1
 801f8a0:	600b      	strmi	r3, [r1, #0]
 801f8a2:	bf5c      	itt	pl
 801f8a4:	600b      	strpl	r3, [r1, #0]
 801f8a6:	2002      	movpl	r0, #2
 801f8a8:	4770      	bx	lr
 801f8aa:	b298      	uxth	r0, r3
 801f8ac:	b9b0      	cbnz	r0, 801f8dc <__lo0bits+0x54>
 801f8ae:	0c1b      	lsrs	r3, r3, #16
 801f8b0:	2010      	movs	r0, #16
 801f8b2:	f013 0fff 	tst.w	r3, #255	; 0xff
 801f8b6:	bf04      	itt	eq
 801f8b8:	0a1b      	lsreq	r3, r3, #8
 801f8ba:	3008      	addeq	r0, #8
 801f8bc:	071a      	lsls	r2, r3, #28
 801f8be:	bf04      	itt	eq
 801f8c0:	091b      	lsreq	r3, r3, #4
 801f8c2:	3004      	addeq	r0, #4
 801f8c4:	079a      	lsls	r2, r3, #30
 801f8c6:	bf04      	itt	eq
 801f8c8:	089b      	lsreq	r3, r3, #2
 801f8ca:	3002      	addeq	r0, #2
 801f8cc:	07da      	lsls	r2, r3, #31
 801f8ce:	d403      	bmi.n	801f8d8 <__lo0bits+0x50>
 801f8d0:	085b      	lsrs	r3, r3, #1
 801f8d2:	f100 0001 	add.w	r0, r0, #1
 801f8d6:	d005      	beq.n	801f8e4 <__lo0bits+0x5c>
 801f8d8:	600b      	str	r3, [r1, #0]
 801f8da:	4770      	bx	lr
 801f8dc:	4610      	mov	r0, r2
 801f8de:	e7e8      	b.n	801f8b2 <__lo0bits+0x2a>
 801f8e0:	2000      	movs	r0, #0
 801f8e2:	4770      	bx	lr
 801f8e4:	2020      	movs	r0, #32
 801f8e6:	4770      	bx	lr

0801f8e8 <__i2b>:
 801f8e8:	b510      	push	{r4, lr}
 801f8ea:	460c      	mov	r4, r1
 801f8ec:	2101      	movs	r1, #1
 801f8ee:	f7ff feb5 	bl	801f65c <_Balloc>
 801f8f2:	4602      	mov	r2, r0
 801f8f4:	b928      	cbnz	r0, 801f902 <__i2b+0x1a>
 801f8f6:	4b05      	ldr	r3, [pc, #20]	; (801f90c <__i2b+0x24>)
 801f8f8:	4805      	ldr	r0, [pc, #20]	; (801f910 <__i2b+0x28>)
 801f8fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801f8fe:	f7fe fa21 	bl	801dd44 <__assert_func>
 801f902:	2301      	movs	r3, #1
 801f904:	6144      	str	r4, [r0, #20]
 801f906:	6103      	str	r3, [r0, #16]
 801f908:	bd10      	pop	{r4, pc}
 801f90a:	bf00      	nop
 801f90c:	08022f9c 	.word	0x08022f9c
 801f910:	0802302c 	.word	0x0802302c

0801f914 <__multiply>:
 801f914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f918:	4614      	mov	r4, r2
 801f91a:	690a      	ldr	r2, [r1, #16]
 801f91c:	6923      	ldr	r3, [r4, #16]
 801f91e:	429a      	cmp	r2, r3
 801f920:	bfb8      	it	lt
 801f922:	460b      	movlt	r3, r1
 801f924:	460d      	mov	r5, r1
 801f926:	bfbc      	itt	lt
 801f928:	4625      	movlt	r5, r4
 801f92a:	461c      	movlt	r4, r3
 801f92c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801f930:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801f934:	68ab      	ldr	r3, [r5, #8]
 801f936:	6869      	ldr	r1, [r5, #4]
 801f938:	eb0a 0709 	add.w	r7, sl, r9
 801f93c:	42bb      	cmp	r3, r7
 801f93e:	b085      	sub	sp, #20
 801f940:	bfb8      	it	lt
 801f942:	3101      	addlt	r1, #1
 801f944:	f7ff fe8a 	bl	801f65c <_Balloc>
 801f948:	b930      	cbnz	r0, 801f958 <__multiply+0x44>
 801f94a:	4602      	mov	r2, r0
 801f94c:	4b42      	ldr	r3, [pc, #264]	; (801fa58 <__multiply+0x144>)
 801f94e:	4843      	ldr	r0, [pc, #268]	; (801fa5c <__multiply+0x148>)
 801f950:	f240 115d 	movw	r1, #349	; 0x15d
 801f954:	f7fe f9f6 	bl	801dd44 <__assert_func>
 801f958:	f100 0614 	add.w	r6, r0, #20
 801f95c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801f960:	4633      	mov	r3, r6
 801f962:	2200      	movs	r2, #0
 801f964:	4543      	cmp	r3, r8
 801f966:	d31e      	bcc.n	801f9a6 <__multiply+0x92>
 801f968:	f105 0c14 	add.w	ip, r5, #20
 801f96c:	f104 0314 	add.w	r3, r4, #20
 801f970:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801f974:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801f978:	9202      	str	r2, [sp, #8]
 801f97a:	ebac 0205 	sub.w	r2, ip, r5
 801f97e:	3a15      	subs	r2, #21
 801f980:	f022 0203 	bic.w	r2, r2, #3
 801f984:	3204      	adds	r2, #4
 801f986:	f105 0115 	add.w	r1, r5, #21
 801f98a:	458c      	cmp	ip, r1
 801f98c:	bf38      	it	cc
 801f98e:	2204      	movcc	r2, #4
 801f990:	9201      	str	r2, [sp, #4]
 801f992:	9a02      	ldr	r2, [sp, #8]
 801f994:	9303      	str	r3, [sp, #12]
 801f996:	429a      	cmp	r2, r3
 801f998:	d808      	bhi.n	801f9ac <__multiply+0x98>
 801f99a:	2f00      	cmp	r7, #0
 801f99c:	dc55      	bgt.n	801fa4a <__multiply+0x136>
 801f99e:	6107      	str	r7, [r0, #16]
 801f9a0:	b005      	add	sp, #20
 801f9a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f9a6:	f843 2b04 	str.w	r2, [r3], #4
 801f9aa:	e7db      	b.n	801f964 <__multiply+0x50>
 801f9ac:	f8b3 a000 	ldrh.w	sl, [r3]
 801f9b0:	f1ba 0f00 	cmp.w	sl, #0
 801f9b4:	d020      	beq.n	801f9f8 <__multiply+0xe4>
 801f9b6:	f105 0e14 	add.w	lr, r5, #20
 801f9ba:	46b1      	mov	r9, r6
 801f9bc:	2200      	movs	r2, #0
 801f9be:	f85e 4b04 	ldr.w	r4, [lr], #4
 801f9c2:	f8d9 b000 	ldr.w	fp, [r9]
 801f9c6:	b2a1      	uxth	r1, r4
 801f9c8:	fa1f fb8b 	uxth.w	fp, fp
 801f9cc:	fb0a b101 	mla	r1, sl, r1, fp
 801f9d0:	4411      	add	r1, r2
 801f9d2:	f8d9 2000 	ldr.w	r2, [r9]
 801f9d6:	0c24      	lsrs	r4, r4, #16
 801f9d8:	0c12      	lsrs	r2, r2, #16
 801f9da:	fb0a 2404 	mla	r4, sl, r4, r2
 801f9de:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801f9e2:	b289      	uxth	r1, r1
 801f9e4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801f9e8:	45f4      	cmp	ip, lr
 801f9ea:	f849 1b04 	str.w	r1, [r9], #4
 801f9ee:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801f9f2:	d8e4      	bhi.n	801f9be <__multiply+0xaa>
 801f9f4:	9901      	ldr	r1, [sp, #4]
 801f9f6:	5072      	str	r2, [r6, r1]
 801f9f8:	9a03      	ldr	r2, [sp, #12]
 801f9fa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801f9fe:	3304      	adds	r3, #4
 801fa00:	f1b9 0f00 	cmp.w	r9, #0
 801fa04:	d01f      	beq.n	801fa46 <__multiply+0x132>
 801fa06:	6834      	ldr	r4, [r6, #0]
 801fa08:	f105 0114 	add.w	r1, r5, #20
 801fa0c:	46b6      	mov	lr, r6
 801fa0e:	f04f 0a00 	mov.w	sl, #0
 801fa12:	880a      	ldrh	r2, [r1, #0]
 801fa14:	f8be b002 	ldrh.w	fp, [lr, #2]
 801fa18:	fb09 b202 	mla	r2, r9, r2, fp
 801fa1c:	4492      	add	sl, r2
 801fa1e:	b2a4      	uxth	r4, r4
 801fa20:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801fa24:	f84e 4b04 	str.w	r4, [lr], #4
 801fa28:	f851 4b04 	ldr.w	r4, [r1], #4
 801fa2c:	f8be 2000 	ldrh.w	r2, [lr]
 801fa30:	0c24      	lsrs	r4, r4, #16
 801fa32:	fb09 2404 	mla	r4, r9, r4, r2
 801fa36:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801fa3a:	458c      	cmp	ip, r1
 801fa3c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801fa40:	d8e7      	bhi.n	801fa12 <__multiply+0xfe>
 801fa42:	9a01      	ldr	r2, [sp, #4]
 801fa44:	50b4      	str	r4, [r6, r2]
 801fa46:	3604      	adds	r6, #4
 801fa48:	e7a3      	b.n	801f992 <__multiply+0x7e>
 801fa4a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801fa4e:	2b00      	cmp	r3, #0
 801fa50:	d1a5      	bne.n	801f99e <__multiply+0x8a>
 801fa52:	3f01      	subs	r7, #1
 801fa54:	e7a1      	b.n	801f99a <__multiply+0x86>
 801fa56:	bf00      	nop
 801fa58:	08022f9c 	.word	0x08022f9c
 801fa5c:	0802302c 	.word	0x0802302c

0801fa60 <__pow5mult>:
 801fa60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fa64:	4615      	mov	r5, r2
 801fa66:	f012 0203 	ands.w	r2, r2, #3
 801fa6a:	4606      	mov	r6, r0
 801fa6c:	460f      	mov	r7, r1
 801fa6e:	d007      	beq.n	801fa80 <__pow5mult+0x20>
 801fa70:	4c25      	ldr	r4, [pc, #148]	; (801fb08 <__pow5mult+0xa8>)
 801fa72:	3a01      	subs	r2, #1
 801fa74:	2300      	movs	r3, #0
 801fa76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801fa7a:	f7ff fe51 	bl	801f720 <__multadd>
 801fa7e:	4607      	mov	r7, r0
 801fa80:	10ad      	asrs	r5, r5, #2
 801fa82:	d03d      	beq.n	801fb00 <__pow5mult+0xa0>
 801fa84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801fa86:	b97c      	cbnz	r4, 801faa8 <__pow5mult+0x48>
 801fa88:	2010      	movs	r0, #16
 801fa8a:	f7fb faf5 	bl	801b078 <malloc>
 801fa8e:	4602      	mov	r2, r0
 801fa90:	6270      	str	r0, [r6, #36]	; 0x24
 801fa92:	b928      	cbnz	r0, 801faa0 <__pow5mult+0x40>
 801fa94:	4b1d      	ldr	r3, [pc, #116]	; (801fb0c <__pow5mult+0xac>)
 801fa96:	481e      	ldr	r0, [pc, #120]	; (801fb10 <__pow5mult+0xb0>)
 801fa98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801fa9c:	f7fe f952 	bl	801dd44 <__assert_func>
 801faa0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801faa4:	6004      	str	r4, [r0, #0]
 801faa6:	60c4      	str	r4, [r0, #12]
 801faa8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801faac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801fab0:	b94c      	cbnz	r4, 801fac6 <__pow5mult+0x66>
 801fab2:	f240 2171 	movw	r1, #625	; 0x271
 801fab6:	4630      	mov	r0, r6
 801fab8:	f7ff ff16 	bl	801f8e8 <__i2b>
 801fabc:	2300      	movs	r3, #0
 801fabe:	f8c8 0008 	str.w	r0, [r8, #8]
 801fac2:	4604      	mov	r4, r0
 801fac4:	6003      	str	r3, [r0, #0]
 801fac6:	f04f 0900 	mov.w	r9, #0
 801faca:	07eb      	lsls	r3, r5, #31
 801facc:	d50a      	bpl.n	801fae4 <__pow5mult+0x84>
 801face:	4639      	mov	r1, r7
 801fad0:	4622      	mov	r2, r4
 801fad2:	4630      	mov	r0, r6
 801fad4:	f7ff ff1e 	bl	801f914 <__multiply>
 801fad8:	4639      	mov	r1, r7
 801fada:	4680      	mov	r8, r0
 801fadc:	4630      	mov	r0, r6
 801fade:	f7ff fdfd 	bl	801f6dc <_Bfree>
 801fae2:	4647      	mov	r7, r8
 801fae4:	106d      	asrs	r5, r5, #1
 801fae6:	d00b      	beq.n	801fb00 <__pow5mult+0xa0>
 801fae8:	6820      	ldr	r0, [r4, #0]
 801faea:	b938      	cbnz	r0, 801fafc <__pow5mult+0x9c>
 801faec:	4622      	mov	r2, r4
 801faee:	4621      	mov	r1, r4
 801faf0:	4630      	mov	r0, r6
 801faf2:	f7ff ff0f 	bl	801f914 <__multiply>
 801faf6:	6020      	str	r0, [r4, #0]
 801faf8:	f8c0 9000 	str.w	r9, [r0]
 801fafc:	4604      	mov	r4, r0
 801fafe:	e7e4      	b.n	801faca <__pow5mult+0x6a>
 801fb00:	4638      	mov	r0, r7
 801fb02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fb06:	bf00      	nop
 801fb08:	08023180 	.word	0x08023180
 801fb0c:	08022cf8 	.word	0x08022cf8
 801fb10:	0802302c 	.word	0x0802302c

0801fb14 <__lshift>:
 801fb14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801fb18:	460c      	mov	r4, r1
 801fb1a:	6849      	ldr	r1, [r1, #4]
 801fb1c:	6923      	ldr	r3, [r4, #16]
 801fb1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801fb22:	68a3      	ldr	r3, [r4, #8]
 801fb24:	4607      	mov	r7, r0
 801fb26:	4691      	mov	r9, r2
 801fb28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801fb2c:	f108 0601 	add.w	r6, r8, #1
 801fb30:	42b3      	cmp	r3, r6
 801fb32:	db0b      	blt.n	801fb4c <__lshift+0x38>
 801fb34:	4638      	mov	r0, r7
 801fb36:	f7ff fd91 	bl	801f65c <_Balloc>
 801fb3a:	4605      	mov	r5, r0
 801fb3c:	b948      	cbnz	r0, 801fb52 <__lshift+0x3e>
 801fb3e:	4602      	mov	r2, r0
 801fb40:	4b28      	ldr	r3, [pc, #160]	; (801fbe4 <__lshift+0xd0>)
 801fb42:	4829      	ldr	r0, [pc, #164]	; (801fbe8 <__lshift+0xd4>)
 801fb44:	f240 11d9 	movw	r1, #473	; 0x1d9
 801fb48:	f7fe f8fc 	bl	801dd44 <__assert_func>
 801fb4c:	3101      	adds	r1, #1
 801fb4e:	005b      	lsls	r3, r3, #1
 801fb50:	e7ee      	b.n	801fb30 <__lshift+0x1c>
 801fb52:	2300      	movs	r3, #0
 801fb54:	f100 0114 	add.w	r1, r0, #20
 801fb58:	f100 0210 	add.w	r2, r0, #16
 801fb5c:	4618      	mov	r0, r3
 801fb5e:	4553      	cmp	r3, sl
 801fb60:	db33      	blt.n	801fbca <__lshift+0xb6>
 801fb62:	6920      	ldr	r0, [r4, #16]
 801fb64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801fb68:	f104 0314 	add.w	r3, r4, #20
 801fb6c:	f019 091f 	ands.w	r9, r9, #31
 801fb70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801fb74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801fb78:	d02b      	beq.n	801fbd2 <__lshift+0xbe>
 801fb7a:	f1c9 0e20 	rsb	lr, r9, #32
 801fb7e:	468a      	mov	sl, r1
 801fb80:	2200      	movs	r2, #0
 801fb82:	6818      	ldr	r0, [r3, #0]
 801fb84:	fa00 f009 	lsl.w	r0, r0, r9
 801fb88:	4302      	orrs	r2, r0
 801fb8a:	f84a 2b04 	str.w	r2, [sl], #4
 801fb8e:	f853 2b04 	ldr.w	r2, [r3], #4
 801fb92:	459c      	cmp	ip, r3
 801fb94:	fa22 f20e 	lsr.w	r2, r2, lr
 801fb98:	d8f3      	bhi.n	801fb82 <__lshift+0x6e>
 801fb9a:	ebac 0304 	sub.w	r3, ip, r4
 801fb9e:	3b15      	subs	r3, #21
 801fba0:	f023 0303 	bic.w	r3, r3, #3
 801fba4:	3304      	adds	r3, #4
 801fba6:	f104 0015 	add.w	r0, r4, #21
 801fbaa:	4584      	cmp	ip, r0
 801fbac:	bf38      	it	cc
 801fbae:	2304      	movcc	r3, #4
 801fbb0:	50ca      	str	r2, [r1, r3]
 801fbb2:	b10a      	cbz	r2, 801fbb8 <__lshift+0xa4>
 801fbb4:	f108 0602 	add.w	r6, r8, #2
 801fbb8:	3e01      	subs	r6, #1
 801fbba:	4638      	mov	r0, r7
 801fbbc:	612e      	str	r6, [r5, #16]
 801fbbe:	4621      	mov	r1, r4
 801fbc0:	f7ff fd8c 	bl	801f6dc <_Bfree>
 801fbc4:	4628      	mov	r0, r5
 801fbc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801fbca:	f842 0f04 	str.w	r0, [r2, #4]!
 801fbce:	3301      	adds	r3, #1
 801fbd0:	e7c5      	b.n	801fb5e <__lshift+0x4a>
 801fbd2:	3904      	subs	r1, #4
 801fbd4:	f853 2b04 	ldr.w	r2, [r3], #4
 801fbd8:	f841 2f04 	str.w	r2, [r1, #4]!
 801fbdc:	459c      	cmp	ip, r3
 801fbde:	d8f9      	bhi.n	801fbd4 <__lshift+0xc0>
 801fbe0:	e7ea      	b.n	801fbb8 <__lshift+0xa4>
 801fbe2:	bf00      	nop
 801fbe4:	08022f9c 	.word	0x08022f9c
 801fbe8:	0802302c 	.word	0x0802302c

0801fbec <__mcmp>:
 801fbec:	b530      	push	{r4, r5, lr}
 801fbee:	6902      	ldr	r2, [r0, #16]
 801fbf0:	690c      	ldr	r4, [r1, #16]
 801fbf2:	1b12      	subs	r2, r2, r4
 801fbf4:	d10e      	bne.n	801fc14 <__mcmp+0x28>
 801fbf6:	f100 0314 	add.w	r3, r0, #20
 801fbfa:	3114      	adds	r1, #20
 801fbfc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801fc00:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801fc04:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801fc08:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801fc0c:	42a5      	cmp	r5, r4
 801fc0e:	d003      	beq.n	801fc18 <__mcmp+0x2c>
 801fc10:	d305      	bcc.n	801fc1e <__mcmp+0x32>
 801fc12:	2201      	movs	r2, #1
 801fc14:	4610      	mov	r0, r2
 801fc16:	bd30      	pop	{r4, r5, pc}
 801fc18:	4283      	cmp	r3, r0
 801fc1a:	d3f3      	bcc.n	801fc04 <__mcmp+0x18>
 801fc1c:	e7fa      	b.n	801fc14 <__mcmp+0x28>
 801fc1e:	f04f 32ff 	mov.w	r2, #4294967295
 801fc22:	e7f7      	b.n	801fc14 <__mcmp+0x28>

0801fc24 <__mdiff>:
 801fc24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fc28:	460c      	mov	r4, r1
 801fc2a:	4606      	mov	r6, r0
 801fc2c:	4611      	mov	r1, r2
 801fc2e:	4620      	mov	r0, r4
 801fc30:	4617      	mov	r7, r2
 801fc32:	f7ff ffdb 	bl	801fbec <__mcmp>
 801fc36:	1e05      	subs	r5, r0, #0
 801fc38:	d110      	bne.n	801fc5c <__mdiff+0x38>
 801fc3a:	4629      	mov	r1, r5
 801fc3c:	4630      	mov	r0, r6
 801fc3e:	f7ff fd0d 	bl	801f65c <_Balloc>
 801fc42:	b930      	cbnz	r0, 801fc52 <__mdiff+0x2e>
 801fc44:	4b39      	ldr	r3, [pc, #228]	; (801fd2c <__mdiff+0x108>)
 801fc46:	4602      	mov	r2, r0
 801fc48:	f240 2132 	movw	r1, #562	; 0x232
 801fc4c:	4838      	ldr	r0, [pc, #224]	; (801fd30 <__mdiff+0x10c>)
 801fc4e:	f7fe f879 	bl	801dd44 <__assert_func>
 801fc52:	2301      	movs	r3, #1
 801fc54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801fc58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fc5c:	bfa4      	itt	ge
 801fc5e:	463b      	movge	r3, r7
 801fc60:	4627      	movge	r7, r4
 801fc62:	4630      	mov	r0, r6
 801fc64:	6879      	ldr	r1, [r7, #4]
 801fc66:	bfa6      	itte	ge
 801fc68:	461c      	movge	r4, r3
 801fc6a:	2500      	movge	r5, #0
 801fc6c:	2501      	movlt	r5, #1
 801fc6e:	f7ff fcf5 	bl	801f65c <_Balloc>
 801fc72:	b920      	cbnz	r0, 801fc7e <__mdiff+0x5a>
 801fc74:	4b2d      	ldr	r3, [pc, #180]	; (801fd2c <__mdiff+0x108>)
 801fc76:	4602      	mov	r2, r0
 801fc78:	f44f 7110 	mov.w	r1, #576	; 0x240
 801fc7c:	e7e6      	b.n	801fc4c <__mdiff+0x28>
 801fc7e:	693e      	ldr	r6, [r7, #16]
 801fc80:	60c5      	str	r5, [r0, #12]
 801fc82:	6925      	ldr	r5, [r4, #16]
 801fc84:	f107 0114 	add.w	r1, r7, #20
 801fc88:	f104 0914 	add.w	r9, r4, #20
 801fc8c:	f100 0e14 	add.w	lr, r0, #20
 801fc90:	f107 0210 	add.w	r2, r7, #16
 801fc94:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801fc98:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801fc9c:	46f2      	mov	sl, lr
 801fc9e:	2700      	movs	r7, #0
 801fca0:	f859 3b04 	ldr.w	r3, [r9], #4
 801fca4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801fca8:	fa1f f883 	uxth.w	r8, r3
 801fcac:	fa17 f78b 	uxtah	r7, r7, fp
 801fcb0:	0c1b      	lsrs	r3, r3, #16
 801fcb2:	eba7 0808 	sub.w	r8, r7, r8
 801fcb6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801fcba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801fcbe:	fa1f f888 	uxth.w	r8, r8
 801fcc2:	141f      	asrs	r7, r3, #16
 801fcc4:	454d      	cmp	r5, r9
 801fcc6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801fcca:	f84a 3b04 	str.w	r3, [sl], #4
 801fcce:	d8e7      	bhi.n	801fca0 <__mdiff+0x7c>
 801fcd0:	1b2b      	subs	r3, r5, r4
 801fcd2:	3b15      	subs	r3, #21
 801fcd4:	f023 0303 	bic.w	r3, r3, #3
 801fcd8:	3304      	adds	r3, #4
 801fcda:	3415      	adds	r4, #21
 801fcdc:	42a5      	cmp	r5, r4
 801fcde:	bf38      	it	cc
 801fce0:	2304      	movcc	r3, #4
 801fce2:	4419      	add	r1, r3
 801fce4:	4473      	add	r3, lr
 801fce6:	469e      	mov	lr, r3
 801fce8:	460d      	mov	r5, r1
 801fcea:	4565      	cmp	r5, ip
 801fcec:	d30e      	bcc.n	801fd0c <__mdiff+0xe8>
 801fcee:	f10c 0203 	add.w	r2, ip, #3
 801fcf2:	1a52      	subs	r2, r2, r1
 801fcf4:	f022 0203 	bic.w	r2, r2, #3
 801fcf8:	3903      	subs	r1, #3
 801fcfa:	458c      	cmp	ip, r1
 801fcfc:	bf38      	it	cc
 801fcfe:	2200      	movcc	r2, #0
 801fd00:	441a      	add	r2, r3
 801fd02:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801fd06:	b17b      	cbz	r3, 801fd28 <__mdiff+0x104>
 801fd08:	6106      	str	r6, [r0, #16]
 801fd0a:	e7a5      	b.n	801fc58 <__mdiff+0x34>
 801fd0c:	f855 8b04 	ldr.w	r8, [r5], #4
 801fd10:	fa17 f488 	uxtah	r4, r7, r8
 801fd14:	1422      	asrs	r2, r4, #16
 801fd16:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801fd1a:	b2a4      	uxth	r4, r4
 801fd1c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801fd20:	f84e 4b04 	str.w	r4, [lr], #4
 801fd24:	1417      	asrs	r7, r2, #16
 801fd26:	e7e0      	b.n	801fcea <__mdiff+0xc6>
 801fd28:	3e01      	subs	r6, #1
 801fd2a:	e7ea      	b.n	801fd02 <__mdiff+0xde>
 801fd2c:	08022f9c 	.word	0x08022f9c
 801fd30:	0802302c 	.word	0x0802302c

0801fd34 <__ulp>:
 801fd34:	b082      	sub	sp, #8
 801fd36:	ed8d 0b00 	vstr	d0, [sp]
 801fd3a:	9b01      	ldr	r3, [sp, #4]
 801fd3c:	4912      	ldr	r1, [pc, #72]	; (801fd88 <__ulp+0x54>)
 801fd3e:	4019      	ands	r1, r3
 801fd40:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801fd44:	2900      	cmp	r1, #0
 801fd46:	dd05      	ble.n	801fd54 <__ulp+0x20>
 801fd48:	2200      	movs	r2, #0
 801fd4a:	460b      	mov	r3, r1
 801fd4c:	ec43 2b10 	vmov	d0, r2, r3
 801fd50:	b002      	add	sp, #8
 801fd52:	4770      	bx	lr
 801fd54:	4249      	negs	r1, r1
 801fd56:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801fd5a:	ea4f 5021 	mov.w	r0, r1, asr #20
 801fd5e:	f04f 0200 	mov.w	r2, #0
 801fd62:	f04f 0300 	mov.w	r3, #0
 801fd66:	da04      	bge.n	801fd72 <__ulp+0x3e>
 801fd68:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801fd6c:	fa41 f300 	asr.w	r3, r1, r0
 801fd70:	e7ec      	b.n	801fd4c <__ulp+0x18>
 801fd72:	f1a0 0114 	sub.w	r1, r0, #20
 801fd76:	291e      	cmp	r1, #30
 801fd78:	bfda      	itte	le
 801fd7a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801fd7e:	fa20 f101 	lsrle.w	r1, r0, r1
 801fd82:	2101      	movgt	r1, #1
 801fd84:	460a      	mov	r2, r1
 801fd86:	e7e1      	b.n	801fd4c <__ulp+0x18>
 801fd88:	7ff00000 	.word	0x7ff00000

0801fd8c <__b2d>:
 801fd8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fd8e:	6905      	ldr	r5, [r0, #16]
 801fd90:	f100 0714 	add.w	r7, r0, #20
 801fd94:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801fd98:	1f2e      	subs	r6, r5, #4
 801fd9a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801fd9e:	4620      	mov	r0, r4
 801fda0:	f7ff fd52 	bl	801f848 <__hi0bits>
 801fda4:	f1c0 0320 	rsb	r3, r0, #32
 801fda8:	280a      	cmp	r0, #10
 801fdaa:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801fe28 <__b2d+0x9c>
 801fdae:	600b      	str	r3, [r1, #0]
 801fdb0:	dc14      	bgt.n	801fddc <__b2d+0x50>
 801fdb2:	f1c0 0e0b 	rsb	lr, r0, #11
 801fdb6:	fa24 f10e 	lsr.w	r1, r4, lr
 801fdba:	42b7      	cmp	r7, r6
 801fdbc:	ea41 030c 	orr.w	r3, r1, ip
 801fdc0:	bf34      	ite	cc
 801fdc2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801fdc6:	2100      	movcs	r1, #0
 801fdc8:	3015      	adds	r0, #21
 801fdca:	fa04 f000 	lsl.w	r0, r4, r0
 801fdce:	fa21 f10e 	lsr.w	r1, r1, lr
 801fdd2:	ea40 0201 	orr.w	r2, r0, r1
 801fdd6:	ec43 2b10 	vmov	d0, r2, r3
 801fdda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801fddc:	42b7      	cmp	r7, r6
 801fdde:	bf3a      	itte	cc
 801fde0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801fde4:	f1a5 0608 	subcc.w	r6, r5, #8
 801fde8:	2100      	movcs	r1, #0
 801fdea:	380b      	subs	r0, #11
 801fdec:	d017      	beq.n	801fe1e <__b2d+0x92>
 801fdee:	f1c0 0c20 	rsb	ip, r0, #32
 801fdf2:	fa04 f500 	lsl.w	r5, r4, r0
 801fdf6:	42be      	cmp	r6, r7
 801fdf8:	fa21 f40c 	lsr.w	r4, r1, ip
 801fdfc:	ea45 0504 	orr.w	r5, r5, r4
 801fe00:	bf8c      	ite	hi
 801fe02:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801fe06:	2400      	movls	r4, #0
 801fe08:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801fe0c:	fa01 f000 	lsl.w	r0, r1, r0
 801fe10:	fa24 f40c 	lsr.w	r4, r4, ip
 801fe14:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801fe18:	ea40 0204 	orr.w	r2, r0, r4
 801fe1c:	e7db      	b.n	801fdd6 <__b2d+0x4a>
 801fe1e:	ea44 030c 	orr.w	r3, r4, ip
 801fe22:	460a      	mov	r2, r1
 801fe24:	e7d7      	b.n	801fdd6 <__b2d+0x4a>
 801fe26:	bf00      	nop
 801fe28:	3ff00000 	.word	0x3ff00000

0801fe2c <__d2b>:
 801fe2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801fe30:	4689      	mov	r9, r1
 801fe32:	2101      	movs	r1, #1
 801fe34:	ec57 6b10 	vmov	r6, r7, d0
 801fe38:	4690      	mov	r8, r2
 801fe3a:	f7ff fc0f 	bl	801f65c <_Balloc>
 801fe3e:	4604      	mov	r4, r0
 801fe40:	b930      	cbnz	r0, 801fe50 <__d2b+0x24>
 801fe42:	4602      	mov	r2, r0
 801fe44:	4b25      	ldr	r3, [pc, #148]	; (801fedc <__d2b+0xb0>)
 801fe46:	4826      	ldr	r0, [pc, #152]	; (801fee0 <__d2b+0xb4>)
 801fe48:	f240 310a 	movw	r1, #778	; 0x30a
 801fe4c:	f7fd ff7a 	bl	801dd44 <__assert_func>
 801fe50:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801fe54:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801fe58:	bb35      	cbnz	r5, 801fea8 <__d2b+0x7c>
 801fe5a:	2e00      	cmp	r6, #0
 801fe5c:	9301      	str	r3, [sp, #4]
 801fe5e:	d028      	beq.n	801feb2 <__d2b+0x86>
 801fe60:	4668      	mov	r0, sp
 801fe62:	9600      	str	r6, [sp, #0]
 801fe64:	f7ff fd10 	bl	801f888 <__lo0bits>
 801fe68:	9900      	ldr	r1, [sp, #0]
 801fe6a:	b300      	cbz	r0, 801feae <__d2b+0x82>
 801fe6c:	9a01      	ldr	r2, [sp, #4]
 801fe6e:	f1c0 0320 	rsb	r3, r0, #32
 801fe72:	fa02 f303 	lsl.w	r3, r2, r3
 801fe76:	430b      	orrs	r3, r1
 801fe78:	40c2      	lsrs	r2, r0
 801fe7a:	6163      	str	r3, [r4, #20]
 801fe7c:	9201      	str	r2, [sp, #4]
 801fe7e:	9b01      	ldr	r3, [sp, #4]
 801fe80:	61a3      	str	r3, [r4, #24]
 801fe82:	2b00      	cmp	r3, #0
 801fe84:	bf14      	ite	ne
 801fe86:	2202      	movne	r2, #2
 801fe88:	2201      	moveq	r2, #1
 801fe8a:	6122      	str	r2, [r4, #16]
 801fe8c:	b1d5      	cbz	r5, 801fec4 <__d2b+0x98>
 801fe8e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801fe92:	4405      	add	r5, r0
 801fe94:	f8c9 5000 	str.w	r5, [r9]
 801fe98:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801fe9c:	f8c8 0000 	str.w	r0, [r8]
 801fea0:	4620      	mov	r0, r4
 801fea2:	b003      	add	sp, #12
 801fea4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801fea8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801feac:	e7d5      	b.n	801fe5a <__d2b+0x2e>
 801feae:	6161      	str	r1, [r4, #20]
 801feb0:	e7e5      	b.n	801fe7e <__d2b+0x52>
 801feb2:	a801      	add	r0, sp, #4
 801feb4:	f7ff fce8 	bl	801f888 <__lo0bits>
 801feb8:	9b01      	ldr	r3, [sp, #4]
 801feba:	6163      	str	r3, [r4, #20]
 801febc:	2201      	movs	r2, #1
 801febe:	6122      	str	r2, [r4, #16]
 801fec0:	3020      	adds	r0, #32
 801fec2:	e7e3      	b.n	801fe8c <__d2b+0x60>
 801fec4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801fec8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801fecc:	f8c9 0000 	str.w	r0, [r9]
 801fed0:	6918      	ldr	r0, [r3, #16]
 801fed2:	f7ff fcb9 	bl	801f848 <__hi0bits>
 801fed6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801feda:	e7df      	b.n	801fe9c <__d2b+0x70>
 801fedc:	08022f9c 	.word	0x08022f9c
 801fee0:	0802302c 	.word	0x0802302c

0801fee4 <__ratio>:
 801fee4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fee8:	4688      	mov	r8, r1
 801feea:	4669      	mov	r1, sp
 801feec:	4681      	mov	r9, r0
 801feee:	f7ff ff4d 	bl	801fd8c <__b2d>
 801fef2:	a901      	add	r1, sp, #4
 801fef4:	4640      	mov	r0, r8
 801fef6:	ec55 4b10 	vmov	r4, r5, d0
 801fefa:	f7ff ff47 	bl	801fd8c <__b2d>
 801fefe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801ff02:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801ff06:	eba3 0c02 	sub.w	ip, r3, r2
 801ff0a:	e9dd 3200 	ldrd	r3, r2, [sp]
 801ff0e:	1a9b      	subs	r3, r3, r2
 801ff10:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801ff14:	ec51 0b10 	vmov	r0, r1, d0
 801ff18:	2b00      	cmp	r3, #0
 801ff1a:	bfd6      	itet	le
 801ff1c:	460a      	movle	r2, r1
 801ff1e:	462a      	movgt	r2, r5
 801ff20:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801ff24:	468b      	mov	fp, r1
 801ff26:	462f      	mov	r7, r5
 801ff28:	bfd4      	ite	le
 801ff2a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801ff2e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801ff32:	4620      	mov	r0, r4
 801ff34:	ee10 2a10 	vmov	r2, s0
 801ff38:	465b      	mov	r3, fp
 801ff3a:	4639      	mov	r1, r7
 801ff3c:	f7e0 fca6 	bl	800088c <__aeabi_ddiv>
 801ff40:	ec41 0b10 	vmov	d0, r0, r1
 801ff44:	b003      	add	sp, #12
 801ff46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801ff4a <__copybits>:
 801ff4a:	3901      	subs	r1, #1
 801ff4c:	b570      	push	{r4, r5, r6, lr}
 801ff4e:	1149      	asrs	r1, r1, #5
 801ff50:	6914      	ldr	r4, [r2, #16]
 801ff52:	3101      	adds	r1, #1
 801ff54:	f102 0314 	add.w	r3, r2, #20
 801ff58:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801ff5c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801ff60:	1f05      	subs	r5, r0, #4
 801ff62:	42a3      	cmp	r3, r4
 801ff64:	d30c      	bcc.n	801ff80 <__copybits+0x36>
 801ff66:	1aa3      	subs	r3, r4, r2
 801ff68:	3b11      	subs	r3, #17
 801ff6a:	f023 0303 	bic.w	r3, r3, #3
 801ff6e:	3211      	adds	r2, #17
 801ff70:	42a2      	cmp	r2, r4
 801ff72:	bf88      	it	hi
 801ff74:	2300      	movhi	r3, #0
 801ff76:	4418      	add	r0, r3
 801ff78:	2300      	movs	r3, #0
 801ff7a:	4288      	cmp	r0, r1
 801ff7c:	d305      	bcc.n	801ff8a <__copybits+0x40>
 801ff7e:	bd70      	pop	{r4, r5, r6, pc}
 801ff80:	f853 6b04 	ldr.w	r6, [r3], #4
 801ff84:	f845 6f04 	str.w	r6, [r5, #4]!
 801ff88:	e7eb      	b.n	801ff62 <__copybits+0x18>
 801ff8a:	f840 3b04 	str.w	r3, [r0], #4
 801ff8e:	e7f4      	b.n	801ff7a <__copybits+0x30>

0801ff90 <__any_on>:
 801ff90:	f100 0214 	add.w	r2, r0, #20
 801ff94:	6900      	ldr	r0, [r0, #16]
 801ff96:	114b      	asrs	r3, r1, #5
 801ff98:	4298      	cmp	r0, r3
 801ff9a:	b510      	push	{r4, lr}
 801ff9c:	db11      	blt.n	801ffc2 <__any_on+0x32>
 801ff9e:	dd0a      	ble.n	801ffb6 <__any_on+0x26>
 801ffa0:	f011 011f 	ands.w	r1, r1, #31
 801ffa4:	d007      	beq.n	801ffb6 <__any_on+0x26>
 801ffa6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801ffaa:	fa24 f001 	lsr.w	r0, r4, r1
 801ffae:	fa00 f101 	lsl.w	r1, r0, r1
 801ffb2:	428c      	cmp	r4, r1
 801ffb4:	d10b      	bne.n	801ffce <__any_on+0x3e>
 801ffb6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801ffba:	4293      	cmp	r3, r2
 801ffbc:	d803      	bhi.n	801ffc6 <__any_on+0x36>
 801ffbe:	2000      	movs	r0, #0
 801ffc0:	bd10      	pop	{r4, pc}
 801ffc2:	4603      	mov	r3, r0
 801ffc4:	e7f7      	b.n	801ffb6 <__any_on+0x26>
 801ffc6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801ffca:	2900      	cmp	r1, #0
 801ffcc:	d0f5      	beq.n	801ffba <__any_on+0x2a>
 801ffce:	2001      	movs	r0, #1
 801ffd0:	e7f6      	b.n	801ffc0 <__any_on+0x30>

0801ffd2 <_calloc_r>:
 801ffd2:	b513      	push	{r0, r1, r4, lr}
 801ffd4:	434a      	muls	r2, r1
 801ffd6:	4611      	mov	r1, r2
 801ffd8:	9201      	str	r2, [sp, #4]
 801ffda:	f7fb fb5b 	bl	801b694 <_malloc_r>
 801ffde:	4604      	mov	r4, r0
 801ffe0:	b118      	cbz	r0, 801ffea <_calloc_r+0x18>
 801ffe2:	9a01      	ldr	r2, [sp, #4]
 801ffe4:	2100      	movs	r1, #0
 801ffe6:	f7fb f87f 	bl	801b0e8 <memset>
 801ffea:	4620      	mov	r0, r4
 801ffec:	b002      	add	sp, #8
 801ffee:	bd10      	pop	{r4, pc}

0801fff0 <_realloc_r>:
 801fff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fff2:	4607      	mov	r7, r0
 801fff4:	4614      	mov	r4, r2
 801fff6:	460e      	mov	r6, r1
 801fff8:	b921      	cbnz	r1, 8020004 <_realloc_r+0x14>
 801fffa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801fffe:	4611      	mov	r1, r2
 8020000:	f7fb bb48 	b.w	801b694 <_malloc_r>
 8020004:	b922      	cbnz	r2, 8020010 <_realloc_r+0x20>
 8020006:	f7fb faf5 	bl	801b5f4 <_free_r>
 802000a:	4625      	mov	r5, r4
 802000c:	4628      	mov	r0, r5
 802000e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020010:	f000 feaa 	bl	8020d68 <_malloc_usable_size_r>
 8020014:	42a0      	cmp	r0, r4
 8020016:	d20f      	bcs.n	8020038 <_realloc_r+0x48>
 8020018:	4621      	mov	r1, r4
 802001a:	4638      	mov	r0, r7
 802001c:	f7fb fb3a 	bl	801b694 <_malloc_r>
 8020020:	4605      	mov	r5, r0
 8020022:	2800      	cmp	r0, #0
 8020024:	d0f2      	beq.n	802000c <_realloc_r+0x1c>
 8020026:	4631      	mov	r1, r6
 8020028:	4622      	mov	r2, r4
 802002a:	f7fb f835 	bl	801b098 <memcpy>
 802002e:	4631      	mov	r1, r6
 8020030:	4638      	mov	r0, r7
 8020032:	f7fb fadf 	bl	801b5f4 <_free_r>
 8020036:	e7e9      	b.n	802000c <_realloc_r+0x1c>
 8020038:	4635      	mov	r5, r6
 802003a:	e7e7      	b.n	802000c <_realloc_r+0x1c>

0802003c <__ssputs_r>:
 802003c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020040:	688e      	ldr	r6, [r1, #8]
 8020042:	429e      	cmp	r6, r3
 8020044:	4682      	mov	sl, r0
 8020046:	460c      	mov	r4, r1
 8020048:	4690      	mov	r8, r2
 802004a:	461f      	mov	r7, r3
 802004c:	d838      	bhi.n	80200c0 <__ssputs_r+0x84>
 802004e:	898a      	ldrh	r2, [r1, #12]
 8020050:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8020054:	d032      	beq.n	80200bc <__ssputs_r+0x80>
 8020056:	6825      	ldr	r5, [r4, #0]
 8020058:	6909      	ldr	r1, [r1, #16]
 802005a:	eba5 0901 	sub.w	r9, r5, r1
 802005e:	6965      	ldr	r5, [r4, #20]
 8020060:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8020064:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8020068:	3301      	adds	r3, #1
 802006a:	444b      	add	r3, r9
 802006c:	106d      	asrs	r5, r5, #1
 802006e:	429d      	cmp	r5, r3
 8020070:	bf38      	it	cc
 8020072:	461d      	movcc	r5, r3
 8020074:	0553      	lsls	r3, r2, #21
 8020076:	d531      	bpl.n	80200dc <__ssputs_r+0xa0>
 8020078:	4629      	mov	r1, r5
 802007a:	f7fb fb0b 	bl	801b694 <_malloc_r>
 802007e:	4606      	mov	r6, r0
 8020080:	b950      	cbnz	r0, 8020098 <__ssputs_r+0x5c>
 8020082:	230c      	movs	r3, #12
 8020084:	f8ca 3000 	str.w	r3, [sl]
 8020088:	89a3      	ldrh	r3, [r4, #12]
 802008a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802008e:	81a3      	strh	r3, [r4, #12]
 8020090:	f04f 30ff 	mov.w	r0, #4294967295
 8020094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020098:	6921      	ldr	r1, [r4, #16]
 802009a:	464a      	mov	r2, r9
 802009c:	f7fa fffc 	bl	801b098 <memcpy>
 80200a0:	89a3      	ldrh	r3, [r4, #12]
 80200a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80200a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80200aa:	81a3      	strh	r3, [r4, #12]
 80200ac:	6126      	str	r6, [r4, #16]
 80200ae:	6165      	str	r5, [r4, #20]
 80200b0:	444e      	add	r6, r9
 80200b2:	eba5 0509 	sub.w	r5, r5, r9
 80200b6:	6026      	str	r6, [r4, #0]
 80200b8:	60a5      	str	r5, [r4, #8]
 80200ba:	463e      	mov	r6, r7
 80200bc:	42be      	cmp	r6, r7
 80200be:	d900      	bls.n	80200c2 <__ssputs_r+0x86>
 80200c0:	463e      	mov	r6, r7
 80200c2:	4632      	mov	r2, r6
 80200c4:	6820      	ldr	r0, [r4, #0]
 80200c6:	4641      	mov	r1, r8
 80200c8:	f7fa fff4 	bl	801b0b4 <memmove>
 80200cc:	68a3      	ldr	r3, [r4, #8]
 80200ce:	6822      	ldr	r2, [r4, #0]
 80200d0:	1b9b      	subs	r3, r3, r6
 80200d2:	4432      	add	r2, r6
 80200d4:	60a3      	str	r3, [r4, #8]
 80200d6:	6022      	str	r2, [r4, #0]
 80200d8:	2000      	movs	r0, #0
 80200da:	e7db      	b.n	8020094 <__ssputs_r+0x58>
 80200dc:	462a      	mov	r2, r5
 80200de:	f7ff ff87 	bl	801fff0 <_realloc_r>
 80200e2:	4606      	mov	r6, r0
 80200e4:	2800      	cmp	r0, #0
 80200e6:	d1e1      	bne.n	80200ac <__ssputs_r+0x70>
 80200e8:	6921      	ldr	r1, [r4, #16]
 80200ea:	4650      	mov	r0, sl
 80200ec:	f7fb fa82 	bl	801b5f4 <_free_r>
 80200f0:	e7c7      	b.n	8020082 <__ssputs_r+0x46>
	...

080200f4 <_svfiprintf_r>:
 80200f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80200f8:	4698      	mov	r8, r3
 80200fa:	898b      	ldrh	r3, [r1, #12]
 80200fc:	061b      	lsls	r3, r3, #24
 80200fe:	b09d      	sub	sp, #116	; 0x74
 8020100:	4607      	mov	r7, r0
 8020102:	460d      	mov	r5, r1
 8020104:	4614      	mov	r4, r2
 8020106:	d50e      	bpl.n	8020126 <_svfiprintf_r+0x32>
 8020108:	690b      	ldr	r3, [r1, #16]
 802010a:	b963      	cbnz	r3, 8020126 <_svfiprintf_r+0x32>
 802010c:	2140      	movs	r1, #64	; 0x40
 802010e:	f7fb fac1 	bl	801b694 <_malloc_r>
 8020112:	6028      	str	r0, [r5, #0]
 8020114:	6128      	str	r0, [r5, #16]
 8020116:	b920      	cbnz	r0, 8020122 <_svfiprintf_r+0x2e>
 8020118:	230c      	movs	r3, #12
 802011a:	603b      	str	r3, [r7, #0]
 802011c:	f04f 30ff 	mov.w	r0, #4294967295
 8020120:	e0d1      	b.n	80202c6 <_svfiprintf_r+0x1d2>
 8020122:	2340      	movs	r3, #64	; 0x40
 8020124:	616b      	str	r3, [r5, #20]
 8020126:	2300      	movs	r3, #0
 8020128:	9309      	str	r3, [sp, #36]	; 0x24
 802012a:	2320      	movs	r3, #32
 802012c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8020130:	f8cd 800c 	str.w	r8, [sp, #12]
 8020134:	2330      	movs	r3, #48	; 0x30
 8020136:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80202e0 <_svfiprintf_r+0x1ec>
 802013a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802013e:	f04f 0901 	mov.w	r9, #1
 8020142:	4623      	mov	r3, r4
 8020144:	469a      	mov	sl, r3
 8020146:	f813 2b01 	ldrb.w	r2, [r3], #1
 802014a:	b10a      	cbz	r2, 8020150 <_svfiprintf_r+0x5c>
 802014c:	2a25      	cmp	r2, #37	; 0x25
 802014e:	d1f9      	bne.n	8020144 <_svfiprintf_r+0x50>
 8020150:	ebba 0b04 	subs.w	fp, sl, r4
 8020154:	d00b      	beq.n	802016e <_svfiprintf_r+0x7a>
 8020156:	465b      	mov	r3, fp
 8020158:	4622      	mov	r2, r4
 802015a:	4629      	mov	r1, r5
 802015c:	4638      	mov	r0, r7
 802015e:	f7ff ff6d 	bl	802003c <__ssputs_r>
 8020162:	3001      	adds	r0, #1
 8020164:	f000 80aa 	beq.w	80202bc <_svfiprintf_r+0x1c8>
 8020168:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802016a:	445a      	add	r2, fp
 802016c:	9209      	str	r2, [sp, #36]	; 0x24
 802016e:	f89a 3000 	ldrb.w	r3, [sl]
 8020172:	2b00      	cmp	r3, #0
 8020174:	f000 80a2 	beq.w	80202bc <_svfiprintf_r+0x1c8>
 8020178:	2300      	movs	r3, #0
 802017a:	f04f 32ff 	mov.w	r2, #4294967295
 802017e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020182:	f10a 0a01 	add.w	sl, sl, #1
 8020186:	9304      	str	r3, [sp, #16]
 8020188:	9307      	str	r3, [sp, #28]
 802018a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802018e:	931a      	str	r3, [sp, #104]	; 0x68
 8020190:	4654      	mov	r4, sl
 8020192:	2205      	movs	r2, #5
 8020194:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020198:	4851      	ldr	r0, [pc, #324]	; (80202e0 <_svfiprintf_r+0x1ec>)
 802019a:	f7e0 f841 	bl	8000220 <memchr>
 802019e:	9a04      	ldr	r2, [sp, #16]
 80201a0:	b9d8      	cbnz	r0, 80201da <_svfiprintf_r+0xe6>
 80201a2:	06d0      	lsls	r0, r2, #27
 80201a4:	bf44      	itt	mi
 80201a6:	2320      	movmi	r3, #32
 80201a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80201ac:	0711      	lsls	r1, r2, #28
 80201ae:	bf44      	itt	mi
 80201b0:	232b      	movmi	r3, #43	; 0x2b
 80201b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80201b6:	f89a 3000 	ldrb.w	r3, [sl]
 80201ba:	2b2a      	cmp	r3, #42	; 0x2a
 80201bc:	d015      	beq.n	80201ea <_svfiprintf_r+0xf6>
 80201be:	9a07      	ldr	r2, [sp, #28]
 80201c0:	4654      	mov	r4, sl
 80201c2:	2000      	movs	r0, #0
 80201c4:	f04f 0c0a 	mov.w	ip, #10
 80201c8:	4621      	mov	r1, r4
 80201ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80201ce:	3b30      	subs	r3, #48	; 0x30
 80201d0:	2b09      	cmp	r3, #9
 80201d2:	d94e      	bls.n	8020272 <_svfiprintf_r+0x17e>
 80201d4:	b1b0      	cbz	r0, 8020204 <_svfiprintf_r+0x110>
 80201d6:	9207      	str	r2, [sp, #28]
 80201d8:	e014      	b.n	8020204 <_svfiprintf_r+0x110>
 80201da:	eba0 0308 	sub.w	r3, r0, r8
 80201de:	fa09 f303 	lsl.w	r3, r9, r3
 80201e2:	4313      	orrs	r3, r2
 80201e4:	9304      	str	r3, [sp, #16]
 80201e6:	46a2      	mov	sl, r4
 80201e8:	e7d2      	b.n	8020190 <_svfiprintf_r+0x9c>
 80201ea:	9b03      	ldr	r3, [sp, #12]
 80201ec:	1d19      	adds	r1, r3, #4
 80201ee:	681b      	ldr	r3, [r3, #0]
 80201f0:	9103      	str	r1, [sp, #12]
 80201f2:	2b00      	cmp	r3, #0
 80201f4:	bfbb      	ittet	lt
 80201f6:	425b      	neglt	r3, r3
 80201f8:	f042 0202 	orrlt.w	r2, r2, #2
 80201fc:	9307      	strge	r3, [sp, #28]
 80201fe:	9307      	strlt	r3, [sp, #28]
 8020200:	bfb8      	it	lt
 8020202:	9204      	strlt	r2, [sp, #16]
 8020204:	7823      	ldrb	r3, [r4, #0]
 8020206:	2b2e      	cmp	r3, #46	; 0x2e
 8020208:	d10c      	bne.n	8020224 <_svfiprintf_r+0x130>
 802020a:	7863      	ldrb	r3, [r4, #1]
 802020c:	2b2a      	cmp	r3, #42	; 0x2a
 802020e:	d135      	bne.n	802027c <_svfiprintf_r+0x188>
 8020210:	9b03      	ldr	r3, [sp, #12]
 8020212:	1d1a      	adds	r2, r3, #4
 8020214:	681b      	ldr	r3, [r3, #0]
 8020216:	9203      	str	r2, [sp, #12]
 8020218:	2b00      	cmp	r3, #0
 802021a:	bfb8      	it	lt
 802021c:	f04f 33ff 	movlt.w	r3, #4294967295
 8020220:	3402      	adds	r4, #2
 8020222:	9305      	str	r3, [sp, #20]
 8020224:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80202f0 <_svfiprintf_r+0x1fc>
 8020228:	7821      	ldrb	r1, [r4, #0]
 802022a:	2203      	movs	r2, #3
 802022c:	4650      	mov	r0, sl
 802022e:	f7df fff7 	bl	8000220 <memchr>
 8020232:	b140      	cbz	r0, 8020246 <_svfiprintf_r+0x152>
 8020234:	2340      	movs	r3, #64	; 0x40
 8020236:	eba0 000a 	sub.w	r0, r0, sl
 802023a:	fa03 f000 	lsl.w	r0, r3, r0
 802023e:	9b04      	ldr	r3, [sp, #16]
 8020240:	4303      	orrs	r3, r0
 8020242:	3401      	adds	r4, #1
 8020244:	9304      	str	r3, [sp, #16]
 8020246:	f814 1b01 	ldrb.w	r1, [r4], #1
 802024a:	4826      	ldr	r0, [pc, #152]	; (80202e4 <_svfiprintf_r+0x1f0>)
 802024c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8020250:	2206      	movs	r2, #6
 8020252:	f7df ffe5 	bl	8000220 <memchr>
 8020256:	2800      	cmp	r0, #0
 8020258:	d038      	beq.n	80202cc <_svfiprintf_r+0x1d8>
 802025a:	4b23      	ldr	r3, [pc, #140]	; (80202e8 <_svfiprintf_r+0x1f4>)
 802025c:	bb1b      	cbnz	r3, 80202a6 <_svfiprintf_r+0x1b2>
 802025e:	9b03      	ldr	r3, [sp, #12]
 8020260:	3307      	adds	r3, #7
 8020262:	f023 0307 	bic.w	r3, r3, #7
 8020266:	3308      	adds	r3, #8
 8020268:	9303      	str	r3, [sp, #12]
 802026a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802026c:	4433      	add	r3, r6
 802026e:	9309      	str	r3, [sp, #36]	; 0x24
 8020270:	e767      	b.n	8020142 <_svfiprintf_r+0x4e>
 8020272:	fb0c 3202 	mla	r2, ip, r2, r3
 8020276:	460c      	mov	r4, r1
 8020278:	2001      	movs	r0, #1
 802027a:	e7a5      	b.n	80201c8 <_svfiprintf_r+0xd4>
 802027c:	2300      	movs	r3, #0
 802027e:	3401      	adds	r4, #1
 8020280:	9305      	str	r3, [sp, #20]
 8020282:	4619      	mov	r1, r3
 8020284:	f04f 0c0a 	mov.w	ip, #10
 8020288:	4620      	mov	r0, r4
 802028a:	f810 2b01 	ldrb.w	r2, [r0], #1
 802028e:	3a30      	subs	r2, #48	; 0x30
 8020290:	2a09      	cmp	r2, #9
 8020292:	d903      	bls.n	802029c <_svfiprintf_r+0x1a8>
 8020294:	2b00      	cmp	r3, #0
 8020296:	d0c5      	beq.n	8020224 <_svfiprintf_r+0x130>
 8020298:	9105      	str	r1, [sp, #20]
 802029a:	e7c3      	b.n	8020224 <_svfiprintf_r+0x130>
 802029c:	fb0c 2101 	mla	r1, ip, r1, r2
 80202a0:	4604      	mov	r4, r0
 80202a2:	2301      	movs	r3, #1
 80202a4:	e7f0      	b.n	8020288 <_svfiprintf_r+0x194>
 80202a6:	ab03      	add	r3, sp, #12
 80202a8:	9300      	str	r3, [sp, #0]
 80202aa:	462a      	mov	r2, r5
 80202ac:	4b0f      	ldr	r3, [pc, #60]	; (80202ec <_svfiprintf_r+0x1f8>)
 80202ae:	a904      	add	r1, sp, #16
 80202b0:	4638      	mov	r0, r7
 80202b2:	f7fb fae9 	bl	801b888 <_printf_float>
 80202b6:	1c42      	adds	r2, r0, #1
 80202b8:	4606      	mov	r6, r0
 80202ba:	d1d6      	bne.n	802026a <_svfiprintf_r+0x176>
 80202bc:	89ab      	ldrh	r3, [r5, #12]
 80202be:	065b      	lsls	r3, r3, #25
 80202c0:	f53f af2c 	bmi.w	802011c <_svfiprintf_r+0x28>
 80202c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80202c6:	b01d      	add	sp, #116	; 0x74
 80202c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80202cc:	ab03      	add	r3, sp, #12
 80202ce:	9300      	str	r3, [sp, #0]
 80202d0:	462a      	mov	r2, r5
 80202d2:	4b06      	ldr	r3, [pc, #24]	; (80202ec <_svfiprintf_r+0x1f8>)
 80202d4:	a904      	add	r1, sp, #16
 80202d6:	4638      	mov	r0, r7
 80202d8:	f7fb fd7a 	bl	801bdd0 <_printf_i>
 80202dc:	e7eb      	b.n	80202b6 <_svfiprintf_r+0x1c2>
 80202de:	bf00      	nop
 80202e0:	0802318c 	.word	0x0802318c
 80202e4:	08023196 	.word	0x08023196
 80202e8:	0801b889 	.word	0x0801b889
 80202ec:	0802003d 	.word	0x0802003d
 80202f0:	08023192 	.word	0x08023192

080202f4 <_sungetc_r>:
 80202f4:	b538      	push	{r3, r4, r5, lr}
 80202f6:	1c4b      	adds	r3, r1, #1
 80202f8:	4614      	mov	r4, r2
 80202fa:	d103      	bne.n	8020304 <_sungetc_r+0x10>
 80202fc:	f04f 35ff 	mov.w	r5, #4294967295
 8020300:	4628      	mov	r0, r5
 8020302:	bd38      	pop	{r3, r4, r5, pc}
 8020304:	8993      	ldrh	r3, [r2, #12]
 8020306:	f023 0320 	bic.w	r3, r3, #32
 802030a:	8193      	strh	r3, [r2, #12]
 802030c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 802030e:	6852      	ldr	r2, [r2, #4]
 8020310:	b2cd      	uxtb	r5, r1
 8020312:	b18b      	cbz	r3, 8020338 <_sungetc_r+0x44>
 8020314:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8020316:	4293      	cmp	r3, r2
 8020318:	dd08      	ble.n	802032c <_sungetc_r+0x38>
 802031a:	6823      	ldr	r3, [r4, #0]
 802031c:	1e5a      	subs	r2, r3, #1
 802031e:	6022      	str	r2, [r4, #0]
 8020320:	f803 5c01 	strb.w	r5, [r3, #-1]
 8020324:	6863      	ldr	r3, [r4, #4]
 8020326:	3301      	adds	r3, #1
 8020328:	6063      	str	r3, [r4, #4]
 802032a:	e7e9      	b.n	8020300 <_sungetc_r+0xc>
 802032c:	4621      	mov	r1, r4
 802032e:	f000 fca5 	bl	8020c7c <__submore>
 8020332:	2800      	cmp	r0, #0
 8020334:	d0f1      	beq.n	802031a <_sungetc_r+0x26>
 8020336:	e7e1      	b.n	80202fc <_sungetc_r+0x8>
 8020338:	6921      	ldr	r1, [r4, #16]
 802033a:	6823      	ldr	r3, [r4, #0]
 802033c:	b151      	cbz	r1, 8020354 <_sungetc_r+0x60>
 802033e:	4299      	cmp	r1, r3
 8020340:	d208      	bcs.n	8020354 <_sungetc_r+0x60>
 8020342:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8020346:	42a9      	cmp	r1, r5
 8020348:	d104      	bne.n	8020354 <_sungetc_r+0x60>
 802034a:	3b01      	subs	r3, #1
 802034c:	3201      	adds	r2, #1
 802034e:	6023      	str	r3, [r4, #0]
 8020350:	6062      	str	r2, [r4, #4]
 8020352:	e7d5      	b.n	8020300 <_sungetc_r+0xc>
 8020354:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8020358:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802035c:	6363      	str	r3, [r4, #52]	; 0x34
 802035e:	2303      	movs	r3, #3
 8020360:	63a3      	str	r3, [r4, #56]	; 0x38
 8020362:	4623      	mov	r3, r4
 8020364:	f803 5f46 	strb.w	r5, [r3, #70]!
 8020368:	6023      	str	r3, [r4, #0]
 802036a:	2301      	movs	r3, #1
 802036c:	e7dc      	b.n	8020328 <_sungetc_r+0x34>

0802036e <__ssrefill_r>:
 802036e:	b510      	push	{r4, lr}
 8020370:	460c      	mov	r4, r1
 8020372:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8020374:	b169      	cbz	r1, 8020392 <__ssrefill_r+0x24>
 8020376:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802037a:	4299      	cmp	r1, r3
 802037c:	d001      	beq.n	8020382 <__ssrefill_r+0x14>
 802037e:	f7fb f939 	bl	801b5f4 <_free_r>
 8020382:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8020384:	6063      	str	r3, [r4, #4]
 8020386:	2000      	movs	r0, #0
 8020388:	6360      	str	r0, [r4, #52]	; 0x34
 802038a:	b113      	cbz	r3, 8020392 <__ssrefill_r+0x24>
 802038c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 802038e:	6023      	str	r3, [r4, #0]
 8020390:	bd10      	pop	{r4, pc}
 8020392:	6923      	ldr	r3, [r4, #16]
 8020394:	6023      	str	r3, [r4, #0]
 8020396:	2300      	movs	r3, #0
 8020398:	6063      	str	r3, [r4, #4]
 802039a:	89a3      	ldrh	r3, [r4, #12]
 802039c:	f043 0320 	orr.w	r3, r3, #32
 80203a0:	81a3      	strh	r3, [r4, #12]
 80203a2:	f04f 30ff 	mov.w	r0, #4294967295
 80203a6:	e7f3      	b.n	8020390 <__ssrefill_r+0x22>

080203a8 <__ssvfiscanf_r>:
 80203a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80203ac:	460c      	mov	r4, r1
 80203ae:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80203b2:	2100      	movs	r1, #0
 80203b4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80203b8:	49b2      	ldr	r1, [pc, #712]	; (8020684 <__ssvfiscanf_r+0x2dc>)
 80203ba:	91a0      	str	r1, [sp, #640]	; 0x280
 80203bc:	f10d 0804 	add.w	r8, sp, #4
 80203c0:	49b1      	ldr	r1, [pc, #708]	; (8020688 <__ssvfiscanf_r+0x2e0>)
 80203c2:	4fb2      	ldr	r7, [pc, #712]	; (802068c <__ssvfiscanf_r+0x2e4>)
 80203c4:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8020690 <__ssvfiscanf_r+0x2e8>
 80203c8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80203cc:	4606      	mov	r6, r0
 80203ce:	91a1      	str	r1, [sp, #644]	; 0x284
 80203d0:	9300      	str	r3, [sp, #0]
 80203d2:	f892 a000 	ldrb.w	sl, [r2]
 80203d6:	f1ba 0f00 	cmp.w	sl, #0
 80203da:	f000 8151 	beq.w	8020680 <__ssvfiscanf_r+0x2d8>
 80203de:	f81a 3007 	ldrb.w	r3, [sl, r7]
 80203e2:	f013 0308 	ands.w	r3, r3, #8
 80203e6:	f102 0501 	add.w	r5, r2, #1
 80203ea:	d019      	beq.n	8020420 <__ssvfiscanf_r+0x78>
 80203ec:	6863      	ldr	r3, [r4, #4]
 80203ee:	2b00      	cmp	r3, #0
 80203f0:	dd0f      	ble.n	8020412 <__ssvfiscanf_r+0x6a>
 80203f2:	6823      	ldr	r3, [r4, #0]
 80203f4:	781a      	ldrb	r2, [r3, #0]
 80203f6:	5cba      	ldrb	r2, [r7, r2]
 80203f8:	0712      	lsls	r2, r2, #28
 80203fa:	d401      	bmi.n	8020400 <__ssvfiscanf_r+0x58>
 80203fc:	462a      	mov	r2, r5
 80203fe:	e7e8      	b.n	80203d2 <__ssvfiscanf_r+0x2a>
 8020400:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8020402:	3201      	adds	r2, #1
 8020404:	9245      	str	r2, [sp, #276]	; 0x114
 8020406:	6862      	ldr	r2, [r4, #4]
 8020408:	3301      	adds	r3, #1
 802040a:	3a01      	subs	r2, #1
 802040c:	6062      	str	r2, [r4, #4]
 802040e:	6023      	str	r3, [r4, #0]
 8020410:	e7ec      	b.n	80203ec <__ssvfiscanf_r+0x44>
 8020412:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8020414:	4621      	mov	r1, r4
 8020416:	4630      	mov	r0, r6
 8020418:	4798      	blx	r3
 802041a:	2800      	cmp	r0, #0
 802041c:	d0e9      	beq.n	80203f2 <__ssvfiscanf_r+0x4a>
 802041e:	e7ed      	b.n	80203fc <__ssvfiscanf_r+0x54>
 8020420:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8020424:	f040 8083 	bne.w	802052e <__ssvfiscanf_r+0x186>
 8020428:	9341      	str	r3, [sp, #260]	; 0x104
 802042a:	9343      	str	r3, [sp, #268]	; 0x10c
 802042c:	7853      	ldrb	r3, [r2, #1]
 802042e:	2b2a      	cmp	r3, #42	; 0x2a
 8020430:	bf02      	ittt	eq
 8020432:	2310      	moveq	r3, #16
 8020434:	1c95      	addeq	r5, r2, #2
 8020436:	9341      	streq	r3, [sp, #260]	; 0x104
 8020438:	220a      	movs	r2, #10
 802043a:	46ab      	mov	fp, r5
 802043c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8020440:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8020444:	2b09      	cmp	r3, #9
 8020446:	d91d      	bls.n	8020484 <__ssvfiscanf_r+0xdc>
 8020448:	4891      	ldr	r0, [pc, #580]	; (8020690 <__ssvfiscanf_r+0x2e8>)
 802044a:	2203      	movs	r2, #3
 802044c:	f7df fee8 	bl	8000220 <memchr>
 8020450:	b140      	cbz	r0, 8020464 <__ssvfiscanf_r+0xbc>
 8020452:	2301      	movs	r3, #1
 8020454:	eba0 0009 	sub.w	r0, r0, r9
 8020458:	fa03 f000 	lsl.w	r0, r3, r0
 802045c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 802045e:	4318      	orrs	r0, r3
 8020460:	9041      	str	r0, [sp, #260]	; 0x104
 8020462:	465d      	mov	r5, fp
 8020464:	f815 3b01 	ldrb.w	r3, [r5], #1
 8020468:	2b78      	cmp	r3, #120	; 0x78
 802046a:	d806      	bhi.n	802047a <__ssvfiscanf_r+0xd2>
 802046c:	2b57      	cmp	r3, #87	; 0x57
 802046e:	d810      	bhi.n	8020492 <__ssvfiscanf_r+0xea>
 8020470:	2b25      	cmp	r3, #37	; 0x25
 8020472:	d05c      	beq.n	802052e <__ssvfiscanf_r+0x186>
 8020474:	d856      	bhi.n	8020524 <__ssvfiscanf_r+0x17c>
 8020476:	2b00      	cmp	r3, #0
 8020478:	d074      	beq.n	8020564 <__ssvfiscanf_r+0x1bc>
 802047a:	2303      	movs	r3, #3
 802047c:	9347      	str	r3, [sp, #284]	; 0x11c
 802047e:	230a      	movs	r3, #10
 8020480:	9342      	str	r3, [sp, #264]	; 0x108
 8020482:	e081      	b.n	8020588 <__ssvfiscanf_r+0x1e0>
 8020484:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8020486:	fb02 1303 	mla	r3, r2, r3, r1
 802048a:	3b30      	subs	r3, #48	; 0x30
 802048c:	9343      	str	r3, [sp, #268]	; 0x10c
 802048e:	465d      	mov	r5, fp
 8020490:	e7d3      	b.n	802043a <__ssvfiscanf_r+0x92>
 8020492:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8020496:	2a20      	cmp	r2, #32
 8020498:	d8ef      	bhi.n	802047a <__ssvfiscanf_r+0xd2>
 802049a:	a101      	add	r1, pc, #4	; (adr r1, 80204a0 <__ssvfiscanf_r+0xf8>)
 802049c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80204a0:	08020573 	.word	0x08020573
 80204a4:	0802047b 	.word	0x0802047b
 80204a8:	0802047b 	.word	0x0802047b
 80204ac:	080205d1 	.word	0x080205d1
 80204b0:	0802047b 	.word	0x0802047b
 80204b4:	0802047b 	.word	0x0802047b
 80204b8:	0802047b 	.word	0x0802047b
 80204bc:	0802047b 	.word	0x0802047b
 80204c0:	0802047b 	.word	0x0802047b
 80204c4:	0802047b 	.word	0x0802047b
 80204c8:	0802047b 	.word	0x0802047b
 80204cc:	080205e7 	.word	0x080205e7
 80204d0:	080205bd 	.word	0x080205bd
 80204d4:	0802052b 	.word	0x0802052b
 80204d8:	0802052b 	.word	0x0802052b
 80204dc:	0802052b 	.word	0x0802052b
 80204e0:	0802047b 	.word	0x0802047b
 80204e4:	080205c1 	.word	0x080205c1
 80204e8:	0802047b 	.word	0x0802047b
 80204ec:	0802047b 	.word	0x0802047b
 80204f0:	0802047b 	.word	0x0802047b
 80204f4:	0802047b 	.word	0x0802047b
 80204f8:	080205f7 	.word	0x080205f7
 80204fc:	080205c9 	.word	0x080205c9
 8020500:	0802056b 	.word	0x0802056b
 8020504:	0802047b 	.word	0x0802047b
 8020508:	0802047b 	.word	0x0802047b
 802050c:	080205f3 	.word	0x080205f3
 8020510:	0802047b 	.word	0x0802047b
 8020514:	080205bd 	.word	0x080205bd
 8020518:	0802047b 	.word	0x0802047b
 802051c:	0802047b 	.word	0x0802047b
 8020520:	08020573 	.word	0x08020573
 8020524:	3b45      	subs	r3, #69	; 0x45
 8020526:	2b02      	cmp	r3, #2
 8020528:	d8a7      	bhi.n	802047a <__ssvfiscanf_r+0xd2>
 802052a:	2305      	movs	r3, #5
 802052c:	e02b      	b.n	8020586 <__ssvfiscanf_r+0x1de>
 802052e:	6863      	ldr	r3, [r4, #4]
 8020530:	2b00      	cmp	r3, #0
 8020532:	dd0d      	ble.n	8020550 <__ssvfiscanf_r+0x1a8>
 8020534:	6823      	ldr	r3, [r4, #0]
 8020536:	781a      	ldrb	r2, [r3, #0]
 8020538:	4552      	cmp	r2, sl
 802053a:	f040 80a1 	bne.w	8020680 <__ssvfiscanf_r+0x2d8>
 802053e:	3301      	adds	r3, #1
 8020540:	6862      	ldr	r2, [r4, #4]
 8020542:	6023      	str	r3, [r4, #0]
 8020544:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8020546:	3a01      	subs	r2, #1
 8020548:	3301      	adds	r3, #1
 802054a:	6062      	str	r2, [r4, #4]
 802054c:	9345      	str	r3, [sp, #276]	; 0x114
 802054e:	e755      	b.n	80203fc <__ssvfiscanf_r+0x54>
 8020550:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8020552:	4621      	mov	r1, r4
 8020554:	4630      	mov	r0, r6
 8020556:	4798      	blx	r3
 8020558:	2800      	cmp	r0, #0
 802055a:	d0eb      	beq.n	8020534 <__ssvfiscanf_r+0x18c>
 802055c:	9844      	ldr	r0, [sp, #272]	; 0x110
 802055e:	2800      	cmp	r0, #0
 8020560:	f040 8084 	bne.w	802066c <__ssvfiscanf_r+0x2c4>
 8020564:	f04f 30ff 	mov.w	r0, #4294967295
 8020568:	e086      	b.n	8020678 <__ssvfiscanf_r+0x2d0>
 802056a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 802056c:	f042 0220 	orr.w	r2, r2, #32
 8020570:	9241      	str	r2, [sp, #260]	; 0x104
 8020572:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8020574:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8020578:	9241      	str	r2, [sp, #260]	; 0x104
 802057a:	2210      	movs	r2, #16
 802057c:	2b6f      	cmp	r3, #111	; 0x6f
 802057e:	9242      	str	r2, [sp, #264]	; 0x108
 8020580:	bf34      	ite	cc
 8020582:	2303      	movcc	r3, #3
 8020584:	2304      	movcs	r3, #4
 8020586:	9347      	str	r3, [sp, #284]	; 0x11c
 8020588:	6863      	ldr	r3, [r4, #4]
 802058a:	2b00      	cmp	r3, #0
 802058c:	dd41      	ble.n	8020612 <__ssvfiscanf_r+0x26a>
 802058e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8020590:	0659      	lsls	r1, r3, #25
 8020592:	d404      	bmi.n	802059e <__ssvfiscanf_r+0x1f6>
 8020594:	6823      	ldr	r3, [r4, #0]
 8020596:	781a      	ldrb	r2, [r3, #0]
 8020598:	5cba      	ldrb	r2, [r7, r2]
 802059a:	0712      	lsls	r2, r2, #28
 802059c:	d440      	bmi.n	8020620 <__ssvfiscanf_r+0x278>
 802059e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80205a0:	2b02      	cmp	r3, #2
 80205a2:	dc4f      	bgt.n	8020644 <__ssvfiscanf_r+0x29c>
 80205a4:	466b      	mov	r3, sp
 80205a6:	4622      	mov	r2, r4
 80205a8:	a941      	add	r1, sp, #260	; 0x104
 80205aa:	4630      	mov	r0, r6
 80205ac:	f000 f9ce 	bl	802094c <_scanf_chars>
 80205b0:	2801      	cmp	r0, #1
 80205b2:	d065      	beq.n	8020680 <__ssvfiscanf_r+0x2d8>
 80205b4:	2802      	cmp	r0, #2
 80205b6:	f47f af21 	bne.w	80203fc <__ssvfiscanf_r+0x54>
 80205ba:	e7cf      	b.n	802055c <__ssvfiscanf_r+0x1b4>
 80205bc:	220a      	movs	r2, #10
 80205be:	e7dd      	b.n	802057c <__ssvfiscanf_r+0x1d4>
 80205c0:	2300      	movs	r3, #0
 80205c2:	9342      	str	r3, [sp, #264]	; 0x108
 80205c4:	2303      	movs	r3, #3
 80205c6:	e7de      	b.n	8020586 <__ssvfiscanf_r+0x1de>
 80205c8:	2308      	movs	r3, #8
 80205ca:	9342      	str	r3, [sp, #264]	; 0x108
 80205cc:	2304      	movs	r3, #4
 80205ce:	e7da      	b.n	8020586 <__ssvfiscanf_r+0x1de>
 80205d0:	4629      	mov	r1, r5
 80205d2:	4640      	mov	r0, r8
 80205d4:	f000 fb18 	bl	8020c08 <__sccl>
 80205d8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80205da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80205de:	9341      	str	r3, [sp, #260]	; 0x104
 80205e0:	4605      	mov	r5, r0
 80205e2:	2301      	movs	r3, #1
 80205e4:	e7cf      	b.n	8020586 <__ssvfiscanf_r+0x1de>
 80205e6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80205e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80205ec:	9341      	str	r3, [sp, #260]	; 0x104
 80205ee:	2300      	movs	r3, #0
 80205f0:	e7c9      	b.n	8020586 <__ssvfiscanf_r+0x1de>
 80205f2:	2302      	movs	r3, #2
 80205f4:	e7c7      	b.n	8020586 <__ssvfiscanf_r+0x1de>
 80205f6:	9841      	ldr	r0, [sp, #260]	; 0x104
 80205f8:	06c3      	lsls	r3, r0, #27
 80205fa:	f53f aeff 	bmi.w	80203fc <__ssvfiscanf_r+0x54>
 80205fe:	9b00      	ldr	r3, [sp, #0]
 8020600:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8020602:	1d19      	adds	r1, r3, #4
 8020604:	9100      	str	r1, [sp, #0]
 8020606:	681b      	ldr	r3, [r3, #0]
 8020608:	07c0      	lsls	r0, r0, #31
 802060a:	bf4c      	ite	mi
 802060c:	801a      	strhmi	r2, [r3, #0]
 802060e:	601a      	strpl	r2, [r3, #0]
 8020610:	e6f4      	b.n	80203fc <__ssvfiscanf_r+0x54>
 8020612:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8020614:	4621      	mov	r1, r4
 8020616:	4630      	mov	r0, r6
 8020618:	4798      	blx	r3
 802061a:	2800      	cmp	r0, #0
 802061c:	d0b7      	beq.n	802058e <__ssvfiscanf_r+0x1e6>
 802061e:	e79d      	b.n	802055c <__ssvfiscanf_r+0x1b4>
 8020620:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8020622:	3201      	adds	r2, #1
 8020624:	9245      	str	r2, [sp, #276]	; 0x114
 8020626:	6862      	ldr	r2, [r4, #4]
 8020628:	3a01      	subs	r2, #1
 802062a:	2a00      	cmp	r2, #0
 802062c:	6062      	str	r2, [r4, #4]
 802062e:	dd02      	ble.n	8020636 <__ssvfiscanf_r+0x28e>
 8020630:	3301      	adds	r3, #1
 8020632:	6023      	str	r3, [r4, #0]
 8020634:	e7ae      	b.n	8020594 <__ssvfiscanf_r+0x1ec>
 8020636:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8020638:	4621      	mov	r1, r4
 802063a:	4630      	mov	r0, r6
 802063c:	4798      	blx	r3
 802063e:	2800      	cmp	r0, #0
 8020640:	d0a8      	beq.n	8020594 <__ssvfiscanf_r+0x1ec>
 8020642:	e78b      	b.n	802055c <__ssvfiscanf_r+0x1b4>
 8020644:	2b04      	cmp	r3, #4
 8020646:	dc06      	bgt.n	8020656 <__ssvfiscanf_r+0x2ae>
 8020648:	466b      	mov	r3, sp
 802064a:	4622      	mov	r2, r4
 802064c:	a941      	add	r1, sp, #260	; 0x104
 802064e:	4630      	mov	r0, r6
 8020650:	f000 f9d4 	bl	80209fc <_scanf_i>
 8020654:	e7ac      	b.n	80205b0 <__ssvfiscanf_r+0x208>
 8020656:	4b0f      	ldr	r3, [pc, #60]	; (8020694 <__ssvfiscanf_r+0x2ec>)
 8020658:	2b00      	cmp	r3, #0
 802065a:	f43f aecf 	beq.w	80203fc <__ssvfiscanf_r+0x54>
 802065e:	466b      	mov	r3, sp
 8020660:	4622      	mov	r2, r4
 8020662:	a941      	add	r1, sp, #260	; 0x104
 8020664:	4630      	mov	r0, r6
 8020666:	f7fb fcd9 	bl	801c01c <_scanf_float>
 802066a:	e7a1      	b.n	80205b0 <__ssvfiscanf_r+0x208>
 802066c:	89a3      	ldrh	r3, [r4, #12]
 802066e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8020672:	bf18      	it	ne
 8020674:	f04f 30ff 	movne.w	r0, #4294967295
 8020678:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 802067c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020680:	9844      	ldr	r0, [sp, #272]	; 0x110
 8020682:	e7f9      	b.n	8020678 <__ssvfiscanf_r+0x2d0>
 8020684:	080202f5 	.word	0x080202f5
 8020688:	0802036f 	.word	0x0802036f
 802068c:	08022b91 	.word	0x08022b91
 8020690:	08023192 	.word	0x08023192
 8020694:	0801c01d 	.word	0x0801c01d

08020698 <__sfputc_r>:
 8020698:	6893      	ldr	r3, [r2, #8]
 802069a:	3b01      	subs	r3, #1
 802069c:	2b00      	cmp	r3, #0
 802069e:	b410      	push	{r4}
 80206a0:	6093      	str	r3, [r2, #8]
 80206a2:	da08      	bge.n	80206b6 <__sfputc_r+0x1e>
 80206a4:	6994      	ldr	r4, [r2, #24]
 80206a6:	42a3      	cmp	r3, r4
 80206a8:	db01      	blt.n	80206ae <__sfputc_r+0x16>
 80206aa:	290a      	cmp	r1, #10
 80206ac:	d103      	bne.n	80206b6 <__sfputc_r+0x1e>
 80206ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80206b2:	f7fd ba75 	b.w	801dba0 <__swbuf_r>
 80206b6:	6813      	ldr	r3, [r2, #0]
 80206b8:	1c58      	adds	r0, r3, #1
 80206ba:	6010      	str	r0, [r2, #0]
 80206bc:	7019      	strb	r1, [r3, #0]
 80206be:	4608      	mov	r0, r1
 80206c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80206c4:	4770      	bx	lr

080206c6 <__sfputs_r>:
 80206c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80206c8:	4606      	mov	r6, r0
 80206ca:	460f      	mov	r7, r1
 80206cc:	4614      	mov	r4, r2
 80206ce:	18d5      	adds	r5, r2, r3
 80206d0:	42ac      	cmp	r4, r5
 80206d2:	d101      	bne.n	80206d8 <__sfputs_r+0x12>
 80206d4:	2000      	movs	r0, #0
 80206d6:	e007      	b.n	80206e8 <__sfputs_r+0x22>
 80206d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80206dc:	463a      	mov	r2, r7
 80206de:	4630      	mov	r0, r6
 80206e0:	f7ff ffda 	bl	8020698 <__sfputc_r>
 80206e4:	1c43      	adds	r3, r0, #1
 80206e6:	d1f3      	bne.n	80206d0 <__sfputs_r+0xa>
 80206e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080206ec <_vfiprintf_r>:
 80206ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80206f0:	460d      	mov	r5, r1
 80206f2:	b09d      	sub	sp, #116	; 0x74
 80206f4:	4614      	mov	r4, r2
 80206f6:	4698      	mov	r8, r3
 80206f8:	4606      	mov	r6, r0
 80206fa:	b118      	cbz	r0, 8020704 <_vfiprintf_r+0x18>
 80206fc:	6983      	ldr	r3, [r0, #24]
 80206fe:	b90b      	cbnz	r3, 8020704 <_vfiprintf_r+0x18>
 8020700:	f7fa fad6 	bl	801acb0 <__sinit>
 8020704:	4b89      	ldr	r3, [pc, #548]	; (802092c <_vfiprintf_r+0x240>)
 8020706:	429d      	cmp	r5, r3
 8020708:	d11b      	bne.n	8020742 <_vfiprintf_r+0x56>
 802070a:	6875      	ldr	r5, [r6, #4]
 802070c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802070e:	07d9      	lsls	r1, r3, #31
 8020710:	d405      	bmi.n	802071e <_vfiprintf_r+0x32>
 8020712:	89ab      	ldrh	r3, [r5, #12]
 8020714:	059a      	lsls	r2, r3, #22
 8020716:	d402      	bmi.n	802071e <_vfiprintf_r+0x32>
 8020718:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802071a:	f7fa fca9 	bl	801b070 <__retarget_lock_acquire_recursive>
 802071e:	89ab      	ldrh	r3, [r5, #12]
 8020720:	071b      	lsls	r3, r3, #28
 8020722:	d501      	bpl.n	8020728 <_vfiprintf_r+0x3c>
 8020724:	692b      	ldr	r3, [r5, #16]
 8020726:	b9eb      	cbnz	r3, 8020764 <_vfiprintf_r+0x78>
 8020728:	4629      	mov	r1, r5
 802072a:	4630      	mov	r0, r6
 802072c:	f7fd fa9c 	bl	801dc68 <__swsetup_r>
 8020730:	b1c0      	cbz	r0, 8020764 <_vfiprintf_r+0x78>
 8020732:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8020734:	07dc      	lsls	r4, r3, #31
 8020736:	d50e      	bpl.n	8020756 <_vfiprintf_r+0x6a>
 8020738:	f04f 30ff 	mov.w	r0, #4294967295
 802073c:	b01d      	add	sp, #116	; 0x74
 802073e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020742:	4b7b      	ldr	r3, [pc, #492]	; (8020930 <_vfiprintf_r+0x244>)
 8020744:	429d      	cmp	r5, r3
 8020746:	d101      	bne.n	802074c <_vfiprintf_r+0x60>
 8020748:	68b5      	ldr	r5, [r6, #8]
 802074a:	e7df      	b.n	802070c <_vfiprintf_r+0x20>
 802074c:	4b79      	ldr	r3, [pc, #484]	; (8020934 <_vfiprintf_r+0x248>)
 802074e:	429d      	cmp	r5, r3
 8020750:	bf08      	it	eq
 8020752:	68f5      	ldreq	r5, [r6, #12]
 8020754:	e7da      	b.n	802070c <_vfiprintf_r+0x20>
 8020756:	89ab      	ldrh	r3, [r5, #12]
 8020758:	0598      	lsls	r0, r3, #22
 802075a:	d4ed      	bmi.n	8020738 <_vfiprintf_r+0x4c>
 802075c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802075e:	f7fa fc89 	bl	801b074 <__retarget_lock_release_recursive>
 8020762:	e7e9      	b.n	8020738 <_vfiprintf_r+0x4c>
 8020764:	2300      	movs	r3, #0
 8020766:	9309      	str	r3, [sp, #36]	; 0x24
 8020768:	2320      	movs	r3, #32
 802076a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802076e:	f8cd 800c 	str.w	r8, [sp, #12]
 8020772:	2330      	movs	r3, #48	; 0x30
 8020774:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8020938 <_vfiprintf_r+0x24c>
 8020778:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802077c:	f04f 0901 	mov.w	r9, #1
 8020780:	4623      	mov	r3, r4
 8020782:	469a      	mov	sl, r3
 8020784:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020788:	b10a      	cbz	r2, 802078e <_vfiprintf_r+0xa2>
 802078a:	2a25      	cmp	r2, #37	; 0x25
 802078c:	d1f9      	bne.n	8020782 <_vfiprintf_r+0x96>
 802078e:	ebba 0b04 	subs.w	fp, sl, r4
 8020792:	d00b      	beq.n	80207ac <_vfiprintf_r+0xc0>
 8020794:	465b      	mov	r3, fp
 8020796:	4622      	mov	r2, r4
 8020798:	4629      	mov	r1, r5
 802079a:	4630      	mov	r0, r6
 802079c:	f7ff ff93 	bl	80206c6 <__sfputs_r>
 80207a0:	3001      	adds	r0, #1
 80207a2:	f000 80aa 	beq.w	80208fa <_vfiprintf_r+0x20e>
 80207a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80207a8:	445a      	add	r2, fp
 80207aa:	9209      	str	r2, [sp, #36]	; 0x24
 80207ac:	f89a 3000 	ldrb.w	r3, [sl]
 80207b0:	2b00      	cmp	r3, #0
 80207b2:	f000 80a2 	beq.w	80208fa <_vfiprintf_r+0x20e>
 80207b6:	2300      	movs	r3, #0
 80207b8:	f04f 32ff 	mov.w	r2, #4294967295
 80207bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80207c0:	f10a 0a01 	add.w	sl, sl, #1
 80207c4:	9304      	str	r3, [sp, #16]
 80207c6:	9307      	str	r3, [sp, #28]
 80207c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80207cc:	931a      	str	r3, [sp, #104]	; 0x68
 80207ce:	4654      	mov	r4, sl
 80207d0:	2205      	movs	r2, #5
 80207d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80207d6:	4858      	ldr	r0, [pc, #352]	; (8020938 <_vfiprintf_r+0x24c>)
 80207d8:	f7df fd22 	bl	8000220 <memchr>
 80207dc:	9a04      	ldr	r2, [sp, #16]
 80207de:	b9d8      	cbnz	r0, 8020818 <_vfiprintf_r+0x12c>
 80207e0:	06d1      	lsls	r1, r2, #27
 80207e2:	bf44      	itt	mi
 80207e4:	2320      	movmi	r3, #32
 80207e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80207ea:	0713      	lsls	r3, r2, #28
 80207ec:	bf44      	itt	mi
 80207ee:	232b      	movmi	r3, #43	; 0x2b
 80207f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80207f4:	f89a 3000 	ldrb.w	r3, [sl]
 80207f8:	2b2a      	cmp	r3, #42	; 0x2a
 80207fa:	d015      	beq.n	8020828 <_vfiprintf_r+0x13c>
 80207fc:	9a07      	ldr	r2, [sp, #28]
 80207fe:	4654      	mov	r4, sl
 8020800:	2000      	movs	r0, #0
 8020802:	f04f 0c0a 	mov.w	ip, #10
 8020806:	4621      	mov	r1, r4
 8020808:	f811 3b01 	ldrb.w	r3, [r1], #1
 802080c:	3b30      	subs	r3, #48	; 0x30
 802080e:	2b09      	cmp	r3, #9
 8020810:	d94e      	bls.n	80208b0 <_vfiprintf_r+0x1c4>
 8020812:	b1b0      	cbz	r0, 8020842 <_vfiprintf_r+0x156>
 8020814:	9207      	str	r2, [sp, #28]
 8020816:	e014      	b.n	8020842 <_vfiprintf_r+0x156>
 8020818:	eba0 0308 	sub.w	r3, r0, r8
 802081c:	fa09 f303 	lsl.w	r3, r9, r3
 8020820:	4313      	orrs	r3, r2
 8020822:	9304      	str	r3, [sp, #16]
 8020824:	46a2      	mov	sl, r4
 8020826:	e7d2      	b.n	80207ce <_vfiprintf_r+0xe2>
 8020828:	9b03      	ldr	r3, [sp, #12]
 802082a:	1d19      	adds	r1, r3, #4
 802082c:	681b      	ldr	r3, [r3, #0]
 802082e:	9103      	str	r1, [sp, #12]
 8020830:	2b00      	cmp	r3, #0
 8020832:	bfbb      	ittet	lt
 8020834:	425b      	neglt	r3, r3
 8020836:	f042 0202 	orrlt.w	r2, r2, #2
 802083a:	9307      	strge	r3, [sp, #28]
 802083c:	9307      	strlt	r3, [sp, #28]
 802083e:	bfb8      	it	lt
 8020840:	9204      	strlt	r2, [sp, #16]
 8020842:	7823      	ldrb	r3, [r4, #0]
 8020844:	2b2e      	cmp	r3, #46	; 0x2e
 8020846:	d10c      	bne.n	8020862 <_vfiprintf_r+0x176>
 8020848:	7863      	ldrb	r3, [r4, #1]
 802084a:	2b2a      	cmp	r3, #42	; 0x2a
 802084c:	d135      	bne.n	80208ba <_vfiprintf_r+0x1ce>
 802084e:	9b03      	ldr	r3, [sp, #12]
 8020850:	1d1a      	adds	r2, r3, #4
 8020852:	681b      	ldr	r3, [r3, #0]
 8020854:	9203      	str	r2, [sp, #12]
 8020856:	2b00      	cmp	r3, #0
 8020858:	bfb8      	it	lt
 802085a:	f04f 33ff 	movlt.w	r3, #4294967295
 802085e:	3402      	adds	r4, #2
 8020860:	9305      	str	r3, [sp, #20]
 8020862:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8020948 <_vfiprintf_r+0x25c>
 8020866:	7821      	ldrb	r1, [r4, #0]
 8020868:	2203      	movs	r2, #3
 802086a:	4650      	mov	r0, sl
 802086c:	f7df fcd8 	bl	8000220 <memchr>
 8020870:	b140      	cbz	r0, 8020884 <_vfiprintf_r+0x198>
 8020872:	2340      	movs	r3, #64	; 0x40
 8020874:	eba0 000a 	sub.w	r0, r0, sl
 8020878:	fa03 f000 	lsl.w	r0, r3, r0
 802087c:	9b04      	ldr	r3, [sp, #16]
 802087e:	4303      	orrs	r3, r0
 8020880:	3401      	adds	r4, #1
 8020882:	9304      	str	r3, [sp, #16]
 8020884:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020888:	482c      	ldr	r0, [pc, #176]	; (802093c <_vfiprintf_r+0x250>)
 802088a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802088e:	2206      	movs	r2, #6
 8020890:	f7df fcc6 	bl	8000220 <memchr>
 8020894:	2800      	cmp	r0, #0
 8020896:	d03f      	beq.n	8020918 <_vfiprintf_r+0x22c>
 8020898:	4b29      	ldr	r3, [pc, #164]	; (8020940 <_vfiprintf_r+0x254>)
 802089a:	bb1b      	cbnz	r3, 80208e4 <_vfiprintf_r+0x1f8>
 802089c:	9b03      	ldr	r3, [sp, #12]
 802089e:	3307      	adds	r3, #7
 80208a0:	f023 0307 	bic.w	r3, r3, #7
 80208a4:	3308      	adds	r3, #8
 80208a6:	9303      	str	r3, [sp, #12]
 80208a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80208aa:	443b      	add	r3, r7
 80208ac:	9309      	str	r3, [sp, #36]	; 0x24
 80208ae:	e767      	b.n	8020780 <_vfiprintf_r+0x94>
 80208b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80208b4:	460c      	mov	r4, r1
 80208b6:	2001      	movs	r0, #1
 80208b8:	e7a5      	b.n	8020806 <_vfiprintf_r+0x11a>
 80208ba:	2300      	movs	r3, #0
 80208bc:	3401      	adds	r4, #1
 80208be:	9305      	str	r3, [sp, #20]
 80208c0:	4619      	mov	r1, r3
 80208c2:	f04f 0c0a 	mov.w	ip, #10
 80208c6:	4620      	mov	r0, r4
 80208c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80208cc:	3a30      	subs	r2, #48	; 0x30
 80208ce:	2a09      	cmp	r2, #9
 80208d0:	d903      	bls.n	80208da <_vfiprintf_r+0x1ee>
 80208d2:	2b00      	cmp	r3, #0
 80208d4:	d0c5      	beq.n	8020862 <_vfiprintf_r+0x176>
 80208d6:	9105      	str	r1, [sp, #20]
 80208d8:	e7c3      	b.n	8020862 <_vfiprintf_r+0x176>
 80208da:	fb0c 2101 	mla	r1, ip, r1, r2
 80208de:	4604      	mov	r4, r0
 80208e0:	2301      	movs	r3, #1
 80208e2:	e7f0      	b.n	80208c6 <_vfiprintf_r+0x1da>
 80208e4:	ab03      	add	r3, sp, #12
 80208e6:	9300      	str	r3, [sp, #0]
 80208e8:	462a      	mov	r2, r5
 80208ea:	4b16      	ldr	r3, [pc, #88]	; (8020944 <_vfiprintf_r+0x258>)
 80208ec:	a904      	add	r1, sp, #16
 80208ee:	4630      	mov	r0, r6
 80208f0:	f7fa ffca 	bl	801b888 <_printf_float>
 80208f4:	4607      	mov	r7, r0
 80208f6:	1c78      	adds	r0, r7, #1
 80208f8:	d1d6      	bne.n	80208a8 <_vfiprintf_r+0x1bc>
 80208fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80208fc:	07d9      	lsls	r1, r3, #31
 80208fe:	d405      	bmi.n	802090c <_vfiprintf_r+0x220>
 8020900:	89ab      	ldrh	r3, [r5, #12]
 8020902:	059a      	lsls	r2, r3, #22
 8020904:	d402      	bmi.n	802090c <_vfiprintf_r+0x220>
 8020906:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8020908:	f7fa fbb4 	bl	801b074 <__retarget_lock_release_recursive>
 802090c:	89ab      	ldrh	r3, [r5, #12]
 802090e:	065b      	lsls	r3, r3, #25
 8020910:	f53f af12 	bmi.w	8020738 <_vfiprintf_r+0x4c>
 8020914:	9809      	ldr	r0, [sp, #36]	; 0x24
 8020916:	e711      	b.n	802073c <_vfiprintf_r+0x50>
 8020918:	ab03      	add	r3, sp, #12
 802091a:	9300      	str	r3, [sp, #0]
 802091c:	462a      	mov	r2, r5
 802091e:	4b09      	ldr	r3, [pc, #36]	; (8020944 <_vfiprintf_r+0x258>)
 8020920:	a904      	add	r1, sp, #16
 8020922:	4630      	mov	r0, r6
 8020924:	f7fb fa54 	bl	801bdd0 <_printf_i>
 8020928:	e7e4      	b.n	80208f4 <_vfiprintf_r+0x208>
 802092a:	bf00      	nop
 802092c:	08022cb4 	.word	0x08022cb4
 8020930:	08022cd4 	.word	0x08022cd4
 8020934:	08022c94 	.word	0x08022c94
 8020938:	0802318c 	.word	0x0802318c
 802093c:	08023196 	.word	0x08023196
 8020940:	0801b889 	.word	0x0801b889
 8020944:	080206c7 	.word	0x080206c7
 8020948:	08023192 	.word	0x08023192

0802094c <_scanf_chars>:
 802094c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020950:	4615      	mov	r5, r2
 8020952:	688a      	ldr	r2, [r1, #8]
 8020954:	4680      	mov	r8, r0
 8020956:	460c      	mov	r4, r1
 8020958:	b932      	cbnz	r2, 8020968 <_scanf_chars+0x1c>
 802095a:	698a      	ldr	r2, [r1, #24]
 802095c:	2a00      	cmp	r2, #0
 802095e:	bf0c      	ite	eq
 8020960:	2201      	moveq	r2, #1
 8020962:	f04f 32ff 	movne.w	r2, #4294967295
 8020966:	608a      	str	r2, [r1, #8]
 8020968:	6822      	ldr	r2, [r4, #0]
 802096a:	f8df 908c 	ldr.w	r9, [pc, #140]	; 80209f8 <_scanf_chars+0xac>
 802096e:	06d1      	lsls	r1, r2, #27
 8020970:	bf5f      	itttt	pl
 8020972:	681a      	ldrpl	r2, [r3, #0]
 8020974:	1d11      	addpl	r1, r2, #4
 8020976:	6019      	strpl	r1, [r3, #0]
 8020978:	6816      	ldrpl	r6, [r2, #0]
 802097a:	2700      	movs	r7, #0
 802097c:	69a0      	ldr	r0, [r4, #24]
 802097e:	b188      	cbz	r0, 80209a4 <_scanf_chars+0x58>
 8020980:	2801      	cmp	r0, #1
 8020982:	d107      	bne.n	8020994 <_scanf_chars+0x48>
 8020984:	682b      	ldr	r3, [r5, #0]
 8020986:	781a      	ldrb	r2, [r3, #0]
 8020988:	6963      	ldr	r3, [r4, #20]
 802098a:	5c9b      	ldrb	r3, [r3, r2]
 802098c:	b953      	cbnz	r3, 80209a4 <_scanf_chars+0x58>
 802098e:	bb27      	cbnz	r7, 80209da <_scanf_chars+0x8e>
 8020990:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020994:	2802      	cmp	r0, #2
 8020996:	d120      	bne.n	80209da <_scanf_chars+0x8e>
 8020998:	682b      	ldr	r3, [r5, #0]
 802099a:	781b      	ldrb	r3, [r3, #0]
 802099c:	f813 3009 	ldrb.w	r3, [r3, r9]
 80209a0:	071b      	lsls	r3, r3, #28
 80209a2:	d41a      	bmi.n	80209da <_scanf_chars+0x8e>
 80209a4:	6823      	ldr	r3, [r4, #0]
 80209a6:	06da      	lsls	r2, r3, #27
 80209a8:	bf5e      	ittt	pl
 80209aa:	682b      	ldrpl	r3, [r5, #0]
 80209ac:	781b      	ldrbpl	r3, [r3, #0]
 80209ae:	f806 3b01 	strbpl.w	r3, [r6], #1
 80209b2:	682a      	ldr	r2, [r5, #0]
 80209b4:	686b      	ldr	r3, [r5, #4]
 80209b6:	3201      	adds	r2, #1
 80209b8:	602a      	str	r2, [r5, #0]
 80209ba:	68a2      	ldr	r2, [r4, #8]
 80209bc:	3b01      	subs	r3, #1
 80209be:	3a01      	subs	r2, #1
 80209c0:	606b      	str	r3, [r5, #4]
 80209c2:	3701      	adds	r7, #1
 80209c4:	60a2      	str	r2, [r4, #8]
 80209c6:	b142      	cbz	r2, 80209da <_scanf_chars+0x8e>
 80209c8:	2b00      	cmp	r3, #0
 80209ca:	dcd7      	bgt.n	802097c <_scanf_chars+0x30>
 80209cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80209d0:	4629      	mov	r1, r5
 80209d2:	4640      	mov	r0, r8
 80209d4:	4798      	blx	r3
 80209d6:	2800      	cmp	r0, #0
 80209d8:	d0d0      	beq.n	802097c <_scanf_chars+0x30>
 80209da:	6823      	ldr	r3, [r4, #0]
 80209dc:	f013 0310 	ands.w	r3, r3, #16
 80209e0:	d105      	bne.n	80209ee <_scanf_chars+0xa2>
 80209e2:	68e2      	ldr	r2, [r4, #12]
 80209e4:	3201      	adds	r2, #1
 80209e6:	60e2      	str	r2, [r4, #12]
 80209e8:	69a2      	ldr	r2, [r4, #24]
 80209ea:	b102      	cbz	r2, 80209ee <_scanf_chars+0xa2>
 80209ec:	7033      	strb	r3, [r6, #0]
 80209ee:	6923      	ldr	r3, [r4, #16]
 80209f0:	441f      	add	r7, r3
 80209f2:	6127      	str	r7, [r4, #16]
 80209f4:	2000      	movs	r0, #0
 80209f6:	e7cb      	b.n	8020990 <_scanf_chars+0x44>
 80209f8:	08022b91 	.word	0x08022b91

080209fc <_scanf_i>:
 80209fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020a00:	4698      	mov	r8, r3
 8020a02:	4b74      	ldr	r3, [pc, #464]	; (8020bd4 <_scanf_i+0x1d8>)
 8020a04:	460c      	mov	r4, r1
 8020a06:	4682      	mov	sl, r0
 8020a08:	4616      	mov	r6, r2
 8020a0a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8020a0e:	b087      	sub	sp, #28
 8020a10:	ab03      	add	r3, sp, #12
 8020a12:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8020a16:	4b70      	ldr	r3, [pc, #448]	; (8020bd8 <_scanf_i+0x1dc>)
 8020a18:	69a1      	ldr	r1, [r4, #24]
 8020a1a:	4a70      	ldr	r2, [pc, #448]	; (8020bdc <_scanf_i+0x1e0>)
 8020a1c:	2903      	cmp	r1, #3
 8020a1e:	bf18      	it	ne
 8020a20:	461a      	movne	r2, r3
 8020a22:	68a3      	ldr	r3, [r4, #8]
 8020a24:	9201      	str	r2, [sp, #4]
 8020a26:	1e5a      	subs	r2, r3, #1
 8020a28:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8020a2c:	bf88      	it	hi
 8020a2e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8020a32:	4627      	mov	r7, r4
 8020a34:	bf82      	ittt	hi
 8020a36:	eb03 0905 	addhi.w	r9, r3, r5
 8020a3a:	f240 135d 	movwhi	r3, #349	; 0x15d
 8020a3e:	60a3      	strhi	r3, [r4, #8]
 8020a40:	f857 3b1c 	ldr.w	r3, [r7], #28
 8020a44:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8020a48:	bf98      	it	ls
 8020a4a:	f04f 0900 	movls.w	r9, #0
 8020a4e:	6023      	str	r3, [r4, #0]
 8020a50:	463d      	mov	r5, r7
 8020a52:	f04f 0b00 	mov.w	fp, #0
 8020a56:	6831      	ldr	r1, [r6, #0]
 8020a58:	ab03      	add	r3, sp, #12
 8020a5a:	7809      	ldrb	r1, [r1, #0]
 8020a5c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8020a60:	2202      	movs	r2, #2
 8020a62:	f7df fbdd 	bl	8000220 <memchr>
 8020a66:	b328      	cbz	r0, 8020ab4 <_scanf_i+0xb8>
 8020a68:	f1bb 0f01 	cmp.w	fp, #1
 8020a6c:	d159      	bne.n	8020b22 <_scanf_i+0x126>
 8020a6e:	6862      	ldr	r2, [r4, #4]
 8020a70:	b92a      	cbnz	r2, 8020a7e <_scanf_i+0x82>
 8020a72:	6822      	ldr	r2, [r4, #0]
 8020a74:	2308      	movs	r3, #8
 8020a76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8020a7a:	6063      	str	r3, [r4, #4]
 8020a7c:	6022      	str	r2, [r4, #0]
 8020a7e:	6822      	ldr	r2, [r4, #0]
 8020a80:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8020a84:	6022      	str	r2, [r4, #0]
 8020a86:	68a2      	ldr	r2, [r4, #8]
 8020a88:	1e51      	subs	r1, r2, #1
 8020a8a:	60a1      	str	r1, [r4, #8]
 8020a8c:	b192      	cbz	r2, 8020ab4 <_scanf_i+0xb8>
 8020a8e:	6832      	ldr	r2, [r6, #0]
 8020a90:	1c51      	adds	r1, r2, #1
 8020a92:	6031      	str	r1, [r6, #0]
 8020a94:	7812      	ldrb	r2, [r2, #0]
 8020a96:	f805 2b01 	strb.w	r2, [r5], #1
 8020a9a:	6872      	ldr	r2, [r6, #4]
 8020a9c:	3a01      	subs	r2, #1
 8020a9e:	2a00      	cmp	r2, #0
 8020aa0:	6072      	str	r2, [r6, #4]
 8020aa2:	dc07      	bgt.n	8020ab4 <_scanf_i+0xb8>
 8020aa4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8020aa8:	4631      	mov	r1, r6
 8020aaa:	4650      	mov	r0, sl
 8020aac:	4790      	blx	r2
 8020aae:	2800      	cmp	r0, #0
 8020ab0:	f040 8085 	bne.w	8020bbe <_scanf_i+0x1c2>
 8020ab4:	f10b 0b01 	add.w	fp, fp, #1
 8020ab8:	f1bb 0f03 	cmp.w	fp, #3
 8020abc:	d1cb      	bne.n	8020a56 <_scanf_i+0x5a>
 8020abe:	6863      	ldr	r3, [r4, #4]
 8020ac0:	b90b      	cbnz	r3, 8020ac6 <_scanf_i+0xca>
 8020ac2:	230a      	movs	r3, #10
 8020ac4:	6063      	str	r3, [r4, #4]
 8020ac6:	6863      	ldr	r3, [r4, #4]
 8020ac8:	4945      	ldr	r1, [pc, #276]	; (8020be0 <_scanf_i+0x1e4>)
 8020aca:	6960      	ldr	r0, [r4, #20]
 8020acc:	1ac9      	subs	r1, r1, r3
 8020ace:	f000 f89b 	bl	8020c08 <__sccl>
 8020ad2:	f04f 0b00 	mov.w	fp, #0
 8020ad6:	68a3      	ldr	r3, [r4, #8]
 8020ad8:	6822      	ldr	r2, [r4, #0]
 8020ada:	2b00      	cmp	r3, #0
 8020adc:	d03d      	beq.n	8020b5a <_scanf_i+0x15e>
 8020ade:	6831      	ldr	r1, [r6, #0]
 8020ae0:	6960      	ldr	r0, [r4, #20]
 8020ae2:	f891 c000 	ldrb.w	ip, [r1]
 8020ae6:	f810 000c 	ldrb.w	r0, [r0, ip]
 8020aea:	2800      	cmp	r0, #0
 8020aec:	d035      	beq.n	8020b5a <_scanf_i+0x15e>
 8020aee:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8020af2:	d124      	bne.n	8020b3e <_scanf_i+0x142>
 8020af4:	0510      	lsls	r0, r2, #20
 8020af6:	d522      	bpl.n	8020b3e <_scanf_i+0x142>
 8020af8:	f10b 0b01 	add.w	fp, fp, #1
 8020afc:	f1b9 0f00 	cmp.w	r9, #0
 8020b00:	d003      	beq.n	8020b0a <_scanf_i+0x10e>
 8020b02:	3301      	adds	r3, #1
 8020b04:	f109 39ff 	add.w	r9, r9, #4294967295
 8020b08:	60a3      	str	r3, [r4, #8]
 8020b0a:	6873      	ldr	r3, [r6, #4]
 8020b0c:	3b01      	subs	r3, #1
 8020b0e:	2b00      	cmp	r3, #0
 8020b10:	6073      	str	r3, [r6, #4]
 8020b12:	dd1b      	ble.n	8020b4c <_scanf_i+0x150>
 8020b14:	6833      	ldr	r3, [r6, #0]
 8020b16:	3301      	adds	r3, #1
 8020b18:	6033      	str	r3, [r6, #0]
 8020b1a:	68a3      	ldr	r3, [r4, #8]
 8020b1c:	3b01      	subs	r3, #1
 8020b1e:	60a3      	str	r3, [r4, #8]
 8020b20:	e7d9      	b.n	8020ad6 <_scanf_i+0xda>
 8020b22:	f1bb 0f02 	cmp.w	fp, #2
 8020b26:	d1ae      	bne.n	8020a86 <_scanf_i+0x8a>
 8020b28:	6822      	ldr	r2, [r4, #0]
 8020b2a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8020b2e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8020b32:	d1bf      	bne.n	8020ab4 <_scanf_i+0xb8>
 8020b34:	2310      	movs	r3, #16
 8020b36:	6063      	str	r3, [r4, #4]
 8020b38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8020b3c:	e7a2      	b.n	8020a84 <_scanf_i+0x88>
 8020b3e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8020b42:	6022      	str	r2, [r4, #0]
 8020b44:	780b      	ldrb	r3, [r1, #0]
 8020b46:	f805 3b01 	strb.w	r3, [r5], #1
 8020b4a:	e7de      	b.n	8020b0a <_scanf_i+0x10e>
 8020b4c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8020b50:	4631      	mov	r1, r6
 8020b52:	4650      	mov	r0, sl
 8020b54:	4798      	blx	r3
 8020b56:	2800      	cmp	r0, #0
 8020b58:	d0df      	beq.n	8020b1a <_scanf_i+0x11e>
 8020b5a:	6823      	ldr	r3, [r4, #0]
 8020b5c:	05d9      	lsls	r1, r3, #23
 8020b5e:	d50d      	bpl.n	8020b7c <_scanf_i+0x180>
 8020b60:	42bd      	cmp	r5, r7
 8020b62:	d909      	bls.n	8020b78 <_scanf_i+0x17c>
 8020b64:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8020b68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8020b6c:	4632      	mov	r2, r6
 8020b6e:	4650      	mov	r0, sl
 8020b70:	4798      	blx	r3
 8020b72:	f105 39ff 	add.w	r9, r5, #4294967295
 8020b76:	464d      	mov	r5, r9
 8020b78:	42bd      	cmp	r5, r7
 8020b7a:	d028      	beq.n	8020bce <_scanf_i+0x1d2>
 8020b7c:	6822      	ldr	r2, [r4, #0]
 8020b7e:	f012 0210 	ands.w	r2, r2, #16
 8020b82:	d113      	bne.n	8020bac <_scanf_i+0x1b0>
 8020b84:	702a      	strb	r2, [r5, #0]
 8020b86:	6863      	ldr	r3, [r4, #4]
 8020b88:	9e01      	ldr	r6, [sp, #4]
 8020b8a:	4639      	mov	r1, r7
 8020b8c:	4650      	mov	r0, sl
 8020b8e:	47b0      	blx	r6
 8020b90:	f8d8 3000 	ldr.w	r3, [r8]
 8020b94:	6821      	ldr	r1, [r4, #0]
 8020b96:	1d1a      	adds	r2, r3, #4
 8020b98:	f8c8 2000 	str.w	r2, [r8]
 8020b9c:	f011 0f20 	tst.w	r1, #32
 8020ba0:	681b      	ldr	r3, [r3, #0]
 8020ba2:	d00f      	beq.n	8020bc4 <_scanf_i+0x1c8>
 8020ba4:	6018      	str	r0, [r3, #0]
 8020ba6:	68e3      	ldr	r3, [r4, #12]
 8020ba8:	3301      	adds	r3, #1
 8020baa:	60e3      	str	r3, [r4, #12]
 8020bac:	1bed      	subs	r5, r5, r7
 8020bae:	44ab      	add	fp, r5
 8020bb0:	6925      	ldr	r5, [r4, #16]
 8020bb2:	445d      	add	r5, fp
 8020bb4:	6125      	str	r5, [r4, #16]
 8020bb6:	2000      	movs	r0, #0
 8020bb8:	b007      	add	sp, #28
 8020bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020bbe:	f04f 0b00 	mov.w	fp, #0
 8020bc2:	e7ca      	b.n	8020b5a <_scanf_i+0x15e>
 8020bc4:	07ca      	lsls	r2, r1, #31
 8020bc6:	bf4c      	ite	mi
 8020bc8:	8018      	strhmi	r0, [r3, #0]
 8020bca:	6018      	strpl	r0, [r3, #0]
 8020bcc:	e7eb      	b.n	8020ba6 <_scanf_i+0x1aa>
 8020bce:	2001      	movs	r0, #1
 8020bd0:	e7f2      	b.n	8020bb8 <_scanf_i+0x1bc>
 8020bd2:	bf00      	nop
 8020bd4:	08022974 	.word	0x08022974
 8020bd8:	0801d6a9 	.word	0x0801d6a9
 8020bdc:	0801d599 	.word	0x0801d599
 8020be0:	080231b6 	.word	0x080231b6

08020be4 <_read_r>:
 8020be4:	b538      	push	{r3, r4, r5, lr}
 8020be6:	4d07      	ldr	r5, [pc, #28]	; (8020c04 <_read_r+0x20>)
 8020be8:	4604      	mov	r4, r0
 8020bea:	4608      	mov	r0, r1
 8020bec:	4611      	mov	r1, r2
 8020bee:	2200      	movs	r2, #0
 8020bf0:	602a      	str	r2, [r5, #0]
 8020bf2:	461a      	mov	r2, r3
 8020bf4:	f7e2 fba4 	bl	8003340 <_read>
 8020bf8:	1c43      	adds	r3, r0, #1
 8020bfa:	d102      	bne.n	8020c02 <_read_r+0x1e>
 8020bfc:	682b      	ldr	r3, [r5, #0]
 8020bfe:	b103      	cbz	r3, 8020c02 <_read_r+0x1e>
 8020c00:	6023      	str	r3, [r4, #0]
 8020c02:	bd38      	pop	{r3, r4, r5, pc}
 8020c04:	20008fd4 	.word	0x20008fd4

08020c08 <__sccl>:
 8020c08:	b570      	push	{r4, r5, r6, lr}
 8020c0a:	780b      	ldrb	r3, [r1, #0]
 8020c0c:	4604      	mov	r4, r0
 8020c0e:	2b5e      	cmp	r3, #94	; 0x5e
 8020c10:	bf0b      	itete	eq
 8020c12:	784b      	ldrbeq	r3, [r1, #1]
 8020c14:	1c48      	addne	r0, r1, #1
 8020c16:	1c88      	addeq	r0, r1, #2
 8020c18:	2200      	movne	r2, #0
 8020c1a:	bf08      	it	eq
 8020c1c:	2201      	moveq	r2, #1
 8020c1e:	1e61      	subs	r1, r4, #1
 8020c20:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8020c24:	f801 2f01 	strb.w	r2, [r1, #1]!
 8020c28:	42a9      	cmp	r1, r5
 8020c2a:	d1fb      	bne.n	8020c24 <__sccl+0x1c>
 8020c2c:	b90b      	cbnz	r3, 8020c32 <__sccl+0x2a>
 8020c2e:	3801      	subs	r0, #1
 8020c30:	bd70      	pop	{r4, r5, r6, pc}
 8020c32:	f082 0101 	eor.w	r1, r2, #1
 8020c36:	54e1      	strb	r1, [r4, r3]
 8020c38:	1c42      	adds	r2, r0, #1
 8020c3a:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8020c3e:	2d2d      	cmp	r5, #45	; 0x2d
 8020c40:	f102 36ff 	add.w	r6, r2, #4294967295
 8020c44:	4610      	mov	r0, r2
 8020c46:	d006      	beq.n	8020c56 <__sccl+0x4e>
 8020c48:	2d5d      	cmp	r5, #93	; 0x5d
 8020c4a:	d0f1      	beq.n	8020c30 <__sccl+0x28>
 8020c4c:	b90d      	cbnz	r5, 8020c52 <__sccl+0x4a>
 8020c4e:	4630      	mov	r0, r6
 8020c50:	e7ee      	b.n	8020c30 <__sccl+0x28>
 8020c52:	462b      	mov	r3, r5
 8020c54:	e7ef      	b.n	8020c36 <__sccl+0x2e>
 8020c56:	7816      	ldrb	r6, [r2, #0]
 8020c58:	2e5d      	cmp	r6, #93	; 0x5d
 8020c5a:	d0fa      	beq.n	8020c52 <__sccl+0x4a>
 8020c5c:	42b3      	cmp	r3, r6
 8020c5e:	dcf8      	bgt.n	8020c52 <__sccl+0x4a>
 8020c60:	4618      	mov	r0, r3
 8020c62:	3001      	adds	r0, #1
 8020c64:	4286      	cmp	r6, r0
 8020c66:	5421      	strb	r1, [r4, r0]
 8020c68:	dcfb      	bgt.n	8020c62 <__sccl+0x5a>
 8020c6a:	43d8      	mvns	r0, r3
 8020c6c:	4430      	add	r0, r6
 8020c6e:	1c5d      	adds	r5, r3, #1
 8020c70:	42b3      	cmp	r3, r6
 8020c72:	bfa8      	it	ge
 8020c74:	2000      	movge	r0, #0
 8020c76:	182b      	adds	r3, r5, r0
 8020c78:	3202      	adds	r2, #2
 8020c7a:	e7de      	b.n	8020c3a <__sccl+0x32>

08020c7c <__submore>:
 8020c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020c80:	460c      	mov	r4, r1
 8020c82:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8020c84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8020c88:	4299      	cmp	r1, r3
 8020c8a:	d11d      	bne.n	8020cc8 <__submore+0x4c>
 8020c8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8020c90:	f7fa fd00 	bl	801b694 <_malloc_r>
 8020c94:	b918      	cbnz	r0, 8020c9e <__submore+0x22>
 8020c96:	f04f 30ff 	mov.w	r0, #4294967295
 8020c9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020c9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8020ca2:	63a3      	str	r3, [r4, #56]	; 0x38
 8020ca4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8020ca8:	6360      	str	r0, [r4, #52]	; 0x34
 8020caa:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8020cae:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8020cb2:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8020cb6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8020cba:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8020cbe:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8020cc2:	6020      	str	r0, [r4, #0]
 8020cc4:	2000      	movs	r0, #0
 8020cc6:	e7e8      	b.n	8020c9a <__submore+0x1e>
 8020cc8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8020cca:	0077      	lsls	r7, r6, #1
 8020ccc:	463a      	mov	r2, r7
 8020cce:	f7ff f98f 	bl	801fff0 <_realloc_r>
 8020cd2:	4605      	mov	r5, r0
 8020cd4:	2800      	cmp	r0, #0
 8020cd6:	d0de      	beq.n	8020c96 <__submore+0x1a>
 8020cd8:	eb00 0806 	add.w	r8, r0, r6
 8020cdc:	4601      	mov	r1, r0
 8020cde:	4632      	mov	r2, r6
 8020ce0:	4640      	mov	r0, r8
 8020ce2:	f7fa f9d9 	bl	801b098 <memcpy>
 8020ce6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8020cea:	f8c4 8000 	str.w	r8, [r4]
 8020cee:	e7e9      	b.n	8020cc4 <__submore+0x48>

08020cf0 <__ascii_wctomb>:
 8020cf0:	b149      	cbz	r1, 8020d06 <__ascii_wctomb+0x16>
 8020cf2:	2aff      	cmp	r2, #255	; 0xff
 8020cf4:	bf85      	ittet	hi
 8020cf6:	238a      	movhi	r3, #138	; 0x8a
 8020cf8:	6003      	strhi	r3, [r0, #0]
 8020cfa:	700a      	strbls	r2, [r1, #0]
 8020cfc:	f04f 30ff 	movhi.w	r0, #4294967295
 8020d00:	bf98      	it	ls
 8020d02:	2001      	movls	r0, #1
 8020d04:	4770      	bx	lr
 8020d06:	4608      	mov	r0, r1
 8020d08:	4770      	bx	lr
	...

08020d0c <__env_lock>:
 8020d0c:	4801      	ldr	r0, [pc, #4]	; (8020d14 <__env_lock+0x8>)
 8020d0e:	f7fa b9af 	b.w	801b070 <__retarget_lock_acquire_recursive>
 8020d12:	bf00      	nop
 8020d14:	20008fca 	.word	0x20008fca

08020d18 <__env_unlock>:
 8020d18:	4801      	ldr	r0, [pc, #4]	; (8020d20 <__env_unlock+0x8>)
 8020d1a:	f7fa b9ab 	b.w	801b074 <__retarget_lock_release_recursive>
 8020d1e:	bf00      	nop
 8020d20:	20008fca 	.word	0x20008fca

08020d24 <_fstat_r>:
 8020d24:	b538      	push	{r3, r4, r5, lr}
 8020d26:	4d07      	ldr	r5, [pc, #28]	; (8020d44 <_fstat_r+0x20>)
 8020d28:	2300      	movs	r3, #0
 8020d2a:	4604      	mov	r4, r0
 8020d2c:	4608      	mov	r0, r1
 8020d2e:	4611      	mov	r1, r2
 8020d30:	602b      	str	r3, [r5, #0]
 8020d32:	f7e2 fb4a 	bl	80033ca <_fstat>
 8020d36:	1c43      	adds	r3, r0, #1
 8020d38:	d102      	bne.n	8020d40 <_fstat_r+0x1c>
 8020d3a:	682b      	ldr	r3, [r5, #0]
 8020d3c:	b103      	cbz	r3, 8020d40 <_fstat_r+0x1c>
 8020d3e:	6023      	str	r3, [r4, #0]
 8020d40:	bd38      	pop	{r3, r4, r5, pc}
 8020d42:	bf00      	nop
 8020d44:	20008fd4 	.word	0x20008fd4

08020d48 <_isatty_r>:
 8020d48:	b538      	push	{r3, r4, r5, lr}
 8020d4a:	4d06      	ldr	r5, [pc, #24]	; (8020d64 <_isatty_r+0x1c>)
 8020d4c:	2300      	movs	r3, #0
 8020d4e:	4604      	mov	r4, r0
 8020d50:	4608      	mov	r0, r1
 8020d52:	602b      	str	r3, [r5, #0]
 8020d54:	f7e2 fb49 	bl	80033ea <_isatty>
 8020d58:	1c43      	adds	r3, r0, #1
 8020d5a:	d102      	bne.n	8020d62 <_isatty_r+0x1a>
 8020d5c:	682b      	ldr	r3, [r5, #0]
 8020d5e:	b103      	cbz	r3, 8020d62 <_isatty_r+0x1a>
 8020d60:	6023      	str	r3, [r4, #0]
 8020d62:	bd38      	pop	{r3, r4, r5, pc}
 8020d64:	20008fd4 	.word	0x20008fd4

08020d68 <_malloc_usable_size_r>:
 8020d68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020d6c:	1f18      	subs	r0, r3, #4
 8020d6e:	2b00      	cmp	r3, #0
 8020d70:	bfbc      	itt	lt
 8020d72:	580b      	ldrlt	r3, [r1, r0]
 8020d74:	18c0      	addlt	r0, r0, r3
 8020d76:	4770      	bx	lr

08020d78 <_init>:
 8020d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020d7a:	bf00      	nop
 8020d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020d7e:	bc08      	pop	{r3}
 8020d80:	469e      	mov	lr, r3
 8020d82:	4770      	bx	lr

08020d84 <_fini>:
 8020d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020d86:	bf00      	nop
 8020d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020d8a:	bc08      	pop	{r3}
 8020d8c:	469e      	mov	lr, r3
 8020d8e:	4770      	bx	lr
