Warning (10268): Verilog HDL information at ALU.v(15): always construct contains both blocking and non-blocking assignments File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/ALU.v Line: 15
Warning (10273): Verilog HDL warning at data_memory.v(25): extended using "x" or "z" File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/data_memory.v Line: 25
Warning (10268): Verilog HDL information at RF_EX_reg.v(73): always construct contains both blocking and non-blocking assignments File: /home/pradumn/Documents/Quartus/IITB_RISC/6STAGES_PIPELINED/RF_EX_reg.v Line: 73
