module ID_Stage_Reg (
    clk, rst, wb_en_in, mem_r_en_in, mem_w_en_in,
    alu_res_in, st_val_in, dest_in,
    wb_en, mem_r_en, mem_w_en, alu_res,
    st_val, dest
);

input clk, rst, wb_en_in, mem_r_en_in, mem_w_en_in;
input [31:0] alu_res_in, st_val_in;
input [3:0] dest_in;
output reg wb_en, mem_r_en, mem_w_en;
output reg [31:0] alu_res, st_val;
output reg [3:0] dest;
