root@ing-wyze-cam3-a000 ~# dmesg 
[   29.489833] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   29.489841] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   29.489846] *** SUCCESS: I2C communication working after GPIO reset! ***
[   29.489854] sensor_read: reg=0xf1, client=85563d00, adapter=i2c0, addr=0x37
[   29.490349] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   29.490358] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   29.490363] === I2C COMMUNICATION TEST COMPLETE ===
[   29.490371] Registering gc2053 with ISP framework (sd=85b4b400, sensor=85b4b400)
[   29.490377] gc2053 registered with ISP framework successfully
[   29.490399] *** MIPS-SAFE: I2C device created successfully at 0x85563d00 ***
[   29.490407] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   29.490413] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   29.490420] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   29.490427] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   29.490463] ISP IOCTL: cmd=0xc050561a arg=0x7f8b1b28
[   29.490470] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   29.490477] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   29.490485] ISP IOCTL: cmd=0xc050561a arg=0x7f8b1b28
[   29.490490] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   29.490496] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   29.490504] ISP IOCTL: cmd=0xc0045627 arg=0x7f8b1b80
[   29.490515] ISP IOCTL: cmd=0x800856d5 arg=0x7f8b1b78
[   29.490520] TX_ISP_GET_BUF: IOCTL handler called
[   29.490527] TX_ISP_GET_BUF: core_dev=80488800, isp_dev=8048c000
[   29.490533] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   29.490540] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   29.564595] ISP IOCTL: cmd=0x800856d4 arg=0x7f8b1b78
[   29.564610] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   29.569187] ISP IOCTL: cmd=0x40045626 arg=0x7f8b1b90
[   29.569201] subdev_sensor_ops_ioctl: cmd=0x2000003
[   29.569207] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   29.569214] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 2 as index 0
[   29.569219] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   29.569229] ISP IOCTL: cmd=0x80045612 arg=0x0
[   29.569236] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   29.569241] === ISP Subdevice Array Status ===
[   29.569249]   [0]: isp-w01 (sd=80488000)
[   29.569255]   [1]: isp-w01 (sd=80488000)
[   29.569262]   [2]: isp-w02 (sd=80488400)
[   29.569269]   [3]: isp-m0 (sd=80488800)
[   29.569275]   [4]: gc2053 (sd=85b4b400)
[   29.569282]   [5]: gc2053 (sd=85b4b400)
[   29.569287]   [6]: (empty)
[   29.569292]   [7]: (empty)
[   29.569297]   [8]: (empty)
[   29.569301]   [9]: (empty)
[   29.569307]   [10]: (empty)
[   29.569311]   [11]: (empty)
[   29.569317]   [12]: (empty)
[   29.569321]   [13]: (empty)
[   29.569327]   [14]: (empty)
[   29.569331]   [15]: (empty)
[   29.569336] === End Subdevice Array ===
[   29.569341] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   29.569347] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   29.569353] *** ispcore_activate_module: Fixed for our struct layouts ***
[   29.569358] *** VIC device in state 1, proceeding with activation ***
[   29.569365] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   29.569369] *** SUBDEVICE VALIDATION SECTION ***
[   29.569375] VIC device state set to 2 (activated)
[   29.569379] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   29.569385] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   29.569390] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   29.569395] *** SUBDEVICE INITIALIZATION LOOP ***
[   29.569400] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   29.569407] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   29.569414] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.569422] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   29.569429] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   29.569439] sensor_write: reg=0xfe val=0x80, client=85563d00, adapter=i2c0, addr=0x37
[   29.569761] sensor_write: reg=0xfe val=0x80 SUCCESS
[   29.569769] sensor_write_array: reg[1] 0xfe=0x80 OK
[   29.569777] sensor_write: reg=0xfe val=0x80, client=85563d00, adapter=i2c0, addr=0x37
[   29.577781] sensor_write: reg=0xfe val=0x80 SUCCESS
[   29.577793] sensor_write_array: reg[2] 0xfe=0x80 OK
[   29.577803] sensor_write: reg=0xfe val=0x80, client=85563d00, adapter=i2c0, addr=0x37
[   29.578121] sensor_write: reg=0xfe val=0x80 SUCCESS
[   29.578129] sensor_write_array: reg[3] 0xfe=0x80 OK
[   29.578137] sensor_write: reg=0xfe val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.578455] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.578461] sensor_write_array: reg[4] 0xfe=0x00 OK
[   29.578470] sensor_write: reg=0xf2 val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.578784] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   29.578791] sensor_write_array: reg[5] 0xf2=0x00 OK
[   29.578799] sensor_write: reg=0xf3 val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.579160] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   29.579169] sensor_write_array: reg[6] 0xf3=0x00 OK
[   29.579177] sensor_write: reg=0xf4 val=0x36, client=85563d00, adapter=i2c0, addr=0x37
[   29.579492] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   29.579499] sensor_write_array: reg[7] 0xf4=0x36 OK
[   29.579507] sensor_write: reg=0xf5 val=0xc0, client=85563d00, adapter=i2c0, addr=0x37
[   29.579819] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   29.579826] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   29.579835] sensor_write: reg=0xf6 val=0x44, client=85563d00, adapter=i2c0, addr=0x37
[   29.580148] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   29.580155] sensor_write_array: reg[9] 0xf6=0x44 OK
[   29.580163] sensor_write: reg=0xf7 val=0x01, client=85563d00, adapter=i2c0, addr=0x37
[   29.580476] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   29.580483] sensor_write_array: reg[10] 0xf7=0x01 OK
[   29.580491] sensor_write: reg=0xf8 val=0x68, client=85563d00, adapter=i2c0, addr=0x37
[   29.580802] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   29.580811] sensor_write: reg=0xf9 val=0x40, client=85563d00, adapter=i2c0, addr=0x37
[   29.581123] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   29.581132] sensor_write: reg=0xfc val=0x8e, client=85563d00, adapter=i2c0, addr=0x37
[   29.581445] sensor_write: reg=0xfc val=0x8e SUCCESS
[   29.581453] sensor_write: reg=0xfe val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.581766] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.581774] sensor_write: reg=0x87 val=0x18, client=85563d00, adapter=i2c0, addr=0x37
[   29.582087] sensor_write: reg=0x87 val=0x18 SUCCESS
[   29.582095] sensor_write: reg=0xee val=0x30, client=85563d00, adapter=i2c0, addr=0x37
[   29.582408] sensor_write: reg=0xee val=0x30 SUCCESS
[   29.582417] sensor_write: reg=0xd0 val=0xb7, client=85563d00, adapter=i2c0, addr=0x37
[   29.582729] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   29.582737] sensor_write: reg=0x03 val=0x04, client=85563d00, adapter=i2c0, addr=0x37
[   29.583050] sensor_write: reg=0x03 val=0x04 SUCCESS
[   29.583059] sensor_write: reg=0x04 val=0x60, client=85563d00, adapter=i2c0, addr=0x37
[   29.583371] sensor_write: reg=0x04 val=0x60 SUCCESS
[   29.583379] sensor_write: reg=0x05 val=0x04, client=85563d00, adapter=i2c0, addr=0x37
[   29.583692] sensor_write: reg=0x05 val=0x04 SUCCESS
[   29.583701] sensor_write: reg=0x06 val=0x4c, client=85563d00, adapter=i2c0, addr=0x37
[   29.584013] sensor_write: reg=0x06 val=0x4c SUCCESS
[   29.584021] sensor_write: reg=0x07 val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.584334] sensor_write: reg=0x07 val=0x00 SUCCESS
[   29.584343] sensor_write: reg=0x08 val=0x11, client=85563d00, adapter=i2c0, addr=0x37
[   29.584655] sensor_write: reg=0x08 val=0x11 SUCCESS
[   29.584663] sensor_write: reg=0x09 val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.584976] sensor_write: reg=0x09 val=0x00 SUCCESS
[   29.584985] sensor_write: reg=0x0a val=0x02, client=85563d00, adapter=i2c0, addr=0x37
[   29.587895] sensor_write: reg=0x0a val=0x02 SUCCESS
[   29.587909] sensor_write: reg=0x0b val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.588227] sensor_write: reg=0x0b val=0x00 SUCCESS
[   29.588237] sensor_write: reg=0x0c val=0x02, client=85563d00, adapter=i2c0, addr=0x37
[   29.588554] sensor_write: reg=0x0c val=0x02 SUCCESS
[   29.588563] sensor_write: reg=0x0d val=0x04, client=85563d00, adapter=i2c0, addr=0x37
[   29.588881] sensor_write: reg=0x0d val=0x04 SUCCESS
[   29.588891] sensor_write: reg=0x0e val=0x40, client=85563d00, adapter=i2c0, addr=0x37
[   29.589231] sensor_write: reg=0x0e val=0x40 SUCCESS
[   29.589242] sensor_write: reg=0x12 val=0xe2, client=85563d00, adapter=i2c0, addr=0x37
[   29.589559] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   29.589567] sensor_write: reg=0x13 val=0x16, client=85563d00, adapter=i2c0, addr=0x37
[   29.589881] sensor_write: reg=0x13 val=0x16 SUCCESS
[   29.589889] sensor_write: reg=0x19 val=0x0a, client=85563d00, adapter=i2c0, addr=0x37
[   29.591011] sensor_write: reg=0x19 val=0x0a SUCCESS
[   29.591139] sensor_write: reg=0x21 val=0x1c, client=85563d00, adapter=i2c0, addr=0x37
[   29.591461] sensor_write: reg=0x21 val=0x1c SUCCESS
[   29.591471] sensor_write: reg=0x28 val=0x0a, client=85563d00, adapter=i2c0, addr=0x37
[   29.595070] sensor_write: reg=0x28 val=0x0a SUCCESS
[   29.595085] sensor_write: reg=0x29 val=0x24, client=85563d00, adapter=i2c0, addr=0x37
[   29.595411] sensor_write: reg=0x29 val=0x24 SUCCESS
[   29.595421] sensor_write: reg=0x2b val=0x04, client=85563d00, adapter=i2c0, addr=0x37
[   29.595735] sensor_write: reg=0x2b val=0x04 SUCCESS
[   29.595744] sensor_write: reg=0x32 val=0xf8, client=85563d00, adapter=i2c0, addr=0x37
[   29.596057] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   29.596066] sensor_write: reg=0x37 val=0x03, client=85563d00, adapter=i2c0, addr=0x37
[   29.596379] sensor_write: reg=0x37 val=0x03 SUCCESS
[   29.596387] sensor_write: reg=0x39 val=0x15, client=85563d00, adapter=i2c0, addr=0x37
[   29.596715] sensor_write: reg=0x39 val=0x15 SUCCESS
[   29.596724] sensor_write: reg=0x43 val=0x07, client=85563d00, adapter=i2c0, addr=0x37
[   29.597039] sensor_write: reg=0x43 val=0x07 SUCCESS
[   29.597047] sensor_write: reg=0x44 val=0x40, client=85563d00, adapter=i2c0, addr=0x37
[   29.597361] sensor_write: reg=0x44 val=0x40 SUCCESS
[   29.597369] sensor_write: reg=0x46 val=0x0b, client=85563d00, adapter=i2c0, addr=0x37
[   29.597682] sensor_write: reg=0x46 val=0x0b SUCCESS
[   29.597690] sensor_write: reg=0x4b val=0x20, client=85563d00, adapter=i2c0, addr=0x37
[   29.598055] sensor_write: reg=0x4b val=0x20 SUCCESS
[   29.598064] sensor_write: reg=0x4e val=0x08, client=85563d00, adapter=i2c0, addr=0x37
[   29.598375] sensor_write: reg=0x4e val=0x08 SUCCESS
[   29.598384] sensor_write: reg=0x55 val=0x20, client=85563d00, adapter=i2c0, addr=0x37
[   29.608113] sensor_write: reg=0x55 val=0x20 SUCCESS
[   29.608129] sensor_write: reg=0x66 val=0x05, client=85563d00, adapter=i2c0, addr=0x37
[   29.608517] sensor_write: reg=0x66 val=0x05 SUCCESS
[   29.608527] sensor_write: reg=0x67 val=0x05, client=85563d00, adapter=i2c0, addr=0x37
[   29.608835] sensor_write: reg=0x67 val=0x05 SUCCESS
[   29.608846] sensor_write: reg=0x77 val=0x01, client=85563d00, adapter=i2c0, addr=0x37
[   29.609187] sensor_write: reg=0x77 val=0x01 SUCCESS
[   29.609197] sensor_write: reg=0x78 val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.609513] sensor_write: reg=0x78 val=0x00 SUCCESS
[   29.609523] sensor_write: reg=0x7c val=0x93, client=85563d00, adapter=i2c0, addr=0x37
[   29.609836] sensor_write: reg=0x7c val=0x93 SUCCESS
[   29.609843] sensor_write_array: reg[50] 0x7c=0x93 OK
[   29.609852] sensor_write: reg=0x8c val=0x12, client=85563d00, adapter=i2c0, addr=0x37
[   29.610165] sensor_write: reg=0x8c val=0x12 SUCCESS
[   29.610173] sensor_write: reg=0x8d val=0x92, client=85563d00, adapter=i2c0, addr=0x37
[   29.610487] sensor_write: reg=0x8d val=0x92 SUCCESS
[   29.610495] sensor_write: reg=0x90 val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.610808] sensor_write: reg=0x90 val=0x00 SUCCESS
[   29.610816] sensor_write: reg=0x41 val=0x04, client=85563d00, adapter=i2c0, addr=0x37
[   29.611129] sensor_write: reg=0x41 val=0x04 SUCCESS
[   29.611137] sensor_write: reg=0x42 val=0x9d, client=85563d00, adapter=i2c0, addr=0x37
[   29.611451] sensor_write: reg=0x42 val=0x9d SUCCESS
[   29.611459] sensor_write: reg=0x9d val=0x10, client=85563d00, adapter=i2c0, addr=0x37
[   29.611772] sensor_write: reg=0x9d val=0x10 SUCCESS
[   29.611780] sensor_write: reg=0xce val=0x7c, client=85563d00, adapter=i2c0, addr=0x37
[   29.613223] sensor_write: reg=0xce val=0x7c SUCCESS
[   29.613237] sensor_write: reg=0xd2 val=0x41, client=85563d00, adapter=i2c0, addr=0x37
[   29.618254] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   29.618270] sensor_write: reg=0xd3 val=0xdc, client=85563d00, adapter=i2c0, addr=0x37
[   29.618683] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   29.618693] sensor_write: reg=0xe6 val=0x50, client=85563d00, adapter=i2c0, addr=0x37
[   29.619167] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   29.619179] sensor_write: reg=0xb6 val=0xc0, client=85563d00, adapter=i2c0, addr=0x37
[   29.619489] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   29.619501] sensor_write: reg=0xb0 val=0x70, client=85563d00, adapter=i2c0, addr=0x37
[   29.619815] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   29.619823] sensor_write: reg=0xb1 val=0x01, client=85563d00, adapter=i2c0, addr=0x37
[   29.620138] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   29.620147] sensor_write: reg=0xb2 val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.620460] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   29.620469] sensor_write: reg=0xb3 val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.620782] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   29.620790] sensor_write: reg=0xb4 val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.621103] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   29.621111] sensor_write: reg=0xb8 val=0x01, client=85563d00, adapter=i2c0, addr=0x37
[   29.621425] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   29.621433] sensor_write: reg=0xb9 val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.621746] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   29.621754] sensor_write: reg=0x26 val=0x30, client=85563d00, adapter=i2c0, addr=0x37
[   29.622067] sensor_write: reg=0x26 val=0x30 SUCCESS
[   29.622075] sensor_write: reg=0xfe val=0x01, client=85563d00, adapter=i2c0, addr=0x37
[   29.622389] sensor_write: reg=0xfe val=0x01 SUCCESS
[   29.622397] sensor_write: reg=0x40 val=0x23, client=85563d00, adapter=i2c0, addr=0x37
[   29.628369] sensor_write: reg=0x40 val=0x23 SUCCESS
[   29.628385] sensor_write: reg=0x55 val=0x07, client=85563d00, adapter=i2c0, addr=0x37
[   29.628703] sensor_write: reg=0x55 val=0x07 SUCCESS
[   29.628712] sensor_write: reg=0x60 val=0x40, client=85563d00, adapter=i2c0, addr=0x37
[   29.629030] sensor_write: reg=0x60 val=0x40 SUCCESS
[   29.629039] sensor_write: reg=0xfe val=0x04, client=85563d00, adapter=i2c0, addr=0x37
[   29.629373] sensor_write: reg=0xfe val=0x04 SUCCESS
[   29.629383] sensor_write: reg=0x14 val=0x78, client=85563d00, adapter=i2c0, addr=0x37
[   29.629696] sensor_write: reg=0x14 val=0x78 SUCCESS
[   29.629705] sensor_write: reg=0x15 val=0x78, client=85563d00, adapter=i2c0, addr=0x37
[   29.630020] sensor_write: reg=0x15 val=0x78 SUCCESS
[   29.630029] sensor_write: reg=0x16 val=0x78, client=85563d00, adapter=i2c0, addr=0x37
[   29.630342] sensor_write: reg=0x16 val=0x78 SUCCESS
[   29.630351] sensor_write: reg=0x17 val=0x78, client=85563d00, adapter=i2c0, addr=0x37
[   29.630664] sensor_write: reg=0x17 val=0x78 SUCCESS
[   29.630673] sensor_write: reg=0xfe val=0x01, client=85563d00, adapter=i2c0, addr=0x37
[   29.630985] sensor_write: reg=0xfe val=0x01 SUCCESS
[   29.630994] sensor_write: reg=0x92 val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.631307] sensor_write: reg=0x92 val=0x00 SUCCESS
[   29.631315] sensor_write: reg=0x94 val=0x03, client=85563d00, adapter=i2c0, addr=0x37
[   29.631628] sensor_write: reg=0x94 val=0x03 SUCCESS
[   29.631636] sensor_write: reg=0x95 val=0x04, client=85563d00, adapter=i2c0, addr=0x37
[   29.631949] sensor_write: reg=0x95 val=0x04 SUCCESS
[   29.631957] sensor_write: reg=0x96 val=0x38, client=85563d00, adapter=i2c0, addr=0x37
[   29.632270] sensor_write: reg=0x96 val=0x38 SUCCESS
[   29.632279] sensor_write: reg=0x97 val=0x07, client=85563d00, adapter=i2c0, addr=0x37
[   29.632591] sensor_write: reg=0x97 val=0x07 SUCCESS
[   29.632600] sensor_write: reg=0x98 val=0x80, client=85563d00, adapter=i2c0, addr=0x37
[   29.632913] sensor_write: reg=0x98 val=0x80 SUCCESS
[   29.632921] sensor_write: reg=0xfe val=0x01, client=85563d00, adapter=i2c0, addr=0x37
[   29.633234] sensor_write: reg=0xfe val=0x01 SUCCESS
[   29.633242] sensor_write: reg=0x01 val=0x05, client=85563d00, adapter=i2c0, addr=0x37
[   29.633555] sensor_write: reg=0x01 val=0x05 SUCCESS
[   29.633563] sensor_write: reg=0x02 val=0x89, client=85563d00, adapter=i2c0, addr=0x37
[   29.638477] sensor_write: reg=0x02 val=0x89 SUCCESS
[   29.638493] sensor_write: reg=0x04 val=0x01, client=85563d00, adapter=i2c0, addr=0x37
[   29.638811] sensor_write: reg=0x04 val=0x01 SUCCESS
[   29.638820] sensor_write: reg=0x07 val=0xa6, client=85563d00, adapter=i2c0, addr=0x37
[   29.639162] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   29.639172] sensor_write: reg=0x08 val=0xa9, client=85563d00, adapter=i2c0, addr=0x37
[   29.639491] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   29.639499] sensor_write: reg=0x09 val=0xa8, client=85563d00, adapter=i2c0, addr=0x37
[   29.639813] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   29.639822] sensor_write: reg=0x0a val=0xa7, client=85563d00, adapter=i2c0, addr=0x37
[   29.640135] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   29.640143] sensor_write: reg=0x0b val=0xff, client=85563d00, adapter=i2c0, addr=0x37
[   29.640457] sensor_write: reg=0x0b val=0xff SUCCESS
[   29.640465] sensor_write: reg=0x0c val=0xff, client=85563d00, adapter=i2c0, addr=0x37
[   29.640778] sensor_write: reg=0x0c val=0xff SUCCESS
[   29.640786] sensor_write: reg=0x0f val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.641099] sensor_write: reg=0x0f val=0x00 SUCCESS
[   29.641107] sensor_write: reg=0x50 val=0x1c, client=85563d00, adapter=i2c0, addr=0x37
[   29.641420] sensor_write: reg=0x50 val=0x1c SUCCESS
[   29.641429] sensor_write: reg=0x89 val=0x03, client=85563d00, adapter=i2c0, addr=0x37
[   29.641741] sensor_write: reg=0x89 val=0x03 SUCCESS
[   29.641750] sensor_write: reg=0xfe val=0x04, client=85563d00, adapter=i2c0, addr=0x37
[   29.642063] sensor_write: reg=0xfe val=0x04 SUCCESS
[   29.642071] sensor_write: reg=0x28 val=0x86, client=85563d00, adapter=i2c0, addr=0x37
[   29.642384] sensor_write: reg=0x28 val=0x86 SUCCESS
[   29.642391] sensor_write_array: reg[100] 0x28=0x86 OK
[   29.642400] sensor_write: reg=0x29 val=0x86, client=85563d00, adapter=i2c0, addr=0x37
[   29.642713] sensor_write: reg=0x29 val=0x86 SUCCESS
[   29.642721] sensor_write: reg=0x2a val=0x86, client=85563d00, adapter=i2c0, addr=0x37
[   29.644812] sensor_write: reg=0x2a val=0x86 SUCCESS
[   29.644828] sensor_write: reg=0x2b val=0x68, client=85563d00, adapter=i2c0, addr=0x37
[   29.645144] sensor_write: reg=0x2b val=0x68 SUCCESS
[   29.645153] sensor_write: reg=0x2c val=0x68, client=85563d00, adapter=i2c0, addr=0x37
[   29.645487] sensor_write: reg=0x2c val=0x68 SUCCESS
[   29.645497] sensor_write: reg=0x2d val=0x68, client=85563d00, adapter=i2c0, addr=0x37
[   29.648599] sensor_write: reg=0x2d val=0x68 SUCCESS
[   29.648614] sensor_write: reg=0x2e val=0x68, client=85563d00, adapter=i2c0, addr=0x37
[   29.648932] sensor_write: reg=0x2e val=0x68 SUCCESS
[   29.648941] sensor_write: reg=0x2f val=0x68, client=85563d00, adapter=i2c0, addr=0x37
[   29.649281] sensor_write: reg=0x2f val=0x68 SUCCESS
[   29.649292] sensor_write: reg=0x30 val=0x4f, client=85563d00, adapter=i2c0, addr=0x37
[   29.649604] sensor_write: reg=0x30 val=0x4f SUCCESS
[   29.649613] sensor_write: reg=0x31 val=0x68, client=85563d00, adapter=i2c0, addr=0x37
[   29.649929] sensor_write: reg=0x31 val=0x68 SUCCESS
[   29.649939] sensor_write: reg=0x32 val=0x67, client=85563d00, adapter=i2c0, addr=0x37
[   29.650252] sensor_write: reg=0x32 val=0x67 SUCCESS
[   29.650261] sensor_write: reg=0x33 val=0x66, client=85563d00, adapter=i2c0, addr=0x37
[   29.650574] sensor_write: reg=0x33 val=0x66 SUCCESS
[   29.650583] sensor_write: reg=0x34 val=0x66, client=85563d00, adapter=i2c0, addr=0x37
[   29.658739] sensor_write: reg=0x34 val=0x66 SUCCESS
[   29.658755] sensor_write: reg=0x35 val=0x66, client=85563d00, adapter=i2c0, addr=0x37
[   29.659071] sensor_write: reg=0x35 val=0x66 SUCCESS
[   29.659079] sensor_write: reg=0x36 val=0x66, client=85563d00, adapter=i2c0, addr=0x37
[   29.659425] sensor_write: reg=0x36 val=0x66 SUCCESS
[   29.659435] sensor_write: reg=0x37 val=0x66, client=85563d00, adapter=i2c0, addr=0x37
[   29.659747] sensor_write: reg=0x37 val=0x66 SUCCESS
[   29.659755] sensor_write: reg=0x38 val=0x62, client=85563d00, adapter=i2c0, addr=0x37
[   29.660069] sensor_write: reg=0x38 val=0x62 SUCCESS
[   29.660078] sensor_write: reg=0x39 val=0x62, client=85563d00, adapter=i2c0, addr=0x37
[   29.660391] sensor_write: reg=0x39 val=0x62 SUCCESS
[   29.660400] sensor_write: reg=0x3a val=0x62, client=85563d00, adapter=i2c0, addr=0x37
[   29.660713] sensor_write: reg=0x3a val=0x62 SUCCESS
[   29.660721] sensor_write: reg=0x3b val=0x62, client=85563d00, adapter=i2c0, addr=0x37
[   29.661035] sensor_write: reg=0x3b val=0x62 SUCCESS
[   29.661043] sensor_write: reg=0x3c val=0x62, client=85563d00, adapter=i2c0, addr=0x37
[   29.661356] sensor_write: reg=0x3c val=0x62 SUCCESS
[   29.661365] sensor_write: reg=0x3d val=0x62, client=85563d00, adapter=i2c0, addr=0x37
[   29.661677] sensor_write: reg=0x3d val=0x62 SUCCESS
[   29.661686] sensor_write: reg=0x3e val=0x62, client=85563d00, adapter=i2c0, addr=0x37
[   29.661999] sensor_write: reg=0x3e val=0x62 SUCCESS
[   29.662007] sensor_write: reg=0x3f val=0x62, client=85563d00, adapter=i2c0, addr=0x37
[   29.662321] sensor_write: reg=0x3f val=0x62 SUCCESS
[   29.662329] sensor_write: reg=0xfe val=0x01, client=85563d00, adapter=i2c0, addr=0x37
[   29.662642] sensor_write: reg=0xfe val=0x01 SUCCESS
[   29.662650] sensor_write: reg=0x9a val=0x06, client=85563d00, adapter=i2c0, addr=0x37
[   29.662963] sensor_write: reg=0x9a val=0x06 SUCCESS
[   29.662971] sensor_write: reg=0xfe val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.663284] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.663293] sensor_write: reg=0x7b val=0x2a, client=85563d00, adapter=i2c0, addr=0x37
[   29.663606] sensor_write: reg=0x7b val=0x2a SUCCESS
[   29.663614] sensor_write: reg=0x23 val=0x2d, client=85563d00, adapter=i2c0, addr=0x37
[   29.663927] sensor_write: reg=0x23 val=0x2d SUCCESS
[   29.663935] sensor_write: reg=0xfe val=0x03, client=85563d00, adapter=i2c0, addr=0x37
[   29.664249] sensor_write: reg=0xfe val=0x03 SUCCESS
[   29.664257] sensor_write: reg=0x01 val=0x27, client=85563d00, adapter=i2c0, addr=0x37
[   29.664569] sensor_write: reg=0x01 val=0x27 SUCCESS
[   29.664578] sensor_write: reg=0x02 val=0x56, client=85563d00, adapter=i2c0, addr=0x37
[   29.664891] sensor_write: reg=0x02 val=0x56 SUCCESS
[   29.664899] sensor_write: reg=0x03 val=0x8e, client=85563d00, adapter=i2c0, addr=0x37
[   29.665212] sensor_write: reg=0x03 val=0x8e SUCCESS
[   29.665221] sensor_write: reg=0x12 val=0x80, client=85563d00, adapter=i2c0, addr=0x37
[   29.665533] sensor_write: reg=0x12 val=0x80 SUCCESS
[   29.665542] sensor_write: reg=0x13 val=0x07, client=85563d00, adapter=i2c0, addr=0x37
[   29.665855] sensor_write: reg=0x13 val=0x07 SUCCESS
[   29.665863] sensor_write: reg=0x15 val=0x12, client=85563d00, adapter=i2c0, addr=0x37
[   29.666176] sensor_write: reg=0x15 val=0x12 SUCCESS
[   29.666185] sensor_write: reg=0xfe val=0x00, client=85563d00, adapter=i2c0, addr=0x37
[   29.668815] sensor_write: reg=0xfe val=0x00 SUCCESS
[   29.668830] sensor_write: reg=0x3e val=0x91, client=85563d00, adapter=i2c0, addr=0x37
[   29.669175] sensor_write: reg=0x3e val=0x91 SUCCESS
[   29.669184] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   29.669191] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   29.669197] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   29.669205] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   29.669212] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.669218] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.669224] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.669231] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   29.669238] *** vic_core_ops_init: ENTRY - sd=80488400, enable=1 ***
[   29.669244] *** vic_core_ops_init: vic_dev=80488400, current state check ***
[   29.669251] *** vic_core_ops_init: current_state=2, enable=1 ***
[   29.669257] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   29.669262] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   29.669268] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   29.669274] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   29.669279] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   29.669287] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   29.669292] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   29.669298] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   29.669304] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   29.669309] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.669315] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   29.669321] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   29.669329] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
d[   29.669335] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   29.669340] *** tx_vic_enable_irq: completed successfully ***
[   29.669346] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   29.669353] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   29.669359] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.669367] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.669373] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.669379] VIN: tx_isp_vin_init: a0 (sensor) = 85b4b400
[   29.669386] VIN: tx_isp_vin_init: using VIN device from global ISP: 80488000
[   29.669392] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   29.669398] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.669404] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.669410] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.669416] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   29.669422] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   29.669427] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   29.669433] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   29.669439] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   29.669445] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.669452] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.669458] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.669464] VIN: tx_isp_vin_init: a0 (sensor) = 85b4b400
[   29.669470] VIN: tx_isp_vin_init: using VIN device from global ISP: 80488000
[   29.669475] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   29.669481] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.669487] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.669493] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.669499] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   29.669505] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   29.669511] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   29.669516] *** VIC device final state set to 2 (fully activated) ***
[   29.669521] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   29.669527] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   29.669533] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   29.669540] *** vic_core_ops_init: ENTRY - sd=80488400, enable=1 ***
[   29.669546] *** vic_core_ops_init: vic_dev=80488400, current state check ***
[   29.669552] *** vic_core_ops_init: current_state=2, enable=1 ***
[   29.669557] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   29.669563] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   29.669568] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   29.669574] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   29.669580] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   29.669587] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   29.669592] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   29.669598] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   29.669604] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   29.669609] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.669615] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   29.669621] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   29.669627] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
m[   29.669633] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   29.669638] *** tx_vic_enable_irq: completed successfully ***
[   29.669644] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   29.669650] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   29.669655] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   29.669664] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   29.669671] tx_isp_csi_activate_subdev: Initializing 2 clocks for CSI before enabling
[   29.669677] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   29.669683] isp_subdev_init_clks: Using platform data clock arrays: c06b7568
[   29.669691] isp_subdev_init_clks: Using platform data clock configs
[   29.669699] Platform data clock[0]: name=cgu_isp, rate=100000000
[   29.669710] Clock cgu_isp: set rate 100000000 Hz, result=0
[   29.669717] Clock cgu_isp enabled successfully
[   29.669724] Platform data clock[1]: name=isp, rate=65535
[   29.669732] Clock isp enabled successfully
[   29.699171] CPM clock gates configured
[   29.699187] isp_subdev_init_clks: Successfully initialized 2 clocks
[   29.699197] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   29.699203] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   29.699209] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   29.699216] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.699226] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.699307] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.699622] VIN: tx_isp_vin_init: a0 (sensor) = 85b4b400
[   29.699634] VIN: tx_isp_vin_init: using VIN device from global ISP: 80488000
[   29.699641] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   29.699649] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.699656] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.699662] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.699668] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   29.699673] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   29.699679] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   29.699685] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   29.699690] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   29.699697] *** vic_core_ops_init: ENTRY - sd=80488400, enable=1 ***
[   29.699703] *** vic_core_ops_init: vic_dev=80488400, current state check ***
[   29.699709] *** vic_core_ops_init: current_state=3, enable=1 ***
[   29.699715] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   29.699720] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   29.699726] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.699732] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.699738] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.699743] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   29.699749] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   29.699756] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   29.699763] *** vin_s_stream: SAFE implementation - sd=80488000, enable=1 ***
[   29.699769] vin_s_stream: VIN state = 3, enable = 1
[   29.699775] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.699783] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.699789] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.699795] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.699801] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.699807] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   29.699813] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   29.699820] *** vin_s_stream: SAFE implementation - sd=80488000, enable=1 ***
[   29.699826] vin_s_stream: VIN state = 4, enable = 1
[   29.699831] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.699838] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.699845] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.699850] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.699855] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.699861] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   29.699867] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   29.699875] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80488400, enable=1 ***
[   29.699881] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.699886] *** vic_core_s_stream: STREAM ON ***
[   29.699891] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.699897] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.699903] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.699910] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.699916] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.699922] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.699928] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.729145] STREAMING: CPM clocks configured for VIC access
[   29.729162] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.729168] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.729175] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.729181] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.729187] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.729193] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.729201] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.729209] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.729216] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.729221] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.729227] *** VIC unlock: Commands written, checking VIC status register ***
[   29.729234] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.729239] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.729245] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.729251] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.729257] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.729263] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.729343] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.729351] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.729358] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   29.729365] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   29.729373] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.729379] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.729386] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   29.729393] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.729399] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.729404] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.729410] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.729417] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   29.729437] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.729444] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.729451] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   29.729457] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.729463] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.729469] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.729475] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.729481] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.729486] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.729493] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000000 ***
[   29.729499] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.729509] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   29.729515] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.729521] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.729529] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   29.729535] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.729541] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.729546] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.729552] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.729558] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.729565] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.729573] ispvic_frame_channel_qbuf: arg1=80488400, arg2=  (null)
[   29.729579] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.729585] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.729591] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.729598] ispvic_frame_channel_s_stream: arg1=80488400, arg2=1
[   29.729604] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80488400
[   29.729611] ispvic_frame_channel_s_stream[2441]: streamon
[   29.729617] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.729623] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.729629] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   29.729635] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.729640] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.729647] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.729653] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.729660] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.729666] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.729672] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.729677] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.729683] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.729690] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.729697] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.729705] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.729713] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.729720] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.729728] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.729734] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.729739] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.729745] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.729752] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.729759] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   29.729764] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.729770] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.729776] ispvic_frame_channel_qbuf: arg1=80488400, arg2=  (null)
[   29.729781] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.729795] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   29.729803] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   29.729867] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   29.729879] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   29.729885] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   29.729894] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   29.729901] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   29.729906] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   29.729912] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   29.729919] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   29.730928] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   29.730933] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   29.730939] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   29.731047] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.731155] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.731162] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   29.731167] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.731173] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.731179] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   29.731185] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   29.731193] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   29.731198] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   29.731203] *** tx_vic_enable_irq: completed successfully ***
[   30.168506] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   30.168520] *** vic_core_s_stream: VIC state transition 3 â†’ 4 (STREAMING) ***
[   30.168525] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   30.168532] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   30.168539] ispcore_slake_module: VIC device=80488400, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   30.168547] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.168557] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   30.168564] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   30.168568] ispcore_slake_module: Using sensor attributes from connected sensor
[   30.168575] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=8048c000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   30.168584] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   30.168593] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   30.168599] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   30.168606] *** tisp_init: Invalid sensor dimensions 2x0, using defaults 1920x1080 ***
[   30.168612] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   30.168618] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   30.168624] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.168630] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.168635] tisp_event_init: Initializing ISP event system
[   30.168642] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.168648] tisp_event_set_cb: Setting callback for event 4
[   30.168655] tisp_event_set_cb: Event 4 callback set to c06858e4
[   30.168660] tisp_event_set_cb: Setting callback for event 5
[   30.168666] tisp_event_set_cb: Event 5 callback set to c0685dac
[   30.168672] tisp_event_set_cb: Setting callback for event 7
[   30.168678] tisp_event_set_cb: Event 7 callback set to c0685978
[   30.168684] tisp_event_set_cb: Setting callback for event 9
[   30.168690] tisp_event_set_cb: Event 9 callback set to c0685a00
[   30.168696] tisp_event_set_cb: Setting callback for event 8
[   30.168702] tisp_event_set_cb: Event 8 callback set to c0685ac4
[   30.168709] *** system_irq_func_set: Registered handler c067e7a0 at index 13 ***
[   30.186540] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.186556] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   30.186563] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   30.186570] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.186577] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   30.186584] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   30.186591] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   30.186598] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   30.186606] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   30.186613] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   30.186620] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   30.186627] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
	[   30.186634] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   30.186640] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   30.186647] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   30.186654] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   30.186660] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   30.186666] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   30.186672] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   30.186679] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   30.186686] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   30.186692] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   30.186698] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   30.186703] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.186710] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   30.186717] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   30.186724] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   30.186730] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   30.186737] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   30.186744] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   30.186750] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   30.186757] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   30.186762] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.186770] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.186776] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   30.186783] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.186790] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   30.186796] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   30.186802] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   30.186809] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   30.186816] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   30.186822] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   30.186829] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   30.186834] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   30.186842] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   30.186850] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.186856] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   30.186862] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   30.186868] *** tisp_init: ISP control register set to enable processing pipeline ***
[   30.186874] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.186880] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   30.186887] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.186893] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   30.186899] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   30.186906] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   30.186911] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   30.186918] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.186923] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   30.186929] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   30.186936] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.186943] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   30.186950] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.186956] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   30.186963] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   30.186970] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   30.186975] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   30.186982] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   30.186988] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   30.186994] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   30.187001] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   30.187007] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.187014] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   30.187021] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   30.187030] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   30.187036] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   30.187043] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   30.187050] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   30.187056] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   30.187063] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   30.187068] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   30.187074] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   30.187080] *** This should eliminate green frames by enabling proper color processing ***
[   30.187086] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   30.187092] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   30.187099] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   30.187106] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   30.187112] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   30.187118] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   30.187125] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   30.187132] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   30.187138] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   30.187144] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   30.187149] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   30.187154] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   30.187160] *** tisp_init: Standard tuning parameters loaded successfully ***
[   30.187165] *** tisp_init: Custom tuning parameters loaded successfully ***
[   30.187171] tisp_set_csc_version: Setting CSC version 0
[   30.187178] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   30.187184] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   30.187190] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   30.187196] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.187203] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.187208] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   30.187214] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.187220] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.187226] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   30.187232] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   30.187238] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   30.187245] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   30.187250] *** tisp_init: ISP processing pipeline fully enabled ***
[   30.187256] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   30.187263] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   30.187268] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   30.187276] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.187282] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.187287] tisp_init: ISP memory buffers configured
[   30.187292] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.187300] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.187308] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.187318] tiziano_ae_params_refresh: AE parameters refreshed

[   30.187324] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.187330] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.187335] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.187340] tiziano_ae_para_addr: AE parameter addresses configured
[   30.187347] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.187354] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.187360] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.187368] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.187374] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.187381] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.187388] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.187394] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b886814 (Binary Ninja EXACT) ***
[   30.187402] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.187408] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.187415] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.187422] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.187427] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.187434] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.187440] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.187446] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.187453] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.187459] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.187466] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.187472] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.187479] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.187485] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.187492] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.187498] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.187504] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.187510] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.187516] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.187524] *** system_irq_func_set: Registered handler c0686abc at index 10 ***
[   30.206748] *** system_irq_func_set: Registered handler c0686bb0 at index 27 ***
[   30.220036] *** system_irq_func_set: Registered handler c0686abc at index 26 ***
[   30.237842] *** system_irq_func_set: Registered handler c0686c98 at index 29 ***
[   30.249264] *** system_irq_func_set: Registered handler c0686c24 at index 28 ***
[   30.256912] *** system_irq_func_set: Registered handler c0686d0c at index 30 ***
[   30.283733] *** system_irq_func_set: Registered handler c0686d60 at index 20 ***
[1]+  Segmentation fault         prudynt
root@ing-wyze-cam3-a000 ~# dmesg 
[   29.669404] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.669410] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.669416] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   29.669422] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   29.669427] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   29.669433] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   29.669439] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   29.669445] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.669452] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.669458] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.669464] VIN: tx_isp_vin_init: a0 (sensor) = 85b4b400
[   29.669470] VIN: tx_isp_vin_init: using VIN device from global ISP: 80488000
[   29.669475] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   29.669481] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.669487] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.669493] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.669499] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   29.669505] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   29.669511] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   29.669516] *** VIC device final state set to 2 (fully activated) ***
[   29.669521] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   29.669527] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   29.669533] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   29.669540] *** vic_core_ops_init: ENTRY - sd=80488400, enable=1 ***
[   29.669546] *** vic_core_ops_init: vic_dev=80488400, current state check ***
[   29.669552] *** vic_core_ops_init: current_state=2, enable=1 ***
[   29.669557] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   29.669563] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   29.669568] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   29.669574] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   29.669580] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   29.669587] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   29.669592] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   29.669598] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   29.669604] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   29.669609] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.669615] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   29.669621] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   29.669627] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   29.669633] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   29.669638] *** tx_vic_enable_irq: completed successfully ***
[   29.669644] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   29.669650] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   29.669655] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   29.669664] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   29.669671] tx_isp_csi_activate_subdev: Initializing 2 clocks for CSI before enabling
[   29.669677] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   29.669683] isp_subdev_init_clks: Using platform data clock arrays: c06b7568
[   29.669691] isp_subdev_init_clks: Using platform data clock configs
[   29.669699] Platform data clock[0]: name=cgu_isp, rate=100000000
[   29.669710] Clock cgu_isp: set rate 100000000 Hz, result=0
[   29.669717] Clock cgu_isp enabled successfully
[   29.669724] Platform data clock[1]: name=isp, rate=65535
[   29.669732] Clock isp enabled successfully
[   29.699171] CPM clock gates configured
[   29.699187] isp_subdev_init_clks: Successfully initialized 2 clocks
[   29.699197] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   29.699203] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   29.699209] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   29.699216] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.699226] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.699307] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.699622] VIN: tx_isp_vin_init: a0 (sensor) = 85b4b400
[   29.699634] VIN: tx_isp_vin_init: using VIN device from global ISP: 80488000
[   29.699641] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   29.699649] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.699656] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.699662] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.699668] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   29.699673] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   29.699679] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   29.699685] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   29.699690] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   29.699697] *** vic_core_ops_init: ENTRY - sd=80488400, enable=1 ***
[   29.699703] *** vic_core_ops_init: vic_dev=80488400, current state check ***
[   29.699709] *** vic_core_ops_init: current_state=3, enable=1 ***
[   29.699715] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   29.699720] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   29.699726] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.699732] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.699738] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.699743] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   29.699749] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   29.699756] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   29.699763] *** vin_s_stream: SAFE implementation - sd=80488000, enable=1 ***
[   29.699769] vin_s_stream: VIN state = 3, enable = 1
[   29.699775] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.699783] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.699789] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.699795] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.699801] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.699807] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   29.699813] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   29.699820] *** vin_s_stream: SAFE implementation - sd=80488000, enable=1 ***
[   29.699826] vin_s_stream: VIN state = 4, enable = 1
[   29.699831] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.699838] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.699845] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.699850] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.699855] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.699861] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   29.699867] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   29.699875] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80488400, enable=1 ***
[   29.699881] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.699886] *** vic_core_s_stream: STREAM ON ***
[   29.699891] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.699897] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.699903] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.699910] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.699916] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.699922] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.699928] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.729145] STREAMING: CPM clocks configured for VIC access
[   29.729162] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.729168] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.729175] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.729181] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.729187] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.729193] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.729201] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.729209] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.729216] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.729221] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.729227] *** VIC unlock: Commands written, checking VIC status register ***
[   29.729234] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.729239] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.729245] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.729251] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.729257] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.729263] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.729343] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.729351] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.729358] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   29.729365] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   29.729373] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.729379] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.729386] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   29.729393] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.729399] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.729404] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.729410] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.729417] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   29.729437] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.729444] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.729451] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   29.729457] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.729463] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.729469] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.729475] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.729481] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.729486] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.729493] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000000 ***
[   29.729499] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.729509] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   29.729515] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.729521] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.729529] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   29.729535] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.729541] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.729546] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.729552] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.729558] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.729565] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.729573] ispvic_frame_channel_qbuf: arg1=80488400, arg2=  (null)
[   29.729579] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.729585] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.729591] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.729598] ispvic_frame_channel_s_stream: arg1=80488400, arg2=1
[   29.729604] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80488400
[   29.729611] ispvic_frame_channel_s_stream[2441]: streamon
[   29.729617] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.729623] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.729629] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   29.729635] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.729640] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.729647] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.729653] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.729660] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.729666] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.729672] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.729677] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.729683] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.729690] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.729697] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.729705] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.729713] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.729720] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.729728] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.729734] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.729739] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.729745] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.729752] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.729759] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   29.729764] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.729770] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.729776] ispvic_frame_channel_qbuf: arg1=80488400, arg2=  (null)
[   29.729781] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.729795] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   29.729803] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   29.729867] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   29.729879] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   29.729885] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   29.729894] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   29.729901] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   29.729906] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   29.729912] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   29.729919] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   29.730928] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   29.730933] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   29.730939] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   29.731047] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.731155] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.731162] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   29.731167] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.731173] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.731179] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   29.731185] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   29.731193] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   29.731198] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   29.731203] *** tx_vic_enable_irq: completed successfully ***
[   30.168506] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   30.168520] *** vic_core_s_stream: VIC state transition 3 â†’ 4 (STREAMING) ***
[   30.168525] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   30.168532] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   30.168539] ispcore_slake_module: VIC device=80488400, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   30.168547] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.168557] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   30.168564] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   30.168568] ispcore_slake_module: Using sensor attributes from connected sensor
[   30.168575] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=8048c000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   30.168584] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   30.168593] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   30.168599] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   30.168606] *** tisp_init: Invalid sensor dimensions 2x0, using defaults 1920x1080 ***
[   30.168612] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   30.168618] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   30.168624] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.168630] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.168635] tisp_event_init: Initializing ISP event system
[   30.168642] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.168648] tisp_event_set_cb: Setting callback for event 4
[   30.168655] tisp_event_set_cb: Event 4 callback set to c06858e4
[   30.168660] tisp_event_set_cb: Setting callback for event 5
[   30.168666] tisp_event_set_cb: Event 5 callback set to c0685dac
[   30.168672] tisp_event_set_cb: Setting callback for event 7
[   30.168678] tisp_event_set_cb: Event 7 callback set to c0685978
[   30.168684] tisp_event_set_cb: Setting callback for event 9
[   30.168690] tisp_event_set_cb: Event 9 callback set to c0685a00
[   30.168696] tisp_event_set_cb: Setting callback for event 8
[   30.168702] tisp_event_set_cb: Event 8 callback set to c0685ac4
[   30.168709] *** system_irq_func_set: Registered handler c067e7a0 at index 13 ***
[   30.186540] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.186556] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   30.186563] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   30.186570] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.186577] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   30.186584] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   30.186591] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   30.186598] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   30.186606] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   30.186613] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   30.186620] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   30.186627] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   30.186634] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   30.186640] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   30.186647] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   30.186654] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   30.186660] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   30.186666] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   30.186672] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   30.186679] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   30.186686] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   30.186692] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   30.186698] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   30.186703] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.186710] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   30.186717] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   30.186724] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   30.186730] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   30.186737] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   30.186744] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   30.186750] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   30.186757] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   30.186762] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.186770] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.186776] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   30.186783] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.186790] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   30.186796] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   30.186802] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   30.186809] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   30.186816] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   30.186822] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   30.186829] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   30.186834] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   30.186842] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   30.186850] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.186856] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   30.186862] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   30.186868] *** tisp_init: ISP control register set to enable processing pipeline ***
[   30.186874] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.186880] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   30.186887] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.186893] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   30.186899] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   30.186906] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   30.186911] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   30.186918] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.186923] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   30.186929] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   30.186936] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.186943] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   30.186950] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.186956] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   30.186963] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   30.186970] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   30.186975] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   30.186982] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   30.186988] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   30.186994] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   30.187001] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   30.187007] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.187014] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   30.187021] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   30.187030] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   30.187036] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   30.187043] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   30.187050] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   30.187056] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   30.187063] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   30.187068] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   30.187074] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   30.187080] *** This should eliminate green frames by enabling proper color processing ***
[   30.187086] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   30.187092] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   30.187099] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   30.187106] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   30.187112] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   30.187118] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   30.187125] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   30.187132] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   30.187138] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   30.187144] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   30.187149] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   30.187154] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   30.187160] *** tisp_init: Standard tuning parameters loaded successfully ***
[   30.187165] *** tisp_init: Custom tuning parameters loaded successfully ***
[   30.187171] tisp_set_csc_version: Setting CSC version 0
[   30.187178] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   30.187184] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   30.187190] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   30.187196] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.187203] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.187208] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   30.187214] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.187220] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.187226] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   30.187232] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   30.187238] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   30.187245] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   30.187250] *** tisp_init: ISP processing pipeline fully enabled ***
[   30.187256] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   30.187263] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   30.187268] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   30.187276] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.187282] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.187287] tisp_init: ISP memory buffers configured
[   30.187292] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.187300] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.187308] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.187318] tiziano_ae_params_refresh: AE parameters refreshed
[   30.187324] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.187330] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.187335] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.187340] tiziano_ae_para_addr: AE parameter addresses configured
[   30.187347] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.187354] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.187360] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.187368] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.187374] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.187381] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.187388] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.187394] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b886814 (Binary Ninja EXACT) ***
[   30.187402] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.187408] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.187415] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.187422] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.187427] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.187434] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.187440] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.187446] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.187453] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.187459] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.187466] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.187472] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.187479] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.187485] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.187492] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.187498] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.187504] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.187510] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.187516] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.187524] *** system_irq_func_set: Registered handler c0686abc at index 10 ***
[   30.206748] *** system_irq_func_set: Registered handler c0686bb0 at index 27 ***
[   30.220036] *** system_irq_func_set: Registered handler c0686abc at index 26 ***
[   30.237842] *** system_irq_func_set: Registered handler c0686c98 at index 29 ***
[   30.249264] *** system_irq_func_set: Registered handler c0686c24 at index 28 ***
[   30.256912] *** system_irq_func_set: Registered handler c0686d0c at index 30 ***
[   30.283733] *** system_irq_func_set: Registered handler c0686d60 at index 20 ***
[   30.303878] *** system_irq_func_set: Registered handler c0686db4 at index 18 ***
[   30.334244] *** system_irq_func_set: Registered handler c0686e08 at index 31 ***
[   30.344358] *** system_irq_func_set: Registered handler c0686e5c at index 11 ***
[   30.364556] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.364578] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.364585] tisp_event_set_cb: Setting callback for event 1
[   30.364592] tisp_event_set_cb: Event 1 callback set to c06866bc
[   30.364598] tisp_event_set_cb: Setting callback for event 6
[   30.364604] tisp_event_set_cb: Event 6 callback set to c0685c1c
[   30.364610] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.364616] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.364622] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.364630] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.364637] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.364642] tiziano_awb_init: AWB hardware blocks enabled
[   30.364648] tiziano_gamma_init: Initializing Gamma processing
[   30.364653] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.364712] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.364718] tiziano_gib_init: Initializing GIB processing
[   30.364723] tiziano_lsc_init: Initializing LSC processing
[   30.364728] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.364735] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.364741] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.364748] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.364754] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.364810] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.364816] tiziano_ccm_init: Using linear CCM parameters
[   30.364821] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.364828] jz_isp_ccm: EV=64, CT=9984
[   30.364834] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.364840] cm_control: saturation=128
[   30.364845] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.364852] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.364856] tiziano_ccm_init: CCM initialized successfully
[   30.364862] tiziano_dmsc_init: Initializing DMSC processing
[   30.364867] tiziano_sharpen_init: Initializing Sharpening
[   30.364872] tiziano_sharpen_init: Using linear sharpening parameters
[   30.364878] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.364884] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.364890] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.364916] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.364923] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.364928] tiziano_sharpen_init: Sharpening initialized successfully
[   30.364934] tiziano_sdns_init: Initializing SDNS processing
[   30.364942] tiziano_sdns_init: Using linear SDNS parameters
[   30.364948] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.364954] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.364960] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.364993] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.365000] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.365005] tiziano_sdns_init: SDNS processing initialized successfully
[   30.365012] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.365017] tiziano_mdns_init: Using linear MDNS parameters
[   30.365027] tiziano_mdns_init: MDNS processing initialized successfully
[   30.365032] tiziano_clm_init: Initializing CLM processing
[   30.365037] tiziano_dpc_init: Initializing DPC processing
[   30.365042] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.365048] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.365055] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.365060] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.365075] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.365082] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.365087] tiziano_hldc_init: Initializing HLDC processing
[   30.365094] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.365100] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.365106] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.365113] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.365120] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.365127] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.365134] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.365140] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.365147] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.365154] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.365161] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.365168] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.365174] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.365180] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.365186] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.365191] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.365198] tisp_adr_set_params: Writing ADR parameters to registers
[   30.365230] tisp_adr_set_params: ADR parameters written to hardware
[   30.365236] tisp_event_set_cb: Setting callback for event 18
[   30.365242] tisp_event_set_cb: Event 18 callback set to c0686db4
[   30.365248] tisp_event_set_cb: Setting callback for event 2
[   30.365254] tisp_event_set_cb: Event 2 callback set to c06858b8
[   30.365259] tiziano_adr_init: ADR processing initialized successfully
[   30.365265] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.365270] tiziano_bcsh_init: Initializing BCSH processing
[   30.365276] tiziano_ydns_init: Initializing YDNS processing
[   30.365280] tiziano_rdns_init: Initializing RDNS processing
[   30.365286] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   30.365298] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x558000 (Binary Ninja EXACT) ***
[   30.365306] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x559000 (Binary Ninja EXACT) ***
[   30.365312] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x55a000 (Binary Ninja EXACT) ***
[   30.365319] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x55b000 (Binary Ninja EXACT) ***
[   30.365326] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x55c000 (Binary Ninja EXACT) ***
[   30.365333] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x55c800 (Binary Ninja EXACT) ***
[   30.365340] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x55d000 (Binary Ninja EXACT) ***
[   30.365346] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x55d800 (Binary Ninja EXACT) ***
[   30.365353] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   30.365359] *** tisp_init: AE0 buffer allocated at 0x00558000 ***
[   30.365365] *** CRITICAL FIX: data_b2f3c initialized to 0x80558000 (prevents stack corruption) ***
[   30.365374] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x560000 (Binary Ninja EXACT) ***
[   30.365380] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x561000 (Binary Ninja EXACT) ***
[   30.365388] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x562000 (Binary Ninja EXACT) ***
[   30.365394] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x563000 (Binary Ninja EXACT) ***
[   30.365401] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x564000 (Binary Ninja EXACT) ***
[   30.365408] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x564800 (Binary Ninja EXACT) ***
[   30.365415] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x565000 (Binary Ninja EXACT) ***
[   30.365422] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x565800 (Binary Ninja EXACT) ***
[   30.365428] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   30.365434] *** tisp_init: AE1 buffer allocated at 0x00560000 ***
[   30.365439] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   30.365446] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.365451] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   30.365458] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.365463] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   30.365470] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.365478] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.365488] tiziano_ae_params_refresh: AE parameters refreshed
[   30.365494] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.365500] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.365506] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.365511] tiziano_ae_para_addr: AE parameter addresses configured
[   30.365518] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.365524] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.365531] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.365538] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.365545] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.365552] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.365558] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.365566] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b886814 (Binary Ninja EXACT) ***
[   30.365572] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.365579] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.365586] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.365592] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.365598] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.365604] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.365611] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.365617] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.365624] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.365630] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.365637] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.365643] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.365650] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.365656] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.365663] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.365669] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.365676] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.365682] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.365687] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.365694] *** system_irq_func_set: Registered handler c0686abc at index 10 ***
[   30.379132] *** system_irq_func_set: Registered handler c0686bb0 at index 27 ***
[   30.396947] *** system_irq_func_set: Registered handler c0686abc at index 26 ***
[   30.416833] *** system_irq_func_set: Registered handler c0686c98 at index 29 ***
[   30.424553] *** system_irq_func_set: Registered handler c0686c24 at index 28 ***
[   30.447622] *** system_irq_func_set: Registered handler c0686d0c at index 30 ***
[   30.465457] *** system_irq_func_set: Registered handler c0686d60 at index 20 ***
[   30.479128] *** system_irq_func_set: Registered handler c0686db4 at index 18 ***
[   30.496937] *** system_irq_func_set: Registered handler c0686e08 at index 31 ***
[   30.507020] *** system_irq_func_set: Registered handler c0686e5c at index 11 ***
[   30.527222] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.527244] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.527251] tisp_event_set_cb: Setting callback for event 1
[   30.527258] tisp_event_set_cb: Event 1 callback set to c06866bc
[   30.527264] tisp_event_set_cb: Setting callback for event 6
[   30.527270] tisp_event_set_cb: Event 6 callback set to c0685c1c
[   30.527276] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.527282] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.527288] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.527296] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.527302] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.527308] tiziano_awb_init: AWB hardware blocks enabled
[   30.527313] tiziano_gamma_init: Initializing Gamma processing
[   30.527318] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.527378] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.527383] tiziano_gib_init: Initializing GIB processing
[   30.527388] tiziano_lsc_init: Initializing LSC processing
[   30.527394] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.527400] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.527407] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.527414] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.527419] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.527476] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.527481] tiziano_ccm_init: Using linear CCM parameters
[   30.527487] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.527493] jz_isp_ccm: EV=64, CT=9984
[   30.527500] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.527505] cm_control: saturation=128
[   30.527510] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.527517] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.527522] tiziano_ccm_init: CCM initialized successfully
[   30.527527] tiziano_dmsc_init: Initializing DMSC processing
[   30.527532] tiziano_sharpen_init: Initializing Sharpening
[   30.527538] tiziano_sharpen_init: Using linear sharpening parameters
[   30.527543] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.527550] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.527556] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.527582] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.527588] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.527594] tiziano_sharpen_init: Sharpening initialized successfully
[   30.527599] tiziano_sdns_init: Initializing SDNS processing
[   30.527607] tiziano_sdns_init: Using linear SDNS parameters
[   30.527613] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.527620] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.527625] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.527658] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.527665] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.527670] tiziano_sdns_init: SDNS processing initialized successfully
[   30.527677] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.527682] tiziano_mdns_init: Using linear MDNS parameters
[   30.527692] tiziano_mdns_init: MDNS processing initialized successfully
[   30.527697] tiziano_clm_init: Initializing CLM processing
[   30.527702] tiziano_dpc_init: Initializing DPC processing
[   30.527708] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.527714] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.527720] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.527726] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.527740] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.527747] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.527752] tiziano_hldc_init: Initializing HLDC processing
[   30.527758] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.527765] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.527772] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.527778] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.527786] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.527792] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.527799] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.527806] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.527812] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.527820] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.527826] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.527833] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.527840] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.527845] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.527851] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.527856] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.527863] tisp_adr_set_params: Writing ADR parameters to registers
[   30.527895] tisp_adr_set_params: ADR parameters written to hardware
[   30.527901] tisp_event_set_cb: Setting callback for event 18
[   30.527907] tisp_event_set_cb: Event 18 callback set to c0686db4
[   30.527912] tisp_event_set_cb: Setting callback for event 2
[   30.527919] tisp_event_set_cb: Event 2 callback set to c06858b8
[   30.527924] tiziano_adr_init: ADR processing initialized successfully
[   30.527930] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.527936] tiziano_bcsh_init: Initializing BCSH processing
[   30.527940] tiziano_ydns_init: Initializing YDNS processing
[   30.527946] tiziano_rdns_init: Initializing RDNS processing
[   30.527951] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.527956] tisp_event_init: Initializing ISP event system
[   30.527963] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.527968] tisp_event_set_cb: Setting callback for event 4
[   30.527975] tisp_event_set_cb: Event 4 callback set to c06858e4
[   30.527980] tisp_event_set_cb: Setting callback for event 5
[   30.527986] tisp_event_set_cb: Event 5 callback set to c0685dac
[   30.527992] tisp_event_set_cb: Setting callback for event 7
[   30.527998] tisp_event_set_cb: Event 7 callback set to c0685978
[   30.528004] tisp_event_set_cb: Setting callback for event 9
[   30.528010] tisp_event_set_cb: Event 9 callback set to c0685a00
[   30.528016] tisp_event_set_cb: Setting callback for event 8
[   30.528022] tisp_event_set_cb: Event 8 callback set to c0685ac4
[   30.528028] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   30.528034] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.528039] tisp_param_operate_init: Initializing parameter operations
[   30.528046] tisp_netlink_init: Initializing netlink communication
[   30.528052] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   30.528082] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   30.528094] tisp_netlink_init: Netlink socket created successfully
[   30.528100] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   30.528105] tisp_code_create_tuning_node: Device already created, skipping
[   30.528111] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   30.528117] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   30.528124] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   30.528130] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   30.528138] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   30.528146] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   30.528154] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   30.528162] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   30.528170] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   30.528177] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=8048c000, isp_dev->subdevs=8048f274 ***
[   30.528190] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   30.528198] *** tx_isp_vin_slake_subdev: VIN slake/shutdown - current state=4, refcnt=0 ***
[   30.528203] tx_isp_vin_slake_subdev: VIN in streaming state, stopping stream
[   30.528210] *** vin_s_stream: SAFE implementation - sd=80488000, enable=0 ***
[   30.528217] vin_s_stream: VIN state = 4, enable = 0
[   30.528222] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.528231] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   30.528238] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   30.528244] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.528249] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   30.528255] tx_isp_vin_slake_subdev: VIN in state 3, calling tx_isp_vin_init(disable)
[   30.528261] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x0
[   30.528266] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.528274] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   30.528280] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   30.528286] VIN: tx_isp_vin_init: a0 (sensor) = 85b4b400
[   30.528292] VIN: tx_isp_vin_init: using VIN device from global ISP: 80488000
[   30.528298] VIN: tx_isp_vin_init: calling sensor init function = 0x0
[   30.528306] *** SENSOR_INIT: gc2053 enable=0 ***
[   30.528311] SENSOR_INIT: Disabled, returning success
[   30.528316] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   30.528322] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x2
[   30.528328] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   30.528333] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.528340] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   30.528346] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   30.528352] tx_isp_vin_slake_subdev: Releasing sensor input
[   30.528357] tx_isp_vin_slake_subdev: Releasing all sensors
[   30.528362] ispcore_sensor_ops_release_all_sensor: Releasing all sensors
[   30.528368] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.528375] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   30.528381] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   30.528386] tx_isp_vin_slake_subdev: VIN state 2->1
[   30.528393] *** tx_isp_vin_slake_subdev: VIN slake complete, final state=1 ***
[   30.528398] ispcore_slake_module: CSI slake success
[   30.528402] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   30.528408] *** tx_isp_vic_slake_subdev: ENTRY - sd=80488400 ***
[   30.528416] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80488400, current state=1 ***
[   30.528422] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   30.528427] ispcore_slake_module: VIC slake success
[   30.528432] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   30.528437] ispcore_slake_module: Managing ISP clocks
[   30.528442] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   30.528450] ispcore_slake_module: Complete, result=0<6>[   30.528455] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   30.528462] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   30.528468] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   30.528474] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   30.528496] CPU 0 Unable to handle kernel paging request at virtual address 00000014, epc == c06de438, ra == c06775e0
[   30.549152] Oops[#1]:
[   30.551498] CPU: 0 PID: 2380 Comm: prudynt Tainted: G           O 3.10.14__isvp_swan_1.0__ #1
[   30.560288] task: 842bc000 ti: 855da000 task.ti: 855da000
[   30.565857] $ 0   : 00000000 10001c00 00000000 80450490
[   30.571256] $ 4   : 85b4b400 c06e0000 00000000 00000001
[   30.576651] $ 8   : c06de400 0000069f 00000000 ffffffe0
[   30.582061] $12   : 00000023 855dbc40 00000000 00000070
[   30.587454] $16   : c0670000 803b462c c06e0000 00000005
[   30.592860] $20   : 00000001 00000001 fffffdfd 00000004
[   30.598256] $24   : 00000000 8026978c                  
[   30.603654] $28   : 855da000 855dbe60 8048f284 c06775e0
[   30.609055] Hi    : 00000000
[   30.612012] Lo    : 00000032
[   30.614971] epc   : c06de438 0xc06de438
[   30.618917]     Tainted: G           O
[   30.622783] ra    : c06775e0 0xc06775e0
[   30.626738] Status: 10001c03	KERNEL EXL IE 
[   30.631050] Cause : 40808008
[   30.634008] BadVA : 00000014
[   30.636977] PrId  : 00d00100 (Ingenic Xburst)
[   30.641459] Modules linked in: sensor_gc2053_t31(O) tx_isp_t31(O) tx_isp_trace(O) 8189fs(O) pwm_hal(O) pwm_core(O) gpio_userkeys(O) avpu(O) audio(O) cp210x ch341 usbserial exfat(O) jzmmc_v12
[   30.658970] Process prudynt (pid: 2380, threadinfo=855da000, task=842bc000, tls=76d79ef0)
[   30.667398] Stack : fffffdfd 00000004 8048f284 803b4664 80488000 80488400 803b462c 85b4b400
[   30.667398] 	  803b462c 8048c000 00000005 8048f274 00000001 c06775e0 8045e6c0 00000004
[   30.667398] 	  00000001 0000069e c0695970 c06959c0 c06de400 7f8b14f4 84b25a00 fffffff7
[   30.667398] 	  00000005 80045612 00000000 00000000 77687000 77687000 7f8b1d2c 800dadb0
[   30.667398] 	  00000000 00000000 77687000 77687000 7f8b1d2c 800dbbb8 00000000 7f8b15e4
[   30.667398] 	  ...
[   30.704073] Call Trace:[<8048f284>] 0x8048f284
[   30.708654] [<803b4664>] 0x803b4664
[   30.712240] [<80488000>] 0x80488000
[   30.715828] [<80488400>] 0x80488400
[   30.719416] [<803b462c>] 0x803b462c
[   30.723004] [<803b462c>] 0x803b462c
[   30.726591] [<8048c000>] 0x8048c000
[   30.730180] [<8048f274>] 0x8048f274
[   30.733767] [<c06775e0>] 0xc06775e0
[   30.737353] [<c06de400>] 0xc06de400
[   30.740947] [<80045612>] 0x80045612
[   30.744541] [<800dadb0>] 0x800dadb0
[   30.748135] [<800dbbb8>] 0x800dbbb8
[   30.751730] [<80045612>] 0x80045612
[   30.755318] [<800224bc>] 0x800224bc
[   30.758912] [<80045612>] 0x80045612
[   30.762507] 
[   30.764037] 
[   30.764037] Code: 00a0a025  3c10c067  3c05c06e <8c510014> 2646fbbc  24a50800  26109400  00809825  3c15c06e 
[   31.017409] ---[ end trace 3372e9da8fc24fe2 ]---
[   31.028056] ISP released (refcnt=0)
root@ing-wyze-cam3-a000 ~# dmesg 
[   29.669404] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.669410] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.669416] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   29.669422] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   29.669427] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   29.669433] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   29.669439] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   29.669445] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.669452] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.669458] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.669464] VIN: tx_isp_vin_init: a0 (sensor) = 85b4b400
[   29.669470] VIN: tx_isp_vin_init: using VIN device from global ISP: 80488000
[   29.669475] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   29.669481] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.669487] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.669493] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.669499] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   29.669505] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   29.669511] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   29.669516] *** VIC device final state set to 2 (fully activated) ***
[   29.669521] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   29.669527] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   29.669533] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   29.669540] *** vic_core_ops_init: ENTRY - sd=80488400, enable=1 ***
[   29.669546] *** vic_core_ops_init: vic_dev=80488400, current state check ***
[   29.669552] *** vic_core_ops_init: current_state=2, enable=1 ***
[   29.669557] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   29.669563] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   29.669568] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   29.669574] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   29.669580] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   29.669587] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   29.669592] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   29.669598] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   29.669604] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   29.669609] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.669615] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   29.669621] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   29.669627] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   29.669633] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   29.669638] *** tx_vic_enable_irq: completed successfully ***
[   29.669644] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   29.669650] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   29.669655] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   29.669664] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   29.669671] tx_isp_csi_activate_subdev: Initializing 2 clocks for CSI before enabling
[   29.669677] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   29.669683] isp_subdev_init_clks: Using platform data clock arrays: c06b7568
[   29.669691] isp_subdev_init_clks: Using platform data clock configs
[   29.669699] Platform data clock[0]: name=cgu_isp, rate=100000000
[   29.669710] Clock cgu_isp: set rate 100000000 Hz, result=0
[   29.669717] Clock cgu_isp enabled successfully
[   29.669724] Platform data clock[1]: name=isp, rate=65535
[   29.669732] Clock isp enabled successfully
[   29.699171] CPM clock gates configured
[   29.699187] isp_subdev_init_clks: Successfully initialized 2 clocks
[   29.699197] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   29.699203] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   29.699209] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   29.699216] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.699226] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.699307] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.699622] VIN: tx_isp_vin_init: a0 (sensor) = 85b4b400
[   29.699634] VIN: tx_isp_vin_init: using VIN device from global ISP: 80488000
[   29.699641] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   29.699649] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.699656] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.699662] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.699668] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   29.699673] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   29.699679] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   29.699685] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   29.699690] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   29.699697] *** vic_core_ops_init: ENTRY - sd=80488400, enable=1 ***
[   29.699703] *** vic_core_ops_init: vic_dev=80488400, current state check ***
[   29.699709] *** vic_core_ops_init: current_state=3, enable=1 ***
[   29.699715] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   29.699720] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   29.699726] *** SENSOR_INIT: gc2053 enable=1 ***
[   29.699732] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   29.699738] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   29.699743] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   29.699749] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   29.699756] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   29.699763] *** vin_s_stream: SAFE implementation - sd=80488000, enable=1 ***
[   29.699769] vin_s_stream: VIN state = 3, enable = 1
[   29.699775] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.699783] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.699789] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.699795] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.699801] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.699807] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   29.699813] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   29.699820] *** vin_s_stream: SAFE implementation - sd=80488000, enable=1 ***
[   29.699826] vin_s_stream: VIN state = 4, enable = 1
[   29.699831] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.699838] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.699845] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.699850] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   29.699855] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   29.699861] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   29.699867] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   29.699875] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80488400, enable=1 ***
[   29.699881] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   29.699886] *** vic_core_s_stream: STREAM ON ***
[   29.699891] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   29.699897] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   29.699903] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   29.699910] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   29.699916] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   29.699922] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   29.699928] *** STREAMING: Configuring CPM registers for VIC access ***
[   29.729145] STREAMING: CPM clocks configured for VIC access
[   29.729162] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   29.729168] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   29.729175] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   29.729181] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   29.729187] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   29.729193] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   29.729201] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   29.729209] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   29.729216] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   29.729221] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   29.729227] *** VIC unlock: Commands written, checking VIC status register ***
[   29.729234] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   29.729239] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   29.729245] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   29.729251] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   29.729257] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   29.729263] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   29.729343] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.729351] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   29.729358] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   29.729365] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   29.729373] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   29.729379] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   29.729386] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   29.729393] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   29.729399] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   29.729404] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   29.729410] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   29.729417] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   29.729437] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   29.729444] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   29.729451] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   29.729457] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   29.729463] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   29.729469] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   29.729475] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   29.729481] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   29.729486] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   29.729493] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000000 ***
[   29.729499] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   29.729509] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   29.729515] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   29.729521] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   29.729529] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   29.729535] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   29.729541] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   29.729546] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   29.729552] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   29.729558] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   29.729565] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.729573] ispvic_frame_channel_qbuf: arg1=80488400, arg2=  (null)
[   29.729579] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   29.729585] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   29.729591] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   29.729598] ispvic_frame_channel_s_stream: arg1=80488400, arg2=1
[   29.729604] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80488400
[   29.729611] ispvic_frame_channel_s_stream[2441]: streamon
[   29.729617] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   29.729623] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   29.729629] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   29.729635] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   29.729640] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   29.729647] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   29.729653] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   29.729660] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   29.729666] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   29.729672] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   29.729677] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   29.729683] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   29.729690] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   29.729697] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   29.729705] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   29.729713] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   29.729720] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   29.729728] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   29.729734] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   29.729739] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   29.729745] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   29.729752] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   29.729759] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   29.729764] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   29.729770] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   29.729776] ispvic_frame_channel_qbuf: arg1=80488400, arg2=  (null)
[   29.729781] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   29.729795] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   29.729803] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   29.729867] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   29.729879] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   29.729885] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   29.729894] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   29.729901] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   29.729906] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   29.729912] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   29.729919] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   29.730928] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   29.730933] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   29.730939] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   29.731047] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.731155] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   29.731162] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   29.731167] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   29.731173] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   29.731179] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   29.731185] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   29.731193] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   29.731198] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   29.731203] *** tx_vic_enable_irq: completed successfully ***
[   30.168506] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   30.168520] *** vic_core_s_stream: VIC state transition 3 â†’ 4 (STREAMING) ***
[   30.168525] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   30.168532] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   30.168539] ispcore_slake_module: VIC device=80488400, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   30.168547] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.168557] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   30.168564] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   30.168568] ispcore_slake_module: Using sensor attributes from connected sensor
[   30.168575] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=8048c000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   30.168584] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   30.168593] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   30.168599] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   30.168606] *** tisp_init: Invalid sensor dimensions 2x0, using defaults 1920x1080 ***
[   30.168612] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   30.168618] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   30.168624] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.168630] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.168635] tisp_event_init: Initializing ISP event system
[   30.168642] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.168648] tisp_event_set_cb: Setting callback for event 4
[   30.168655] tisp_event_set_cb: Event 4 callback set to c06858e4
[   30.168660] tisp_event_set_cb: Setting callback for event 5
[   30.168666] tisp_event_set_cb: Event 5 callback set to c0685dac
[   30.168672] tisp_event_set_cb: Setting callback for event 7
[   30.168678] tisp_event_set_cb: Event 7 callback set to c0685978
[   30.168684] tisp_event_set_cb: Setting callback for event 9
[   30.168690] tisp_event_set_cb: Event 9 callback set to c0685a00
[   30.168696] tisp_event_set_cb: Setting callback for event 8
[   30.168702] tisp_event_set_cb: Event 8 callback set to c0685ac4
[   30.168709] *** system_irq_func_set: Registered handler c067e7a0 at index 13 ***
[   30.186540] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.186556] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   30.186563] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   30.186570] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.186577] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   30.186584] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   30.186591] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   30.186598] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   30.186606] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   30.186613] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   30.186620] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   30.186627] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   30.186634] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   30.186640] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   30.186647] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   30.186654] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   30.186660] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   30.186666] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   30.186672] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   30.186679] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   30.186686] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   30.186692] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   30.186698] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   30.186703] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.186710] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   30.186717] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   30.186724] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   30.186730] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   30.186737] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   30.186744] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   30.186750] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   30.186757] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   30.186762] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.186770] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.186776] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   30.186783] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.186790] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   30.186796] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   30.186802] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   30.186809] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   30.186816] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   30.186822] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   30.186829] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   30.186834] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   30.186842] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   30.186850] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.186856] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   30.186862] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   30.186868] *** tisp_init: ISP control register set to enable processing pipeline ***
[   30.186874] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.186880] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   30.186887] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.186893] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   30.186899] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   30.186906] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   30.186911] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   30.186918] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.186923] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   30.186929] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   30.186936] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.186943] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   30.186950] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.186956] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   30.186963] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   30.186970] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   30.186975] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   30.186982] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   30.186988] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   30.186994] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   30.187001] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   30.187007] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.187014] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   30.187021] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   30.187030] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   30.187036] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   30.187043] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   30.187050] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   30.187056] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   30.187063] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   30.187068] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   30.187074] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   30.187080] *** This should eliminate green frames by enabling proper color processing ***
[   30.187086] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   30.187092] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   30.187099] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   30.187106] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   30.187112] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   30.187118] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   30.187125] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   30.187132] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   30.187138] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   30.187144] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   30.187149] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   30.187154] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   30.187160] *** tisp_init: Standard tuning parameters loaded successfully ***
[   30.187165] *** tisp_init: Custom tuning parameters loaded successfully ***
[   30.187171] tisp_set_csc_version: Setting CSC version 0
[   30.187178] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   30.187184] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   30.187190] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   30.187196] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.187203] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.187208] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   30.187214] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.187220] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.187226] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   30.187232] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   30.187238] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   30.187245] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   30.187250] *** tisp_init: ISP processing pipeline fully enabled ***
[   30.187256] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   30.187263] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   30.187268] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   30.187276] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.187282] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.187287] tisp_init: ISP memory buffers configured
[   30.187292] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.187300] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.187308] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.187318] tiziano_ae_params_refresh: AE parameters refreshed
[   30.187324] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.187330] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.187335] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.187340] tiziano_ae_para_addr: AE parameter addresses configured
[   30.187347] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.187354] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.187360] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.187368] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.187374] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.187381] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.187388] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.187394] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b886814 (Binary Ninja EXACT) ***
[   30.187402] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.187408] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.187415] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.187422] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.187427] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.187434] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.187440] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.187446] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.187453] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.187459] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.187466] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.187472] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.187479] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.187485] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.187492] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.187498] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.187504] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.187510] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.187516] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.187524] *** system_irq_func_set: Registered handler c0686abc at index 10 ***
[   30.206748] *** system_irq_func_set: Registered handler c0686bb0 at index 27 ***
[   30.220036] *** system_irq_func_set: Registered handler c0686abc at index 26 ***
[   30.237842] *** system_irq_func_set: Registered handler c0686c98 at index 29 ***
[   30.249264] *** system_irq_func_set: Registered handler c0686c24 at index 28 ***
[   30.256912] *** system_irq_func_set: Registered handler c0686d0c at index 30 ***
[   30.283733] *** system_irq_func_set: Registered handler c0686d60 at index 20 ***
[   30.303878] *** system_irq_func_set: Registered handler c0686db4 at index 18 ***
[   30.334244] *** system_irq_func_set: Registered handler c0686e08 at index 31 ***
[   30.344358] *** system_irq_func_set: Registered handler c0686e5c at index 11 ***
[   30.364556] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.364578] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.364585] tisp_event_set_cb: Setting callback for event 1
[   30.364592] tisp_event_set_cb: Event 1 callback set to c06866bc
[   30.364598] tisp_event_set_cb: Setting callback for event 6
[   30.364604] tisp_event_set_cb: Event 6 callback set to c0685c1c
[   30.364610] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.364616] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.364622] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.364630] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.364637] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.364642] tiziano_awb_init: AWB hardware blocks enabled
[   30.364648] tiziano_gamma_init: Initializing Gamma processing
[   30.364653] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.364712] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.364718] tiziano_gib_init: Initializing GIB processing
[   30.364723] tiziano_lsc_init: Initializing LSC processing
[   30.364728] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.364735] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.364741] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.364748] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.364754] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.364810] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.364816] tiziano_ccm_init: Using linear CCM parameters
[   30.364821] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.364828] jz_isp_ccm: EV=64, CT=9984
[   30.364834] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.364840] cm_control: saturation=128
[   30.364845] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.364852] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.364856] tiziano_ccm_init: CCM initialized successfully
[   30.364862] tiziano_dmsc_init: Initializing DMSC processing
[   30.364867] tiziano_sharpen_init: Initializing Sharpening
[   30.364872] tiziano_sharpen_init: Using linear sharpening parameters
[   30.364878] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.364884] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.364890] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.364916] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.364923] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.364928] tiziano_sharpen_init: Sharpening initialized successfully
[   30.364934] tiziano_sdns_init: Initializing SDNS processing
[   30.364942] tiziano_sdns_init: Using linear SDNS parameters
[   30.364948] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.364954] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.364960] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.364993] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.365000] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.365005] tiziano_sdns_init: SDNS processing initialized successfully
[   30.365012] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.365017] tiziano_mdns_init: Using linear MDNS parameters
[   30.365027] tiziano_mdns_init: MDNS processing initialized successfully
[   30.365032] tiziano_clm_init: Initializing CLM processing
[   30.365037] tiziano_dpc_init: Initializing DPC processing
[   30.365042] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.365048] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.365055] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.365060] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.365075] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.365082] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.365087] tiziano_hldc_init: Initializing HLDC processing
[   30.365094] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.365100] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.365106] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.365113] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.365120] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.365127] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.365134] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.365140] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.365147] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.365154] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.365161] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.365168] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.365174] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.365180] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.365186] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.365191] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.365198] tisp_adr_set_params: Writing ADR parameters to registers
[   30.365230] tisp_adr_set_params: ADR parameters written to hardware
[   30.365236] tisp_event_set_cb: Setting callback for event 18
[   30.365242] tisp_event_set_cb: Event 18 callback set to c0686db4
[   30.365248] tisp_event_set_cb: Setting callback for event 2
[   30.365254] tisp_event_set_cb: Event 2 callback set to c06858b8
[   30.365259] tiziano_adr_init: ADR processing initialized successfully
[   30.365265] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.365270] tiziano_bcsh_init: Initializing BCSH processing
[   30.365276] tiziano_ydns_init: Initializing YDNS processing
[   30.365280] tiziano_rdns_init: Initializing RDNS processing
[   30.365286] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   30.365298] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x558000 (Binary Ninja EXACT) ***
[   30.365306] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x559000 (Binary Ninja EXACT) ***
[   30.365312] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x55a000 (Binary Ninja EXACT) ***
[   30.365319] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x55b000 (Binary Ninja EXACT) ***
[   30.365326] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x55c000 (Binary Ninja EXACT) ***
[   30.365333] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x55c800 (Binary Ninja EXACT) ***
[   30.365340] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x55d000 (Binary Ninja EXACT) ***
[   30.365346] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x55d800 (Binary Ninja EXACT) ***
[   30.365353] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   30.365359] *** tisp_init: AE0 buffer allocated at 0x00558000 ***
[   30.365365] *** CRITICAL FIX: data_b2f3c initialized to 0x80558000 (prevents stack corruption) ***
[   30.365374] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x560000 (Binary Ninja EXACT) ***
[   30.365380] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x561000 (Binary Ninja EXACT) ***
[   30.365388] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x562000 (Binary Ninja EXACT) ***
[   30.365394] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x563000 (Binary Ninja EXACT) ***
[   30.365401] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x564000 (Binary Ninja EXACT) ***
[   30.365408] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x564800 (Binary Ninja EXACT) ***
[   30.365415] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x565000 (Binary Ninja EXACT) ***
[   30.365422] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x565800 (Binary Ninja EXACT) ***
[   30.365428] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   30.365434] *** tisp_init: AE1 buffer allocated at 0x00560000 ***
[   30.365439] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   30.365446] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.365451] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   30.365458] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.365463] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   30.365470] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.365478] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.365488] tiziano_ae_params_refresh: AE parameters refreshed
[   30.365494] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.365500] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.365506] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.365511] tiziano_ae_para_addr: AE parameter addresses configured
[   30.365518] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.365524] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.365531] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.365538] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.365545] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.365552] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.365558] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.365566] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b886814 (Binary Ninja EXACT) ***
[   30.365572] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.365579] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.365586] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.365592] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.365598] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.365604] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.365611] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.365617] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.365624] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.365630] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.365637] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.365643] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.365650] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.365656] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.365663] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.365669] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.365676] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.365682] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.365687] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.365694] *** system_irq_func_set: Registered handler c0686abc at index 10 ***
[   30.379132] *** system_irq_func_set: Registered handler c0686bb0 at index 27 ***
[   30.396947] *** system_irq_func_set: Registered handler c0686abc at index 26 ***
[   30.416833] *** system_irq_func_set: Registered handler c0686c98 at index 29 ***
[   30.424553] *** system_irq_func_set: Registered handler c0686c24 at index 28 ***
[   30.447622] *** system_irq_func_set: Registered handler c0686d0c at index 30 ***
[   30.465457] *** system_irq_func_set: Registered handler c0686d60 at index 20 ***
[   30.479128] *** system_irq_func_set: Registered handler c0686db4 at index 18 ***
[   30.496937] *** system_irq_func_set: Registered handler c0686e08 at index 31 ***
[   30.507020] *** system_irq_func_set: Registered handler c0686e5c at index 11 ***
[   30.527222] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.527244] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.527251] tisp_event_set_cb: Setting callback for event 1
[   30.527258] tisp_event_set_cb: Event 1 callback set to c06866bc
[   30.527264] tisp_event_set_cb: Setting callback for event 6
[   30.527270] tisp_event_set_cb: Event 6 callback set to c0685c1c
[   30.527276] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.527282] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.527288] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.527296] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.527302] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.527308] tiziano_awb_init: AWB hardware blocks enabled
[   30.527313] tiziano_gamma_init: Initializing Gamma processing
[   30.527318] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.527378] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.527383] tiziano_gib_init: Initializing GIB processing
[   30.527388] tiziano_lsc_init: Initializing LSC processing
[   30.527394] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.527400] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.527407] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.527414] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.527419] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.527476] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.527481] tiziano_ccm_init: Using linear CCM parameters
[   30.527487] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.527493] jz_isp_ccm: EV=64, CT=9984
[   30.527500] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.527505] cm_control: saturation=128
[   30.527510] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.527517] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.527522] tiziano_ccm_init: CCM initialized successfully
[   30.527527] tiziano_dmsc_init: Initializing DMSC processing
[   30.527532] tiziano_sharpen_init: Initializing Sharpening
[   30.527538] tiziano_sharpen_init: Using linear sharpening parameters
[   30.527543] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.527550] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.527556] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.527582] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.527588] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.527594] tiziano_sharpen_init: Sharpening initialized successfully
[   30.527599] tiziano_sdns_init: Initializing SDNS processing
[   30.527607] tiziano_sdns_init: Using linear SDNS parameters
[   30.527613] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.527620] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.527625] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.527658] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.527665] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.527670] tiziano_sdns_init: SDNS processing initialized successfully
[   30.527677] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.527682] tiziano_mdns_init: Using linear MDNS parameters
[   30.527692] tiziano_mdns_init: MDNS processing initialized successfully
[   30.527697] tiziano_clm_init: Initializing CLM processing
[   30.527702] tiziano_dpc_init: Initializing DPC processing
[   30.527708] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.527714] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.527720] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.527726] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.527740] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.527747] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.527752] tiziano_hldc_init: Initializing HLDC processing
[   30.527758] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.527765] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.527772] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.527778] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.527786] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.527792] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.527799] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.527806] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.527812] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.527820] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.527826] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.527833] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.527840] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.527845] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.527851] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.527856] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.527863] tisp_adr_set_params: Writing ADR parameters to registers
[   30.527895] tisp_adr_set_params: ADR parameters written to hardware
[   30.527901] tisp_event_set_cb: Setting callback for event 18
[   30.527907] tisp_event_set_cb: Event 18 callback set to c0686db4
[   30.527912] tisp_event_set_cb: Setting callback for event 2
[   30.527919] tisp_event_set_cb: Event 2 callback set to c06858b8
[   30.527924] tiziano_adr_init: ADR processing initialized successfully
[   30.527930] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.527936] tiziano_bcsh_init: Initializing BCSH processing
[   30.527940] tiziano_ydns_init: Initializing YDNS processing
[   30.527946] tiziano_rdns_init: Initializing RDNS processing
[   30.527951] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.527956] tisp_event_init: Initializing ISP event system
[   30.527963] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.527968] tisp_event_set_cb: Setting callback for event 4
[   30.527975] tisp_event_set_cb: Event 4 callback set to c06858e4
[   30.527980] tisp_event_set_cb: Setting callback for event 5
[   30.527986] tisp_event_set_cb: Event 5 callback set to c0685dac
[   30.527992] tisp_event_set_cb: Setting callback for event 7
[   30.527998] tisp_event_set_cb: Event 7 callback set to c0685978
[   30.528004] tisp_event_set_cb: Setting callback for event 9
[   30.528010] tisp_event_set_cb: Event 9 callback set to c0685a00
[   30.528016] tisp_event_set_cb: Setting callback for event 8
[   30.528022] tisp_event_set_cb: Event 8 callback set to c0685ac4
[   30.528028] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   30.528034] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.528039] tisp_param_operate_init: Initializing parameter operations
[   30.528046] tisp_netlink_init: Initializing netlink communication
[   30.528052] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   30.528082] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   30.528094] tisp_netlink_init: Netlink socket created successfully
[   30.528100] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   30.528105] tisp_code_create_tuning_node: Device already created, skipping
[   30.528111] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   30.528117] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   30.528124] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   30.528130] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   30.528138] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   30.528146] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   30.528154] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   30.528162] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   30.528170] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   30.528177] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=8048c000, isp_dev->subdevs=8048f274 ***
[   30.528190] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   30.528198] *** tx_isp_vin_slake_subdev: VIN slake/shutdown - current state=4, refcnt=0 ***
[   30.528203] tx_isp_vin_slake_subdev: VIN in streaming state, stopping stream
[   30.528210] *** vin_s_stream: SAFE implementation - sd=80488000, enable=0 ***
[   30.528217] vin_s_stream: VIN state = 4, enable = 0
[   30.528222] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.528231] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   30.528238] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   30.528244] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   30.528249] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   30.528255] tx_isp_vin_slake_subdev: VIN in state 3, calling tx_isp_vin_init(disable)
[   30.528261] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x0
[   30.528266] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.528274] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   30.528280] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   30.528286] VIN: tx_isp_vin_init: a0 (sensor) = 85b4b400
[   30.528292] VIN: tx_isp_vin_init: using VIN device from global ISP: 80488000
[   30.528298] VIN: tx_isp_vin_init: calling sensor init function = 0x0
[   30.528306] *** SENSOR_INIT: gc2053 enable=0 ***
[   30.528311] SENSOR_INIT: Disabled, returning success
[   30.528316] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   30.528322] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x2
[   30.528328] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   30.528333] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.528340] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   30.528346] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   30.528352] tx_isp_vin_slake_subdev: Releasing sensor input
[   30.528357] tx_isp_vin_slake_subdev: Releasing all sensors
[   30.528362] ispcore_sensor_ops_release_all_sensor: Releasing all sensors
[   30.528368] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.528375] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85b4b400 (name=gc2053) ***
[   30.528381] *** tx_isp_get_sensor: Found real sensor: 85b4b400 ***
[   30.528386] tx_isp_vin_slake_subdev: VIN state 2->1
[   30.528393] *** tx_isp_vin_slake_subdev: VIN slake complete, final state=1 ***
[   30.528398] ispcore_slake_module: CSI slake success
[   30.528402] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   30.528408] *** tx_isp_vic_slake_subdev: ENTRY - sd=80488400 ***
[   30.528416] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80488400, current state=1 ***
[   30.528422] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   30.528427] ispcore_slake_module: VIC slake success
[   30.528432] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   30.528437] ispcore_slake_module: Managing ISP clocks
[   30.528442] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   30.528450] ispcore_slake_module: Complete, result=0<6>[   30.528455] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   30.528462] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   30.528468] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   30.528474] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   30.528496] CPU 0 Unable to handle kernel paging request at virtual address 00000014, epc == c06de438, ra == c06775e0
[   30.549152] Oops[#1]:
[   30.551498] CPU: 0 PID: 2380 Comm: prudynt Tainted: G           O 3.10.14__isvp_swan_1.0__ #1
[   30.560288] task: 842bc000 ti: 855da000 task.ti: 855da000
[   30.565857] $ 0   : 00000000 10001c00 00000000 80450490
[   30.571256] $ 4   : 85b4b400 c06e0000 00000000 00000001
[   30.576651] $ 8   : c06de400 0000069f 00000000 ffffffe0
[   30.582061] $12   : 00000023 855dbc40 00000000 00000070
[   30.587454] $16   : c0670000 803b462c c06e0000 00000005
[   30.592860] $20   : 00000001 00000001 fffffdfd 00000004
[   30.598256] $24   : 00000000 8026978c                  
[   30.603654] $28   : 855da000 855dbe60 8048f284 c06775e0
[   30.609055] Hi    : 00000000
[   30.612012] Lo    : 00000032
[   30.614971] epc   : c06de438 0xc06de438
[   30.618917]     Tainted: G           O
[   30.622783] ra    : c06775e0 0xc06775e0
[   30.626738] Status: 10001c03	KERNEL EXL IE 
[   30.631050] Cause : 40808008
[   30.634008] BadVA : 00000014
[   30.636977] PrId  : 00d00100 (Ingenic Xburst)
[   30.641459] Modules linked in: sensor_gc2053_t31(O) tx_isp_t31(O) tx_isp_trace(O) 8189fs(O) pwm_hal(O) pwm_core(O) gpio_userkeys(O) avpu(O) audio(O) cp210x ch341 usbserial exfat(O) jzmmc_v12
[   30.658970] Process prudynt (pid: 2380, threadinfo=855da000, task=842bc000, tls=76d79ef0)
[   30.667398] Stack : fffffdfd 00000004 8048f284 803b4664 80488000 80488400 803b462c 85b4b400
[   30.667398] 	  803b462c 8048c000 00000005 8048f274 00000001 c06775e0 8045e6c0 00000004
[   30.667398] 	  00000001 0000069e c0695970 c06959c0 c06de400 7f8b14f4 84b25a00 fffffff7
[   30.667398] 	  00000005 80045612 00000000 00000000 77687000 77687000 7f8b1d2c 800dadb0
[   30.667398] 	  00000000 00000000 77687000 77687000 7f8b1d2c 800dbbb8 00000000 7f8b15e4
[   30.667398] 	  ...
[   30.704073] Call Trace:[<8048f284>] 0x8048f284
[   30.708654] [<803b4664>] 0x803b4664
[   30.712240] [<80488000>] 0x80488000
[   30.715828] [<80488400>] 0x80488400
[   30.719416] [<803b462c>] 0x803b462c
[   30.723004] [<803b462c>] 0x803b462c
[   30.726591] [<8048c000>] 0x8048c000
[   30.730180] [<8048f274>] 0x8048f274
[   30.733767] [<c06775e0>] 0xc06775e0
[   30.737353] [<c06de400>] 0xc06de400
[   30.740947] [<80045612>] 0x80045612
[   30.744541] [<800dadb0>] 0x800dadb0
[   30.748135] [<800dbbb8>] 0x800dbbb8
[   30.751730] [<80045612>] 0x80045612
[   30.755318] [<800224bc>] 0x800224bc
[   30.758912] [<80045612>] 0x80045612
[   30.762507] 
[   30.764037] 
[   30.764037] Code: 00a0a025  3c10c067  3c05c06e <8c510014> 2646fbbc  24a50800  26109400  00809825  3c15c06e 
[   31.017409] ---[ end trace 3372e9da8fc24fe2 ]---
[   31.028056] ISP released (refcnt=0)
