###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed Apr 14 14:32:31 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: VIOLATED Setup Check with Pin sb_1b/out_1_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_0_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T0[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.077
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.283
- Arrival Time                  0.293
= Slack Time                   -0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                    |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                            | in_BUS1_S2_T0[0] ^ |                            | 0.121 |       |   0.064 |    0.054 | 
     | sb_1b                      | in_2_0[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.091 |    0.081 | 
     | sb_1b/U75                  |                    | AOI22D0BWP40               | 0.123 | 0.027 |   0.091 |    0.081 | 
     | sb_1b/U75                  | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.072 | 0.067 |   0.159 |    0.149 | 
     | sb_1b/U6                   |                    | AOI22D1BWP40               | 0.072 | 0.000 |   0.159 |    0.149 | 
     | sb_1b/U6                   | A2 v -> ZN ^       | AOI22D1BWP40               | 0.078 | 0.073 |   0.232 |    0.222 | 
     | sb_1b/FE_PSC18_out_1_0_i_0 |                    | BUFFD2BWP40                | 0.078 | 0.000 |   0.232 |    0.222 | 
     | sb_1b/FE_PSC18_out_1_0_i_0 | I ^ -> Z ^         | BUFFD2BWP40                | 0.040 | 0.061 |   0.293 |    0.283 | 
     | sb_1b/out_1_0_id1_reg_0_   |                    | EDFQD1BWP40                | 0.040 | 0.000 |   0.293 |    0.283 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.123 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.121 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.084 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.077 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.023 | 
     | sb_1b/out_1_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.020 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin sb_1b/out_2_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_4_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S1_T4[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.109
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.250
- Arrival Time                  0.256
= Slack Time                   -0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S1_T4[0] ^ |                            | 0.107 |       |   0.060 |    0.054 | 
     | sb_1b                    | in_1_4[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.068 |    0.063 | 
     | sb_1b/U30                |                    | AOI22D0BWP40               | 0.108 | 0.009 |   0.068 |    0.063 | 
     | sb_1b/U30                | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.078 | 0.069 |   0.137 |    0.132 | 
     | sb_1b/U57                |                    | AOI22D1BWP40               | 0.078 | 0.000 |   0.137 |    0.132 | 
     | sb_1b/U57                | A2 v -> ZN ^       | AOI22D1BWP40               | 0.142 | 0.119 |   0.256 |    0.250 | 
     | sb_1b/out_2_4_id1_reg_0_ |                    | EDFQD1BWP40                | 0.142 | 0.000 |   0.256 |    0.250 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.127 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.125 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.089 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.081 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.027 | 
     | sb_1b/out_2_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.025 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T3[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_3_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.352
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.125 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.123 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.064 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.056 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.026 | 
     | sb_1b/out_0_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.003 |   0.030 |    0.029 | 
     | sb_1b/out_0_3_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.033 | 0.172 |   0.202 |    0.200 | 
     | sb_1b/FE_RC_0_0          |              | AOI22D3BWP40               | 0.033 | 0.000 |   0.202 |    0.201 | 
     | sb_1b/FE_RC_0_0          | A2 v -> ZN ^ | AOI22D3BWP40               | 0.099 | 0.079 |   0.281 |    0.279 | 
     | sb_1b/FE_RC_18_0         |              | INVD2BWP40                 | 0.099 | 0.000 |   0.281 |    0.279 | 
     | sb_1b/FE_RC_18_0         | I ^ -> ZN v  | INVD2BWP40                 | 0.067 | 0.070 |   0.351 |    0.349 | 
     | sb_1b                    | out_0_3[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.352 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.067 | 0.001 |   0.352 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin sb_1b/out_3_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_1_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T1[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.102
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.258
- Arrival Time                  0.258
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T1[0] ^ |                            | 0.111 |       |   0.060 |    0.059 | 
     | sb_1b                    | in_2_1[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.084 |    0.083 | 
     | sb_1b/U83                |                    | MUX4D0BWP40                | 0.113 | 0.024 |   0.084 |    0.083 | 
     | sb_1b/U83                | I2 ^ -> Z ^        | MUX4D0BWP40                | 0.118 | 0.174 |   0.258 |    0.257 | 
     | sb_1b/out_3_1_id1_reg_0_ |                    | EDFQD1BWP40                | 0.118 | 0.000 |   0.258 |    0.258 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.132 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.130 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.094 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.086 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.032 | 
     | sb_1b/out_3_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.030 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin sb_1b/out_0_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_3_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T3[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.103
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.256
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T3[0] ^ |                            | 0.120 |       |   0.064 |    0.066 | 
     | sb_1b                    | in_2_3[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.099 |    0.100 | 
     | sb_1b/U89                |                    | MUX4D1BWP40                | 0.122 | 0.034 |   0.099 |    0.100 | 
     | sb_1b/U89                | I1 ^ -> Z ^        | MUX4D1BWP40                | 0.121 | 0.156 |   0.255 |    0.256 | 
     | sb_1b/out_0_3_id1_reg_0_ |                    | EDFQD1BWP40                | 0.122 | 0.001 |   0.256 |    0.257 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.134 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.132 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.096 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.088 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.034 | 
     | sb_1b/out_0_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.031 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin sb_1b/out_3_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_4_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T4[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.096
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.264
- Arrival Time                  0.262
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.068
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T4[0] ^ |                            | 0.131 |       |   0.068 |    0.069 | 
     | sb_1b                    | in_2_4[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.094 |    0.095 | 
     | sb_1b/U74                |                    | MUX4D0BWP40                | 0.132 | 0.026 |   0.094 |    0.095 | 
     | sb_1b/U74                | I2 ^ -> Z ^        | MUX4D0BWP40                | 0.098 | 0.168 |   0.262 |    0.263 | 
     | sb_1b/out_3_4_id1_reg_0_ |                    | EDFQD1BWP40                | 0.098 | 0.000 |   0.262 |    0.264 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.134 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.132 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.096 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.088 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.034 | 
     | sb_1b/out_3_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.032 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.348
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.121 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.119 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.060 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.052 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.030 | 
     | sb_1b/out_0_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.033 | 
     | sb_1b/out_0_2_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.034 | 0.172 |   0.202 |    0.204 | 
     | sb_1b/FE_RC_20_0         |              | AOI22D3BWP40               | 0.034 | 0.000 |   0.202 |    0.205 | 
     | sb_1b/FE_RC_20_0         | A2 v -> ZN ^ | AOI22D3BWP40               | 0.085 | 0.078 |   0.280 |    0.283 | 
     | sb_1b/FE_RC_21_0         |              | INVD2BWP40                 | 0.085 | 0.001 |   0.281 |    0.283 | 
     | sb_1b/FE_RC_21_0         | I ^ -> ZN v  | INVD2BWP40                 | 0.065 | 0.065 |   0.346 |    0.349 | 
     | sb_1b                    | out_0_2[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.348 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.065 | 0.001 |   0.348 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.347
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.121 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.119 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.060 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.052 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.030 | 
     | sb_1b/out_2_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.033 | 
     | sb_1b/out_2_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.044 | 0.166 |   0.196 |    0.198 | 
     | sb_1b/U39                |              | MUX2D4BWP40                | 0.044 | 0.000 |   0.196 |    0.199 | 
     | sb_1b/U39                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.164 | 0.127 |   0.323 |    0.326 | 
     | sb_1b                    | out_2_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.347 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.169 | 0.024 |   0.347 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.345
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.118 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.116 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.057 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.050 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.033 | 
     | sb_1b/out_2_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.003 |   0.030 |    0.036 | 
     | sb_1b/out_2_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.044 | 0.165 |   0.196 |    0.201 | 
     | sb_1b/U46                |              | MUX2D4BWP40                | 0.044 | 0.000 |   0.196 |    0.201 | 
     | sb_1b/U46                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.134 | 0.135 |   0.331 |    0.336 | 
     | sb_1b                    | out_2_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.345 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.136 | 0.014 |   0.345 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin sb_1b/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_3_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T3[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.103
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.252
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T3[0] ^ |                            | 0.120 |       |   0.064 |    0.070 | 
     | sb_1b                    | in_2_3[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.099 |    0.105 | 
     | sb_1b/U60                |                    | AOI22D1BWP40               | 0.122 | 0.035 |   0.099 |    0.105 | 
     | sb_1b/U60                | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.062 | 0.054 |   0.154 |    0.159 | 
     | sb_1b/U26                |                    | AOI22D1BWP40               | 0.062 | 0.000 |   0.154 |    0.159 | 
     | sb_1b/U26                | A2 v -> ZN ^       | AOI22D1BWP40               | 0.119 | 0.098 |   0.252 |    0.257 | 
     | sb_1b/out_1_3_id1_reg_0_ |                    | EDFQD1BWP40                | 0.119 | 0.000 |   0.252 |    0.257 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.138 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.136 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.100 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.092 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.038 | 
     | sb_1b/out_1_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.036 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.344
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.118 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.116 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.056 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.049 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.034 | 
     | sb_1b/out_2_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.036 | 
     | sb_1b/out_2_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.042 | 0.164 |   0.195 |    0.201 | 
     | sb_1b/U12                |              | MUX2D4BWP40                | 0.042 | 0.000 |   0.195 |    0.201 | 
     | sb_1b/U12                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.150 | 0.128 |   0.322 |    0.328 | 
     | sb_1b                    | out_2_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.344 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.153 | 0.022 |   0.344 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin sb_1b/out_1_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_4_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T4[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.101
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.259
- Arrival Time                  0.253
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.068
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T4[0] ^ |                            | 0.131 |       |   0.068 |    0.074 | 
     | sb_1b                    | in_2_4[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.094 |    0.101 | 
     | sb_1b/U55                |                    | AOI22D1BWP40               | 0.133 | 0.027 |   0.094 |    0.101 | 
     | sb_1b/U55                | B1 ^ -> ZN v       | AOI22D1BWP40               | 0.068 | 0.063 |   0.157 |    0.164 | 
     | sb_1b/U32                |                    | AOI22D1BWP40               | 0.068 | 0.000 |   0.158 |    0.164 | 
     | sb_1b/U32                | A2 v -> ZN ^       | AOI22D1BWP40               | 0.113 | 0.095 |   0.253 |    0.259 | 
     | sb_1b/out_1_4_id1_reg_0_ |                    | EDFQD1BWP40                | 0.113 | 0.000 |   0.253 |    0.259 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.139 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.137 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.101 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.093 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.039 | 
     | sb_1b/out_1_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.003 |  -0.030 |   -0.036 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.342
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.113 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.054 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.046 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.036 | 
     | sb_1b/out_3_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.003 |   0.030 |    0.039 | 
     | sb_1b/out_3_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.072 | 0.192 |   0.223 |    0.231 | 
     | sb_1b/U137               |              | IOA21D2BWP40               | 0.072 | 0.000 |   0.223 |    0.231 | 
     | sb_1b/U137               | A2 ^ -> ZN ^ | IOA21D2BWP40               | 0.112 | 0.118 |   0.340 |    0.349 | 
     | sb_1b                    | out_3_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.342 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.112 | 0.001 |   0.342 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.341
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.114 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.112 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.053 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.045 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.037 | 
     | sb_1b/out_2_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.039 | 
     | sb_1b/out_2_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.043 | 0.165 |   0.195 |    0.204 | 
     | sb_1b/U58                |              | MUX2D4BWP40                | 0.043 | 0.000 |   0.195 |    0.205 | 
     | sb_1b/U58                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.132 | 0.130 |   0.325 |    0.334 | 
     | sb_1b                    | out_2_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.341 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.134 | 0.016 |   0.341 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.340
= Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.113 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.112 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.052 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.045 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.038 | 
     | sb_1b/out_3_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.040 | 
     | sb_1b/out_3_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.072 | 0.191 |   0.221 |    0.231 | 
     | sb_1b/U76                |              | MUX2D2BWP40                | 0.072 | 0.000 |   0.221 |    0.231 | 
     | sb_1b/U76                | I1 ^ -> Z ^  | MUX2D2BWP40                | 0.108 | 0.118 |   0.339 |    0.349 | 
     | sb_1b                    | out_3_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.340 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.108 | 0.001 |   0.340 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.338
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.112 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.110 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.050 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.043 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.040 | 
     | sb_1b/out_1_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.042 | 
     | sb_1b/out_1_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.044 | 0.166 |   0.196 |    0.208 | 
     | sb_1b/U27                |              | MUX2D3BWP40                | 0.044 | 0.000 |   0.196 |    0.208 | 
     | sb_1b/U27                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.152 | 0.130 |   0.326 |    0.338 | 
     | sb_1b                    | out_1_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.338 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.153 | 0.012 |   0.338 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.338
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.111 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.109 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.050 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.042 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.040 | 
     | sb_1b/out_0_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.043 | 
     | sb_1b/out_0_0_id1_reg_0_ | CP ^ -> Q v  | EDFQD1BWP40                | 0.027 | 0.167 |   0.197 |    0.210 | 
     | sb_1b/FE_RC_1_0          |              | AOI22D2BWP40               | 0.027 | 0.000 |   0.198 |    0.210 | 
     | sb_1b/FE_RC_1_0          | A2 v -> ZN ^ | AOI22D2BWP40               | 0.095 | 0.069 |   0.267 |    0.279 | 
     | sb_1b/FE_RC_24_0         |              | INVD2BWP40                 | 0.095 | 0.000 |   0.267 |    0.279 | 
     | sb_1b/FE_RC_24_0         | I ^ -> ZN v  | INVD2BWP40                 | 0.068 | 0.069 |   0.336 |    0.349 | 
     | sb_1b                    | out_0_0[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.338 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.068 | 0.001 |   0.338 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T3[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_3_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.338
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.111 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.109 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.050 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.042 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.040 | 
     | sb_1b/out_2_3_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.043 | 
     | sb_1b/out_2_3_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.048 | 0.168 |   0.198 |    0.210 | 
     | sb_1b/U52                |              | MUX2D4BWP40                | 0.048 | 0.000 |   0.198 |    0.210 | 
     | sb_1b/U52                | I1 ^ -> Z ^  | MUX2D4BWP40                | 0.129 | 0.128 |   0.326 |    0.338 | 
     | sb_1b                    | out_2_3[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.338 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.131 | 0.012 |   0.338 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.337
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.111 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.109 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.050 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.042 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.040 | 
     | sb_1b/out_3_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.043 | 
     | sb_1b/out_3_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.067 | 0.186 |   0.217 |    0.229 | 
     | sb_1b/U130               |              | IOA21D2BWP40               | 0.067 | 0.000 |   0.217 |    0.230 | 
     | sb_1b/U130               | A2 ^ -> ZN ^ | IOA21D2BWP40               | 0.122 | 0.118 |   0.335 |    0.348 | 
     | sb_1b                    | out_3_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.337 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.122 | 0.002 |   0.337 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin sb_1b/out_2_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_1_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S1_T1[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.084
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.276
- Arrival Time                  0.263
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time            0.047
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                    |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                            | in_BUS1_S1_T1[0] ^ |                            | 0.077 |       |   0.047 |    0.060 | 
     | sb_1b                      | in_1_1[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.054 |    0.067 | 
     | sb_1b/U45                  |                    | AOI22D0BWP40               | 0.078 | 0.008 |   0.054 |    0.067 | 
     | sb_1b/U45                  | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.076 | 0.060 |   0.114 |    0.127 | 
     | sb_1b/U44                  |                    | AOI22D0BWP40               | 0.076 | 0.000 |   0.114 |    0.127 | 
     | sb_1b/U44                  | A2 v -> ZN ^       | AOI22D0BWP40               | 0.081 | 0.075 |   0.189 |    0.202 | 
     | sb_1b/FE_PSC31_out_2_1_i_0 |                    | BUFFD1BWP40                | 0.081 | 0.000 |   0.189 |    0.202 | 
     | sb_1b/FE_PSC31_out_2_1_i_0 | I ^ -> Z ^         | BUFFD1BWP40                | 0.058 | 0.074 |   0.263 |    0.276 | 
     | sb_1b/out_2_1_id1_reg_0_   |                    | EDFQD1BWP40                | 0.058 | 0.000 |   0.263 |    0.276 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.146 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.144 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.107 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.100 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.046 | 
     | sb_1b/out_2_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.003 |  -0.030 |   -0.043 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin sb_1b/out_3_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_2_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T2[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.098
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.262
- Arrival Time                  0.249
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.048
     = Beginpoint Arrival Time            0.058
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T2[0] ^ |                            | 0.108 |       |   0.058 |    0.071 | 
     | sb_1b                    | in_2_2[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.077 |    0.090 | 
     | sb_1b/U93                |                    | MUX4D0BWP40                | 0.109 | 0.019 |   0.077 |    0.090 | 
     | sb_1b/U93                | I2 ^ -> Z ^        | MUX4D0BWP40                | 0.104 | 0.172 |   0.249 |    0.262 | 
     | sb_1b/out_3_2_id1_reg_0_ |                    | EDFQD1BWP40                | 0.104 | 0.000 |   0.249 |    0.262 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.146 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.144 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.107 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.100 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.046 | 
     | sb_1b/out_3_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.043 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.336
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.110 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.108 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.049 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.041 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.041 | 
     | sb_1b/out_1_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.044 | 
     | sb_1b/out_1_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.045 | 0.166 |   0.196 |    0.210 | 
     | sb_1b/U17                |              | MUX2D3BWP40                | 0.045 | 0.000 |   0.196 |    0.210 | 
     | sb_1b/U17                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.136 | 0.129 |   0.325 |    0.339 | 
     | sb_1b                    | out_1_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.336 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.138 | 0.011 |   0.336 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_2_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.335
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.109 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.107 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.048 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.040 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.042 | 
     | sb_1b/out_3_2_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.045 | 
     | sb_1b/out_3_2_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.074 | 0.186 |   0.217 |    0.231 | 
     | sb_1b/U132               |              | IOA21D2BWP40               | 0.074 | 0.000 |   0.217 |    0.232 | 
     | sb_1b/U132               | A2 ^ -> ZN ^ | IOA21D2BWP40               | 0.113 | 0.117 |   0.334 |    0.348 | 
     | sb_1b                    | out_3_2[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.335 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.113 | 0.002 |   0.335 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin sb_1b/out_2_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_0_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S1_T0[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.069
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.290
- Arrival Time                  0.276
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.052
     = Beginpoint Arrival Time            0.062
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                    |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                            | in_BUS1_S1_T0[0] ^ |                            | 0.109 |       |   0.062 |    0.076 | 
     | sb_1b                      | in_1_0[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.075 |    0.089 | 
     | sb_1b/U50                  |                    | AOI22D0BWP40               | 0.109 | 0.013 |   0.075 |    0.089 | 
     | sb_1b/U50                  | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.070 | 0.062 |   0.137 |    0.151 | 
     | sb_1b/U11                  |                    | AOI22D1BWP40               | 0.070 | 0.000 |   0.137 |    0.151 | 
     | sb_1b/U11                  | A2 v -> ZN ^       | AOI22D1BWP40               | 0.105 | 0.088 |   0.225 |    0.239 | 
     | sb_1b/FE_PSC27_out_2_0_i_0 |                    | CKBD4BWP40                 | 0.105 | 0.000 |   0.225 |    0.240 | 
     | sb_1b/FE_PSC27_out_2_0_i_0 | I ^ -> Z ^         | CKBD4BWP40                 | 0.021 | 0.051 |   0.275 |    0.290 | 
     | sb_1b/out_2_0_id1_reg_0_   |                    | EDFQD1BWP40                | 0.021 | 0.000 |   0.276 |    0.290 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.148 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.146 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.109 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.101 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.047 | 
     | sb_1b/out_2_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.045 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T0[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.093
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.267
- Arrival Time                  0.252
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T0[0] ^ |                            | 0.121 |       |   0.064 |    0.079 | 
     | sb_1b                    | in_2_0[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.091 |    0.106 | 
     | sb_1b/U77                |                    | MUX4D0BWP40                | 0.123 | 0.027 |   0.091 |    0.106 | 
     | sb_1b/U77                | I2 ^ -> Z ^        | MUX4D0BWP40                | 0.088 | 0.160 |   0.251 |    0.267 | 
     | sb_1b/out_3_0_id1_reg_0_ |                    | EDFQD1BWP40                | 0.088 | 0.000 |   0.252 |    0.267 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.148 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.146 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.110 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.102 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.048 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.045 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.334
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.107 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.105 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.046 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.039 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.044 | 
     | sb_1b/out_1_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.046 | 
     | sb_1b/out_1_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.040 | 0.163 |   0.193 |    0.209 | 
     | sb_1b/U22                |              | MUX2D3BWP40                | 0.040 | 0.000 |   0.193 |    0.209 | 
     | sb_1b/U22                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.135 | 0.133 |   0.326 |    0.342 | 
     | sb_1b                    | out_1_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.334 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.137 | 0.008 |   0.334 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.333
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.106 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.104 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.045 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.037 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.045 | 
     | sb_1b/out_1_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.003 |   0.030 |    0.048 | 
     | sb_1b/out_1_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.036 | 0.161 |   0.192 |    0.209 | 
     | sb_1b/U33                |              | MUX2D3BWP40                | 0.036 | 0.000 |   0.192 |    0.209 | 
     | sb_1b/U33                | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.148 | 0.131 |   0.323 |    0.340 | 
     | sb_1b                    | out_1_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.333 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.149 | 0.010 |   0.333 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin sb_1b/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_4_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T4[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.095
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.265
- Arrival Time                  0.247
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.068
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T4[0] ^ |                            | 0.131 |       |   0.068 |    0.085 | 
     | sb_1b                    | in_2_4[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.095 |    0.112 | 
     | sb_1b/U79                |                    | MUX4D0BWP40                | 0.133 | 0.027 |   0.095 |    0.112 | 
     | sb_1b/U79                | I1 ^ -> Z ^        | MUX4D0BWP40                | 0.094 | 0.152 |   0.247 |    0.265 | 
     | sb_1b/out_0_4_id1_reg_0_ |                    | EDFQD1BWP40                | 0.094 | 0.000 |   0.247 |    0.265 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.150 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.148 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.112 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.104 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.050 | 
     | sb_1b/out_0_4_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.048 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin sb_1b/out_0_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_2_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T2[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.102
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.258
- Arrival Time                  0.239
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.048
     = Beginpoint Arrival Time            0.058
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T2[0] ^ |                            | 0.108 |       |   0.058 |    0.077 | 
     | sb_1b                    | in_2_2[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.077 |    0.096 | 
     | sb_1b/U81                |                    | MUX4D1BWP40                | 0.109 | 0.018 |   0.077 |    0.096 | 
     | sb_1b/U81                | I1 ^ -> Z ^        | MUX4D1BWP40                | 0.118 | 0.161 |   0.238 |    0.257 | 
     | sb_1b/out_0_2_id1_reg_0_ |                    | EDFQD1BWP40                | 0.118 | 0.001 |   0.239 |    0.258 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.152 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.150 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.113 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.105 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.051 | 
     | sb_1b/out_0_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.049 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin sb_1b/out_1_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_2_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T2[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.102
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.237
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.048
     = Beginpoint Arrival Time            0.058
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T2[0] ^ |                            | 0.108 |       |   0.058 |    0.079 | 
     | sb_1b                    | in_2_2[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.077 |    0.098 | 
     | sb_1b/U65                |                    | AOI22D0BWP40               | 0.109 | 0.019 |   0.077 |    0.098 | 
     | sb_1b/U65                | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.068 | 0.060 |   0.137 |    0.158 | 
     | sb_1b/U16                |                    | AOI22D0BWP40               | 0.068 | 0.000 |   0.137 |    0.158 | 
     | sb_1b/U16                | A2 v -> ZN ^       | AOI22D0BWP40               | 0.118 | 0.099 |   0.237 |    0.257 | 
     | sb_1b/out_1_2_id1_reg_0_ |                    | EDFQD1BWP40                | 0.118 | 0.000 |   0.237 |    0.257 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.154 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.152 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.115 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.107 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.053 | 
     | sb_1b/out_1_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.051 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S1_T0[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_1_0_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.328
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.102 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.100 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.040 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.033 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.050 | 
     | sb_1b/out_1_0_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.052 | 
     | sb_1b/out_1_0_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.036 | 0.161 |   0.191 |    0.213 | 
     | sb_1b/U7                 |              | MUX2D3BWP40                | 0.036 | 0.000 |   0.191 |    0.213 | 
     | sb_1b/U7                 | I1 ^ -> Z ^  | MUX2D3BWP40                | 0.148 | 0.126 |   0.317 |    0.339 | 
     | sb_1b                    | out_1_0[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.328 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.149 | 0.011 |   0.328 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin sb_1b/out_2_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_2_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S1_T2[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.103
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.235
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S1_T2[0] ^ |                            | 0.071 |       |   0.044 |    0.066 | 
     | sb_1b                    | in_1_2[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.053 |    0.075 | 
     | sb_1b/U40                |                    | AOI22D0BWP40               | 0.071 | 0.009 |   0.053 |    0.075 | 
     | sb_1b/U40                | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.079 | 0.060 |   0.113 |    0.135 | 
     | sb_1b/U38                |                    | AOI22D2BWP40               | 0.079 | 0.000 |   0.113 |    0.135 | 
     | sb_1b/U38                | A2 v -> ZN ^       | AOI22D2BWP40               | 0.121 | 0.122 |   0.234 |    0.256 | 
     | sb_1b/out_2_2_id1_reg_0_ |                    | EDFQD1BWP40                | 0.121 | 0.001 |   0.235 |    0.257 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.155 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.153 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.116 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.109 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.055 | 
     | sb_1b/out_2_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.052 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin sb_1b/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_3_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T3[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.088
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.271
- Arrival Time                  0.248
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T3[0] ^ |                            | 0.120 |       |   0.064 |    0.088 | 
     | sb_1b                    | in_2_3[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.099 |    0.122 | 
     | sb_1b/U85                |                    | MUX4D0BWP40                | 0.122 | 0.034 |   0.099 |    0.122 | 
     | sb_1b/U85                | I2 ^ -> Z ^        | MUX4D0BWP40                | 0.072 | 0.149 |   0.248 |    0.271 | 
     | sb_1b/out_3_3_id1_reg_0_ |                    | EDFQD1BWP40                | 0.072 | 0.000 |   0.248 |    0.271 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.157 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.155 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.118 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.110 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.056 | 
     | sb_1b/out_3_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.054 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin sb_1b/out_0_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_1_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T1[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.072
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.288
- Arrival Time                  0.263
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                    |                            |       |       |  Time   |   Time   | 
     |----------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                            | in_BUS1_S2_T1[0] ^ |                            | 0.111 |       |   0.060 |    0.085 | 
     | sb_1b                      | in_2_1[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.083 |    0.109 | 
     | sb_1b/U87                  |                    | MUX4D0BWP40                | 0.113 | 0.024 |   0.083 |    0.109 | 
     | sb_1b/U87                  | I1 ^ -> Z ^        | MUX4D0BWP40                | 0.071 | 0.131 |   0.214 |    0.239 | 
     | sb_1b/FE_PSC30_out_0_1_i_0 |                    | CKBD4BWP40                 | 0.071 | 0.000 |   0.214 |    0.240 | 
     | sb_1b/FE_PSC30_out_0_1_i_0 | I ^ -> Z ^         | CKBD4BWP40                 | 0.026 | 0.048 |   0.263 |    0.288 | 
     | sb_1b/out_0_1_id1_reg_0_   |                    | EDFQD1BWP40                | 0.026 | 0.001 |   0.263 |    0.288 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.158 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.156 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.120 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.112 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.058 | 
     | sb_1b/out_0_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.003 |  -0.030 |   -0.055 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin sb_1b/out_1_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_1_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T1[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.098
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.262
- Arrival Time                  0.236
= Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T1[0] ^ |                            | 0.111 |       |   0.060 |    0.085 | 
     | sb_1b                    | in_2_1[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.084 |    0.109 | 
     | sb_1b/U70                |                    | AOI22D0BWP40               | 0.113 | 0.024 |   0.084 |    0.109 | 
     | sb_1b/U70                | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.072 | 0.064 |   0.148 |    0.174 | 
     | sb_1b/U21                |                    | AOI22D1BWP40               | 0.072 | 0.000 |   0.148 |    0.174 | 
     | sb_1b/U21                | A2 v -> ZN ^       | AOI22D1BWP40               | 0.104 | 0.088 |   0.236 |    0.261 | 
     | sb_1b/out_1_1_id1_reg_0_ |                    | EDFQD1BWP40                | 0.104 | 0.000 |   0.236 |    0.262 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.158 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.156 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.120 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.112 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.058 | 
     | sb_1b/out_1_1_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.031 |   -0.056 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_3_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.322
= Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.095 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.093 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.034 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.027 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.056 | 
     | sb_1b/out_3_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.003 |   0.030 |    0.059 | 
     | sb_1b/out_3_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.060 | 0.174 |   0.205 |    0.233 | 
     | sb_1b/U84                |              | MUX2D2BWP40                | 0.060 | 0.000 |   0.205 |    0.233 | 
     | sb_1b/U84                | I1 ^ -> Z ^  | MUX2D2BWP40                | 0.115 | 0.115 |   0.320 |    0.348 | 
     | sb_1b                    | out_3_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.322 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.115 | 0.002 |   0.322 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T1[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_1_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.320
= Slack Time                    0.030
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.093 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.091 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.032 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.025 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.058 | 
     | sb_1b/out_0_1_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.003 |   0.030 |    0.061 | 
     | sb_1b/out_0_1_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.039 | 0.163 |   0.193 |    0.223 | 
     | sb_1b/U88                |              | CKMUX2D2BWP40              | 0.039 | 0.000 |   0.193 |    0.223 | 
     | sb_1b/U88                | I1 ^ -> Z ^  | CKMUX2D2BWP40              | 0.129 | 0.124 |   0.317 |    0.347 | 
     | sb_1b                    | out_0_1[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.320 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.129 | 0.003 |   0.320 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S2_T0[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.092
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.268
- Arrival Time                  0.233
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.064
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S2_T0[0] ^ |                            | 0.121 |       |   0.064 |    0.100 | 
     | sb_1b                    | in_2_0[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.092 |    0.127 | 
     | sb_1b/U91                |                    | MUX4D0BWP40                | 0.123 | 0.027 |   0.092 |    0.127 | 
     | sb_1b/U91                | I1 ^ -> Z ^        | MUX4D0BWP40                | 0.083 | 0.141 |   0.233 |    0.268 | 
     | sb_1b/out_0_0_id1_reg_0_ |                    | EDFQD1BWP40                | 0.083 | 0.000 |   0.233 |    0.268 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.168 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.166 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.130 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.122 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.068 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.066 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T4[0]          (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_4_id1_reg_0_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Path Delay                    0.350
+ CPPR Adjustment               0.000
= Required Time                 0.350
- Arrival Time                  0.310
= Slack Time                    0.040
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.062 |       |  -0.124 |   -0.083 | 
     | CTS_ccl_a_buf_00013      |              | CKBD20BWP40                | 0.062 | 0.002 |  -0.122 |   -0.081 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^   | CKBD20BWP40                | 0.051 | 0.060 |  -0.062 |   -0.022 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.054 | 0.007 |  -0.055 |   -0.014 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.101 | 0.083 |   0.028 |    0.068 | 
     | sb_1b/out_0_4_id1_reg_0_ |              | EDFQD1BWP40                | 0.101 | 0.002 |   0.030 |    0.071 | 
     | sb_1b/out_0_4_id1_reg_0_ | CP ^ -> Q ^  | EDFQD1BWP40                | 0.032 | 0.158 |   0.189 |    0.229 | 
     | sb_1b/U80                |              | CKMUX2D2BWP40              | 0.032 | 0.000 |   0.189 |    0.229 | 
     | sb_1b/U80                | I1 ^ -> Z ^  | CKMUX2D2BWP40              | 0.123 | 0.119 |   0.307 |    0.348 | 
     | sb_1b                    | out_0_4[0] ^ | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.310 |    0.350 | 
     |                          |              | pe_tile_new_unq1           | 0.123 | 0.002 |   0.310 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin sb_1b/out_2_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_3_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: in_BUS1_S1_T3[0]           (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.107
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.253
- Arrival Time                  0.210
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.046
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |                    |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------------+----------------------------+-------+-------+---------+----------| 
     |                          | in_BUS1_S1_T3[0] ^ |                            | 0.075 |       |   0.046 |    0.089 | 
     | sb_1b                    | in_1_3[0] ^        | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.052 |    0.095 | 
     | sb_1b/U35                |                    | AOI22D0BWP40               | 0.075 | 0.006 |   0.052 |    0.095 | 
     | sb_1b/U35                | B1 ^ -> ZN v       | AOI22D0BWP40               | 0.069 | 0.052 |   0.104 |    0.147 | 
     | sb_1b/U51                |                    | AOI22D1BWP40               | 0.069 | 0.000 |   0.104 |    0.147 | 
     | sb_1b/U51                | A2 v -> ZN ^       | AOI22D1BWP40               | 0.135 | 0.105 |   0.209 |    0.252 | 
     | sb_1b/out_2_3_id1_reg_0_ |                    | EDFQD1BWP40                | 0.135 | 0.000 |   0.210 |    0.253 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.043 |       |  -0.133 |   -0.176 | 
     | CTS_ccl_a_buf_00013      |            | CKBD20BWP40 | 0.043 | 0.002 |  -0.131 |   -0.174 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD20BWP40 | 0.035 | 0.036 |  -0.094 |   -0.137 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.039 | 0.008 |  -0.087 |   -0.130 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.069 | 0.054 |  -0.033 |   -0.076 | 
     | sb_1b/out_2_3_id1_reg_0_ |            | EDFQD1BWP40 | 0.069 | 0.002 |  -0.030 |   -0.073 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   gout                      (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: test_pe/inp_code_reg_1_/Q (^) triggered by  leading edge of 'ideal_
clock'
Path Groups: {REGOUT}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   4.300
+ CPPR Adjustment               0.000
= Required Time                 4.300
- Arrival Time                  4.221
= Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.062 |       |  -0.124 |   -0.045 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |   -0.044 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.021 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.026 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    0.026 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    0.104 | 
     | test_pe/inp_code_reg_1_                            |              | DFCNQD1BWP40                    | 0.051 | 0.002 |   0.028 |    0.107 | 
     | test_pe/inp_code_reg_1_                            | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.122 | 0.192 |   0.220 |    0.298 | 
     | test_pe/test_opt_reg_a/U19                         |              | IND2D2BWP40                     | 0.122 | 0.001 |   0.220 |    0.299 | 
     | test_pe/test_opt_reg_a/U19                         | B1 ^ -> ZN v | IND2D2BWP40                     | 0.135 | 0.115 |   0.336 |    0.414 | 
     | test_pe/test_opt_reg_a/FE_OFC107_n1                |              | CKND3BWP40                      | 0.135 | 0.002 |   0.338 |    0.417 | 
     | test_pe/test_opt_reg_a/FE_OFC107_n1                | I v -> ZN ^  | CKND3BWP40                      | 0.090 | 0.090 |   0.428 |    0.507 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D0BWP40                     | 0.090 | 0.001 |   0.429 |    0.507 | 
     | test_pe/test_opt_reg_a/U33                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.339 | 0.269 |   0.698 |    0.776 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U977   |              | XNR2D1BWP40                     | 0.339 | 0.002 |   0.700 |    0.778 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U977   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.262 | 0.226 |   0.925 |    1.004 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U995   |              | ND2D1BWP40                      | 0.262 | 0.000 |   0.925 |    1.004 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U995   | A2 ^ -> ZN v | ND2D1BWP40                      | 0.241 | 0.230 |   1.156 |    1.235 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1010  |              | OAI22D0BWP40                    | 0.241 | 0.001 |   1.157 |    1.236 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1010  | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.255 | 0.240 |   1.397 |    1.476 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1042  |              | FA1D0BWP40                      | 0.255 | 0.000 |   1.397 |    1.476 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1042  | B ^ -> S v   | FA1D0BWP40                      | 0.054 | 0.197 |   1.595 |    1.673 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1023  |              | FA1D0BWP40                      | 0.054 | 0.000 |   1.595 |    1.673 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1023  | A v -> S ^   | FA1D0BWP40                      | 0.050 | 0.164 |   1.759 |    1.837 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1044  |              | FA1D0BWP40                      | 0.050 | 0.000 |   1.759 |    1.837 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1044  | CI ^ -> S v  | FA1D0BWP40                      | 0.047 | 0.134 |   1.892 |    1.971 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1017  |              | NR2D0BWP40                      | 0.047 | 0.000 |   1.892 |    1.971 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1017  | A1 v -> ZN ^ | NR2D0BWP40                      | 0.082 | 0.066 |   1.958 |    2.036 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1049  |              | OAI21D1BWP40                    | 0.082 | 0.000 |   1.958 |    2.036 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1049  | A2 ^ -> ZN v | OAI21D1BWP40                    | 0.064 | 0.065 |   2.023 |    2.102 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.064 | 0.000 |   2.023 |    2.102 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.069 |   2.092 |    2.171 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.086 | 0.000 |   2.092 |    2.171 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.050 |   2.143 |    2.221 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1149  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.143 |    2.221 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1149  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.085 | 0.068 |   2.211 |    2.290 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.085 | 0.000 |   2.211 |    2.290 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.078 | 0.079 |   2.290 |    2.369 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.078 | 0.000 |   2.290 |    2.369 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.082 | 0.070 |   2.361 |    2.439 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.082 | 0.000 |   2.361 |    2.439 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.047 | 0.048 |   2.408 |    2.487 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.047 | 0.000 |   2.408 |    2.487 | 
     | 5_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.089 | 0.065 |   2.474 |    2.552 | 
     | 5_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.089 | 0.000 |   2.474 |    2.552 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.057 | 0.056 |   2.530 |    2.609 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D2BWP40                    | 0.057 | 0.000 |   2.530 |    2.609 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D2BWP40                    | 0.075 | 0.061 |   2.592 |    2.670 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1313  |              | OAI21D2BWP40                    | 0.075 | 0.000 |   2.592 |    2.670 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1313  | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.047 | 0.046 |   2.637 |    2.716 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1336  |              | AOI21D3BWP40                    | 0.047 | 0.000 |   2.637 |    2.716 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1336  | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.060 | 0.048 |   2.685 |    2.764 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40                    | 0.060 | 0.000 |   2.685 |    2.764 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40                    | 0.041 | 0.035 |   2.720 |    2.799 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  |              | AOI21D1BWP40                    | 0.041 | 0.000 |   2.721 |    2.799 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.051 | 0.041 |   2.761 |    2.840 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1386  |              | INVD1BWP40                      | 0.051 | 0.000 |   2.762 |    2.840 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1386  | I ^ -> ZN v  | INVD1BWP40                      | 0.024 | 0.026 |   2.788 |    2.867 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  |              | FA1D0BWP40                      | 0.024 | 0.000 |   2.788 |    2.867 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  | CI v -> CO v | FA1D0BWP40                      | 0.048 | 0.100 |   2.888 |    2.967 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  |              | FA1D0BWP40                      | 0.048 | 0.000 |   2.888 |    2.967 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  | CI v -> CO v | FA1D0BWP40                      | 0.049 | 0.109 |   2.998 |    3.076 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  |              | FA1D0BWP40                      | 0.049 | 0.000 |   2.998 |    3.076 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  | CI v -> CO v | FA1D0BWP40                      | 0.052 | 0.113 |   3.110 |    3.189 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  |              | FA1D0BWP40                      | 0.052 | 0.000 |   3.110 |    3.189 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  | CI v -> CO v | FA1D0BWP40                      | 0.045 | 0.107 |   3.218 |    3.296 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1421  |              | CKXOR2D1BWP40                   | 0.045 | 0.000 |   3.218 |    3.296 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1421  | A1 v -> Z v  | CKXOR2D1BWP40                   | 0.045 | 0.082 |   3.299 |    3.378 | 
     | test_pe/test_pe_comp/U69                           |              | AOI211D1BWP40                   | 0.045 | 0.000 |   3.300 |    3.378 | 
     | test_pe/test_pe_comp/U69                           | A1 v -> ZN ^ | AOI211D1BWP40                   | 0.086 | 0.060 |   3.360 |    3.439 | 
     | test_pe/test_pe_comp/U70                           |              | OAI211D1BWP40                   | 0.086 | 0.000 |   3.360 |    3.439 | 
     | test_pe/test_pe_comp/U70                           | C ^ -> ZN v  | OAI211D1BWP40                   | 0.111 | 0.081 |   3.441 |    3.520 | 
     | test_pe/FE_OFC109_comp_res_15                      |              | INVD2BWP40                      | 0.111 | 0.000 |   3.441 |    3.520 | 
     | test_pe/FE_OFC109_comp_res_15                      | I v -> ZN ^  | INVD2BWP40                      | 0.049 | 0.051 |   3.493 |    3.571 | 
     | test_pe/U62                                        |              | MAOI22D1BWP40                   | 0.049 | 0.000 |   3.493 |    3.571 | 
     | test_pe/U62                                        | A1 ^ -> ZN v | MAOI22D1BWP40                   | 0.089 | 0.044 |   3.537 |    3.616 | 
     | test_pe/FE_OFC3_pe_out_res_15                      |              | BUFFD12BWP40                    | 0.089 | 0.000 |   3.537 |    3.616 | 
     | test_pe/FE_OFC3_pe_out_res_15                      | I v -> Z v   | BUFFD12BWP40                    | 0.061 | 0.079 |   3.617 |    3.695 | 
     | test_pe/test_debug_data/U12                        |              | AOI22D0BWP40                    | 0.085 | 0.009 |   3.625 |    3.704 | 
     | test_pe/test_debug_data/U12                        | B1 v -> ZN ^ | AOI22D0BWP40                    | 0.082 | 0.079 |   3.705 |    3.783 | 
     | test_pe/test_debug_data/U13                        |              | OAI221D0BWP40                   | 0.082 | 0.000 |   3.705 |    3.783 | 
     | test_pe/test_debug_data/U13                        | C ^ -> ZN v  | OAI221D0BWP40                   | 0.125 | 0.099 |   3.803 |    3.882 | 
     | test_pe/test_debug_data/FE_RC_9_0                  |              | NR4D2BWP40                      | 0.125 | 0.000 |   3.803 |    3.882 | 
     | test_pe/test_debug_data/FE_RC_9_0                  | A1 v -> ZN ^ | NR4D2BWP40                      | 0.127 | 0.118 |   3.922 |    4.000 | 
     | test_pe/test_debug_data/U36                        |              | ND2D0BWP40                      | 0.127 | 0.000 |   3.922 |    4.000 | 
     | test_pe/test_debug_data/U36                        | A1 ^ -> ZN v | ND2D0BWP40                      | 0.069 | 0.076 |   3.997 |    4.076 | 
     | test_pe/U39                                        |              | AO22D0BWP40                     | 0.069 | 0.000 |   3.997 |    4.076 | 
     | test_pe/U39                                        | B2 v -> Z v  | AO22D0BWP40                     | 0.036 | 0.108 |   4.106 |    4.184 | 
     | test_pe                                            | irq v        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   4.106 |    4.184 | 
     | U323                                               |              | AN2D2BWP40                      | 0.036 | 0.000 |   4.106 |    4.184 | 
     | U323                                               | A2 v -> Z v  | AN2D2BWP40                      | 0.102 | 0.107 |   4.213 |    4.291 | 
     |                                                    |              | pe_tile_new_unq1                | 0.104 | 0.009 |   4.221 |    4.300 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_1_/Q                          (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.030
+ Phase Shift                   4.300
+ CPPR Adjustment               0.033
= Required Time                 4.269
- Arrival Time                  3.625
= Slack Time                    0.644
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.062 |       |  -0.124 |    0.520 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.522 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.586 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.592 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    0.592 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    0.670 | 
     | test_pe/inp_code_reg_1_                            |              | DFCNQD1BWP40                    | 0.051 | 0.002 |   0.028 |    0.672 | 
     | test_pe/inp_code_reg_1_                            | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.122 | 0.192 |   0.220 |    0.864 | 
     | test_pe/test_opt_reg_a/U19                         |              | IND2D2BWP40                     | 0.122 | 0.001 |   0.220 |    0.864 | 
     | test_pe/test_opt_reg_a/U19                         | B1 ^ -> ZN v | IND2D2BWP40                     | 0.135 | 0.115 |   0.336 |    0.980 | 
     | test_pe/test_opt_reg_a/FE_OFC107_n1                |              | CKND3BWP40                      | 0.135 | 0.002 |   0.338 |    0.982 | 
     | test_pe/test_opt_reg_a/FE_OFC107_n1                | I v -> ZN ^  | CKND3BWP40                      | 0.090 | 0.090 |   0.428 |    1.072 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D0BWP40                     | 0.090 | 0.001 |   0.429 |    1.073 | 
     | test_pe/test_opt_reg_a/U33                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.339 | 0.269 |   0.698 |    1.342 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U977   |              | XNR2D1BWP40                     | 0.339 | 0.002 |   0.700 |    1.344 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U977   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.262 | 0.226 |   0.925 |    1.569 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U995   |              | ND2D1BWP40                      | 0.262 | 0.000 |   0.925 |    1.569 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U995   | A2 ^ -> ZN v | ND2D1BWP40                      | 0.241 | 0.230 |   1.156 |    1.800 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1010  |              | OAI22D0BWP40                    | 0.241 | 0.001 |   1.157 |    1.801 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1010  | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.255 | 0.240 |   1.397 |    2.041 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1042  |              | FA1D0BWP40                      | 0.255 | 0.000 |   1.397 |    2.041 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1042  | B ^ -> S v   | FA1D0BWP40                      | 0.054 | 0.197 |   1.595 |    2.239 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1023  |              | FA1D0BWP40                      | 0.054 | 0.000 |   1.595 |    2.239 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1023  | A v -> S ^   | FA1D0BWP40                      | 0.050 | 0.164 |   1.759 |    2.403 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1044  |              | FA1D0BWP40                      | 0.050 | 0.000 |   1.759 |    2.403 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1044  | CI ^ -> S v  | FA1D0BWP40                      | 0.047 | 0.134 |   1.892 |    2.536 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1017  |              | NR2D0BWP40                      | 0.047 | 0.000 |   1.892 |    2.536 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1017  | A1 v -> ZN ^ | NR2D0BWP40                      | 0.082 | 0.066 |   1.958 |    2.602 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1049  |              | OAI21D1BWP40                    | 0.082 | 0.000 |   1.958 |    2.602 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1049  | A2 ^ -> ZN v | OAI21D1BWP40                    | 0.064 | 0.065 |   2.023 |    2.667 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.064 | 0.000 |   2.023 |    2.667 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.069 |   2.092 |    2.736 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.086 | 0.000 |   2.092 |    2.736 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.050 |   2.143 |    2.787 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1149  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.143 |    2.787 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1149  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.085 | 0.068 |   2.211 |    2.855 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.085 | 0.000 |   2.211 |    2.855 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.078 | 0.079 |   2.290 |    2.934 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.078 | 0.000 |   2.290 |    2.934 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.082 | 0.070 |   2.361 |    3.005 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.082 | 0.000 |   2.361 |    3.005 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.047 | 0.048 |   2.408 |    3.052 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.047 | 0.000 |   2.408 |    3.052 | 
     | 5_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.089 | 0.065 |   2.474 |    3.118 | 
     | 5_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.089 | 0.000 |   2.474 |    3.118 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.057 | 0.056 |   2.530 |    3.174 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D2BWP40                    | 0.057 | 0.000 |   2.530 |    3.174 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D2BWP40                    | 0.075 | 0.061 |   2.592 |    3.236 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1313  |              | OAI21D2BWP40                    | 0.075 | 0.000 |   2.592 |    3.236 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1313  | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.047 | 0.046 |   2.637 |    3.281 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1336  |              | AOI21D3BWP40                    | 0.047 | 0.000 |   2.637 |    3.281 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1336  | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.060 | 0.048 |   2.685 |    3.329 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40                    | 0.060 | 0.000 |   2.685 |    3.329 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40                    | 0.041 | 0.035 |   2.720 |    3.364 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  |              | AOI21D1BWP40                    | 0.041 | 0.000 |   2.721 |    3.365 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.051 | 0.041 |   2.761 |    3.405 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1386  |              | INVD1BWP40                      | 0.051 | 0.000 |   2.762 |    3.406 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1386  | I ^ -> ZN v  | INVD1BWP40                      | 0.024 | 0.026 |   2.788 |    3.432 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  |              | FA1D0BWP40                      | 0.024 | 0.000 |   2.788 |    3.432 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  | CI v -> CO v | FA1D0BWP40                      | 0.048 | 0.100 |   2.888 |    3.532 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  |              | FA1D0BWP40                      | 0.048 | 0.000 |   2.888 |    3.532 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  | CI v -> CO v | FA1D0BWP40                      | 0.049 | 0.109 |   2.998 |    3.642 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  |              | FA1D0BWP40                      | 0.049 | 0.000 |   2.998 |    3.642 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  | CI v -> CO v | FA1D0BWP40                      | 0.052 | 0.113 |   3.110 |    3.754 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  |              | FA1D0BWP40                      | 0.052 | 0.000 |   3.110 |    3.754 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  | CI v -> CO v | FA1D0BWP40                      | 0.045 | 0.107 |   3.218 |    3.862 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1421  |              | CKXOR2D1BWP40                   | 0.045 | 0.000 |   3.218 |    3.862 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1421  | A1 v -> Z v  | CKXOR2D1BWP40                   | 0.045 | 0.082 |   3.299 |    3.943 | 
     | test_pe/test_pe_comp/U69                           |              | AOI211D1BWP40                   | 0.045 | 0.000 |   3.300 |    3.944 | 
     | test_pe/test_pe_comp/U69                           | A1 v -> ZN ^ | AOI211D1BWP40                   | 0.086 | 0.060 |   3.360 |    4.004 | 
     | test_pe/test_pe_comp/U70                           |              | OAI211D1BWP40                   | 0.086 | 0.000 |   3.360 |    4.004 | 
     | test_pe/test_pe_comp/U70                           | C ^ -> ZN v  | OAI211D1BWP40                   | 0.111 | 0.081 |   3.441 |    4.085 | 
     | test_pe/FE_OFC109_comp_res_15                      |              | INVD2BWP40                      | 0.111 | 0.000 |   3.441 |    4.085 | 
     | test_pe/FE_OFC109_comp_res_15                      | I v -> ZN ^  | INVD2BWP40                      | 0.049 | 0.051 |   3.493 |    4.137 | 
     | test_pe/U201                                       |              | OAI22D0BWP40                    | 0.049 | 0.000 |   3.493 |    4.137 | 
     | test_pe/U201                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.081 | 0.039 |   3.532 |    4.176 | 
     | test_pe/test_opt_reg_file/U18                      |              | AO22D0BWP40                     | 0.081 | 0.000 |   3.532 |    4.176 | 
     | test_pe/test_opt_reg_file/U18                      | A2 v -> Z v  | AO22D0BWP40                     | 0.034 | 0.093 |   3.625 |    4.269 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |              | DFCNQD1BWP40                    | 0.034 | 0.000 |   3.625 |    4.269 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.043 |       |  -0.133 |   -0.777 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.775 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.735 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.729 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.039 | 0.006 |  -0.085 |   -0.729 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.042 | 0.050 |  -0.035 |   -0.679 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.035 |   -0.679 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
14_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (^) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_1_/Q                          (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.037
+ Phase Shift                   4.300
+ CPPR Adjustment               0.033
= Required Time                 4.261
- Arrival Time                  3.595
= Slack Time                    0.667
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.062 |       |  -0.124 |    0.543 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.544 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.609 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.614 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    0.614 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    0.692 | 
     | test_pe/inp_code_reg_1_                            |              | DFCNQD1BWP40                    | 0.051 | 0.002 |   0.028 |    0.695 | 
     | test_pe/inp_code_reg_1_                            | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.122 | 0.192 |   0.220 |    0.886 | 
     | test_pe/test_opt_reg_a/U19                         |              | IND2D2BWP40                     | 0.122 | 0.001 |   0.220 |    0.887 | 
     | test_pe/test_opt_reg_a/U19                         | B1 ^ -> ZN v | IND2D2BWP40                     | 0.135 | 0.115 |   0.336 |    1.002 | 
     | test_pe/test_opt_reg_a/FE_OFC107_n1                |              | CKND3BWP40                      | 0.135 | 0.002 |   0.338 |    1.005 | 
     | test_pe/test_opt_reg_a/FE_OFC107_n1                | I v -> ZN ^  | CKND3BWP40                      | 0.090 | 0.090 |   0.428 |    1.095 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D0BWP40                     | 0.090 | 0.001 |   0.429 |    1.095 | 
     | test_pe/test_opt_reg_a/U33                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.339 | 0.269 |   0.698 |    1.364 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U977   |              | XNR2D1BWP40                     | 0.339 | 0.002 |   0.700 |    1.366 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U977   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.262 | 0.226 |   0.925 |    1.592 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U995   |              | ND2D1BWP40                      | 0.262 | 0.000 |   0.925 |    1.592 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U995   | A2 ^ -> ZN v | ND2D1BWP40                      | 0.241 | 0.230 |   1.156 |    1.822 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1010  |              | OAI22D0BWP40                    | 0.241 | 0.001 |   1.157 |    1.824 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1010  | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.255 | 0.240 |   1.397 |    2.064 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1042  |              | FA1D0BWP40                      | 0.255 | 0.000 |   1.397 |    2.064 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1042  | B ^ -> S v   | FA1D0BWP40                      | 0.054 | 0.197 |   1.595 |    2.261 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1023  |              | FA1D0BWP40                      | 0.054 | 0.000 |   1.595 |    2.261 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1023  | A v -> S ^   | FA1D0BWP40                      | 0.050 | 0.164 |   1.759 |    2.425 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1044  |              | FA1D0BWP40                      | 0.050 | 0.000 |   1.759 |    2.425 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1044  | CI ^ -> S v  | FA1D0BWP40                      | 0.047 | 0.134 |   1.892 |    2.559 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1017  |              | NR2D0BWP40                      | 0.047 | 0.000 |   1.892 |    2.559 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1017  | A1 v -> ZN ^ | NR2D0BWP40                      | 0.082 | 0.066 |   1.958 |    2.624 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1049  |              | OAI21D1BWP40                    | 0.082 | 0.000 |   1.958 |    2.624 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1049  | A2 ^ -> ZN v | OAI21D1BWP40                    | 0.064 | 0.065 |   2.023 |    2.690 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.064 | 0.000 |   2.023 |    2.690 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.069 |   2.092 |    2.759 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.086 | 0.000 |   2.092 |    2.759 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.050 |   2.143 |    2.809 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1149  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.143 |    2.809 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1149  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.085 | 0.068 |   2.211 |    2.878 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.085 | 0.000 |   2.211 |    2.878 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.078 | 0.079 |   2.290 |    2.957 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.078 | 0.000 |   2.290 |    2.957 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.082 | 0.070 |   2.361 |    3.027 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.082 | 0.000 |   2.361 |    3.027 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.047 | 0.048 |   2.408 |    3.075 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.047 | 0.000 |   2.408 |    3.075 | 
     | 5_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.089 | 0.065 |   2.474 |    3.140 | 
     | 5_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.089 | 0.000 |   2.474 |    3.140 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.057 | 0.056 |   2.530 |    3.197 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D2BWP40                    | 0.057 | 0.000 |   2.530 |    3.197 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D2BWP40                    | 0.075 | 0.061 |   2.592 |    3.258 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1313  |              | OAI21D2BWP40                    | 0.075 | 0.000 |   2.592 |    3.258 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1313  | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.047 | 0.046 |   2.637 |    3.304 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1336  |              | AOI21D3BWP40                    | 0.047 | 0.000 |   2.637 |    3.304 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1336  | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.060 | 0.048 |   2.685 |    3.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40                    | 0.060 | 0.000 |   2.685 |    3.352 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40                    | 0.041 | 0.035 |   2.720 |    3.387 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  |              | AOI21D1BWP40                    | 0.041 | 0.000 |   2.721 |    3.387 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.051 | 0.041 |   2.761 |    3.428 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1386  |              | INVD1BWP40                      | 0.051 | 0.000 |   2.762 |    3.428 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1386  | I ^ -> ZN v  | INVD1BWP40                      | 0.024 | 0.026 |   2.788 |    3.455 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  |              | FA1D0BWP40                      | 0.024 | 0.000 |   2.788 |    3.455 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  | CI v -> CO v | FA1D0BWP40                      | 0.048 | 0.100 |   2.888 |    3.555 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  |              | FA1D0BWP40                      | 0.048 | 0.000 |   2.888 |    3.555 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  | CI v -> CO v | FA1D0BWP40                      | 0.049 | 0.109 |   2.998 |    3.664 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  |              | FA1D0BWP40                      | 0.049 | 0.000 |   2.998 |    3.664 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  | CI v -> CO v | FA1D0BWP40                      | 0.052 | 0.113 |   3.110 |    3.777 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  |              | FA1D0BWP40                      | 0.052 | 0.000 |   3.110 |    3.777 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1414  | CI v -> S ^  | FA1D0BWP40                      | 0.077 | 0.175 |   3.286 |    3.952 | 
     | test_pe/test_pe_comp/U177                          |              | CKND1BWP40                      | 0.077 | 0.000 |   3.286 |    3.952 | 
     | test_pe/test_pe_comp/U177                          | I ^ -> ZN v  | CKND1BWP40                      | 0.034 | 0.040 |   3.326 |    3.992 | 
     | test_pe/test_pe_comp/U186                          |              | OAI211D1BWP40                   | 0.034 | 0.000 |   3.326 |    3.992 | 
     | test_pe/test_pe_comp/U186                          | A2 v -> ZN ^ | OAI211D1BWP40                   | 0.106 | 0.067 |   3.393 |    4.059 | 
     | test_pe/U63                                        |              | CKND1BWP40                      | 0.106 | 0.000 |   3.393 |    4.059 | 
     | test_pe/U63                                        | I ^ -> ZN v  | CKND1BWP40                      | 0.042 | 0.044 |   3.437 |    4.103 | 
     | test_pe/U191                                       |              | OAI22D0BWP40                    | 0.042 | 0.000 |   3.437 |    4.103 | 
     | test_pe/U191                                       | B2 v -> ZN ^ | OAI22D0BWP40                    | 0.120 | 0.071 |   3.508 |    4.175 | 
     | test_pe/test_opt_reg_file/U13                      |              | AO22D0BWP40                     | 0.120 | 0.000 |   3.508 |    4.175 | 
     | test_pe/test_opt_reg_file/U13                      | A2 ^ -> Z ^  | AO22D0BWP40                     | 0.042 | 0.086 |   3.595 |    4.261 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.042 | 0.000 |   3.595 |    4.261 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.043 |       |  -0.133 |   -0.799 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.798 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.757 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.751 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.039 | 0.006 |  -0.085 |   -0.751 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.042 | 0.050 |  -0.035 |   -0.702 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.035 |   -0.701 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
13_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (^) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/inp_code_reg_1_/Q                          (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.042
+ Phase Shift                   4.300
+ CPPR Adjustment               0.033
= Required Time                 4.257
- Arrival Time                  3.500
= Slack Time                    0.757
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.031
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.124
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.062 |       |  -0.124 |    0.633 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.062 | 0.001 |  -0.122 |    0.635 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.055 | 0.064 |  -0.058 |    0.699 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.052 |    0.705 | 
     | test_pe/clk_gate_op_code_reg/latch                 |              | CKLNQD12BWP40                   | 0.056 | 0.005 |  -0.052 |    0.705 | 
     | test_pe/clk_gate_op_code_reg/latch                 | CP ^ -> Q ^  | CKLNQD12BWP40                   | 0.051 | 0.078 |   0.026 |    0.782 | 
     | test_pe/inp_code_reg_1_                            |              | DFCNQD1BWP40                    | 0.051 | 0.002 |   0.028 |    0.785 | 
     | test_pe/inp_code_reg_1_                            | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.122 | 0.192 |   0.220 |    0.977 | 
     | test_pe/test_opt_reg_a/U19                         |              | IND2D2BWP40                     | 0.122 | 0.001 |   0.220 |    0.977 | 
     | test_pe/test_opt_reg_a/U19                         | B1 ^ -> ZN v | IND2D2BWP40                     | 0.135 | 0.115 |   0.336 |    1.093 | 
     | test_pe/test_opt_reg_a/FE_OFC107_n1                |              | CKND3BWP40                      | 0.135 | 0.002 |   0.338 |    1.095 | 
     | test_pe/test_opt_reg_a/FE_OFC107_n1                | I v -> ZN ^  | CKND3BWP40                      | 0.090 | 0.090 |   0.428 |    1.185 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D0BWP40                     | 0.090 | 0.001 |   0.429 |    1.186 | 
     | test_pe/test_opt_reg_a/U33                         | A1 ^ -> Z ^  | AO22D0BWP40                     | 0.339 | 0.269 |   0.698 |    1.455 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U977   |              | XNR2D1BWP40                     | 0.339 | 0.002 |   0.700 |    1.457 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U977   | A1 ^ -> ZN ^ | XNR2D1BWP40                     | 0.262 | 0.226 |   0.925 |    1.682 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U995   |              | ND2D1BWP40                      | 0.262 | 0.000 |   0.925 |    1.682 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U995   | A2 ^ -> ZN v | ND2D1BWP40                      | 0.241 | 0.230 |   1.156 |    1.913 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1010  |              | OAI22D0BWP40                    | 0.241 | 0.001 |   1.157 |    1.914 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1010  | B1 v -> ZN ^ | OAI22D0BWP40                    | 0.255 | 0.240 |   1.397 |    2.154 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1042  |              | FA1D0BWP40                      | 0.255 | 0.000 |   1.397 |    2.154 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1042  | B ^ -> S v   | FA1D0BWP40                      | 0.054 | 0.197 |   1.595 |    2.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1023  |              | FA1D0BWP40                      | 0.054 | 0.000 |   1.595 |    2.352 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1023  | A v -> S ^   | FA1D0BWP40                      | 0.050 | 0.164 |   1.759 |    2.516 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1044  |              | FA1D0BWP40                      | 0.050 | 0.000 |   1.759 |    2.516 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1044  | CI ^ -> S v  | FA1D0BWP40                      | 0.047 | 0.134 |   1.892 |    2.649 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1017  |              | NR2D0BWP40                      | 0.047 | 0.000 |   1.892 |    2.649 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1017  | A1 v -> ZN ^ | NR2D0BWP40                      | 0.082 | 0.066 |   1.958 |    2.715 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1049  |              | OAI21D1BWP40                    | 0.082 | 0.000 |   1.958 |    2.715 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1049  | A2 ^ -> ZN v | OAI21D1BWP40                    | 0.064 | 0.065 |   2.023 |    2.780 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.064 | 0.000 |   2.023 |    2.780 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.086 | 0.069 |   2.092 |    2.849 | 
     | 3_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.086 | 0.000 |   2.092 |    2.849 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.054 | 0.050 |   2.143 |    2.900 | 
     | 2_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1149  |              | AOI21D1BWP40                    | 0.054 | 0.000 |   2.143 |    2.900 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1149  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.085 | 0.068 |   2.211 |    2.968 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  |              | OAI21D1BWP40                    | 0.085 | 0.000 |   2.211 |    2.968 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1151  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.078 | 0.079 |   2.290 |    3.047 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  |              | AOI21D1BWP40                    | 0.078 | 0.000 |   2.290 |    3.047 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1183  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.082 | 0.070 |   2.361 |    3.117 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  |              | OAI21D1BWP40                    | 0.082 | 0.000 |   2.361 |    3.118 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1211  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.047 | 0.048 |   2.408 |    3.165 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D1BWP40                    | 0.047 | 0.000 |   2.408 |    3.165 | 
     | 5_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.089 | 0.065 |   2.474 |    3.231 | 
     | 5_1                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.089 | 0.000 |   2.474 |    3.231 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.057 | 0.056 |   2.530 |    3.287 | 
     | 4_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AOI21D2BWP40                    | 0.057 | 0.000 |   2.530 |    3.287 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> ZN ^ | AOI21D2BWP40                    | 0.075 | 0.061 |   2.592 |    3.348 | 
     | 1_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1313  |              | OAI21D2BWP40                    | 0.075 | 0.000 |   2.592 |    3.349 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1313  | A1 ^ -> ZN v | OAI21D2BWP40                    | 0.047 | 0.046 |   2.637 |    3.394 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1336  |              | AOI21D3BWP40                    | 0.047 | 0.000 |   2.637 |    3.394 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1336  | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.060 | 0.048 |   2.685 |    3.442 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40                    | 0.060 | 0.000 |   2.685 |    3.442 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40                    | 0.041 | 0.035 |   2.720 |    3.477 | 
     | 0_0                                                |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  |              | AOI21D1BWP40                    | 0.041 | 0.000 |   2.721 |    3.478 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1385  | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.051 | 0.041 |   2.761 |    3.518 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1386  |              | INVD1BWP40                      | 0.051 | 0.000 |   2.762 |    3.518 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1386  | I ^ -> ZN v  | INVD1BWP40                      | 0.024 | 0.026 |   2.788 |    3.545 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  |              | FA1D0BWP40                      | 0.024 | 0.000 |   2.788 |    3.545 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1397  | CI v -> CO v | FA1D0BWP40                      | 0.048 | 0.100 |   2.888 |    3.645 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  |              | FA1D0BWP40                      | 0.048 | 0.000 |   2.888 |    3.645 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1405  | CI v -> CO v | FA1D0BWP40                      | 0.049 | 0.109 |   2.998 |    3.754 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  |              | FA1D0BWP40                      | 0.049 | 0.000 |   2.998 |    3.755 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1413  | CI v -> S ^  | FA1D0BWP40                      | 0.088 | 0.180 |   3.178 |    3.934 | 
     | test_pe/test_pe_comp/U156                          |              | CKND1BWP40                      | 0.088 | 0.000 |   3.178 |    3.935 | 
     | test_pe/test_pe_comp/U156                          | I ^ -> ZN v  | CKND1BWP40                      | 0.040 | 0.046 |   3.223 |    3.980 | 
     | test_pe/test_pe_comp/U166                          |              | OAI211D1BWP40                   | 0.040 | 0.000 |   3.223 |    3.980 | 
     | test_pe/test_pe_comp/U166                          | A2 v -> ZN ^ | OAI211D1BWP40                   | 0.102 | 0.064 |   3.287 |    4.044 | 
     | test_pe/U57                                        |              | CKND1BWP40                      | 0.102 | 0.000 |   3.287 |    4.044 | 
     | test_pe/U57                                        | I ^ -> ZN v  | CKND1BWP40                      | 0.043 | 0.046 |   3.334 |    4.091 | 
     | test_pe/U199                                       |              | OAI22D0BWP40                    | 0.043 | 0.000 |   3.334 |    4.091 | 
     | test_pe/U199                                       | B2 v -> ZN ^ | OAI22D0BWP40                    | 0.117 | 0.069 |   3.403 |    4.160 | 
     | test_pe/test_opt_reg_file/U17                      |              | AO22D0BWP40                     | 0.117 | 0.000 |   3.403 |    4.160 | 
     | test_pe/test_opt_reg_file/U17                      | A2 ^ -> Z ^  | AO22D0BWP40                     | 0.057 | 0.097 |   3.500 |    4.257 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.057 | 0.000 |   3.500 |    4.257 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.043 |       |  -0.133 |   -0.890 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.888 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.848 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.842 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.039 | 0.006 |  -0.085 |   -0.842 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.042 | 0.050 |  -0.035 |   -0.792 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.035 |   -0.791 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
1_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T3[0]                                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.030
+ Path Delay                    3.960
+ CPPR Adjustment               0.000
= Required Time                 3.895
- Arrival Time                  3.126
= Slack Time                    0.769
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.043
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | in_BUS1_S2_T3[0] v |                                 | 0.067 |       |   0.043 |    0.811 | 
     | cb_bit0                                            | in_3[0] v          | pe_tile_new_unq1_cb_unq2_3      |       |       |   0.073 |    0.842 | 
     | cb_bit0/U59                                        |                    | AOI22D0BWP40                    | 0.070 | 0.031 |   0.073 |    0.842 | 
     | cb_bit0/U59                                        | B2 v -> ZN ^       | AOI22D0BWP40                    | 0.080 | 0.085 |   0.159 |    0.927 | 
     | cb_bit0/U60                                        |                    | AOI21D0BWP40                    | 0.080 | 0.000 |   0.159 |    0.927 | 
     | cb_bit0/U60                                        | A2 ^ -> ZN v       | AOI21D0BWP40                    | 0.045 | 0.048 |   0.206 |    0.975 | 
     | cb_bit0/U64                                        |                    | NR2D0BWP40                      | 0.045 | 0.000 |   0.206 |    0.975 | 
     | cb_bit0/U64                                        | A1 v -> ZN ^       | NR2D0BWP40                      | 0.055 | 0.048 |   0.255 |    1.023 | 
     | cb_bit0/U69                                        |                    | MOAI22D0BWP40                   | 0.055 | 0.000 |   0.255 |    1.023 | 
     | cb_bit0/U69                                        | A2 ^ -> ZN v       | MOAI22D0BWP40                   | 0.143 | 0.118 |   0.372 |    1.141 | 
     | test_pe                                            | bit0 v             | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.373 |    1.141 | 
     | test_pe/test_opt_reg_d/U7                          |                    | CKMUX2D1BWP40                   | 0.143 | 0.000 |   0.373 |    1.141 | 
     | test_pe/test_opt_reg_d/U7                          | I1 v -> Z v        | CKMUX2D1BWP40                   | 0.122 | 0.163 |   0.536 |    1.305 | 
     | test_pe/test_pe_comp/U263                          |                    | AOI31D0BWP40                    | 0.122 | 0.004 |   0.540 |    1.308 | 
     | test_pe/test_pe_comp/U263                          | A1 v -> ZN ^       | AOI31D0BWP40                    | 0.120 | 0.114 |   0.654 |    1.422 | 
     | test_pe/test_pe_comp/U266                          |                    | ND2D0BWP40                      | 0.120 | 0.000 |   0.654 |    1.422 | 
     | test_pe/test_pe_comp/U266                          | A1 ^ -> ZN v       | ND2D0BWP40                      | 0.083 | 0.069 |   0.722 |    1.491 | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.083 | 0.000 |   0.722 |    1.491 | 
     | _122_5729/U35                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.050 | 0.121 |   0.843 |    1.612 | 
     | _122_5729/U35                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.050 | 0.000 |   0.843 |    1.612 | 
     | _122_5729/U43                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.028 | 0.031 |   0.874 |    1.643 | 
     | _122_5729/U43                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.028 | 0.000 |   0.874 |    1.643 | 
     | _122_5729/U42                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.047 | 0.040 |   0.914 |    1.683 | 
     | _122_5729/U42                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.047 | 0.000 |   0.914 |    1.683 | 
     | _122_5729/U33                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.059 | 0.117 |   1.031 |    1.800 | 
     | _122_5729/U33                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.059 | 0.000 |   1.031 |    1.800 | 
     | _122_5729/U32                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.057 | 0.119 |   1.150 |    1.919 | 
     | _122_5729/U32                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.057 | 0.000 |   1.150 |    1.919 | 
     | _122_5729/U48                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.028 | 0.031 |   1.182 |    1.950 | 
     | _122_5729/U48                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.028 | 0.000 |   1.182 |    1.950 | 
     | _122_5729/U47                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.051 | 0.043 |   1.224 |    1.993 | 
     | _122_5729/U47                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.051 | 0.000 |   1.224 |    1.993 | 
     | _122_5729/U30                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.116 |   1.340 |    2.109 | 
     | _122_5729/U30                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.056 | 0.000 |   1.340 |    2.109 | 
     | _122_5729/U53                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.031 | 0.034 |   1.374 |    2.143 | 
     | _122_5729/U53                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.031 | 0.000 |   1.374 |    2.143 | 
     | _122_5729/U52                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.055 | 0.045 |   1.420 |    2.188 | 
     | _122_5729/U52                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.055 | 0.000 |   1.420 |    2.188 | 
     | _122_5729/U28                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.052 | 0.114 |   1.533 |    2.302 | 
     | _122_5729/U28                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | AO22D0BWP40                     | 0.052 | 0.000 |   1.533 |    2.302 | 
     | _122_5729/U20                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> Z v        | AO22D0BWP40                     | 0.036 | 0.083 |   1.616 |    2.385 | 
     | _122_5729/U20                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.036 | 0.000 |   1.616 |    2.385 | 
     | _122_5729/U26                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.046 | 0.103 |   1.719 |    2.488 | 
     | _122_5729/U26                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.046 | 0.000 |   1.719 |    2.488 | 
     | _122_5729/U25                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.114 |   1.833 |    2.602 | 
     | _122_5729/U25                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | AO22D0BWP40                     | 0.056 | 0.000 |   1.833 |    2.602 | 
     | _122_5729/U24                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> Z v        | AO22D0BWP40                     | 0.040 | 0.087 |   1.920 |    2.688 | 
     | _122_5729/U24                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.040 | 0.000 |   1.920 |    2.688 | 
     | _122_5729/U23                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.051 | 0.107 |   2.027 |    2.796 | 
     | _122_5729/U23                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.051 | 0.000 |   2.027 |    2.796 | 
     | _122_5729/U22                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.050 | 0.111 |   2.138 |    2.907 | 
     | _122_5729/U22                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.050 | 0.000 |   2.138 |    2.907 | 
     | _122_5729/U21                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.115 |   2.254 |    3.022 | 
     | _122_5729/U21                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | XNR2D0BWP40                     | 0.056 | 0.000 |   2.254 |    3.023 | 
     | _122_5729/U58                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | XNR2D0BWP40                     | 0.058 | 0.097 |   2.351 |    3.119 | 
     | _122_5729/U58                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_OFC101_add_res_15          |                    | CKND1BWP40                      | 0.058 | 0.000 |   2.351 |    3.119 | 
     | test_pe/test_pe_comp/FE_OFC101_add_res_15          | I ^ -> ZN v        | CKND1BWP40                      | 0.051 | 0.049 |   2.400 |    3.169 | 
     | test_pe/test_pe_comp/U45                           |                    | ND2D1BWP40                      | 0.051 | 0.000 |   2.400 |    3.169 | 
     | test_pe/test_pe_comp/U45                           | A2 v -> ZN ^       | ND2D1BWP40                      | 0.072 | 0.041 |   2.441 |    3.210 | 
     | test_pe/test_pe_comp/FE_RC_26_0                    |                    | OAI32D1BWP40                    | 0.072 | 0.000 |   2.441 |    3.210 | 
     | test_pe/test_pe_comp/FE_RC_26_0                    | A3 ^ -> ZN v       | OAI32D1BWP40                    | 0.080 | 0.044 |   2.485 |    3.254 | 
     | test_pe/test_pe_comp/FE_OFC112_n134                |                    | BUFFD2BWP40                     | 0.080 | 0.000 |   2.485 |    3.254 | 
     | test_pe/test_pe_comp/FE_OFC112_n134                | I v -> Z v         | BUFFD2BWP40                     | 0.062 | 0.088 |   2.573 |    3.342 | 
     | test_pe/test_pe_comp/U123                          |                    | AOI22D0BWP40                    | 0.062 | 0.002 |   2.575 |    3.344 | 
     | test_pe/test_pe_comp/U123                          | B1 v -> ZN ^       | AOI22D0BWP40                    | 0.085 | 0.079 |   2.654 |    3.423 | 
     | test_pe/test_pe_comp/U125                          |                    | OAI211D0BWP40                   | 0.085 | 0.000 |   2.654 |    3.423 | 
     | test_pe/test_pe_comp/U125                          | B ^ -> ZN v        | OAI211D0BWP40                   | 0.099 | 0.086 |   2.740 |    3.508 | 
     | test_pe/test_pe_comp/U126                          |                    | AOI21D0BWP40                    | 0.099 | 0.000 |   2.740 |    3.508 | 
     | test_pe/test_pe_comp/U126                          | B v -> ZN ^        | AOI21D0BWP40                    | 0.094 | 0.085 |   2.825 |    3.594 | 
     | test_pe/test_pe_comp/U127                          |                    | OAI211D1BWP40                   | 0.094 | 0.000 |   2.825 |    3.594 | 
     | test_pe/test_pe_comp/U127                          | C ^ -> ZN v        | OAI211D1BWP40                   | 0.123 | 0.100 |   2.925 |    3.694 | 
     | test_pe/FE_OFC114_comp_res_1                       |                    | INVD1BWP40                      | 0.123 | 0.000 |   2.925 |    3.694 | 
     | test_pe/FE_OFC114_comp_res_1                       | I v -> ZN ^        | INVD1BWP40                      | 0.055 | 0.057 |   2.983 |    3.751 | 
     | test_pe/U171                                       |                    | OAI22D0BWP40                    | 0.055 | 0.000 |   2.983 |    3.751 | 
     | test_pe/U171                                       | B2 ^ -> ZN v       | OAI22D0BWP40                    | 0.080 | 0.055 |   3.037 |    3.806 | 
     | test_pe/test_opt_reg_file/U21                      |                    | MUX2D0BWP40                     | 0.080 | 0.000 |   3.037 |    3.806 | 
     | test_pe/test_opt_reg_file/U21                      | I1 v -> Z v        | MUX2D0BWP40                     | 0.035 | 0.089 |   3.126 |    3.895 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                    | DFCNQD1BWP40                    | 0.035 | 0.000 |   3.126 |    3.895 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.043 |       |  -0.133 |   -0.901 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.900 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.859 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.853 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.039 | 0.006 |  -0.085 |   -0.853 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.042 | 0.050 |  -0.035 |   -0.804 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.035 |   -0.804 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
6_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T3[0]                                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.030
+ Path Delay                    3.960
+ CPPR Adjustment               0.000
= Required Time                 3.895
- Arrival Time                  3.119
= Slack Time                    0.776
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.043
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | in_BUS1_S2_T3[0] v |                                 | 0.067 |       |   0.043 |    0.818 | 
     | cb_bit0                                            | in_3[0] v          | pe_tile_new_unq1_cb_unq2_3      |       |       |   0.073 |    0.849 | 
     | cb_bit0/U59                                        |                    | AOI22D0BWP40                    | 0.070 | 0.031 |   0.073 |    0.849 | 
     | cb_bit0/U59                                        | B2 v -> ZN ^       | AOI22D0BWP40                    | 0.080 | 0.085 |   0.159 |    0.934 | 
     | cb_bit0/U60                                        |                    | AOI21D0BWP40                    | 0.080 | 0.000 |   0.159 |    0.934 | 
     | cb_bit0/U60                                        | A2 ^ -> ZN v       | AOI21D0BWP40                    | 0.045 | 0.048 |   0.206 |    0.982 | 
     | cb_bit0/U64                                        |                    | NR2D0BWP40                      | 0.045 | 0.000 |   0.206 |    0.982 | 
     | cb_bit0/U64                                        | A1 v -> ZN ^       | NR2D0BWP40                      | 0.055 | 0.048 |   0.255 |    1.030 | 
     | cb_bit0/U69                                        |                    | MOAI22D0BWP40                   | 0.055 | 0.000 |   0.255 |    1.030 | 
     | cb_bit0/U69                                        | A2 ^ -> ZN v       | MOAI22D0BWP40                   | 0.143 | 0.118 |   0.372 |    1.148 | 
     | test_pe                                            | bit0 v             | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.373 |    1.148 | 
     | test_pe/test_opt_reg_d/U7                          |                    | CKMUX2D1BWP40                   | 0.143 | 0.000 |   0.373 |    1.148 | 
     | test_pe/test_opt_reg_d/U7                          | I1 v -> Z v        | CKMUX2D1BWP40                   | 0.122 | 0.163 |   0.536 |    1.311 | 
     | test_pe/test_pe_comp/U263                          |                    | AOI31D0BWP40                    | 0.122 | 0.004 |   0.540 |    1.315 | 
     | test_pe/test_pe_comp/U263                          | A1 v -> ZN ^       | AOI31D0BWP40                    | 0.120 | 0.114 |   0.654 |    1.429 | 
     | test_pe/test_pe_comp/U266                          |                    | ND2D0BWP40                      | 0.120 | 0.000 |   0.654 |    1.429 | 
     | test_pe/test_pe_comp/U266                          | A1 ^ -> ZN v       | ND2D0BWP40                      | 0.083 | 0.069 |   0.722 |    1.498 | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.083 | 0.000 |   0.722 |    1.498 | 
     | _122_5729/U35                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.050 | 0.121 |   0.843 |    1.619 | 
     | _122_5729/U35                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.050 | 0.000 |   0.843 |    1.619 | 
     | _122_5729/U43                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.028 | 0.031 |   0.874 |    1.650 | 
     | _122_5729/U43                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.028 | 0.000 |   0.874 |    1.650 | 
     | _122_5729/U42                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.047 | 0.040 |   0.914 |    1.690 | 
     | _122_5729/U42                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.047 | 0.000 |   0.914 |    1.690 | 
     | _122_5729/U33                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.059 | 0.117 |   1.031 |    1.807 | 
     | _122_5729/U33                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.059 | 0.000 |   1.031 |    1.807 | 
     | _122_5729/U32                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.057 | 0.119 |   1.150 |    1.926 | 
     | _122_5729/U32                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.057 | 0.000 |   1.150 |    1.926 | 
     | _122_5729/U48                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.028 | 0.031 |   1.182 |    1.957 | 
     | _122_5729/U48                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.028 | 0.000 |   1.182 |    1.957 | 
     | _122_5729/U47                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.051 | 0.043 |   1.224 |    2.000 | 
     | _122_5729/U47                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.051 | 0.000 |   1.224 |    2.000 | 
     | _122_5729/U30                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.116 |   1.340 |    2.115 | 
     | _122_5729/U30                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.056 | 0.000 |   1.340 |    2.116 | 
     | _122_5729/U53                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.031 | 0.034 |   1.374 |    2.150 | 
     | _122_5729/U53                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.031 | 0.000 |   1.374 |    2.150 | 
     | _122_5729/U52                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.055 | 0.045 |   1.420 |    2.195 | 
     | _122_5729/U52                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.055 | 0.000 |   1.420 |    2.195 | 
     | _122_5729/U28                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.052 | 0.114 |   1.533 |    2.309 | 
     | _122_5729/U28                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | AO22D0BWP40                     | 0.052 | 0.000 |   1.533 |    2.309 | 
     | _122_5729/U20                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> Z v        | AO22D0BWP40                     | 0.036 | 0.083 |   1.616 |    2.392 | 
     | _122_5729/U20                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.036 | 0.000 |   1.616 |    2.392 | 
     | _122_5729/U26                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.046 | 0.103 |   1.719 |    2.494 | 
     | _122_5729/U26                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.046 | 0.000 |   1.719 |    2.495 | 
     | _122_5729/U25                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.114 |   1.833 |    2.609 | 
     | _122_5729/U25                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | AO22D0BWP40                     | 0.056 | 0.000 |   1.833 |    2.609 | 
     | _122_5729/U24                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> Z v        | AO22D0BWP40                     | 0.040 | 0.087 |   1.920 |    2.695 | 
     | _122_5729/U24                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.040 | 0.000 |   1.920 |    2.695 | 
     | _122_5729/U23                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.051 | 0.107 |   2.027 |    2.803 | 
     | _122_5729/U23                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.051 | 0.000 |   2.027 |    2.803 | 
     | _122_5729/U22                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.050 | 0.111 |   2.138 |    2.914 | 
     | _122_5729/U22                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.050 | 0.000 |   2.138 |    2.914 | 
     | _122_5729/U21                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.115 |   2.254 |    3.029 | 
     | _122_5729/U21                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | XNR2D0BWP40                     | 0.056 | 0.000 |   2.254 |    3.029 | 
     | _122_5729/U58                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | XNR2D0BWP40                     | 0.058 | 0.097 |   2.351 |    3.126 | 
     | _122_5729/U58                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_OFC101_add_res_15          |                    | CKND1BWP40                      | 0.058 | 0.000 |   2.351 |    3.126 | 
     | test_pe/test_pe_comp/FE_OFC101_add_res_15          | I ^ -> ZN v        | CKND1BWP40                      | 0.051 | 0.049 |   2.400 |    3.176 | 
     | test_pe/test_pe_comp/U45                           |                    | ND2D1BWP40                      | 0.051 | 0.000 |   2.400 |    3.176 | 
     | test_pe/test_pe_comp/U45                           | A2 v -> ZN ^       | ND2D1BWP40                      | 0.072 | 0.041 |   2.441 |    3.217 | 
     | test_pe/test_pe_comp/FE_RC_26_0                    |                    | OAI32D1BWP40                    | 0.072 | 0.000 |   2.441 |    3.217 | 
     | test_pe/test_pe_comp/FE_RC_26_0                    | A3 ^ -> ZN v       | OAI32D1BWP40                    | 0.080 | 0.044 |   2.485 |    3.261 | 
     | test_pe/test_pe_comp/FE_OFC112_n134                |                    | BUFFD2BWP40                     | 0.080 | 0.000 |   2.485 |    3.261 | 
     | test_pe/test_pe_comp/FE_OFC112_n134                | I v -> Z v         | BUFFD2BWP40                     | 0.062 | 0.088 |   2.573 |    3.349 | 
     | test_pe/test_pe_comp/U113                          |                    | AOI22D0BWP40                    | 0.062 | 0.002 |   2.575 |    3.351 | 
     | test_pe/test_pe_comp/U113                          | B1 v -> ZN ^       | AOI22D0BWP40                    | 0.094 | 0.088 |   2.663 |    3.439 | 
     | test_pe/test_pe_comp/U115                          |                    | OAI211D1BWP40                   | 0.094 | 0.000 |   2.663 |    3.439 | 
     | test_pe/test_pe_comp/U115                          | B ^ -> ZN v        | OAI211D1BWP40                   | 0.076 | 0.063 |   2.726 |    3.502 | 
     | test_pe/test_pe_comp/U116                          |                    | AOI21D0BWP40                    | 0.076 | 0.000 |   2.727 |    3.502 | 
     | test_pe/test_pe_comp/U116                          | B v -> ZN ^        | AOI21D0BWP40                    | 0.107 | 0.083 |   2.810 |    3.585 | 
     | test_pe/test_pe_comp/U117                          |                    | OAI211D1BWP40                   | 0.107 | 0.000 |   2.810 |    3.585 | 
     | test_pe/test_pe_comp/U117                          | C ^ -> ZN v        | OAI211D1BWP40                   | 0.117 | 0.098 |   2.908 |    3.683 | 
     | test_pe/FE_OFC110_comp_res_6                       |                    | INVD1BWP40                      | 0.117 | 0.000 |   2.908 |    3.683 | 
     | test_pe/FE_OFC110_comp_res_6                       | I v -> ZN ^        | INVD1BWP40                      | 0.057 | 0.060 |   2.968 |    3.743 | 
     | test_pe/U177                                       |                    | OAI22D0BWP40                    | 0.057 | 0.000 |   2.968 |    3.744 | 
     | test_pe/U177                                       | B2 ^ -> ZN v       | OAI22D0BWP40                    | 0.080 | 0.056 |   3.024 |    3.799 | 
     | test_pe/test_opt_reg_file/U6                       |                    | AO22D0BWP40                     | 0.080 | 0.000 |   3.024 |    3.799 | 
     | test_pe/test_opt_reg_file/U6                       | A2 v -> Z v        | AO22D0BWP40                     | 0.036 | 0.096 |   3.119 |    3.895 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |                    | DFCNQD1BWP40                    | 0.036 | 0.000 |   3.119 |    3.895 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.043 |       |  -0.133 |   -0.908 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.907 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.866 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.860 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.039 | 0.006 |  -0.085 |   -0.860 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.042 | 0.050 |  -0.035 |   -0.811 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.035 |   -0.810 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
0_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T3[0]                                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.030
+ Path Delay                    3.960
+ CPPR Adjustment               0.000
= Required Time                 3.895
- Arrival Time                  3.114
= Slack Time                    0.781
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.043
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | in_BUS1_S2_T3[0] v |                                 | 0.067 |       |   0.043 |    0.824 | 
     | cb_bit0                                            | in_3[0] v          | pe_tile_new_unq1_cb_unq2_3      |       |       |   0.073 |    0.854 | 
     | cb_bit0/U59                                        |                    | AOI22D0BWP40                    | 0.070 | 0.031 |   0.073 |    0.854 | 
     | cb_bit0/U59                                        | B2 v -> ZN ^       | AOI22D0BWP40                    | 0.080 | 0.085 |   0.159 |    0.940 | 
     | cb_bit0/U60                                        |                    | AOI21D0BWP40                    | 0.080 | 0.000 |   0.159 |    0.940 | 
     | cb_bit0/U60                                        | A2 ^ -> ZN v       | AOI21D0BWP40                    | 0.045 | 0.048 |   0.206 |    0.988 | 
     | cb_bit0/U64                                        |                    | NR2D0BWP40                      | 0.045 | 0.000 |   0.206 |    0.988 | 
     | cb_bit0/U64                                        | A1 v -> ZN ^       | NR2D0BWP40                      | 0.055 | 0.048 |   0.255 |    1.036 | 
     | cb_bit0/U69                                        |                    | MOAI22D0BWP40                   | 0.055 | 0.000 |   0.255 |    1.036 | 
     | cb_bit0/U69                                        | A2 ^ -> ZN v       | MOAI22D0BWP40                   | 0.143 | 0.118 |   0.372 |    1.154 | 
     | test_pe                                            | bit0 v             | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.373 |    1.154 | 
     | test_pe/test_opt_reg_d/U7                          |                    | CKMUX2D1BWP40                   | 0.143 | 0.000 |   0.373 |    1.154 | 
     | test_pe/test_opt_reg_d/U7                          | I1 v -> Z v        | CKMUX2D1BWP40                   | 0.122 | 0.163 |   0.536 |    1.317 | 
     | test_pe/test_pe_comp/U263                          |                    | AOI31D0BWP40                    | 0.122 | 0.004 |   0.540 |    1.321 | 
     | test_pe/test_pe_comp/U263                          | A1 v -> ZN ^       | AOI31D0BWP40                    | 0.120 | 0.114 |   0.654 |    1.435 | 
     | test_pe/test_pe_comp/U266                          |                    | ND2D0BWP40                      | 0.120 | 0.000 |   0.654 |    1.435 | 
     | test_pe/test_pe_comp/U266                          | A1 ^ -> ZN v       | ND2D0BWP40                      | 0.083 | 0.069 |   0.722 |    1.504 | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.083 | 0.000 |   0.722 |    1.504 | 
     | _122_5729/U35                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.050 | 0.121 |   0.843 |    1.625 | 
     | _122_5729/U35                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.050 | 0.000 |   0.843 |    1.625 | 
     | _122_5729/U43                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.028 | 0.031 |   0.874 |    1.656 | 
     | _122_5729/U43                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.028 | 0.000 |   0.874 |    1.656 | 
     | _122_5729/U42                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.047 | 0.040 |   0.914 |    1.695 | 
     | _122_5729/U42                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.047 | 0.000 |   0.914 |    1.695 | 
     | _122_5729/U33                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.059 | 0.117 |   1.031 |    1.812 | 
     | _122_5729/U33                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.059 | 0.000 |   1.031 |    1.812 | 
     | _122_5729/U32                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.057 | 0.119 |   1.150 |    1.931 | 
     | _122_5729/U32                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.057 | 0.000 |   1.150 |    1.931 | 
     | _122_5729/U48                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.028 | 0.031 |   1.182 |    1.963 | 
     | _122_5729/U48                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.028 | 0.000 |   1.182 |    1.963 | 
     | _122_5729/U47                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.051 | 0.043 |   1.224 |    2.005 | 
     | _122_5729/U47                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.051 | 0.000 |   1.224 |    2.005 | 
     | _122_5729/U30                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.116 |   1.340 |    2.121 | 
     | _122_5729/U30                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.056 | 0.000 |   1.340 |    2.121 | 
     | _122_5729/U53                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.031 | 0.034 |   1.374 |    2.155 | 
     | _122_5729/U53                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.031 | 0.000 |   1.374 |    2.155 | 
     | _122_5729/U52                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.055 | 0.045 |   1.420 |    2.201 | 
     | _122_5729/U52                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.055 | 0.000 |   1.420 |    2.201 | 
     | _122_5729/U28                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.052 | 0.114 |   1.533 |    2.314 | 
     | _122_5729/U28                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | AO22D0BWP40                     | 0.052 | 0.000 |   1.533 |    2.314 | 
     | _122_5729/U20                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> Z v        | AO22D0BWP40                     | 0.036 | 0.083 |   1.616 |    2.397 | 
     | _122_5729/U20                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.036 | 0.000 |   1.616 |    2.397 | 
     | _122_5729/U26                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.046 | 0.103 |   1.719 |    2.500 | 
     | _122_5729/U26                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.046 | 0.000 |   1.719 |    2.500 | 
     | _122_5729/U25                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.114 |   1.833 |    2.614 | 
     | _122_5729/U25                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | AO22D0BWP40                     | 0.056 | 0.000 |   1.833 |    2.614 | 
     | _122_5729/U24                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> Z v        | AO22D0BWP40                     | 0.040 | 0.087 |   1.920 |    2.701 | 
     | _122_5729/U24                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.040 | 0.000 |   1.920 |    2.701 | 
     | _122_5729/U23                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.051 | 0.107 |   2.027 |    2.808 | 
     | _122_5729/U23                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.051 | 0.000 |   2.027 |    2.809 | 
     | _122_5729/U22                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.050 | 0.111 |   2.138 |    2.920 | 
     | _122_5729/U22                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.050 | 0.000 |   2.138 |    2.920 | 
     | _122_5729/U21                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.115 |   2.254 |    3.035 | 
     | _122_5729/U21                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | XNR2D0BWP40                     | 0.056 | 0.000 |   2.254 |    3.035 | 
     | _122_5729/U58                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | XNR2D0BWP40                     | 0.058 | 0.097 |   2.351 |    3.132 | 
     | _122_5729/U58                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_OFC101_add_res_15          |                    | CKND1BWP40                      | 0.058 | 0.000 |   2.351 |    3.132 | 
     | test_pe/test_pe_comp/FE_OFC101_add_res_15          | I ^ -> ZN v        | CKND1BWP40                      | 0.051 | 0.049 |   2.400 |    3.181 | 
     | test_pe/test_pe_comp/U45                           |                    | ND2D1BWP40                      | 0.051 | 0.000 |   2.400 |    3.181 | 
     | test_pe/test_pe_comp/U45                           | A2 v -> ZN ^       | ND2D1BWP40                      | 0.072 | 0.041 |   2.441 |    3.222 | 
     | test_pe/test_pe_comp/FE_RC_26_0                    |                    | OAI32D1BWP40                    | 0.072 | 0.000 |   2.441 |    3.222 | 
     | test_pe/test_pe_comp/FE_RC_26_0                    | A3 ^ -> ZN v       | OAI32D1BWP40                    | 0.080 | 0.044 |   2.485 |    3.267 | 
     | test_pe/test_pe_comp/FE_OFC112_n134                |                    | BUFFD2BWP40                     | 0.080 | 0.000 |   2.485 |    3.267 | 
     | test_pe/test_pe_comp/FE_OFC112_n134                | I v -> Z v         | BUFFD2BWP40                     | 0.062 | 0.088 |   2.573 |    3.355 | 
     | test_pe/test_pe_comp/U133                          |                    | AOI22D0BWP40                    | 0.062 | 0.002 |   2.575 |    3.357 | 
     | test_pe/test_pe_comp/U133                          | B1 v -> ZN ^       | AOI22D0BWP40                    | 0.075 | 0.072 |   2.648 |    3.429 | 
     | test_pe/test_pe_comp/U135                          |                    | OAI211D0BWP40                   | 0.075 | 0.000 |   2.648 |    3.429 | 
     | test_pe/test_pe_comp/U135                          | B ^ -> ZN v        | OAI211D0BWP40                   | 0.095 | 0.074 |   2.722 |    3.503 | 
     | test_pe/test_pe_comp/U136                          |                    | AOI21D0BWP40                    | 0.095 | 0.000 |   2.722 |    3.503 | 
     | test_pe/test_pe_comp/U136                          | B v -> ZN ^        | AOI21D0BWP40                    | 0.098 | 0.084 |   2.806 |    3.587 | 
     | test_pe/test_pe_comp/U137                          |                    | OAI211D1BWP40                   | 0.098 | 0.000 |   2.806 |    3.587 | 
     | test_pe/test_pe_comp/U137                          | C ^ -> ZN v        | OAI211D1BWP40                   | 0.125 | 0.100 |   2.905 |    3.686 | 
     | test_pe/U51                                        |                    | CKND1BWP40                      | 0.125 | 0.000 |   2.905 |    3.687 | 
     | test_pe/U51                                        | I v -> ZN ^        | CKND1BWP40                      | 0.053 | 0.054 |   2.959 |    3.741 | 
     | test_pe/U173                                       |                    | OAI22D0BWP40                    | 0.053 | 0.000 |   2.959 |    3.741 | 
     | test_pe/U173                                       | B2 ^ -> ZN v       | OAI22D0BWP40                    | 0.089 | 0.062 |   3.021 |    3.802 | 
     | test_pe/test_opt_reg_file/U22                      |                    | MUX2D0BWP40                     | 0.089 | 0.000 |   3.021 |    3.802 | 
     | test_pe/test_opt_reg_file/U22                      | I1 v -> Z v        | MUX2D0BWP40                     | 0.035 | 0.093 |   3.114 |    3.895 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                    | DFCNQD1BWP40                    | 0.035 | 0.000 |   3.114 |    3.895 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.043 |       |  -0.133 |   -0.914 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.913 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.872 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.866 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.039 | 0.006 |  -0.085 |   -0.866 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.042 | 0.050 |  -0.035 |   -0.816 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.035 |   -0.816 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
2_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T3[0]                                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.031
+ Path Delay                    3.960
+ CPPR Adjustment               0.000
= Required Time                 3.894
- Arrival Time                  3.101
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.043
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | in_BUS1_S2_T3[0] v |                                 | 0.067 |       |   0.043 |    0.835 | 
     | cb_bit0                                            | in_3[0] v          | pe_tile_new_unq1_cb_unq2_3      |       |       |   0.073 |    0.866 | 
     | cb_bit0/U59                                        |                    | AOI22D0BWP40                    | 0.070 | 0.031 |   0.073 |    0.866 | 
     | cb_bit0/U59                                        | B2 v -> ZN ^       | AOI22D0BWP40                    | 0.080 | 0.085 |   0.159 |    0.951 | 
     | cb_bit0/U60                                        |                    | AOI21D0BWP40                    | 0.080 | 0.000 |   0.159 |    0.951 | 
     | cb_bit0/U60                                        | A2 ^ -> ZN v       | AOI21D0BWP40                    | 0.045 | 0.048 |   0.206 |    0.999 | 
     | cb_bit0/U64                                        |                    | NR2D0BWP40                      | 0.045 | 0.000 |   0.206 |    0.999 | 
     | cb_bit0/U64                                        | A1 v -> ZN ^       | NR2D0BWP40                      | 0.055 | 0.048 |   0.255 |    1.047 | 
     | cb_bit0/U69                                        |                    | MOAI22D0BWP40                   | 0.055 | 0.000 |   0.255 |    1.047 | 
     | cb_bit0/U69                                        | A2 ^ -> ZN v       | MOAI22D0BWP40                   | 0.143 | 0.118 |   0.372 |    1.165 | 
     | test_pe                                            | bit0 v             | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.373 |    1.165 | 
     | test_pe/test_opt_reg_d/U7                          |                    | CKMUX2D1BWP40                   | 0.143 | 0.000 |   0.373 |    1.165 | 
     | test_pe/test_opt_reg_d/U7                          | I1 v -> Z v        | CKMUX2D1BWP40                   | 0.122 | 0.163 |   0.536 |    1.328 | 
     | test_pe/test_pe_comp/U263                          |                    | AOI31D0BWP40                    | 0.122 | 0.004 |   0.540 |    1.332 | 
     | test_pe/test_pe_comp/U263                          | A1 v -> ZN ^       | AOI31D0BWP40                    | 0.120 | 0.114 |   0.654 |    1.446 | 
     | test_pe/test_pe_comp/U266                          |                    | ND2D0BWP40                      | 0.120 | 0.000 |   0.654 |    1.446 | 
     | test_pe/test_pe_comp/U266                          | A1 ^ -> ZN v       | ND2D0BWP40                      | 0.083 | 0.069 |   0.722 |    1.515 | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.083 | 0.000 |   0.722 |    1.515 | 
     | _122_5729/U35                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.050 | 0.121 |   0.843 |    1.636 | 
     | _122_5729/U35                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.050 | 0.000 |   0.843 |    1.636 | 
     | _122_5729/U43                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.028 | 0.031 |   0.874 |    1.667 | 
     | _122_5729/U43                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.028 | 0.000 |   0.874 |    1.667 | 
     | _122_5729/U42                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.047 | 0.040 |   0.914 |    1.707 | 
     | _122_5729/U42                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.047 | 0.000 |   0.914 |    1.707 | 
     | _122_5729/U33                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.059 | 0.117 |   1.031 |    1.824 | 
     | _122_5729/U33                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.059 | 0.000 |   1.031 |    1.824 | 
     | _122_5729/U32                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.057 | 0.119 |   1.150 |    1.943 | 
     | _122_5729/U32                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.057 | 0.000 |   1.150 |    1.943 | 
     | _122_5729/U48                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.028 | 0.031 |   1.182 |    1.974 | 
     | _122_5729/U48                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.028 | 0.000 |   1.182 |    1.974 | 
     | _122_5729/U47                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.051 | 0.043 |   1.224 |    2.017 | 
     | _122_5729/U47                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.051 | 0.000 |   1.224 |    2.017 | 
     | _122_5729/U30                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.116 |   1.340 |    2.132 | 
     | _122_5729/U30                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.056 | 0.000 |   1.340 |    2.133 | 
     | _122_5729/U53                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.031 | 0.034 |   1.374 |    2.167 | 
     | _122_5729/U53                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.031 | 0.000 |   1.374 |    2.167 | 
     | _122_5729/U52                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.055 | 0.045 |   1.420 |    2.212 | 
     | _122_5729/U52                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.055 | 0.000 |   1.420 |    2.212 | 
     | _122_5729/U28                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.052 | 0.114 |   1.533 |    2.326 | 
     | _122_5729/U28                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | AO22D0BWP40                     | 0.052 | 0.000 |   1.533 |    2.326 | 
     | _122_5729/U20                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> Z v        | AO22D0BWP40                     | 0.036 | 0.083 |   1.616 |    2.409 | 
     | _122_5729/U20                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.036 | 0.000 |   1.616 |    2.409 | 
     | _122_5729/U26                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.046 | 0.103 |   1.719 |    2.511 | 
     | _122_5729/U26                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.046 | 0.000 |   1.719 |    2.512 | 
     | _122_5729/U25                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.114 |   1.833 |    2.626 | 
     | _122_5729/U25                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | AO22D0BWP40                     | 0.056 | 0.000 |   1.833 |    2.626 | 
     | _122_5729/U24                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> Z v        | AO22D0BWP40                     | 0.040 | 0.087 |   1.920 |    2.712 | 
     | _122_5729/U24                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.040 | 0.000 |   1.920 |    2.712 | 
     | _122_5729/U23                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.051 | 0.107 |   2.027 |    2.820 | 
     | _122_5729/U23                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.051 | 0.000 |   2.027 |    2.820 | 
     | _122_5729/U22                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.050 | 0.111 |   2.138 |    2.931 | 
     | _122_5729/U22                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.050 | 0.000 |   2.138 |    2.931 | 
     | _122_5729/U21                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.115 |   2.254 |    3.046 | 
     | _122_5729/U21                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | XNR2D0BWP40                     | 0.056 | 0.000 |   2.254 |    3.046 | 
     | _122_5729/U58                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | XNR2D0BWP40                     | 0.058 | 0.097 |   2.351 |    3.143 | 
     | _122_5729/U58                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_OFC101_add_res_15          |                    | CKND1BWP40                      | 0.058 | 0.000 |   2.351 |    3.143 | 
     | test_pe/test_pe_comp/FE_OFC101_add_res_15          | I ^ -> ZN v        | CKND1BWP40                      | 0.051 | 0.049 |   2.400 |    3.193 | 
     | test_pe/test_pe_comp/U45                           |                    | ND2D1BWP40                      | 0.051 | 0.000 |   2.400 |    3.193 | 
     | test_pe/test_pe_comp/U45                           | A2 v -> ZN ^       | ND2D1BWP40                      | 0.072 | 0.041 |   2.441 |    3.234 | 
     | test_pe/test_pe_comp/FE_RC_26_0                    |                    | OAI32D1BWP40                    | 0.072 | 0.000 |   2.441 |    3.234 | 
     | test_pe/test_pe_comp/FE_RC_26_0                    | A3 ^ -> ZN v       | OAI32D1BWP40                    | 0.080 | 0.044 |   2.485 |    3.278 | 
     | test_pe/test_pe_comp/FE_OFC112_n134                |                    | BUFFD2BWP40                     | 0.080 | 0.000 |   2.485 |    3.278 | 
     | test_pe/test_pe_comp/FE_OFC112_n134                | I v -> Z v         | BUFFD2BWP40                     | 0.062 | 0.088 |   2.573 |    3.366 | 
     | test_pe/test_pe_comp/U151                          |                    | AOI22D0BWP40                    | 0.062 | 0.002 |   2.575 |    3.368 | 
     | test_pe/test_pe_comp/U151                          | B1 v -> ZN ^       | AOI22D0BWP40                    | 0.096 | 0.083 |   2.658 |    3.451 | 
     | test_pe/test_pe_comp/U153                          |                    | OAI211D1BWP40                   | 0.096 | 0.000 |   2.658 |    3.451 | 
     | test_pe/test_pe_comp/U153                          | B ^ -> ZN v        | OAI211D1BWP40                   | 0.075 | 0.063 |   2.721 |    3.514 | 
     | test_pe/test_pe_comp/U154                          |                    | AOI21D0BWP40                    | 0.075 | 0.000 |   2.721 |    3.514 | 
     | test_pe/test_pe_comp/U154                          | B v -> ZN ^        | AOI21D0BWP40                    | 0.094 | 0.079 |   2.800 |    3.593 | 
     | test_pe/test_pe_comp/U155                          |                    | OAI211D1BWP40                   | 0.094 | 0.000 |   2.800 |    3.593 | 
     | test_pe/test_pe_comp/U155                          | C ^ -> ZN v        | OAI211D1BWP40                   | 0.115 | 0.088 |   2.889 |    3.681 | 
     | test_pe/FE_OFC112_comp_res_2                       |                    | INVD1BWP40                      | 0.115 | 0.000 |   2.889 |    3.681 | 
     | test_pe/FE_OFC112_comp_res_2                       | I v -> ZN ^        | INVD1BWP40                      | 0.054 | 0.057 |   2.946 |    3.738 | 
     | test_pe/U175                                       |                    | OAI22D0BWP40                    | 0.054 | 0.000 |   2.946 |    3.738 | 
     | test_pe/U175                                       | B2 ^ -> ZN v       | OAI22D0BWP40                    | 0.082 | 0.055 |   3.001 |    3.794 | 
     | test_pe/test_opt_reg_file/U5                       |                    | AO22D0BWP40                     | 0.082 | 0.000 |   3.001 |    3.794 | 
     | test_pe/test_opt_reg_file/U5                       | A2 v -> Z v        | AO22D0BWP40                     | 0.039 | 0.100 |   3.101 |    3.894 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                    | DFCNQD1BWP40                    | 0.039 | 0.000 |   3.101 |    3.894 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.043 |       |  -0.133 |   -0.925 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.924 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.883 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.877 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.039 | 0.006 |  -0.085 |   -0.877 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.042 | 0.050 |  -0.035 |   -0.828 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.035 |   -0.827 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
5_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T3[0]                                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.030
+ Path Delay                    3.960
+ CPPR Adjustment               0.000
= Required Time                 3.895
- Arrival Time                  3.101
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.043
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | in_BUS1_S2_T3[0] v |                                 | 0.067 |       |   0.043 |    0.837 | 
     | cb_bit0                                            | in_3[0] v          | pe_tile_new_unq1_cb_unq2_3      |       |       |   0.073 |    0.867 | 
     | cb_bit0/U59                                        |                    | AOI22D0BWP40                    | 0.070 | 0.031 |   0.073 |    0.867 | 
     | cb_bit0/U59                                        | B2 v -> ZN ^       | AOI22D0BWP40                    | 0.080 | 0.085 |   0.159 |    0.952 | 
     | cb_bit0/U60                                        |                    | AOI21D0BWP40                    | 0.080 | 0.000 |   0.159 |    0.952 | 
     | cb_bit0/U60                                        | A2 ^ -> ZN v       | AOI21D0BWP40                    | 0.045 | 0.048 |   0.206 |    1.000 | 
     | cb_bit0/U64                                        |                    | NR2D0BWP40                      | 0.045 | 0.000 |   0.206 |    1.000 | 
     | cb_bit0/U64                                        | A1 v -> ZN ^       | NR2D0BWP40                      | 0.055 | 0.048 |   0.255 |    1.049 | 
     | cb_bit0/U69                                        |                    | MOAI22D0BWP40                   | 0.055 | 0.000 |   0.255 |    1.049 | 
     | cb_bit0/U69                                        | A2 ^ -> ZN v       | MOAI22D0BWP40                   | 0.143 | 0.118 |   0.372 |    1.166 | 
     | test_pe                                            | bit0 v             | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.373 |    1.167 | 
     | test_pe/test_opt_reg_d/U7                          |                    | CKMUX2D1BWP40                   | 0.143 | 0.000 |   0.373 |    1.167 | 
     | test_pe/test_opt_reg_d/U7                          | I1 v -> Z v        | CKMUX2D1BWP40                   | 0.122 | 0.163 |   0.536 |    1.330 | 
     | test_pe/test_pe_comp/U263                          |                    | AOI31D0BWP40                    | 0.122 | 0.004 |   0.540 |    1.334 | 
     | test_pe/test_pe_comp/U263                          | A1 v -> ZN ^       | AOI31D0BWP40                    | 0.120 | 0.114 |   0.654 |    1.447 | 
     | test_pe/test_pe_comp/U266                          |                    | ND2D0BWP40                      | 0.120 | 0.000 |   0.654 |    1.448 | 
     | test_pe/test_pe_comp/U266                          | A1 ^ -> ZN v       | ND2D0BWP40                      | 0.083 | 0.069 |   0.722 |    1.516 | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.083 | 0.000 |   0.722 |    1.516 | 
     | _122_5729/U35                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.050 | 0.121 |   0.843 |    1.637 | 
     | _122_5729/U35                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.050 | 0.000 |   0.843 |    1.637 | 
     | _122_5729/U43                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.028 | 0.031 |   0.874 |    1.668 | 
     | _122_5729/U43                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.028 | 0.000 |   0.874 |    1.668 | 
     | _122_5729/U42                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.047 | 0.040 |   0.914 |    1.708 | 
     | _122_5729/U42                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.047 | 0.000 |   0.914 |    1.708 | 
     | _122_5729/U33                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.059 | 0.117 |   1.031 |    1.825 | 
     | _122_5729/U33                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.059 | 0.000 |   1.031 |    1.825 | 
     | _122_5729/U32                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.057 | 0.119 |   1.150 |    1.944 | 
     | _122_5729/U32                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.057 | 0.000 |   1.150 |    1.944 | 
     | _122_5729/U48                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.028 | 0.031 |   1.182 |    1.975 | 
     | _122_5729/U48                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.028 | 0.000 |   1.182 |    1.975 | 
     | _122_5729/U47                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.051 | 0.043 |   1.224 |    2.018 | 
     | _122_5729/U47                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.051 | 0.000 |   1.224 |    2.018 | 
     | _122_5729/U30                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.116 |   1.340 |    2.134 | 
     | _122_5729/U30                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.056 | 0.000 |   1.340 |    2.134 | 
     | _122_5729/U53                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.031 | 0.034 |   1.374 |    2.168 | 
     | _122_5729/U53                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.031 | 0.000 |   1.374 |    2.168 | 
     | _122_5729/U52                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.055 | 0.045 |   1.420 |    2.213 | 
     | _122_5729/U52                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.055 | 0.000 |   1.420 |    2.213 | 
     | _122_5729/U28                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.052 | 0.114 |   1.533 |    2.327 | 
     | _122_5729/U28                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | AO22D0BWP40                     | 0.052 | 0.000 |   1.533 |    2.327 | 
     | _122_5729/U20                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> Z v        | AO22D0BWP40                     | 0.036 | 0.083 |   1.616 |    2.410 | 
     | _122_5729/U20                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.036 | 0.000 |   1.616 |    2.410 | 
     | _122_5729/U26                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.046 | 0.103 |   1.719 |    2.513 | 
     | _122_5729/U26                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.046 | 0.000 |   1.719 |    2.513 | 
     | _122_5729/U25                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.114 |   1.833 |    2.627 | 
     | _122_5729/U25                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | AO22D0BWP40                     | 0.056 | 0.000 |   1.833 |    2.627 | 
     | _122_5729/U24                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> Z v        | AO22D0BWP40                     | 0.040 | 0.087 |   1.920 |    2.714 | 
     | _122_5729/U24                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.040 | 0.000 |   1.920 |    2.714 | 
     | _122_5729/U23                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.051 | 0.107 |   2.027 |    2.821 | 
     | _122_5729/U23                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.051 | 0.000 |   2.027 |    2.821 | 
     | _122_5729/U22                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.050 | 0.111 |   2.138 |    2.932 | 
     | _122_5729/U22                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.050 | 0.000 |   2.138 |    2.932 | 
     | _122_5729/U21                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.115 |   2.254 |    3.048 | 
     | _122_5729/U21                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | XNR2D0BWP40                     | 0.056 | 0.000 |   2.254 |    3.048 | 
     | _122_5729/U58                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | XNR2D0BWP40                     | 0.058 | 0.097 |   2.351 |    3.144 | 
     | _122_5729/U58                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_OFC101_add_res_15          |                    | CKND1BWP40                      | 0.058 | 0.000 |   2.351 |    3.145 | 
     | test_pe/test_pe_comp/FE_OFC101_add_res_15          | I ^ -> ZN v        | CKND1BWP40                      | 0.051 | 0.049 |   2.400 |    3.194 | 
     | test_pe/test_pe_comp/U45                           |                    | ND2D1BWP40                      | 0.051 | 0.000 |   2.400 |    3.194 | 
     | test_pe/test_pe_comp/U45                           | A2 v -> ZN ^       | ND2D1BWP40                      | 0.072 | 0.041 |   2.441 |    3.235 | 
     | test_pe/test_pe_comp/FE_RC_26_0                    |                    | OAI32D1BWP40                    | 0.072 | 0.000 |   2.441 |    3.235 | 
     | test_pe/test_pe_comp/FE_RC_26_0                    | A3 ^ -> ZN v       | OAI32D1BWP40                    | 0.080 | 0.044 |   2.485 |    3.279 | 
     | test_pe/test_pe_comp/FE_OFC112_n134                |                    | BUFFD2BWP40                     | 0.080 | 0.000 |   2.485 |    3.279 | 
     | test_pe/test_pe_comp/FE_OFC112_n134                | I v -> Z v         | BUFFD2BWP40                     | 0.062 | 0.088 |   2.573 |    3.367 | 
     | test_pe/test_pe_comp/U83                           |                    | AOI22D0BWP40                    | 0.062 | 0.002 |   2.575 |    3.369 | 
     | test_pe/test_pe_comp/U83                           | B1 v -> ZN ^       | AOI22D0BWP40                    | 0.090 | 0.081 |   2.656 |    3.450 | 
     | test_pe/test_pe_comp/U85                           |                    | OAI211D1BWP40                   | 0.090 | 0.000 |   2.656 |    3.450 | 
     | test_pe/test_pe_comp/U85                           | B ^ -> ZN v        | OAI211D1BWP40                   | 0.080 | 0.065 |   2.721 |    3.515 | 
     | test_pe/test_pe_comp/U86                           |                    | AOI21D0BWP40                    | 0.080 | 0.000 |   2.721 |    3.515 | 
     | test_pe/test_pe_comp/U86                           | B v -> ZN ^        | AOI21D0BWP40                    | 0.098 | 0.079 |   2.801 |    3.595 | 
     | test_pe/test_pe_comp/U87                           |                    | OAI211D1BWP40                   | 0.098 | 0.000 |   2.801 |    3.595 | 
     | test_pe/test_pe_comp/U87                           | C ^ -> ZN v        | OAI211D1BWP40                   | 0.115 | 0.094 |   2.895 |    3.689 | 
     | test_pe/U40                                        |                    | CKND1BWP40                      | 0.115 | 0.000 |   2.895 |    3.689 | 
     | test_pe/U40                                        | I v -> ZN ^        | CKND1BWP40                      | 0.055 | 0.057 |   2.952 |    3.746 | 
     | test_pe/U181                                       |                    | OAI22D0BWP40                    | 0.055 | 0.000 |   2.952 |    3.746 | 
     | test_pe/U181                                       | B2 ^ -> ZN v       | OAI22D0BWP40                    | 0.080 | 0.054 |   3.006 |    3.800 | 
     | test_pe/test_opt_reg_file/U8                       |                    | AO22D0BWP40                     | 0.080 | 0.000 |   3.006 |    3.800 | 
     | test_pe/test_opt_reg_file/U8                       | A2 v -> Z v        | AO22D0BWP40                     | 0.036 | 0.095 |   3.101 |    3.895 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |                    | DFCNQD1BWP40                    | 0.036 | 0.000 |   3.101 |    3.895 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.043 |       |  -0.133 |   -0.927 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.925 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.885 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.879 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.039 | 0.006 |  -0.085 |   -0.879 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.042 | 0.050 |  -0.035 |   -0.829 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.035 |   -0.828 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
7_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: in_BUS1_S2_T3[0]                                  (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time         -0.035
- Setup                         0.030
+ Path Delay                    3.960
+ CPPR Adjustment               0.000
= Required Time                 3.895
- Arrival Time                  3.099
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.043
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | in_BUS1_S2_T3[0] v |                                 | 0.067 |       |   0.043 |    0.839 | 
     | cb_bit0                                            | in_3[0] v          | pe_tile_new_unq1_cb_unq2_3      |       |       |   0.073 |    0.870 | 
     | cb_bit0/U59                                        |                    | AOI22D0BWP40                    | 0.070 | 0.031 |   0.073 |    0.870 | 
     | cb_bit0/U59                                        | B2 v -> ZN ^       | AOI22D0BWP40                    | 0.080 | 0.085 |   0.159 |    0.955 | 
     | cb_bit0/U60                                        |                    | AOI21D0BWP40                    | 0.080 | 0.000 |   0.159 |    0.955 | 
     | cb_bit0/U60                                        | A2 ^ -> ZN v       | AOI21D0BWP40                    | 0.045 | 0.048 |   0.206 |    1.003 | 
     | cb_bit0/U64                                        |                    | NR2D0BWP40                      | 0.045 | 0.000 |   0.206 |    1.003 | 
     | cb_bit0/U64                                        | A1 v -> ZN ^       | NR2D0BWP40                      | 0.055 | 0.048 |   0.255 |    1.051 | 
     | cb_bit0/U69                                        |                    | MOAI22D0BWP40                   | 0.055 | 0.000 |   0.255 |    1.051 | 
     | cb_bit0/U69                                        | A2 ^ -> ZN v       | MOAI22D0BWP40                   | 0.143 | 0.118 |   0.372 |    1.169 | 
     | test_pe                                            | bit0 v             | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.373 |    1.169 | 
     | test_pe/test_opt_reg_d/U7                          |                    | CKMUX2D1BWP40                   | 0.143 | 0.000 |   0.373 |    1.169 | 
     | test_pe/test_opt_reg_d/U7                          | I1 v -> Z v        | CKMUX2D1BWP40                   | 0.122 | 0.163 |   0.536 |    1.332 | 
     | test_pe/test_pe_comp/U263                          |                    | AOI31D0BWP40                    | 0.122 | 0.004 |   0.540 |    1.336 | 
     | test_pe/test_pe_comp/U263                          | A1 v -> ZN ^       | AOI31D0BWP40                    | 0.120 | 0.114 |   0.654 |    1.450 | 
     | test_pe/test_pe_comp/U266                          |                    | ND2D0BWP40                      | 0.120 | 0.000 |   0.654 |    1.450 | 
     | test_pe/test_pe_comp/U266                          | A1 ^ -> ZN v       | ND2D0BWP40                      | 0.083 | 0.069 |   0.722 |    1.519 | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.083 | 0.000 |   0.722 |    1.519 | 
     | _122_5729/U35                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.050 | 0.121 |   0.843 |    1.640 | 
     | _122_5729/U35                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.050 | 0.000 |   0.843 |    1.640 | 
     | _122_5729/U43                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.028 | 0.031 |   0.874 |    1.671 | 
     | _122_5729/U43                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.028 | 0.000 |   0.874 |    1.671 | 
     | _122_5729/U42                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.047 | 0.040 |   0.914 |    1.711 | 
     | _122_5729/U42                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.047 | 0.000 |   0.914 |    1.711 | 
     | _122_5729/U33                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.059 | 0.117 |   1.031 |    1.827 | 
     | _122_5729/U33                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.059 | 0.000 |   1.031 |    1.828 | 
     | _122_5729/U32                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.057 | 0.119 |   1.150 |    1.946 | 
     | _122_5729/U32                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.057 | 0.000 |   1.150 |    1.947 | 
     | _122_5729/U48                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.028 | 0.031 |   1.182 |    1.978 | 
     | _122_5729/U48                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.028 | 0.000 |   1.182 |    1.978 | 
     | _122_5729/U47                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.051 | 0.043 |   1.224 |    2.021 | 
     | _122_5729/U47                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.051 | 0.000 |   1.224 |    2.021 | 
     | _122_5729/U30                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.116 |   1.340 |    2.136 | 
     | _122_5729/U30                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | ND2D1BWP40                      | 0.056 | 0.000 |   1.340 |    2.136 | 
     | _122_5729/U53                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | ND2D1BWP40                      | 0.031 | 0.034 |   1.374 |    2.171 | 
     | _122_5729/U53                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | IOA21D0BWP40                    | 0.031 | 0.000 |   1.374 |    2.171 | 
     | _122_5729/U52                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | B ^ -> ZN v        | IOA21D0BWP40                    | 0.055 | 0.045 |   1.420 |    2.216 | 
     | _122_5729/U52                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.055 | 0.000 |   1.420 |    2.216 | 
     | _122_5729/U28                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.052 | 0.114 |   1.533 |    2.330 | 
     | _122_5729/U28                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | AO22D0BWP40                     | 0.052 | 0.000 |   1.533 |    2.330 | 
     | _122_5729/U20                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> Z v        | AO22D0BWP40                     | 0.036 | 0.083 |   1.616 |    2.412 | 
     | _122_5729/U20                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.036 | 0.000 |   1.616 |    2.413 | 
     | _122_5729/U26                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.046 | 0.103 |   1.719 |    2.515 | 
     | _122_5729/U26                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.046 | 0.000 |   1.719 |    2.515 | 
     | _122_5729/U25                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.114 |   1.833 |    2.630 | 
     | _122_5729/U25                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | AO22D0BWP40                     | 0.056 | 0.000 |   1.833 |    2.630 | 
     | _122_5729/U24                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> Z v        | AO22D0BWP40                     | 0.040 | 0.087 |   1.920 |    2.716 | 
     | _122_5729/U24                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.040 | 0.000 |   1.920 |    2.716 | 
     | _122_5729/U23                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.051 | 0.107 |   2.027 |    2.824 | 
     | _122_5729/U23                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.051 | 0.000 |   2.027 |    2.824 | 
     | _122_5729/U22                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.050 | 0.111 |   2.138 |    2.935 | 
     | _122_5729/U22                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | FA1D0BWP40                      | 0.050 | 0.000 |   2.138 |    2.935 | 
     | _122_5729/U21                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | CI v -> CO v       | FA1D0BWP40                      | 0.056 | 0.115 |   2.254 |    3.050 | 
     | _122_5729/U21                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 |                    | XNR2D0BWP40                     | 0.056 | 0.000 |   2.254 |    3.050 | 
     | _122_5729/U58                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/GEN_ADD_0__full_add/DP_OP_5J2 | A1 v -> ZN ^       | XNR2D0BWP40                     | 0.058 | 0.097 |   2.351 |    3.147 | 
     | _122_5729/U58                                      |                    |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_OFC101_add_res_15          |                    | CKND1BWP40                      | 0.058 | 0.000 |   2.351 |    3.147 | 
     | test_pe/test_pe_comp/FE_OFC101_add_res_15          | I ^ -> ZN v        | CKND1BWP40                      | 0.051 | 0.049 |   2.400 |    3.197 | 
     | test_pe/test_pe_comp/U45                           |                    | ND2D1BWP40                      | 0.051 | 0.000 |   2.400 |    3.197 | 
     | test_pe/test_pe_comp/U45                           | A2 v -> ZN ^       | ND2D1BWP40                      | 0.072 | 0.041 |   2.441 |    3.237 | 
     | test_pe/test_pe_comp/FE_RC_26_0                    |                    | OAI32D1BWP40                    | 0.072 | 0.000 |   2.441 |    3.238 | 
     | test_pe/test_pe_comp/FE_RC_26_0                    | A3 ^ -> ZN v       | OAI32D1BWP40                    | 0.080 | 0.044 |   2.485 |    3.282 | 
     | test_pe/test_pe_comp/FE_OFC112_n134                |                    | BUFFD2BWP40                     | 0.080 | 0.000 |   2.485 |    3.282 | 
     | test_pe/test_pe_comp/FE_OFC112_n134                | I v -> Z v         | BUFFD2BWP40                     | 0.062 | 0.088 |   2.573 |    3.370 | 
     | test_pe/test_pe_comp/U103                          |                    | AOI22D0BWP40                    | 0.062 | 0.002 |   2.575 |    3.372 | 
     | test_pe/test_pe_comp/U103                          | B1 v -> ZN ^       | AOI22D0BWP40                    | 0.087 | 0.078 |   2.653 |    3.450 | 
     | test_pe/test_pe_comp/U105                          |                    | OAI211D1BWP40                   | 0.087 | 0.000 |   2.653 |    3.450 | 
     | test_pe/test_pe_comp/U105                          | B ^ -> ZN v        | OAI211D1BWP40                   | 0.079 | 0.063 |   2.717 |    3.513 | 
     | test_pe/test_pe_comp/U106                          |                    | AOI21D0BWP40                    | 0.079 | 0.000 |   2.717 |    3.513 | 
     | test_pe/test_pe_comp/U106                          | B v -> ZN ^        | AOI21D0BWP40                    | 0.101 | 0.079 |   2.796 |    3.593 | 
     | test_pe/test_pe_comp/U107                          |                    | OAI211D1BWP40                   | 0.101 | 0.000 |   2.796 |    3.593 | 
     | test_pe/test_pe_comp/U107                          | C ^ -> ZN v        | OAI211D1BWP40                   | 0.113 | 0.092 |   2.888 |    3.684 | 
     | test_pe/FE_OFC118_comp_res_7                       |                    | INVD1BWP40                      | 0.113 | 0.000 |   2.888 |    3.685 | 
     | test_pe/FE_OFC118_comp_res_7                       | I v -> ZN ^        | INVD1BWP40                      | 0.054 | 0.057 |   2.945 |    3.741 | 
     | test_pe/U183                                       |                    | OAI22D0BWP40                    | 0.054 | 0.000 |   2.945 |    3.741 | 
     | test_pe/U183                                       | B2 ^ -> ZN v       | OAI22D0BWP40                    | 0.086 | 0.058 |   3.003 |    3.799 | 
     | test_pe/test_opt_reg_file/U9                       |                    | AO22D0BWP40                     | 0.086 | 0.000 |   3.003 |    3.799 | 
     | test_pe/test_opt_reg_file/U9                       | A2 v -> Z v        | AO22D0BWP40                     | 0.035 | 0.096 |   3.099 |    3.895 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |                    | DFCNQD1BWP40                    | 0.035 | 0.000 |   3.099 |    3.895 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.133
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.043 |       |  -0.133 |   -0.929 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.043 | 0.001 |  -0.131 |   -0.928 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.038 | 0.041 |  -0.091 |   -0.887 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.085 |   -0.881 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD4BWP40                    | 0.039 | 0.006 |  -0.085 |   -0.881 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD4BWP40                    | 0.042 | 0.050 |  -0.035 |   -0.832 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40                    | 0.042 | 0.001 |  -0.035 |   -0.831 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 

